
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117297                       # Number of seconds simulated
sim_ticks                                117297243994                       # Number of ticks simulated
final_tick                               1169966262059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140996                       # Simulator instruction rate (inst/s)
host_op_rate                                   178091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5030302                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 23318.13                       # Real time elapsed on the host
sim_insts                                  3287764867                       # Number of instructions simulated
sim_ops                                    4152741400                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2113408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1864704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1155712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5138432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1865088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1865088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9029                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40144                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14571                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14571                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18017542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15897253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9852849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43806929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15900527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15900527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15900527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18017542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15897253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9852849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59707456                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140813019                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23429910                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18986622                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030472                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9394981                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994832                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505174                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90040                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102161242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128966206                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23429910                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11500006                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28177504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6597538                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2885774                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923139                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137746267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109568763     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2647752      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020235      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960892      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1119128      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602679      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211061      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763230      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13852527     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137746267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166390                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915868                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100971851                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4440368                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27743082                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110822                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4480142                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41610                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155596191                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77965                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4480142                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101826861                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1238343                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1761770                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26989421                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1449728                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153996279                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        16332                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       151006                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216334386                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717258403                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717258403                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45638876                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37688                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21154                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4971607                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14869488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7250050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121580                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1615084                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151264274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140477020                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188946                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27677202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59954962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4603                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137746267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566043                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78931915     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24699900     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11545333      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8473661      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536893      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989477      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2961616      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458958      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148514      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137746267                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564207     68.59%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115936     14.09%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142480     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117905440     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111849      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262066      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7181131      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140477020                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.997614                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822623                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419711876                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178979561                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136942465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141299643                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343531                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3635520                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          999                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       224277                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4480142                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         768501                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90910                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151301945                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14869488                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7250050                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21137                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263056                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137946291                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743236                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2530729                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19922682                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19590712                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7179446                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.979642                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137121805                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136942465                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82134665                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227580903                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.972513                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360903                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28493852                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033922                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133266125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82897045     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564980     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385263      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5441805      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337205      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560177      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324305      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989781      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765564      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133266125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765564                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281803848                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307086947                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3066752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.408130                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.408130                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710162                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710162                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622015206                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190739168                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145539440                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140813019                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22826035                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18806060                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1891863                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8939724                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8521432                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2394418                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86059                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102555097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126017910                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22826035                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10915850                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26756297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6103526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5088495                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11882385                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1540692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138582693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111826396     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2742250      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2329157      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2335590      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2240294      1.62%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1086689      0.78%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          762140      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1953509      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13306668      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138582693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162102                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.894931                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101428828                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6455151                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26412539                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109744                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4176430                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3670106                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6369                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152004236                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4176430                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101935959                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4075312                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1237965                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26001201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155825                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150600251                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          572                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        407973                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5819                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210730589                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    701901080                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    701901080                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165904826                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44825748                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32094                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16296                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3773670                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14921657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7781108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       308275                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1704480                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146785833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136996099                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       103225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24608594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56215624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138582693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82147839     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23320184     16.83%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11745273      8.48%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7683827      5.54%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6802324      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2668573      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3016212      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1103233      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95228      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138582693                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         964298     74.85%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153595     11.92%     86.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170403     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113148375     82.59%     82.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1976823      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15798      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14123303     10.31%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7731800      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136996099                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972894                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1288296                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009404                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413966408                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171427192                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132960375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138284395                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       195347                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2876023                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       144378                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4176430                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3393709                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       265566                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146817928                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1152828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14921657                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7781108                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        216431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1120457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2185423                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134671843                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13882986                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2324252                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21613464                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18991457                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7730478                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956388                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132966157                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132960375                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80204216                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217735730                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944234                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368356                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98605729                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120714056                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26111771                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1913825                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134406263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.898128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86012310     63.99%     63.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22177782     16.50%     80.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10639988      7.92%     88.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4754448      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3719722      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1516588      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1537690      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1076894      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2970841      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134406263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98605729                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120714056                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19682358                       # Number of memory references committed
system.switch_cpus1.commit.loads             12045628                       # Number of loads committed
system.switch_cpus1.commit.membars              15798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17327949                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108609761                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2379469                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2970841                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278261249                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297828445                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2230326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98605729                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120714056                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98605729                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.428041                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.428041                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700260                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700260                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608510931                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183463507                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143512914                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140813019                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21874607                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18032058                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1946766                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8904453                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8382010                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2292772                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85698                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106489066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120167146                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21874607                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10674782                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25098211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5767433                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3137846                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12351120                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1611981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138513179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.065210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113414968     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1294169      0.93%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1840242      1.33%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2422332      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2720827      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2026669      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1172639      0.85%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1719135      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11902198      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138513179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155345                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.853381                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105312873                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4706183                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24648214                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58088                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3787819                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3494369                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144995641                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3787819                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106038119                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1040708                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2354640                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23983996                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1307890                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144044497                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          922                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        263145                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       541111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          706                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    200850526                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    672939819                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    672939819                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164099113                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36751413                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38103                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22083                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3930575                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13679811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7115715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117617                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1552486                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140056425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38071                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131042441                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25370                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20203493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47700401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6031                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138513179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.946065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83083255     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22309879     16.11%     76.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12355278      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7983158      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7339119      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2930997      2.12%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1762158      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       506557      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       242778      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138513179                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62959     22.59%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94107     33.76%     56.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121646     43.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    110023752     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2002395      1.53%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16019      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11938585      9.11%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7061690      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131042441                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.930613                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             278712                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002127                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400902143                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160298316                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128563577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131321153                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320467                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2850763                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       174604                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3787819                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         785392                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106347                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140094496                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1270106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13679811                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7115715                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22051                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1141067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2246225                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129287885                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11776807                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1754556                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18837210                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18111817                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7060403                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.918153                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128563844                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128563577                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75302661                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204606462                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.913009                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368037                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96105272                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118117436                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21984683                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978792                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134725360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876728                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683756                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86848807     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23019798     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9038434      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4652716      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4060312      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1948572      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1689497      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       796260      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2670964      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134725360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96105272                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118117436                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17770159                       # Number of memory references committed
system.switch_cpus2.commit.loads             10829048                       # Number of loads committed
system.switch_cpus2.commit.membars              16020                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16940647                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106467011                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2410097                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2670964                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272156515                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          283992098                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2299840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96105272                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118117436                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96105272                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.465196                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.465196                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.682503                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.682503                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       582550281                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178365560                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135833482                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32040                       # number of misc regfile writes
system.l2.replacements                          40145                       # number of replacements
system.l2.tagsinuse                      32767.977419                       # Cycle average of tags in use
system.l2.total_refs                          2066615                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72913                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.343574                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           928.903624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.361449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5257.367105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.036484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6151.205225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.606253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3697.741547                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4966.104683                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6740.175364                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5002.475684                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.160442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.187720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.112846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.151553                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.205694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152663                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56593                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        41373                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  179272                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            66701                       # number of Writeback hits
system.l2.Writeback_hits::total                 66701                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41373                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179272                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56593                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81306                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41373                       # number of overall hits
system.l2.overall_hits::total                  179272                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16511                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9024                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40139                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9029                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40144                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16511                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14568                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9029                       # number of overall misses
system.l2.overall_misses::total                 40144                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2205644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3201590553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1736433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2970775746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2093796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1804589118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7982991290                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       963382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        963382                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2205644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3201590553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1736433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2970775746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2093796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1805552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7983954672                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2205644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3201590553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1736433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2970775746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2093796                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1805552500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7983954672                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        50397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              219411                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        66701                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             66701                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               219416                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              219416                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.225856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.179058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.182940                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.225856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.179140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182958                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.225856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.179140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182958                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169664.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 193906.520078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 173643.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 203924.749176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 161061.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 199976.630984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 198883.661526                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 192676.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 192676.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169664.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 193906.520078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 173643.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 203924.749176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 161061.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 199972.588327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 198882.888402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169664.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 193906.520078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 173643.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 203924.749176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 161061.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 199972.588327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 198882.888402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14571                       # number of writebacks
system.l2.writebacks::total                     14571                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40139                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40144                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1447283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2239528638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1154992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2122760830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1335176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1278679183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5644906102                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       670720                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       670720                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1447283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2239528638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1154992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2122760830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1335176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1279349903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5645576822                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1447283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2239528638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1154992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2122760830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1335176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1279349903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5645576822                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.225856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.179058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.182940                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.225856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.179140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.225856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.179140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182958                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111329.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135638.582642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115499.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145713.950439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102705.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141697.604499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 140633.949575                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       134144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       134144                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111329.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 135638.582642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 115499.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145713.950439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102705.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 141693.421531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 140633.141242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111329.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 135638.582642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 115499.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145713.950439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102705.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 141693.421531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140633.141242                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996348                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011930740                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040182.943548                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923123                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923123                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923123                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923123                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923123                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2932931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2932931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2932931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2932931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2932931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2932931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923139                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923139                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923139                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923139                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183308.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183308.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183308.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183308.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183308.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183308.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2313544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2313544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2313544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2313544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2313544                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2313544                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177964.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177964.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177964.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177964.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177964.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177964.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73104                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587534                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73360                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2448.030725                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511603                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488397                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596899                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20912                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589604                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589604                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589604                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589604                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       174773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       174773                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       174773                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        174773                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       174773                       # number of overall misses
system.cpu0.dcache.overall_misses::total       174773                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19040171324                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19040171324                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19040171324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19040171324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19040171324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19040171324                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017886                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017886                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010425                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010425                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010425                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010425                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108942.292711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108942.292711                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108942.292711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108942.292711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108942.292711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108942.292711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21162                       # number of writebacks
system.cpu0.dcache.writebacks::total            21162                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101669                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101669                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73104                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73104                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73104                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7064098488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7064098488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7064098488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7064098488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7064098488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7064098488                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004361                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004361                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004361                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004361                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96630.806632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96630.806632                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96630.806632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96630.806632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96630.806632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96630.806632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.889494                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006797236                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1830540.429091                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.889494                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015849                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881233                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11882372                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11882372                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11882372                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11882372                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11882372                       # number of overall hits
system.cpu1.icache.overall_hits::total       11882372                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2378546                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2378546                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2378546                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2378546                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2378546                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2378546                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11882385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11882385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11882385                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11882385                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11882385                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11882385                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182965.076923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182965.076923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182965.076923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182965.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182965.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182965.076923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1831690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1831690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1831690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1831690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1831690                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1831690                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       183169                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       183169                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       183169                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       183169                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       183169                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       183169                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95874                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190121875                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96130                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1977.757984                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.493491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.506509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10781178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10781178                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7604946                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7604946                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16128                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18386124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18386124                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18386124                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18386124                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       398490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       398490                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       398575                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        398575                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       398575                       # number of overall misses
system.cpu1.dcache.overall_misses::total       398575                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38749094513                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38749094513                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6863823                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6863823                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38755958336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38755958336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38755958336                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38755958336                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11179668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11179668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7605031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7605031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18784699                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18784699                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18784699                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18784699                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035644                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035644                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97239.816590                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97239.816590                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80750.858824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80750.858824                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97236.300159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97236.300159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97236.300159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97236.300159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21654                       # number of writebacks
system.cpu1.dcache.writebacks::total            21654                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       302616                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       302616                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       302701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       302701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       302701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       302701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95874                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95874                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95874                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8565425809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8565425809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8565425809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8565425809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8565425809                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8565425809                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89340.444844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89340.444844                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89340.444844                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89340.444844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89340.444844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89340.444844                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996681                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010505376                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037309.225806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996681                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12351100                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12351100                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12351100                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12351100                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12351100                       # number of overall hits
system.cpu2.icache.overall_hits::total       12351100                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3036192                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3036192                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3036192                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3036192                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3036192                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3036192                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12351120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12351120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12351120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12351120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12351120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12351120                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151809.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151809.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151809.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151809.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151809.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151809.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2202172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2202172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2202172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2202172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2202172                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2202172                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169397.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169397.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169397.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169397.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169397.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169397.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50402                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171391931                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50658                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3383.314205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.165807                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.834193                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910804                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089196                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8767127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8767127                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6905273                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6905273                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16909                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16020                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16020                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15672400                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15672400                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15672400                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15672400                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       145806                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       145806                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2822                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2822                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148628                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148628                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148628                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148628                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16147818276                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16147818276                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    435427367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    435427367                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16583245643                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16583245643                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16583245643                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16583245643                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8912933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8912933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6908095                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6908095                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16020                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16020                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15821028                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15821028                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15821028                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15821028                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016359                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016359                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000409                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009394                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009394                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009394                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009394                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110748.654212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110748.654212                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 154297.436924                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 154297.436924                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111575.514997                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111575.514997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111575.514997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111575.514997                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1300575                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 100044.230769                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23885                       # number of writebacks
system.cpu2.dcache.writebacks::total            23885                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        95409                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        95409                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2817                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2817                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        98226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        98226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        98226                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        98226                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50397                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50402                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50402                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50402                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50402                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4603563930                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4603563930                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1004882                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1004882                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4604568812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4604568812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4604568812                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4604568812                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91345.991428                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91345.991428                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 200976.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 200976.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91356.867029                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91356.867029                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91356.867029                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91356.867029                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
