
Parsing finished:  191.826 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  191.899 s,	  880 MB, gc:  0.000 %
  Parsing             :  191.826 s,	  861 MB, gc:  0.000 %
  Init                :    0.074 s,	  880 MB, gc:  0.000 %

Init+Execution time:       0.074 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.004 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.004 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

btsw_X86-SYNTAX (v_2319 : Imm) (v_2316 : R16)
  v_3956 <- getRegister (v_2316 : R16)
  v_3957 <- eval (handleImmediateWithSignExtend (v_2319 : Imm) 8 8)
  v_3958 <- eval (bv_and v_3957 (bv_nat 8 15))
  v_3959 <- eval (svalueMInt v_3958)
  v_3960 <- eval (mi 16 v_3959)
  v_3961 <- eval (uvalueMInt v_3960)
  v_3962 <- eval (lshr v_3956 v_3961)
  v_3963 <- eval (extract v_3962 15 16)
  v_3964 <- eval (shl (bv_nat 16 1) v_3961)
  v_3965 <- eval (extract v_3964 0 16)
  v_3966 <- eval (bv_or v_3956 v_3965)
  setRegister (v_2316 : R16) v_3966
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_3963
==========================================
btsw_X86-SYNTAX (v_2321 : R16) (v_2322 : R16)
  v_3973 <- getRegister (v_2322 : R16)
  v_3974 <- getRegister (v_2321 : R16)
  v_3975 <- eval (bv_and v_3974 (bv_nat 16 15))
  v_3976 <- eval (svalueMInt v_3975)
  v_3977 <- eval (mi 16 v_3976)
  v_3978 <- eval (uvalueMInt v_3977)
  v_3979 <- eval (lshr v_3973 v_3978)
  v_3980 <- eval (extract v_3979 15 16)
  v_3981 <- eval (shl (bv_nat 16 1) v_3978)
  v_3982 <- eval (extract v_3981 0 16)
  v_3983 <- eval (bv_or v_3973 v_3982)
  setRegister (v_2322 : R16) v_3983
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_3980
==========================================
btw_X86-SYNTAX (v_2337 : Imm) (v_2334 : R16)
  v_3998 <- getRegister (v_2334 : R16)
  v_3999 <- eval (handleImmediateWithSignExtend (v_2337 : Imm) 8 8)
  v_4000 <- eval (bv_and v_3999 (bv_nat 8 15))
  v_4001 <- eval (svalueMInt v_4000)
  v_4002 <- eval (mi 16 v_4001)
  v_4003 <- eval (uvalueMInt v_4002)
  v_4004 <- eval (lshr v_3998 v_4003)
  v_4005 <- eval (extract v_4004 15 16)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_4005
==========================================
btw_X86-SYNTAX (v_2339 : R16) (v_2340 : R16)
  v_4011 <- getRegister (v_2340 : R16)
  v_4012 <- getRegister (v_2339 : R16)
  v_4013 <- eval (bv_and v_4012 (bv_nat 16 15))
  v_4014 <- eval (svalueMInt v_4013)
  v_4015 <- eval (mi 16 v_4014)
  v_4016 <- eval (uvalueMInt v_4015)
  v_4017 <- eval (lshr v_4011 v_4016)
  v_4018 <- eval (extract v_4017 15 16)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_4018
==========================================
bzhil_X86-SYNTAX (v_2351 : R32) (v_2352 : R32) (v_2353 : R32)
  v_4029 <- getRegister (v_2351 : R32)
  v_4030 <- eval (extract v_4029 24 32)
  v_4031 <- eval (uge v_4030 (bv_nat 8 32))
  v_4032 <- eval (mux v_4031 (bv_nat 1 1) (bv_nat 1 0))
  v_4033 <- eval (ult v_4030 (bv_nat 8 32))
  v_4034 <- getRegister (v_2352 : R32)
  v_4035 <- eval (extract v_4034 0 1)
  v_4036 <- eval (mux v_4033 (bv_nat 1 0) v_4035)
  v_4037 <- eval (eq v_4030 (bv_nat 8 31))
  v_4038 <- eval (extract v_4034 1 32)
  v_4039 <- eval (concat (bv_nat 1 0) v_4038)
  v_4040 <- eval (eq v_4030 (bv_nat 8 30))
  v_4041 <- eval (extract v_4034 2 32)
  v_4042 <- eval (concat (bv_nat 2 0) v_4041)
  v_4043 <- eval (eq v_4030 (bv_nat 8 29))
  v_4044 <- eval (extract v_4034 3 32)
  v_4045 <- eval (concat (bv_nat 3 0) v_4044)
  v_4046 <- eval (eq v_4030 (bv_nat 8 28))
  v_4047 <- eval (extract v_4034 4 32)
  v_4048 <- eval (concat (bv_nat 4 0) v_4047)
  v_4049 <- eval (eq v_4030 (bv_nat 8 27))
  v_4050 <- eval (extract v_4034 5 32)
  v_4051 <- eval (concat (bv_nat 5 0) v_4050)
  v_4052 <- eval (eq v_4030 (bv_nat 8 26))
  v_4053 <- eval (extract v_4034 6 32)
  v_4054 <- eval (concat (bv_nat 6 0) v_4053)
  v_4055 <- eval (eq v_4030 (bv_nat 8 25))
  v_4056 <- eval (extract v_4034 7 32)
  v_4057 <- eval (concat (bv_nat 7 0) v_4056)
  v_4058 <- eval (eq v_4030 (bv_nat 8 24))
  v_4059 <- eval (extract v_4034 8 32)
  v_4060 <- eval (concat (bv_nat 8 0) v_4059)
  v_4061 <- eval (eq v_4030 (bv_nat 8 23))
  v_4062 <- eval (extract v_4034 9 32)
  v_4063 <- eval (concat (bv_nat 9 0) v_4062)
  v_4064 <- eval (eq v_4030 (bv_nat 8 22))
  v_4065 <- eval (extract v_4034 10 32)
  v_4066 <- eval (concat (bv_nat 10 0) v_4065)
  v_4067 <- eval (eq v_4030 (bv_nat 8 21))
  v_4068 <- eval (extract v_4034 11 32)
  v_4069 <- eval (concat (bv_nat 11 0) v_4068)
  v_4070 <- eval (eq v_4030 (bv_nat 8 20))
  v_4071 <- eval (extract v_4034 12 32)
  v_4072 <- eval (concat (bv_nat 12 0) v_4071)
  v_4073 <- eval (eq v_4030 (bv_nat 8 19))
  v_4074 <- eval (extract v_4034 13 32)
  v_4075 <- eval (concat (bv_nat 13 0) v_4074)
  v_4076 <- eval (eq v_4030 (bv_nat 8 18))
  v_4077 <- eval (extract v_4034 14 32)
  v_4078 <- eval (concat (bv_nat 14 0) v_4077)
  v_4079 <- eval (eq v_4030 (bv_nat 8 17))
  v_4080 <- eval (extract v_4034 15 32)
  v_4081 <- eval (concat (bv_nat 15 0) v_4080)
  v_4082 <- eval (eq v_4030 (bv_nat 8 16))
  v_4083 <- eval (extract v_4034 16 32)
  v_4084 <- eval (concat (bv_nat 16 0) v_4083)
  v_4085 <- eval (eq v_4030 (bv_nat 8 15))
  v_4086 <- eval (extract v_4034 17 32)
  v_4087 <- eval (concat (bv_nat 17 0) v_4086)
  v_4088 <- eval (eq v_4030 (bv_nat 8 14))
  v_4089 <- eval (extract v_4034 18 32)
  v_4090 <- eval (concat (bv_nat 18 0) v_4089)
  v_4091 <- eval (eq v_4030 (bv_nat 8 13))
  v_4092 <- eval (extract v_4034 19 32)
  v_4093 <- eval (concat (bv_nat 19 0) v_4092)
  v_4094 <- eval (eq v_4030 (bv_nat 8 12))
  v_4095 <- eval (extract v_4034 20 32)
  v_4096 <- eval (concat (bv_nat 20 0) v_4095)
  v_4097 <- eval (eq v_4030 (bv_nat 8 11))
  v_4098 <- eval (extract v_4034 21 32)
  v_4099 <- eval (concat (bv_nat 21 0) v_4098)
  v_4100 <- eval (eq v_4030 (bv_nat 8 10))
  v_4101 <- eval (extract v_4034 22 32)
  v_4102 <- eval (concat (bv_nat 22 0) v_4101)
  v_4103 <- eval (eq v_4030 (bv_nat 8 9))
  v_4104 <- eval (extract v_4034 23 32)
  v_4105 <- eval (concat (bv_nat 23 0) v_4104)
  v_4106 <- eval (eq v_4030 (bv_nat 8 8))
  v_4107 <- eval (extract v_4034 24 32)
  v_4108 <- eval (concat (bv_nat 24 0) v_4107)
  v_4109 <- eval (eq v_4030 (bv_nat 8 7))
  v_4110 <- eval (extract v_4034 25 32)
  v_4111 <- eval (concat (bv_nat 25 0) v_4110)
  v_4112 <- eval (eq v_4030 (bv_nat 8 6))
  v_4113 <- eval (extract v_4034 26 32)
  v_4114 <- eval (concat (bv_nat 26 0) v_4113)
  v_4115 <- eval (eq v_4030 (bv_nat 8 5))
  v_4116 <- eval (extract v_4034 27 32)
  v_4117 <- eval (concat (bv_nat 27 0) v_4116)
  v_4118 <- eval (eq v_4030 (bv_nat 8 4))
  v_4119 <- eval (extract v_4034 28 32)
  v_4120 <- eval (concat (bv_nat 28 0) v_4119)
  v_4121 <- eval (eq v_4030 (bv_nat 8 3))
  v_4122 <- eval (extract v_4034 29 32)
  v_4123 <- eval (concat (bv_nat 29 0) v_4122)
  v_4124 <- eval (eq v_4030 (bv_nat 8 2))
  v_4125 <- eval (extract v_4034 30 32)
  v_4126 <- eval (concat (bv_nat 30 0) v_4125)
  v_4127 <- eval (eq v_4030 (bv_nat 8 1))
  v_4128 <- eval (extract v_4034 31 32)
  v_4129 <- eval (mux v_4127 v_4128 (bv_nat 1 0))
  v_4130 <- eval (concat (bv_nat 31 0) v_4129)
  v_4131 <- eval (mux v_4124 v_4126 v_4130)
  v_4132 <- eval (mux v_4121 v_4123 v_4131)
  v_4133 <- eval (mux v_4118 v_4120 v_4132)
  v_4134 <- eval (mux v_4115 v_4117 v_4133)
  v_4135 <- eval (mux v_4112 v_4114 v_4134)
  v_4136 <- eval (mux v_4109 v_4111 v_4135)
  v_4137 <- eval (mux v_4106 v_4108 v_4136)
  v_4138 <- eval (mux v_4103 v_4105 v_4137)
  v_4139 <- eval (mux v_4100 v_4102 v_4138)
  v_4140 <- eval (mux v_4097 v_4099 v_4139)
  v_4141 <- eval (mux v_4094 v_4096 v_4140)
  v_4142 <- eval (mux v_4091 v_4093 v_4141)
  v_4143 <- eval (mux v_4088 v_4090 v_4142)
  v_4144 <- eval (mux v_4085 v_4087 v_4143)
  v_4145 <- eval (mux v_4082 v_4084 v_4144)
  v_4146 <- eval (mux v_4079 v_4081 v_4145)
  v_4147 <- eval (mux v_4076 v_4078 v_4146)
  v_4148 <- eval (mux v_4073 v_4075 v_4147)
  v_4149 <- eval (mux v_4070 v_4072 v_4148)
  v_4150 <- eval (mux v_4067 v_4069 v_4149)
  v_4151 <- eval (mux v_4064 v_4066 v_4150)
  v_4152 <- eval (mux v_4061 v_4063 v_4151)
  v_4153 <- eval (mux v_4058 v_4060 v_4152)
  v_4154 <- eval (mux v_4055 v_4057 v_4153)
  v_4155 <- eval (mux v_4052 v_4054 v_4154)
  v_4156 <- eval (mux v_4049 v_4051 v_4155)
  v_4157 <- eval (mux v_4046 v_4048 v_4156)
  v_4158 <- eval (mux v_4043 v_4045 v_4157)
  v_4159 <- eval (mux v_4040 v_4042 v_4158)
  v_4160 <- eval (mux v_4037 v_4039 v_4159)
  v_4161 <- eval (mux v_4033 v_4160 v_4034)
  v_4162 <- eval (eq v_4161 (bv_nat 32 0))
  v_4163 <- eval (mux v_4162 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2353 : R32) v_4161
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_4163
  setRegister af undef
  setRegister sf v_4036
  setRegister cf v_4032
==========================================
bzhiq_X86-SYNTAX (v_2362 : R64) (v_2363 : R64) (v_2364 : R64)
  v_4176 <- getRegister (v_2362 : R64)
  v_4177 <- eval (extract v_4176 56 64)
  v_4178 <- eval (uge v_4177 (bv_nat 8 64))
  v_4179 <- eval (mux v_4178 (bv_nat 1 1) (bv_nat 1 0))
  v_4180 <- eval (ult v_4177 (bv_nat 8 64))
  v_4181 <- getRegister (v_2363 : R64)
  v_4182 <- eval (extract v_4181 0 1)
  v_4183 <- eval (mux v_4180 (bv_nat 1 0) v_4182)
  v_4184 <- eval (eq v_4177 (bv_nat 8 63))
  v_4185 <- eval (extract v_4181 1 64)
  v_4186 <- eval (concat (bv_nat 1 0) v_4185)
  v_4187 <- eval (eq v_4177 (bv_nat 8 62))
  v_4188 <- eval (extract v_4181 2 64)
  v_4189 <- eval (concat (bv_nat 2 0) v_4188)
  v_4190 <- eval (eq v_4177 (bv_nat 8 61))
  v_4191 <- eval (extract v_4181 3 64)
  v_4192 <- eval (concat (bv_nat 3 0) v_4191)
  v_4193 <- eval (eq v_4177 (bv_nat 8 60))
  v_4194 <- eval (extract v_4181 4 64)
  v_4195 <- eval (concat (bv_nat 4 0) v_4194)
  v_4196 <- eval (eq v_4177 (bv_nat 8 59))
  v_4197 <- eval (extract v_4181 5 64)
  v_4198 <- eval (concat (bv_nat 5 0) v_4197)
  v_4199 <- eval (eq v_4177 (bv_nat 8 58))
  v_4200 <- eval (extract v_4181 6 64)
  v_4201 <- eval (concat (bv_nat 6 0) v_4200)
  v_4202 <- eval (eq v_4177 (bv_nat 8 57))
  v_4203 <- eval (extract v_4181 7 64)
  v_4204 <- eval (concat (bv_nat 7 0) v_4203)
  v_4205 <- eval (eq v_4177 (bv_nat 8 56))
  v_4206 <- eval (extract v_4181 8 64)
  v_4207 <- eval (concat (bv_nat 8 0) v_4206)
  v_4208 <- eval (eq v_4177 (bv_nat 8 55))
  v_4209 <- eval (extract v_4181 9 64)
  v_4210 <- eval (concat (bv_nat 9 0) v_4209)
  v_4211 <- eval (eq v_4177 (bv_nat 8 54))
  v_4212 <- eval (extract v_4181 10 64)
  v_4213 <- eval (concat (bv_nat 10 0) v_4212)
  v_4214 <- eval (eq v_4177 (bv_nat 8 53))
  v_4215 <- eval (extract v_4181 11 64)
  v_4216 <- eval (concat (bv_nat 11 0) v_4215)
  v_4217 <- eval (eq v_4177 (bv_nat 8 52))
  v_4218 <- eval (extract v_4181 12 64)
  v_4219 <- eval (concat (bv_nat 12 0) v_4218)
  v_4220 <- eval (eq v_4177 (bv_nat 8 51))
  v_4221 <- eval (extract v_4181 13 64)
  v_4222 <- eval (concat (bv_nat 13 0) v_4221)
  v_4223 <- eval (eq v_4177 (bv_nat 8 50))
  v_4224 <- eval (extract v_4181 14 64)
  v_4225 <- eval (concat (bv_nat 14 0) v_4224)
  v_4226 <- eval (eq v_4177 (bv_nat 8 49))
  v_4227 <- eval (extract v_4181 15 64)
  v_4228 <- eval (concat (bv_nat 15 0) v_4227)
  v_4229 <- eval (eq v_4177 (bv_nat 8 48))
  v_4230 <- eval (extract v_4181 16 64)
  v_4231 <- eval (concat (bv_nat 16 0) v_4230)
  v_4232 <- eval (eq v_4177 (bv_nat 8 47))
  v_4233 <- eval (extract v_4181 17 64)
  v_4234 <- eval (concat (bv_nat 17 0) v_4233)
  v_4235 <- eval (eq v_4177 (bv_nat 8 46))
  v_4236 <- eval (extract v_4181 18 64)
  v_4237 <- eval (concat (bv_nat 18 0) v_4236)
  v_4238 <- eval (eq v_4177 (bv_nat 8 45))
  v_4239 <- eval (extract v_4181 19 64)
  v_4240 <- eval (concat (bv_nat 19 0) v_4239)
  v_4241 <- eval (eq v_4177 (bv_nat 8 44))
  v_4242 <- eval (extract v_4181 20 64)
  v_4243 <- eval (concat (bv_nat 20 0) v_4242)
  v_4244 <- eval (eq v_4177 (bv_nat 8 43))
  v_4245 <- eval (extract v_4181 21 64)
  v_4246 <- eval (concat (bv_nat 21 0) v_4245)
  v_4247 <- eval (eq v_4177 (bv_nat 8 42))
  v_4248 <- eval (extract v_4181 22 64)
  v_4249 <- eval (concat (bv_nat 22 0) v_4248)
  v_4250 <- eval (eq v_4177 (bv_nat 8 41))
  v_4251 <- eval (extract v_4181 23 64)
  v_4252 <- eval (concat (bv_nat 23 0) v_4251)
  v_4253 <- eval (eq v_4177 (bv_nat 8 40))
  v_4254 <- eval (extract v_4181 24 64)
  v_4255 <- eval (concat (bv_nat 24 0) v_4254)
  v_4256 <- eval (eq v_4177 (bv_nat 8 39))
  v_4257 <- eval (extract v_4181 25 64)
  v_4258 <- eval (concat (bv_nat 25 0) v_4257)
  v_4259 <- eval (eq v_4177 (bv_nat 8 38))
  v_4260 <- eval (extract v_4181 26 64)
  v_4261 <- eval (concat (bv_nat 26 0) v_4260)
  v_4262 <- eval (eq v_4177 (bv_nat 8 37))
  v_4263 <- eval (extract v_4181 27 64)
  v_4264 <- eval (concat (bv_nat 27 0) v_4263)
  v_4265 <- eval (eq v_4177 (bv_nat 8 36))
  v_4266 <- eval (extract v_4181 28 64)
  v_4267 <- eval (concat (bv_nat 28 0) v_4266)
  v_4268 <- eval (eq v_4177 (bv_nat 8 35))
  v_4269 <- eval (extract v_4181 29 64)
  v_4270 <- eval (concat (bv_nat 29 0) v_4269)
  v_4271 <- eval (eq v_4177 (bv_nat 8 34))
  v_4272 <- eval (extract v_4181 30 64)
  v_4273 <- eval (concat (bv_nat 30 0) v_4272)
  v_4274 <- eval (eq v_4177 (bv_nat 8 33))
  v_4275 <- eval (extract v_4181 31 64)
  v_4276 <- eval (concat (bv_nat 31 0) v_4275)
  v_4277 <- eval (eq v_4177 (bv_nat 8 32))
  v_4278 <- eval (extract v_4181 32 64)
  v_4279 <- eval (concat (bv_nat 32 0) v_4278)
  v_4280 <- eval (eq v_4177 (bv_nat 8 31))
  v_4281 <- eval (extract v_4181 33 64)
  v_4282 <- eval (concat (bv_nat 33 0) v_4281)
  v_4283 <- eval (eq v_4177 (bv_nat 8 30))
  v_4284 <- eval (extract v_4181 34 64)
  v_4285 <- eval (concat (bv_nat 34 0) v_4284)
  v_4286 <- eval (eq v_4177 (bv_nat 8 29))
  v_4287 <- eval (extract v_4181 35 64)
  v_4288 <- eval (concat (bv_nat 35 0) v_4287)
  v_4289 <- eval (eq v_4177 (bv_nat 8 28))
  v_4290 <- eval (extract v_4181 36 64)
  v_4291 <- eval (concat (bv_nat 36 0) v_4290)
  v_4292 <- eval (eq v_4177 (bv_nat 8 27))
  v_4293 <- eval (extract v_4181 37 64)
  v_4294 <- eval (concat (bv_nat 37 0) v_4293)
  v_4295 <- eval (eq v_4177 (bv_nat 8 26))
  v_4296 <- eval (extract v_4181 38 64)
  v_4297 <- eval (concat (bv_nat 38 0) v_4296)
  v_4298 <- eval (eq v_4177 (bv_nat 8 25))
  v_4299 <- eval (extract v_4181 39 64)
  v_4300 <- eval (concat (bv_nat 39 0) v_4299)
  v_4301 <- eval (eq v_4177 (bv_nat 8 24))
  v_4302 <- eval (extract v_4181 40 64)
  v_4303 <- eval (concat (bv_nat 40 0) v_4302)
  v_4304 <- eval (eq v_4177 (bv_nat 8 23))
  v_4305 <- eval (extract v_4181 41 64)
  v_4306 <- eval (concat (bv_nat 41 0) v_4305)
  v_4307 <- eval (eq v_4177 (bv_nat 8 22))
  v_4308 <- eval (extract v_4181 42 64)
  v_4309 <- eval (concat (bv_nat 42 0) v_4308)
  v_4310 <- eval (eq v_4177 (bv_nat 8 21))
  v_4311 <- eval (extract v_4181 43 64)
  v_4312 <- eval (concat (bv_nat 43 0) v_4311)
  v_4313 <- eval (eq v_4177 (bv_nat 8 20))
  v_4314 <- eval (extract v_4181 44 64)
  v_4315 <- eval (concat (bv_nat 44 0) v_4314)
  v_4316 <- eval (eq v_4177 (bv_nat 8 19))
  v_4317 <- eval (extract v_4181 45 64)
  v_4318 <- eval (concat (bv_nat 45 0) v_4317)
  v_4319 <- eval (eq v_4177 (bv_nat 8 18))
  v_4320 <- eval (extract v_4181 46 64)
  v_4321 <- eval (concat (bv_nat 46 0) v_4320)
  v_4322 <- eval (eq v_4177 (bv_nat 8 17))
  v_4323 <- eval (extract v_4181 47 64)
  v_4324 <- eval (concat (bv_nat 47 0) v_4323)
  v_4325 <- eval (eq v_4177 (bv_nat 8 16))
  v_4326 <- eval (extract v_4181 48 64)
  v_4327 <- eval (concat (bv_nat 48 0) v_4326)
  v_4328 <- eval (eq v_4177 (bv_nat 8 15))
  v_4329 <- eval (extract v_4181 49 64)
  v_4330 <- eval (concat (bv_nat 49 0) v_4329)
  v_4331 <- eval (eq v_4177 (bv_nat 8 14))
  v_4332 <- eval (extract v_4181 50 64)
  v_4333 <- eval (concat (bv_nat 50 0) v_4332)
  v_4334 <- eval (eq v_4177 (bv_nat 8 13))
  v_4335 <- eval (extract v_4181 51 64)
  v_4336 <- eval (concat (bv_nat 51 0) v_4335)
  v_4337 <- eval (eq v_4177 (bv_nat 8 12))
  v_4338 <- eval (extract v_4181 52 64)
  v_4339 <- eval (concat (bv_nat 52 0) v_4338)
  v_4340 <- eval (eq v_4177 (bv_nat 8 11))
  v_4341 <- eval (extract v_4181 53 64)
  v_4342 <- eval (concat (bv_nat 53 0) v_4341)
  v_4343 <- eval (eq v_4177 (bv_nat 8 10))
  v_4344 <- eval (extract v_4181 54 64)
  v_4345 <- eval (concat (bv_nat 54 0) v_4344)
  v_4346 <- eval (eq v_4177 (bv_nat 8 9))
  v_4347 <- eval (extract v_4181 55 64)
  v_4348 <- eval (concat (bv_nat 55 0) v_4347)
  v_4349 <- eval (eq v_4177 (bv_nat 8 8))
  v_4350 <- eval (extract v_4181 56 64)
  v_4351 <- eval (concat (bv_nat 56 0) v_4350)
  v_4352 <- eval (eq v_4177 (bv_nat 8 7))
  v_4353 <- eval (extract v_4181 57 64)
  v_4354 <- eval (concat (bv_nat 57 0) v_4353)
  v_4355 <- eval (eq v_4177 (bv_nat 8 6))
  v_4356 <- eval (extract v_4181 58 64)
  v_4357 <- eval (concat (bv_nat 58 0) v_4356)
  v_4358 <- eval (eq v_4177 (bv_nat 8 5))
  v_4359 <- eval (extract v_4181 59 64)
  v_4360 <- eval (concat (bv_nat 59 0) v_4359)
  v_4361 <- eval (eq v_4177 (bv_nat 8 4))
  v_4362 <- eval (extract v_4181 60 64)
  v_4363 <- eval (concat (bv_nat 60 0) v_4362)
  v_4364 <- eval (eq v_4177 (bv_nat 8 3))
  v_4365 <- eval (extract v_4181 61 64)
  v_4366 <- eval (concat (bv_nat 61 0) v_4365)
  v_4367 <- eval (eq v_4177 (bv_nat 8 2))
  v_4368 <- eval (extract v_4181 62 64)
  v_4369 <- eval (concat (bv_nat 62 0) v_4368)
  v_4370 <- eval (eq v_4177 (bv_nat 8 1))
  v_4371 <- eval (extract v_4181 63 64)
  v_4372 <- eval (mux v_4370 v_4371 (bv_nat 1 0))
  v_4373 <- eval (concat (bv_nat 63 0) v_4372)
  v_4374 <- eval (mux v_4367 v_4369 v_4373)
  v_4375 <- eval (mux v_4364 v_4366 v_4374)
  v_4376 <- eval (mux v_4361 v_4363 v_4375)
  v_4377 <- eval (mux v_4358 v_4360 v_4376)
  v_4378 <- eval (mux v_4355 v_4357 v_4377)
  v_4379 <- eval (mux v_4352 v_4354 v_4378)
  v_4380 <- eval (mux v_4349 v_4351 v_4379)
  v_4381 <- eval (mux v_4346 v_4348 v_4380)
  v_4382 <- eval (mux v_4343 v_4345 v_4381)
  v_4383 <- eval (mux v_4340 v_4342 v_4382)
  v_4384 <- eval (mux v_4337 v_4339 v_4383)
  v_4385 <- eval (mux v_4334 v_4336 v_4384)
  v_4386 <- eval (mux v_4331 v_4333 v_4385)
  v_4387 <- eval (mux v_4328 v_4330 v_4386)
  v_4388 <- eval (mux v_4325 v_4327 v_4387)
  v_4389 <- eval (mux v_4322 v_4324 v_4388)
  v_4390 <- eval (mux v_4319 v_4321 v_4389)
  v_4391 <- eval (mux v_4316 v_4318 v_4390)
  v_4392 <- eval (mux v_4313 v_4315 v_4391)
  v_4393 <- eval (mux v_4310 v_4312 v_4392)
  v_4394 <- eval (mux v_4307 v_4309 v_4393)
  v_4395 <- eval (mux v_4304 v_4306 v_4394)
  v_4396 <- eval (mux v_4301 v_4303 v_4395)
  v_4397 <- eval (mux v_4298 v_4300 v_4396)
  v_4398 <- eval (mux v_4295 v_4297 v_4397)
  v_4399 <- eval (mux v_4292 v_4294 v_4398)
  v_4400 <- eval (mux v_4289 v_4291 v_4399)
  v_4401 <- eval (mux v_4286 v_4288 v_4400)
  v_4402 <- eval (mux v_4283 v_4285 v_4401)
  v_4403 <- eval (mux v_4280 v_4282 v_4402)
  v_4404 <- eval (mux v_4277 v_4279 v_4403)
  v_4405 <- eval (mux v_4274 v_4276 v_4404)
  v_4406 <- eval (mux v_4271 v_4273 v_4405)
  v_4407 <- eval (mux v_4268 v_4270 v_4406)
  v_4408 <- eval (mux v_4265 v_4267 v_4407)
  v_4409 <- eval (mux v_4262 v_4264 v_4408)
  v_4410 <- eval (mux v_4259 v_4261 v_4409)
  v_4411 <- eval (mux v_4256 v_4258 v_4410)
  v_4412 <- eval (mux v_4253 v_4255 v_4411)
  v_4413 <- eval (mux v_4250 v_4252 v_4412)
  v_4414 <- eval (mux v_4247 v_4249 v_4413)
  v_4415 <- eval (mux v_4244 v_4246 v_4414)
  v_4416 <- eval (mux v_4241 v_4243 v_4415)
  v_4417 <- eval (mux v_4238 v_4240 v_4416)
  v_4418 <- eval (mux v_4235 v_4237 v_4417)
  v_4419 <- eval (mux v_4232 v_4234 v_4418)
  v_4420 <- eval (mux v_4229 v_4231 v_4419)
  v_4421 <- eval (mux v_4226 v_4228 v_4420)
  v_4422 <- eval (mux v_4223 v_4225 v_4421)
  v_4423 <- eval (mux v_4220 v_4222 v_4422)
  v_4424 <- eval (mux v_4217 v_4219 v_4423)
  v_4425 <- eval (mux v_4214 v_4216 v_4424)
  v_4426 <- eval (mux v_4211 v_4213 v_4425)
  v_4427 <- eval (mux v_4208 v_4210 v_4426)
  v_4428 <- eval (mux v_4205 v_4207 v_4427)
  v_4429 <- eval (mux v_4202 v_4204 v_4428)
  v_4430 <- eval (mux v_4199 v_4201 v_4429)
  v_4431 <- eval (mux v_4196 v_4198 v_4430)
  v_4432 <- eval (mux v_4193 v_4195 v_4431)
  v_4433 <- eval (mux v_4190 v_4192 v_4432)
  v_4434 <- eval (mux v_4187 v_4189 v_4433)
  v_4435 <- eval (mux v_4184 v_4186 v_4434)
  v_4436 <- eval (mux v_4180 v_4435 v_4181)
  v_4437 <- eval (eq v_4436 (bv_nat 64 0))
  v_4438 <- eval (mux v_4437 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2364 : R64) v_4436
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_4438
  setRegister af undef
  setRegister sf v_4183
  setRegister cf v_4179
==========================================
cbtw_X86-SYNTAX
  v_4446 <- getRegister rax
  v_4447 <- eval (extract v_4446 0 48)
  v_4448 <- eval (extract v_4446 56 64)
  v_4449 <- eval (svalueMInt v_4448)
  v_4450 <- eval (mi 16 v_4449)
  v_4451 <- eval (concat v_4447 v_4450)
  setRegister rax v_4451
==========================================
clc_X86-SYNTAX
  setRegister cf (bv_nat 1 0)
==========================================
cld_X86-SYNTAX
  setRegister df (bv_nat 1 0)
==========================================
cltd_X86-SYNTAX
  v_4455 <- getRegister rax
  v_4456 <- eval (extract v_4455 32 64)
  v_4457 <- eval (svalueMInt v_4456)
  v_4458 <- eval (mi 64 v_4457)
  v_4459 <- eval (extract v_4458 0 32)
  setRegister edx v_4459
==========================================
cltq_X86-SYNTAX
  v_4461 <- getRegister rax
  v_4462 <- eval (extract v_4461 32 64)
  v_4463 <- eval (svalueMInt v_4462)
  v_4464 <- eval (mi 64 v_4463)
  setRegister rax v_4464
==========================================
cmc_X86-SYNTAX
  v_4466 <- getRegister cf
  v_4467 <- eval (eq v_4466 (bv_nat 1 1))
  v_4468 <- eval (mux v_4467 (bv_nat 1 0) (bv_nat 1 1))
  setRegister cf v_4468
==========================================
cmovael_X86-SYNTAX (v_2390 : R32) (v_2391 : R32)
  v_4474 <- getRegister cf
  v_4475 <- eval (eq v_4474 (bv_nat 1 1))
  v_4476 <- eval (notBool_ v_4475)
  v_4477 <- getRegister (v_2390 : R32)
  v_4478 <- getRegister (v_2391 : R32)
  v_4479 <- eval (mux v_4476 v_4477 v_4478)
  setRegister (v_2391 : R32) v_4479
==========================================
cmovaeq_X86-SYNTAX (v_2399 : R64) (v_2400 : R64)
  v_4485 <- getRegister cf
  v_4486 <- eval (eq v_4485 (bv_nat 1 1))
  v_4487 <- eval (notBool_ v_4486)
  v_4488 <- getRegister (v_2399 : R64)
  v_4489 <- getRegister (v_2400 : R64)
  v_4490 <- eval (mux v_4487 v_4488 v_4489)
  setRegister (v_2400 : R64) v_4490
==========================================
cmovaew_X86-SYNTAX (v_2406 : R16) (v_2407 : R16)
  v_4496 <- getRegister cf
  v_4497 <- eval (eq v_4496 (bv_nat 1 1))
  v_4498 <- eval (notBool_ v_4497)
  v_4499 <- getRegister (v_2406 : R16)
  v_4500 <- getRegister (v_2407 : R16)
  v_4501 <- eval (mux v_4498 v_4499 v_4500)
  setRegister (v_2407 : R16) v_4501
==========================================
cmoval_X86-SYNTAX (v_2417 : R32) (v_2418 : R32)
  v_4507 <- getRegister cf
  v_4508 <- eval (eq v_4507 (bv_nat 1 1))
  v_4509 <- eval (notBool_ v_4508)
  v_4510 <- getRegister zf
  v_4511 <- eval (eq v_4510 (bv_nat 1 1))
  v_4512 <- eval (notBool_ v_4511)
  v_4513 <- eval (bit_and v_4509 v_4512)
  v_4514 <- getRegister (v_2417 : R32)
  v_4515 <- getRegister (v_2418 : R32)
  v_4516 <- eval (mux v_4513 v_4514 v_4515)
  setRegister (v_2418 : R32) v_4516
==========================================
cmovaq_X86-SYNTAX (v_2426 : R64) (v_2427 : R64)
  v_4522 <- getRegister cf
  v_4523 <- eval (eq v_4522 (bv_nat 1 1))
  v_4524 <- eval (notBool_ v_4523)
  v_4525 <- getRegister zf
  v_4526 <- eval (eq v_4525 (bv_nat 1 1))
  v_4527 <- eval (notBool_ v_4526)
  v_4528 <- eval (bit_and v_4524 v_4527)
  v_4529 <- getRegister (v_2426 : R64)
  v_4530 <- getRegister (v_2427 : R64)
  v_4531 <- eval (mux v_4528 v_4529 v_4530)
  setRegister (v_2427 : R64) v_4531
==========================================
cmovaw_X86-SYNTAX (v_2433 : R16) (v_2434 : R16)
  v_4537 <- getRegister cf
  v_4538 <- eval (eq v_4537 (bv_nat 1 1))
  v_4539 <- eval (notBool_ v_4538)
  v_4540 <- getRegister zf
  v_4541 <- eval (eq v_4540 (bv_nat 1 1))
  v_4542 <- eval (notBool_ v_4541)
  v_4543 <- eval (bit_and v_4539 v_4542)
  v_4544 <- getRegister (v_2433 : R16)
  v_4545 <- getRegister (v_2434 : R16)
  v_4546 <- eval (mux v_4543 v_4544 v_4545)
  setRegister (v_2434 : R16) v_4546
==========================================
cmovbel_X86-SYNTAX (v_2452 : R32) (v_2453 : R32)
  v_4557 <- getRegister cf
  v_4558 <- eval (eq v_4557 (bv_nat 1 1))
  v_4559 <- getRegister zf
  v_4560 <- eval (eq v_4559 (bv_nat 1 1))
  v_4561 <- eval (bit_or v_4558 v_4560)
  v_4562 <- getRegister (v_2452 : R32)
  v_4563 <- getRegister (v_2453 : R32)
  v_4564 <- eval (mux v_4561 v_4562 v_4563)
  setRegister (v_2453 : R32) v_4564
==========================================
cmovbeq_X86-SYNTAX (v_2469 : R64) (v_2470 : R64)
  v_4575 <- getRegister cf
  v_4576 <- eval (eq v_4575 (bv_nat 1 1))
  v_4577 <- getRegister zf
  v_4578 <- eval (eq v_4577 (bv_nat 1 1))
  v_4579 <- eval (bit_or v_4576 v_4578)
  v_4580 <- getRegister (v_2469 : R64)
  v_4581 <- getRegister (v_2470 : R64)
  v_4582 <- eval (mux v_4579 v_4580 v_4581)
  setRegister (v_2470 : R64) v_4582
==========================================
cmovbew_X86-SYNTAX (v_2484 : R16) (v_2485 : R16)
  v_4593 <- getRegister cf
  v_4594 <- eval (eq v_4593 (bv_nat 1 1))
  v_4595 <- getRegister zf
  v_4596 <- eval (eq v_4595 (bv_nat 1 1))
  v_4597 <- eval (bit_or v_4594 v_4596)
  v_4598 <- getRegister (v_2484 : R16)
  v_4599 <- getRegister (v_2485 : R16)
  v_4600 <- eval (mux v_4597 v_4598 v_4599)
  setRegister (v_2485 : R16) v_4600
==========================================
cmovbl_X86-SYNTAX (v_2495 : R32) (v_2496 : R32)
  v_4606 <- getRegister cf
  v_4607 <- eval (eq v_4606 (bv_nat 1 1))
  v_4608 <- getRegister (v_2495 : R32)
  v_4609 <- getRegister (v_2496 : R32)
  v_4610 <- eval (mux v_4607 v_4608 v_4609)
  setRegister (v_2496 : R32) v_4610
==========================================
cmovbq_X86-SYNTAX (v_2504 : R64) (v_2505 : R64)
  v_4616 <- getRegister cf
  v_4617 <- eval (eq v_4616 (bv_nat 1 1))
  v_4618 <- getRegister (v_2504 : R64)
  v_4619 <- getRegister (v_2505 : R64)
  v_4620 <- eval (mux v_4617 v_4618 v_4619)
  setRegister (v_2505 : R64) v_4620
==========================================
cmovbw_X86-SYNTAX (v_2511 : R16) (v_2512 : R16)
  v_4626 <- getRegister cf
  v_4627 <- eval (eq v_4626 (bv_nat 1 1))
  v_4628 <- getRegister (v_2511 : R16)
  v_4629 <- getRegister (v_2512 : R16)
  v_4630 <- eval (mux v_4627 v_4628 v_4629)
  setRegister (v_2512 : R16) v_4630
==========================================
cmovcl_X86-SYNTAX (v_2522 : R32) (v_2523 : R32)
  v_4636 <- getRegister cf
  v_4637 <- eval (eq v_4636 (bv_nat 1 1))
  v_4638 <- getRegister (v_2522 : R32)
  v_4639 <- getRegister (v_2523 : R32)
  v_4640 <- eval (mux v_4637 v_4638 v_4639)
  setRegister (v_2523 : R32) v_4640
==========================================
cmovcq_X86-SYNTAX (v_2531 : R64) (v_2532 : R64)
  v_4646 <- getRegister cf
  v_4647 <- eval (eq v_4646 (bv_nat 1 1))
  v_4648 <- getRegister (v_2531 : R64)
  v_4649 <- getRegister (v_2532 : R64)
  v_4650 <- eval (mux v_4647 v_4648 v_4649)
  setRegister (v_2532 : R64) v_4650
==========================================
cmovcw_X86-SYNTAX (v_2538 : R16) (v_2539 : R16)
  v_4656 <- getRegister cf
  v_4657 <- eval (eq v_4656 (bv_nat 1 1))
  v_4658 <- getRegister (v_2538 : R16)
  v_4659 <- getRegister (v_2539 : R16)
  v_4660 <- eval (mux v_4657 v_4658 v_4659)
  setRegister (v_2539 : R16) v_4660
==========================================
cmovel_X86-SYNTAX (v_2549 : R32) (v_2550 : R32)
  v_4666 <- getRegister zf
  v_4667 <- eval (eq v_4666 (bv_nat 1 1))
  v_4668 <- getRegister (v_2549 : R32)
  v_4669 <- getRegister (v_2550 : R32)
  v_4670 <- eval (mux v_4667 v_4668 v_4669)
  setRegister (v_2550 : R32) v_4670
==========================================
cmoveq_X86-SYNTAX (v_2558 : R64) (v_2559 : R64)
  v_4676 <- getRegister zf
  v_4677 <- eval (eq v_4676 (bv_nat 1 1))
  v_4678 <- getRegister (v_2558 : R64)
  v_4679 <- getRegister (v_2559 : R64)
  v_4680 <- eval (mux v_4677 v_4678 v_4679)
  setRegister (v_2559 : R64) v_4680
==========================================
cmovew_X86-SYNTAX (v_2565 : R16) (v_2566 : R16)
  v_4686 <- getRegister zf
  v_4687 <- eval (eq v_4686 (bv_nat 1 1))
  v_4688 <- getRegister (v_2565 : R16)
  v_4689 <- getRegister (v_2566 : R16)
  v_4690 <- eval (mux v_4687 v_4688 v_4689)
  setRegister (v_2566 : R16) v_4690
==========================================
cmovgel_X86-SYNTAX (v_2584 : R32) (v_2585 : R32)
  v_4701 <- getRegister sf
  v_4702 <- eval (eq v_4701 (bv_nat 1 1))
  v_4703 <- getRegister of
  v_4704 <- eval (eq v_4703 (bv_nat 1 1))
  v_4705 <- eval (eq v_4702 v_4704)
  v_4706 <- getRegister (v_2584 : R32)
  v_4707 <- getRegister (v_2585 : R32)
  v_4708 <- eval (mux v_4705 v_4706 v_4707)
  setRegister (v_2585 : R32) v_4708
==========================================
cmovgeq_X86-SYNTAX (v_2601 : R64) (v_2602 : R64)
  v_4719 <- getRegister sf
  v_4720 <- eval (eq v_4719 (bv_nat 1 1))
  v_4721 <- getRegister of
  v_4722 <- eval (eq v_4721 (bv_nat 1 1))
  v_4723 <- eval (eq v_4720 v_4722)
  v_4724 <- getRegister (v_2601 : R64)
  v_4725 <- getRegister (v_2602 : R64)
  v_4726 <- eval (mux v_4723 v_4724 v_4725)
  setRegister (v_2602 : R64) v_4726
==========================================
cmovgew_X86-SYNTAX (v_2616 : R16) (v_2617 : R16)
  v_4737 <- getRegister sf
  v_4738 <- eval (eq v_4737 (bv_nat 1 1))
  v_4739 <- getRegister of
  v_4740 <- eval (eq v_4739 (bv_nat 1 1))
  v_4741 <- eval (eq v_4738 v_4740)
  v_4742 <- getRegister (v_2616 : R16)
  v_4743 <- getRegister (v_2617 : R16)
  v_4744 <- eval (mux v_4741 v_4742 v_4743)
  setRegister (v_2617 : R16) v_4744
==========================================
cmovgl_X86-SYNTAX (v_2627 : R32) (v_2628 : R32)
  v_4750 <- getRegister zf
  v_4751 <- eval (eq v_4750 (bv_nat 1 1))
  v_4752 <- eval (notBool_ v_4751)
  v_4753 <- getRegister sf
  v_4754 <- eval (eq v_4753 (bv_nat 1 1))
  v_4755 <- getRegister of
  v_4756 <- eval (eq v_4755 (bv_nat 1 1))
  v_4757 <- eval (eq v_4754 v_4756)
  v_4758 <- eval (bit_and v_4752 v_4757)
  v_4759 <- getRegister (v_2627 : R32)
  v_4760 <- getRegister (v_2628 : R32)
  v_4761 <- eval (mux v_4758 v_4759 v_4760)
  setRegister (v_2628 : R32) v_4761
==========================================
cmovgq_X86-SYNTAX (v_2636 : R64) (v_2637 : R64)
  v_4767 <- getRegister zf
  v_4768 <- eval (eq v_4767 (bv_nat 1 1))
  v_4769 <- eval (notBool_ v_4768)
  v_4770 <- getRegister sf
  v_4771 <- eval (eq v_4770 (bv_nat 1 1))
  v_4772 <- getRegister of
  v_4773 <- eval (eq v_4772 (bv_nat 1 1))
  v_4774 <- eval (eq v_4771 v_4773)
  v_4775 <- eval (bit_and v_4769 v_4774)
  v_4776 <- getRegister (v_2636 : R64)
  v_4777 <- getRegister (v_2637 : R64)
  v_4778 <- eval (mux v_4775 v_4776 v_4777)
  setRegister (v_2637 : R64) v_4778
==========================================
cmovgw_X86-SYNTAX (v_2643 : R16) (v_2644 : R16)
  v_4784 <- getRegister zf
  v_4785 <- eval (eq v_4784 (bv_nat 1 1))
  v_4786 <- eval (notBool_ v_4785)
  v_4787 <- getRegister sf
  v_4788 <- eval (eq v_4787 (bv_nat 1 1))
  v_4789 <- getRegister of
  v_4790 <- eval (eq v_4789 (bv_nat 1 1))
  v_4791 <- eval (eq v_4788 v_4790)
  v_4792 <- eval (bit_and v_4786 v_4791)
  v_4793 <- getRegister (v_2643 : R16)
  v_4794 <- getRegister (v_2644 : R16)
  v_4795 <- eval (mux v_4792 v_4793 v_4794)
  setRegister (v_2644 : R16) v_4795
==========================================
cmovlel_X86-SYNTAX (v_2662 : R32) (v_2663 : R32)
  v_4806 <- getRegister zf
  v_4807 <- eval (eq v_4806 (bv_nat 1 1))
  v_4808 <- getRegister sf
  v_4809 <- eval (eq v_4808 (bv_nat 1 1))
  v_4810 <- getRegister of
  v_4811 <- eval (eq v_4810 (bv_nat 1 1))
  v_4812 <- eval (eq v_4809 v_4811)
  v_4813 <- eval (notBool_ v_4812)
  v_4814 <- eval (bit_or v_4807 v_4813)
  v_4815 <- getRegister (v_2662 : R32)
  v_4816 <- getRegister (v_2663 : R32)
  v_4817 <- eval (mux v_4814 v_4815 v_4816)
  setRegister (v_2663 : R32) v_4817
==========================================
cmovleq_X86-SYNTAX (v_2679 : R64) (v_2680 : R64)
  v_4828 <- getRegister zf
  v_4829 <- eval (eq v_4828 (bv_nat 1 1))
  v_4830 <- getRegister sf
  v_4831 <- eval (eq v_4830 (bv_nat 1 1))
  v_4832 <- getRegister of
  v_4833 <- eval (eq v_4832 (bv_nat 1 1))
  v_4834 <- eval (eq v_4831 v_4833)
  v_4835 <- eval (notBool_ v_4834)
  v_4836 <- eval (bit_or v_4829 v_4835)
  v_4837 <- getRegister (v_2679 : R64)
  v_4838 <- getRegister (v_2680 : R64)
  v_4839 <- eval (mux v_4836 v_4837 v_4838)
  setRegister (v_2680 : R64) v_4839
==========================================
cmovlew_X86-SYNTAX (v_2694 : R16) (v_2695 : R16)
  v_4850 <- getRegister zf
  v_4851 <- eval (eq v_4850 (bv_nat 1 1))
  v_4852 <- getRegister sf
  v_4853 <- eval (eq v_4852 (bv_nat 1 1))
  v_4854 <- getRegister of
  v_4855 <- eval (eq v_4854 (bv_nat 1 1))
  v_4856 <- eval (eq v_4853 v_4855)
  v_4857 <- eval (notBool_ v_4856)
  v_4858 <- eval (bit_or v_4851 v_4857)
  v_4859 <- getRegister (v_2694 : R16)
  v_4860 <- getRegister (v_2695 : R16)
  v_4861 <- eval (mux v_4858 v_4859 v_4860)
  setRegister (v_2695 : R16) v_4861
==========================================
cmovll_X86-SYNTAX (v_2705 : R32) (v_2706 : R32)
  v_4867 <- getRegister sf
  v_4868 <- eval (eq v_4867 (bv_nat 1 1))
  v_4869 <- getRegister of
  v_4870 <- eval (eq v_4869 (bv_nat 1 1))
  v_4871 <- eval (eq v_4868 v_4870)
  v_4872 <- eval (notBool_ v_4871)
  v_4873 <- getRegister (v_2705 : R32)
  v_4874 <- getRegister (v_2706 : R32)
  v_4875 <- eval (mux v_4872 v_4873 v_4874)
  setRegister (v_2706 : R32) v_4875
==========================================
cmovlq_X86-SYNTAX (v_2714 : R64) (v_2715 : R64)
  v_4881 <- getRegister sf
  v_4882 <- eval (eq v_4881 (bv_nat 1 1))
  v_4883 <- getRegister of
  v_4884 <- eval (eq v_4883 (bv_nat 1 1))
  v_4885 <- eval (eq v_4882 v_4884)
  v_4886 <- eval (notBool_ v_4885)
  v_4887 <- getRegister (v_2714 : R64)
  v_4888 <- getRegister (v_2715 : R64)
  v_4889 <- eval (mux v_4886 v_4887 v_4888)
  setRegister (v_2715 : R64) v_4889
==========================================
cmovlw_X86-SYNTAX (v_2721 : R16) (v_2722 : R16)
  v_4895 <- getRegister sf
  v_4896 <- eval (eq v_4895 (bv_nat 1 1))
  v_4897 <- getRegister of
  v_4898 <- eval (eq v_4897 (bv_nat 1 1))
  v_4899 <- eval (eq v_4896 v_4898)
  v_4900 <- eval (notBool_ v_4899)
  v_4901 <- getRegister (v_2721 : R16)
  v_4902 <- getRegister (v_2722 : R16)
  v_4903 <- eval (mux v_4900 v_4901 v_4902)
  setRegister (v_2722 : R16) v_4903
==========================================
cmovnael_X86-SYNTAX (v_2732 : R32) (v_2733 : R32)
  v_4909 <- getRegister cf
  v_4910 <- eval (eq v_4909 (bv_nat 1 1))
  v_4911 <- getRegister (v_2732 : R32)
  v_4912 <- getRegister (v_2733 : R32)
  v_4913 <- eval (mux v_4910 v_4911 v_4912)
  setRegister (v_2733 : R32) v_4913
==========================================
cmovnaeq_X86-SYNTAX (v_2741 : R64) (v_2742 : R64)
  v_4919 <- getRegister cf
  v_4920 <- eval (eq v_4919 (bv_nat 1 1))
  v_4921 <- getRegister (v_2741 : R64)
  v_4922 <- getRegister (v_2742 : R64)
  v_4923 <- eval (mux v_4920 v_4921 v_4922)
  setRegister (v_2742 : R64) v_4923
==========================================
cmovnaew_X86-SYNTAX (v_2748 : R16) (v_2749 : R16)
  v_4929 <- getRegister cf
  v_4930 <- eval (eq v_4929 (bv_nat 1 1))
  v_4931 <- getRegister (v_2748 : R16)
  v_4932 <- getRegister (v_2749 : R16)
  v_4933 <- eval (mux v_4930 v_4931 v_4932)
  setRegister (v_2749 : R16) v_4933
==========================================
cmovnal_X86-SYNTAX (v_2759 : R32) (v_2760 : R32)
  v_4939 <- getRegister cf
  v_4940 <- eval (eq v_4939 (bv_nat 1 1))
  v_4941 <- getRegister zf
  v_4942 <- eval (eq v_4941 (bv_nat 1 1))
  v_4943 <- eval (bit_or v_4940 v_4942)
  v_4944 <- getRegister (v_2759 : R32)
  v_4945 <- getRegister (v_2760 : R32)
  v_4946 <- eval (mux v_4943 v_4944 v_4945)
  setRegister (v_2760 : R32) v_4946
==========================================
cmovnaq_X86-SYNTAX (v_2768 : R64) (v_2769 : R64)
  v_4952 <- getRegister cf
  v_4953 <- eval (eq v_4952 (bv_nat 1 1))
  v_4954 <- getRegister zf
  v_4955 <- eval (eq v_4954 (bv_nat 1 1))
  v_4956 <- eval (bit_or v_4953 v_4955)
  v_4957 <- getRegister (v_2768 : R64)
  v_4958 <- getRegister (v_2769 : R64)
  v_4959 <- eval (mux v_4956 v_4957 v_4958)
  setRegister (v_2769 : R64) v_4959
==========================================
cmovnaw_X86-SYNTAX (v_2775 : R16) (v_2776 : R16)
  v_4965 <- getRegister cf
  v_4966 <- eval (eq v_4965 (bv_nat 1 1))
  v_4967 <- getRegister zf
  v_4968 <- eval (eq v_4967 (bv_nat 1 1))
  v_4969 <- eval (bit_or v_4966 v_4968)
  v_4970 <- getRegister (v_2775 : R16)
  v_4971 <- getRegister (v_2776 : R16)
  v_4972 <- eval (mux v_4969 v_4970 v_4971)
  setRegister (v_2776 : R16) v_4972
==========================================
cmovnbel_X86-SYNTAX (v_2786 : R32) (v_2787 : R32)
  v_4978 <- getRegister cf
  v_4979 <- eval (eq v_4978 (bv_nat 1 1))
  v_4980 <- eval (notBool_ v_4979)
  v_4981 <- getRegister zf
  v_4982 <- eval (eq v_4981 (bv_nat 1 1))
  v_4983 <- eval (notBool_ v_4982)
  v_4984 <- eval (bit_and v_4980 v_4983)
  v_4985 <- getRegister (v_2786 : R32)
  v_4986 <- getRegister (v_2787 : R32)
  v_4987 <- eval (mux v_4984 v_4985 v_4986)
  setRegister (v_2787 : R32) v_4987
==========================================
cmovnbeq_X86-SYNTAX (v_2795 : R64) (v_2796 : R64)
  v_4993 <- getRegister cf
  v_4994 <- eval (eq v_4993 (bv_nat 1 1))
  v_4995 <- eval (notBool_ v_4994)
  v_4996 <- getRegister zf
  v_4997 <- eval (eq v_4996 (bv_nat 1 1))
  v_4998 <- eval (notBool_ v_4997)
  v_4999 <- eval (bit_and v_4995 v_4998)
  v_5000 <- getRegister (v_2795 : R64)
  v_5001 <- getRegister (v_2796 : R64)
  v_5002 <- eval (mux v_4999 v_5000 v_5001)
  setRegister (v_2796 : R64) v_5002
==========================================
cmovnbew_X86-SYNTAX (v_2802 : R16) (v_2803 : R16)
  v_5008 <- getRegister cf
  v_5009 <- eval (eq v_5008 (bv_nat 1 1))
  v_5010 <- eval (notBool_ v_5009)
  v_5011 <- getRegister zf
  v_5012 <- eval (eq v_5011 (bv_nat 1 1))
  v_5013 <- eval (notBool_ v_5012)
  v_5014 <- eval (bit_and v_5010 v_5013)
  v_5015 <- getRegister (v_2802 : R16)
  v_5016 <- getRegister (v_2803 : R16)
  v_5017 <- eval (mux v_5014 v_5015 v_5016)
  setRegister (v_2803 : R16) v_5017
==========================================
cmovnbl_X86-SYNTAX (v_2813 : R32) (v_2814 : R32)
  v_5023 <- getRegister cf
  v_5024 <- eval (eq v_5023 (bv_nat 1 1))
  v_5025 <- eval (notBool_ v_5024)
  v_5026 <- getRegister (v_2813 : R32)
  v_5027 <- getRegister (v_2814 : R32)
  v_5028 <- eval (mux v_5025 v_5026 v_5027)
  setRegister (v_2814 : R32) v_5028
==========================================
cmovnbq_X86-SYNTAX (v_2822 : R64) (v_2823 : R64)
  v_5034 <- getRegister cf
  v_5035 <- eval (eq v_5034 (bv_nat 1 1))
  v_5036 <- eval (notBool_ v_5035)
  v_5037 <- getRegister (v_2822 : R64)
  v_5038 <- getRegister (v_2823 : R64)
  v_5039 <- eval (mux v_5036 v_5037 v_5038)
  setRegister (v_2823 : R64) v_5039
==========================================
cmovnbw_X86-SYNTAX (v_2829 : R16) (v_2830 : R16)
  v_5045 <- getRegister cf
  v_5046 <- eval (eq v_5045 (bv_nat 1 1))
  v_5047 <- eval (notBool_ v_5046)
  v_5048 <- getRegister (v_2829 : R16)
  v_5049 <- getRegister (v_2830 : R16)
  v_5050 <- eval (mux v_5047 v_5048 v_5049)
  setRegister (v_2830 : R16) v_5050
==========================================
cmovncl_X86-SYNTAX (v_2840 : R32) (v_2841 : R32)
  v_5056 <- getRegister cf
  v_5057 <- eval (eq v_5056 (bv_nat 1 1))
  v_5058 <- eval (notBool_ v_5057)
  v_5059 <- getRegister (v_2840 : R32)
  v_5060 <- getRegister (v_2841 : R32)
  v_5061 <- eval (mux v_5058 v_5059 v_5060)
  setRegister (v_2841 : R32) v_5061
==========================================
cmovncq_X86-SYNTAX (v_2849 : R64) (v_2850 : R64)
  v_5067 <- getRegister cf
  v_5068 <- eval (eq v_5067 (bv_nat 1 1))
  v_5069 <- eval (notBool_ v_5068)
  v_5070 <- getRegister (v_2849 : R64)
  v_5071 <- getRegister (v_2850 : R64)
  v_5072 <- eval (mux v_5069 v_5070 v_5071)
  setRegister (v_2850 : R64) v_5072
==========================================
cmovncw_X86-SYNTAX (v_2856 : R16) (v_2857 : R16)
  v_5078 <- getRegister cf
  v_5079 <- eval (eq v_5078 (bv_nat 1 1))
  v_5080 <- eval (notBool_ v_5079)
  v_5081 <- getRegister (v_2856 : R16)
  v_5082 <- getRegister (v_2857 : R16)
  v_5083 <- eval (mux v_5080 v_5081 v_5082)
  setRegister (v_2857 : R16) v_5083
==========================================
cmovnel_X86-SYNTAX (v_2867 : R32) (v_2868 : R32)
  v_5089 <- getRegister zf
  v_5090 <- eval (eq v_5089 (bv_nat 1 1))
  v_5091 <- eval (notBool_ v_5090)
  v_5092 <- getRegister (v_2867 : R32)
  v_5093 <- getRegister (v_2868 : R32)
  v_5094 <- eval (mux v_5091 v_5092 v_5093)
  setRegister (v_2868 : R32) v_5094
==========================================
cmovneq_X86-SYNTAX (v_2876 : R64) (v_2877 : R64)
  v_5100 <- getRegister zf
  v_5101 <- eval (eq v_5100 (bv_nat 1 1))
  v_5102 <- eval (notBool_ v_5101)
  v_5103 <- getRegister (v_2876 : R64)
  v_5104 <- getRegister (v_2877 : R64)
  v_5105 <- eval (mux v_5102 v_5103 v_5104)
  setRegister (v_2877 : R64) v_5105
==========================================
cmovnew_X86-SYNTAX (v_2883 : R16) (v_2884 : R16)
  v_5111 <- getRegister zf
  v_5112 <- eval (eq v_5111 (bv_nat 1 1))
  v_5113 <- eval (notBool_ v_5112)
  v_5114 <- getRegister (v_2883 : R16)
  v_5115 <- getRegister (v_2884 : R16)
  v_5116 <- eval (mux v_5113 v_5114 v_5115)
  setRegister (v_2884 : R16) v_5116
==========================================
cmovngel_X86-SYNTAX (v_2894 : R32) (v_2895 : R32)
  v_5122 <- getRegister sf
  v_5123 <- eval (eq v_5122 (bv_nat 1 1))
  v_5124 <- getRegister of
  v_5125 <- eval (eq v_5124 (bv_nat 1 1))
  v_5126 <- eval (eq v_5123 v_5125)
  v_5127 <- eval (notBool_ v_5126)
  v_5128 <- getRegister (v_2894 : R32)
  v_5129 <- getRegister (v_2895 : R32)
  v_5130 <- eval (mux v_5127 v_5128 v_5129)
  setRegister (v_2895 : R32) v_5130
==========================================
cmovngeq_X86-SYNTAX (v_2903 : R64) (v_2904 : R64)
  v_5136 <- getRegister sf
  v_5137 <- eval (eq v_5136 (bv_nat 1 1))
  v_5138 <- getRegister of
  v_5139 <- eval (eq v_5138 (bv_nat 1 1))
  v_5140 <- eval (eq v_5137 v_5139)
  v_5141 <- eval (notBool_ v_5140)
  v_5142 <- getRegister (v_2903 : R64)
  v_5143 <- getRegister (v_2904 : R64)
  v_5144 <- eval (mux v_5141 v_5142 v_5143)
  setRegister (v_2904 : R64) v_5144
==========================================
cmovngew_X86-SYNTAX (v_2910 : R16) (v_2911 : R16)
  v_5150 <- getRegister sf
  v_5151 <- eval (eq v_5150 (bv_nat 1 1))
  v_5152 <- getRegister of
  v_5153 <- eval (eq v_5152 (bv_nat 1 1))
  v_5154 <- eval (eq v_5151 v_5153)
  v_5155 <- eval (notBool_ v_5154)
  v_5156 <- getRegister (v_2910 : R16)
  v_5157 <- getRegister (v_2911 : R16)
  v_5158 <- eval (mux v_5155 v_5156 v_5157)
  setRegister (v_2911 : R16) v_5158
==========================================
cmovngl_X86-SYNTAX (v_2921 : R32) (v_2922 : R32)
  v_5164 <- getRegister zf
  v_5165 <- eval (eq v_5164 (bv_nat 1 1))
  v_5166 <- getRegister sf
  v_5167 <- eval (eq v_5166 (bv_nat 1 1))
  v_5168 <- getRegister of
  v_5169 <- eval (eq v_5168 (bv_nat 1 1))
  v_5170 <- eval (eq v_5167 v_5169)
  v_5171 <- eval (notBool_ v_5170)
  v_5172 <- eval (bit_or v_5165 v_5171)
  v_5173 <- getRegister (v_2921 : R32)
  v_5174 <- getRegister (v_2922 : R32)
  v_5175 <- eval (mux v_5172 v_5173 v_5174)
  setRegister (v_2922 : R32) v_5175
==========================================
cmovngq_X86-SYNTAX (v_2930 : R64) (v_2931 : R64)
  v_5181 <- getRegister zf
  v_5182 <- eval (eq v_5181 (bv_nat 1 1))
  v_5183 <- getRegister sf
  v_5184 <- eval (eq v_5183 (bv_nat 1 1))
  v_5185 <- getRegister of
  v_5186 <- eval (eq v_5185 (bv_nat 1 1))
  v_5187 <- eval (eq v_5184 v_5186)
  v_5188 <- eval (notBool_ v_5187)
  v_5189 <- eval (bit_or v_5182 v_5188)
  v_5190 <- getRegister (v_2930 : R64)
  v_5191 <- getRegister (v_2931 : R64)
  v_5192 <- eval (mux v_5189 v_5190 v_5191)
  setRegister (v_2931 : R64) v_5192
==========================================
cmovngw_X86-SYNTAX (v_2937 : R16) (v_2938 : R16)
  v_5198 <- getRegister zf
  v_5199 <- eval (eq v_5198 (bv_nat 1 1))
  v_5200 <- getRegister sf
  v_5201 <- eval (eq v_5200 (bv_nat 1 1))
  v_5202 <- getRegister of
  v_5203 <- eval (eq v_5202 (bv_nat 1 1))
  v_5204 <- eval (eq v_5201 v_5203)
  v_5205 <- eval (notBool_ v_5204)
  v_5206 <- eval (bit_or v_5199 v_5205)
  v_5207 <- getRegister (v_2937 : R16)
  v_5208 <- getRegister (v_2938 : R16)
  v_5209 <- eval (mux v_5206 v_5207 v_5208)
  setRegister (v_2938 : R16) v_5209
==========================================
cmovnlel_X86-SYNTAX (v_2948 : R32) (v_2949 : R32)
  v_5215 <- getRegister zf
  v_5216 <- eval (eq v_5215 (bv_nat 1 1))
  v_5217 <- eval (notBool_ v_5216)
  v_5218 <- getRegister sf
  v_5219 <- eval (eq v_5218 (bv_nat 1 1))
  v_5220 <- getRegister of
  v_5221 <- eval (eq v_5220 (bv_nat 1 1))
  v_5222 <- eval (eq v_5219 v_5221)
  v_5223 <- eval (bit_and v_5217 v_5222)
  v_5224 <- getRegister (v_2948 : R32)
  v_5225 <- getRegister (v_2949 : R32)
  v_5226 <- eval (mux v_5223 v_5224 v_5225)
  setRegister (v_2949 : R32) v_5226
==========================================
cmovnleq_X86-SYNTAX (v_2957 : R64) (v_2958 : R64)
  v_5232 <- getRegister zf
  v_5233 <- eval (eq v_5232 (bv_nat 1 1))
  v_5234 <- eval (notBool_ v_5233)
  v_5235 <- getRegister sf
  v_5236 <- eval (eq v_5235 (bv_nat 1 1))
  v_5237 <- getRegister of
  v_5238 <- eval (eq v_5237 (bv_nat 1 1))
  v_5239 <- eval (eq v_5236 v_5238)
  v_5240 <- eval (bit_and v_5234 v_5239)
  v_5241 <- getRegister (v_2957 : R64)
  v_5242 <- getRegister (v_2958 : R64)
  v_5243 <- eval (mux v_5240 v_5241 v_5242)
  setRegister (v_2958 : R64) v_5243
==========================================
cmovnlew_X86-SYNTAX (v_2964 : R16) (v_2965 : R16)
  v_5249 <- getRegister zf
  v_5250 <- eval (eq v_5249 (bv_nat 1 1))
  v_5251 <- eval (notBool_ v_5250)
  v_5252 <- getRegister sf
  v_5253 <- eval (eq v_5252 (bv_nat 1 1))
  v_5254 <- getRegister of
  v_5255 <- eval (eq v_5254 (bv_nat 1 1))
  v_5256 <- eval (eq v_5253 v_5255)
  v_5257 <- eval (bit_and v_5251 v_5256)
  v_5258 <- getRegister (v_2964 : R16)
  v_5259 <- getRegister (v_2965 : R16)
  v_5260 <- eval (mux v_5257 v_5258 v_5259)
  setRegister (v_2965 : R16) v_5260
==========================================
cmovnll_X86-SYNTAX (v_2975 : R32) (v_2976 : R32)
  v_5266 <- getRegister sf
  v_5267 <- eval (eq v_5266 (bv_nat 1 1))
  v_5268 <- getRegister of
  v_5269 <- eval (eq v_5268 (bv_nat 1 1))
  v_5270 <- eval (eq v_5267 v_5269)
  v_5271 <- getRegister (v_2975 : R32)
  v_5272 <- getRegister (v_2976 : R32)
  v_5273 <- eval (mux v_5270 v_5271 v_5272)
  setRegister (v_2976 : R32) v_5273
==========================================
cmovnlq_X86-SYNTAX (v_2984 : R64) (v_2985 : R64)
  v_5279 <- getRegister sf
  v_5280 <- eval (eq v_5279 (bv_nat 1 1))
  v_5281 <- getRegister of
  v_5282 <- eval (eq v_5281 (bv_nat 1 1))
  v_5283 <- eval (eq v_5280 v_5282)
  v_5284 <- getRegister (v_2984 : R64)
  v_5285 <- getRegister (v_2985 : R64)
  v_5286 <- eval (mux v_5283 v_5284 v_5285)
  setRegister (v_2985 : R64) v_5286
==========================================
cmovnlw_X86-SYNTAX (v_2991 : R16) (v_2992 : R16)
  v_5292 <- getRegister sf
  v_5293 <- eval (eq v_5292 (bv_nat 1 1))
  v_5294 <- getRegister of
  v_5295 <- eval (eq v_5294 (bv_nat 1 1))
  v_5296 <- eval (eq v_5293 v_5295)
  v_5297 <- getRegister (v_2991 : R16)
  v_5298 <- getRegister (v_2992 : R16)
  v_5299 <- eval (mux v_5296 v_5297 v_5298)
  setRegister (v_2992 : R16) v_5299
==========================================
cmovnol_X86-SYNTAX (v_3002 : R32) (v_3003 : R32)
  v_5305 <- getRegister of
  v_5306 <- eval (eq v_5305 (bv_nat 1 1))
  v_5307 <- eval (notBool_ v_5306)
  v_5308 <- getRegister (v_3002 : R32)
  v_5309 <- getRegister (v_3003 : R32)
  v_5310 <- eval (mux v_5307 v_5308 v_5309)
  setRegister (v_3003 : R32) v_5310
==========================================
cmovnoq_X86-SYNTAX (v_3011 : R64) (v_3012 : R64)
  v_5316 <- getRegister of
  v_5317 <- eval (eq v_5316 (bv_nat 1 1))
  v_5318 <- eval (notBool_ v_5317)
  v_5319 <- getRegister (v_3011 : R64)
  v_5320 <- getRegister (v_3012 : R64)
  v_5321 <- eval (mux v_5318 v_5319 v_5320)
  setRegister (v_3012 : R64) v_5321
==========================================
cmovnow_X86-SYNTAX (v_3018 : R16) (v_3019 : R16)
  v_5327 <- getRegister of
  v_5328 <- eval (eq v_5327 (bv_nat 1 1))
  v_5329 <- eval (notBool_ v_5328)
  v_5330 <- getRegister (v_3018 : R16)
  v_5331 <- getRegister (v_3019 : R16)
  v_5332 <- eval (mux v_5329 v_5330 v_5331)
  setRegister (v_3019 : R16) v_5332
==========================================
cmovnpl_X86-SYNTAX (v_3029 : R32) (v_3030 : R32)
  v_5338 <- getRegister pf
  v_5339 <- eval (eq v_5338 (bv_nat 1 1))
  v_5340 <- eval (notBool_ v_5339)
  v_5341 <- getRegister (v_3029 : R32)
  v_5342 <- getRegister (v_3030 : R32)
  v_5343 <- eval (mux v_5340 v_5341 v_5342)
  setRegister (v_3030 : R32) v_5343
==========================================
cmovnpq_X86-SYNTAX (v_3038 : R64) (v_3039 : R64)
  v_5349 <- getRegister pf
  v_5350 <- eval (eq v_5349 (bv_nat 1 1))
  v_5351 <- eval (notBool_ v_5350)
  v_5352 <- getRegister (v_3038 : R64)
  v_5353 <- getRegister (v_3039 : R64)
  v_5354 <- eval (mux v_5351 v_5352 v_5353)
  setRegister (v_3039 : R64) v_5354
==========================================
cmovnpw_X86-SYNTAX (v_3045 : R16) (v_3046 : R16)
  v_5360 <- getRegister pf
  v_5361 <- eval (eq v_5360 (bv_nat 1 1))
  v_5362 <- eval (notBool_ v_5361)
  v_5363 <- getRegister (v_3045 : R16)
  v_5364 <- getRegister (v_3046 : R16)
  v_5365 <- eval (mux v_5362 v_5363 v_5364)
  setRegister (v_3046 : R16) v_5365
==========================================
cmovnsl_X86-SYNTAX (v_3064 : R32) (v_3065 : R32)
  v_5376 <- getRegister sf
  v_5377 <- eval (eq v_5376 (bv_nat 1 1))
  v_5378 <- eval (notBool_ v_5377)
  v_5379 <- getRegister (v_3064 : R32)
  v_5380 <- getRegister (v_3065 : R32)
  v_5381 <- eval (mux v_5378 v_5379 v_5380)
  setRegister (v_3065 : R32) v_5381
==========================================
cmovnsq_X86-SYNTAX (v_3081 : R64) (v_3082 : R64)
  v_5392 <- getRegister sf
  v_5393 <- eval (eq v_5392 (bv_nat 1 1))
  v_5394 <- eval (notBool_ v_5393)
  v_5395 <- getRegister (v_3081 : R64)
  v_5396 <- getRegister (v_3082 : R64)
  v_5397 <- eval (mux v_5394 v_5395 v_5396)
  setRegister (v_3082 : R64) v_5397
==========================================
cmovnsw_X86-SYNTAX (v_3096 : R16) (v_3097 : R16)
  v_5408 <- getRegister sf
  v_5409 <- eval (eq v_5408 (bv_nat 1 1))
  v_5410 <- eval (notBool_ v_5409)
  v_5411 <- getRegister (v_3096 : R16)
  v_5412 <- getRegister (v_3097 : R16)
  v_5413 <- eval (mux v_5410 v_5411 v_5412)
  setRegister (v_3097 : R16) v_5413
==========================================
cmovnzl_X86-SYNTAX (v_3107 : R32) (v_3108 : R32)
  v_5419 <- getRegister zf
  v_5420 <- eval (eq v_5419 (bv_nat 1 1))
  v_5421 <- eval (notBool_ v_5420)
  v_5422 <- getRegister (v_3107 : R32)
  v_5423 <- getRegister (v_3108 : R32)
  v_5424 <- eval (mux v_5421 v_5422 v_5423)
  setRegister (v_3108 : R32) v_5424
==========================================
cmovnzq_X86-SYNTAX (v_3116 : R64) (v_3117 : R64)
  v_5430 <- getRegister zf
  v_5431 <- eval (eq v_5430 (bv_nat 1 1))
  v_5432 <- eval (notBool_ v_5431)
  v_5433 <- getRegister (v_3116 : R64)
  v_5434 <- getRegister (v_3117 : R64)
  v_5435 <- eval (mux v_5432 v_5433 v_5434)
  setRegister (v_3117 : R64) v_5435
==========================================
cmovnzw_X86-SYNTAX (v_3123 : R16) (v_3124 : R16)
  v_5441 <- getRegister zf
  v_5442 <- eval (eq v_5441 (bv_nat 1 1))
  v_5443 <- eval (notBool_ v_5442)
  v_5444 <- getRegister (v_3123 : R16)
  v_5445 <- getRegister (v_3124 : R16)
  v_5446 <- eval (mux v_5443 v_5444 v_5445)
  setRegister (v_3124 : R16) v_5446
==========================================
cmovol_X86-SYNTAX (v_3134 : R32) (v_3135 : R32)
  v_5452 <- getRegister of
  v_5453 <- eval (eq v_5452 (bv_nat 1 1))
  v_5454 <- getRegister (v_3134 : R32)
  v_5455 <- getRegister (v_3135 : R32)
  v_5456 <- eval (mux v_5453 v_5454 v_5455)
  setRegister (v_3135 : R32) v_5456
==========================================
cmovoq_X86-SYNTAX (v_3143 : R64) (v_3144 : R64)
  v_5462 <- getRegister of
  v_5463 <- eval (eq v_5462 (bv_nat 1 1))
  v_5464 <- getRegister (v_3143 : R64)
  v_5465 <- getRegister (v_3144 : R64)
  v_5466 <- eval (mux v_5463 v_5464 v_5465)
  setRegister (v_3144 : R64) v_5466
==========================================
cmovow_X86-SYNTAX (v_3150 : R16) (v_3151 : R16)
  v_5472 <- getRegister of
  v_5473 <- eval (eq v_5472 (bv_nat 1 1))
  v_5474 <- getRegister (v_3150 : R16)
  v_5475 <- getRegister (v_3151 : R16)
  v_5476 <- eval (mux v_5473 v_5474 v_5475)
  setRegister (v_3151 : R16) v_5476
==========================================
cmovpel_X86-SYNTAX (v_3161 : R32) (v_3162 : R32)
  v_5482 <- getRegister pf
  v_5483 <- eval (eq v_5482 (bv_nat 1 1))
  v_5484 <- getRegister (v_3161 : R32)
  v_5485 <- getRegister (v_3162 : R32)
  v_5486 <- eval (mux v_5483 v_5484 v_5485)
  setRegister (v_3162 : R32) v_5486
==========================================
cmovpeq_X86-SYNTAX (v_3170 : R64) (v_3171 : R64)
  v_5492 <- getRegister pf
  v_5493 <- eval (eq v_5492 (bv_nat 1 1))
  v_5494 <- getRegister (v_3170 : R64)
  v_5495 <- getRegister (v_3171 : R64)
  v_5496 <- eval (mux v_5493 v_5494 v_5495)
  setRegister (v_3171 : R64) v_5496
==========================================
cmovpew_X86-SYNTAX (v_3177 : R16) (v_3178 : R16)
  v_5502 <- getRegister pf
  v_5503 <- eval (eq v_5502 (bv_nat 1 1))
  v_5504 <- getRegister (v_3177 : R16)
  v_5505 <- getRegister (v_3178 : R16)
  v_5506 <- eval (mux v_5503 v_5504 v_5505)
  setRegister (v_3178 : R16) v_5506
==========================================
cmovpl_X86-SYNTAX (v_3188 : R32) (v_3189 : R32)
  v_5512 <- getRegister pf
  v_5513 <- eval (eq v_5512 (bv_nat 1 1))
  v_5514 <- getRegister (v_3188 : R32)
  v_5515 <- getRegister (v_3189 : R32)
  v_5516 <- eval (mux v_5513 v_5514 v_5515)
  setRegister (v_3189 : R32) v_5516
==========================================
cmovpol_X86-SYNTAX (v_3197 : R32) (v_3198 : R32)
  v_5522 <- getRegister pf
  v_5523 <- eval (eq v_5522 (bv_nat 1 1))
  v_5524 <- eval (notBool_ v_5523)
  v_5525 <- getRegister (v_3197 : R32)
  v_5526 <- getRegister (v_3198 : R32)
  v_5527 <- eval (mux v_5524 v_5525 v_5526)
  setRegister (v_3198 : R32) v_5527
==========================================
cmovpoq_X86-SYNTAX (v_3206 : R64) (v_3207 : R64)
  v_5533 <- getRegister pf
  v_5534 <- eval (eq v_5533 (bv_nat 1 1))
  v_5535 <- eval (notBool_ v_5534)
  v_5536 <- getRegister (v_3206 : R64)
  v_5537 <- getRegister (v_3207 : R64)
  v_5538 <- eval (mux v_5535 v_5536 v_5537)
  setRegister (v_3207 : R64) v_5538
==========================================
cmovpow_X86-SYNTAX (v_3213 : R16) (v_3214 : R16)
  v_5544 <- getRegister pf
  v_5545 <- eval (eq v_5544 (bv_nat 1 1))
  v_5546 <- eval (notBool_ v_5545)
  v_5547 <- getRegister (v_3213 : R16)
  v_5548 <- getRegister (v_3214 : R16)
  v_5549 <- eval (mux v_5546 v_5547 v_5548)
  setRegister (v_3214 : R16) v_5549
==========================================
cmovpq_X86-SYNTAX (v_3224 : R64) (v_3225 : R64)
  v_5555 <- getRegister pf
  v_5556 <- eval (eq v_5555 (bv_nat 1 1))
  v_5557 <- getRegister (v_3224 : R64)
  v_5558 <- getRegister (v_3225 : R64)
  v_5559 <- eval (mux v_5556 v_5557 v_5558)
  setRegister (v_3225 : R64) v_5559
==========================================
cmovpw_X86-SYNTAX (v_3231 : R16) (v_3232 : R16)
  v_5565 <- getRegister pf
  v_5566 <- eval (eq v_5565 (bv_nat 1 1))
  v_5567 <- getRegister (v_3231 : R16)
  v_5568 <- getRegister (v_3232 : R16)
  v_5569 <- eval (mux v_5566 v_5567 v_5568)
  setRegister (v_3232 : R16) v_5569
==========================================
cmovsl_X86-SYNTAX (v_3250 : R32) (v_3251 : R32)
  v_5580 <- getRegister sf
  v_5581 <- eval (eq v_5580 (bv_nat 1 1))
  v_5582 <- getRegister (v_3250 : R32)
  v_5583 <- getRegister (v_3251 : R32)
  v_5584 <- eval (mux v_5581 v_5582 v_5583)
  setRegister (v_3251 : R32) v_5584
==========================================
cmovsq_X86-SYNTAX (v_3267 : R64) (v_3268 : R64)
  v_5595 <- getRegister sf
  v_5596 <- eval (eq v_5595 (bv_nat 1 1))
  v_5597 <- getRegister (v_3267 : R64)
  v_5598 <- getRegister (v_3268 : R64)
  v_5599 <- eval (mux v_5596 v_5597 v_5598)
  setRegister (v_3268 : R64) v_5599
==========================================
cmovsw_X86-SYNTAX (v_3282 : R16) (v_3283 : R16)
  v_5610 <- getRegister sf
  v_5611 <- eval (eq v_5610 (bv_nat 1 1))
  v_5612 <- getRegister (v_3282 : R16)
  v_5613 <- getRegister (v_3283 : R16)
  v_5614 <- eval (mux v_5611 v_5612 v_5613)
  setRegister (v_3283 : R16) v_5614
==========================================
cmovzl_X86-SYNTAX (v_3293 : R32) (v_3294 : R32)
  v_5620 <- getRegister zf
  v_5621 <- eval (eq v_5620 (bv_nat 1 1))
  v_5622 <- getRegister (v_3293 : R32)
  v_5623 <- getRegister (v_3294 : R32)
  v_5624 <- eval (mux v_5621 v_5622 v_5623)
  setRegister (v_3294 : R32) v_5624
==========================================
cmovzq_X86-SYNTAX (v_3302 : R64) (v_3303 : R64)
  v_5630 <- getRegister zf
  v_5631 <- eval (eq v_5630 (bv_nat 1 1))
  v_5632 <- getRegister (v_3302 : R64)
  v_5633 <- getRegister (v_3303 : R64)
  v_5634 <- eval (mux v_5631 v_5632 v_5633)
  setRegister (v_3303 : R64) v_5634
==========================================
cmovzw_X86-SYNTAX (v_3309 : R16) (v_3310 : R16)
  v_5640 <- getRegister zf
  v_5641 <- eval (eq v_5640 (bv_nat 1 1))
  v_5642 <- getRegister (v_3309 : R16)
  v_5643 <- getRegister (v_3310 : R16)
  v_5644 <- eval (mux v_5641 v_5642 v_5643)
  setRegister (v_3310 : R16) v_5644
==========================================
cmpb_X86-SYNTAX (v_3316 : Imm) al
  v_5646 <- eval (handleImmediateWithSignExtend (v_3316 : Imm) 8 8)
  v_5647 <- eval (bitwidthMInt v_5646)
  v_5648 <- eval (mi v_5647 -1)
  v_5649 <- eval (bv_xor v_5646 v_5648)
  v_5650 <- eval (concat (bv_nat 1 0) v_5649)
  v_5651 <- eval (add v_5650 (bv_nat 9 1))
  v_5652 <- getRegister rax
  v_5653 <- eval (extract v_5652 56 64)
  v_5654 <- eval (concat (bv_nat 1 0) v_5653)
  v_5655 <- eval (add v_5651 v_5654)
  v_5656 <- eval (extract v_5655 0 1)
  v_5657 <- eval (eq v_5656 (bv_nat 1 1))
  v_5658 <- eval (notBool_ v_5657)
  v_5659 <- eval (mux v_5658 (bv_nat 1 1) (bv_nat 1 0))
  v_5660 <- eval (extract v_5655 1 2)
  v_5661 <- eval (extract v_5655 1 9)
  v_5662 <- eval (eq v_5661 (bv_nat 8 0))
  v_5663 <- eval (mux v_5662 (bv_nat 1 1) (bv_nat 1 0))
  v_5664 <- eval (extract v_5646 3 4)
  v_5665 <- eval (extract v_5652 59 60)
  v_5666 <- eval (bv_xor v_5664 v_5665)
  v_5667 <- eval (extract v_5655 4 5)
  v_5668 <- eval (bv_xor v_5666 v_5667)
  v_5669 <- eval (extract v_5655 8 9)
  v_5670 <- eval (eq v_5669 (bv_nat 1 1))
  v_5671 <- eval (extract v_5655 7 8)
  v_5672 <- eval (eq v_5671 (bv_nat 1 1))
  v_5673 <- eval (eq v_5670 v_5672)
  v_5674 <- eval (notBool_ v_5673)
  v_5675 <- eval (extract v_5655 6 7)
  v_5676 <- eval (eq v_5675 (bv_nat 1 1))
  v_5677 <- eval (eq v_5674 v_5676)
  v_5678 <- eval (notBool_ v_5677)
  v_5679 <- eval (extract v_5655 5 6)
  v_5680 <- eval (eq v_5679 (bv_nat 1 1))
  v_5681 <- eval (eq v_5678 v_5680)
  v_5682 <- eval (notBool_ v_5681)
  v_5683 <- eval (eq v_5667 (bv_nat 1 1))
  v_5684 <- eval (eq v_5682 v_5683)
  v_5685 <- eval (notBool_ v_5684)
  v_5686 <- eval (extract v_5655 3 4)
  v_5687 <- eval (eq v_5686 (bv_nat 1 1))
  v_5688 <- eval (eq v_5685 v_5687)
  v_5689 <- eval (notBool_ v_5688)
  v_5690 <- eval (extract v_5655 2 3)
  v_5691 <- eval (eq v_5690 (bv_nat 1 1))
  v_5692 <- eval (eq v_5689 v_5691)
  v_5693 <- eval (notBool_ v_5692)
  v_5694 <- eval (eq v_5660 (bv_nat 1 1))
  v_5695 <- eval (eq v_5693 v_5694)
  v_5696 <- eval (notBool_ v_5695)
  v_5697 <- eval (notBool_ v_5696)
  v_5698 <- eval (mux v_5697 (bv_nat 1 1) (bv_nat 1 0))
  v_5699 <- eval (extract v_5646 0 1)
  v_5700 <- eval (bitwidthMInt v_5699)
  v_5701 <- eval (mi v_5700 -1)
  v_5702 <- eval (bv_xor v_5699 v_5701)
  v_5703 <- eval (eq v_5702 (bv_nat 1 1))
  v_5704 <- eval (extract v_5652 56 57)
  v_5705 <- eval (eq v_5704 (bv_nat 1 1))
  v_5706 <- eval (eq v_5703 v_5705)
  v_5707 <- eval (eq v_5703 v_5694)
  v_5708 <- eval (notBool_ v_5707)
  v_5709 <- eval (bit_and v_5706 v_5708)
  v_5710 <- eval (mux v_5709 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_5710
  setRegister pf v_5698
  setRegister af v_5668
  setRegister zf v_5663
  setRegister sf v_5660
  setRegister cf v_5659
==========================================
cmovbe_X86-SYNTAX (v_2448 : R32) (v_2449 : R32)
  v_5790 <- getRegister cf
  v_5791 <- eval (eq v_5790 (bv_nat 1 1))
  v_5792 <- getRegister zf
  v_5793 <- eval (eq v_5792 (bv_nat 1 1))
  v_5794 <- eval (bit_or v_5791 v_5793)
  v_5795 <- getRegister (v_2448 : R32)
  v_5796 <- getRegister (v_2449 : R32)
  v_5797 <- eval (mux v_5794 v_5795 v_5796)
  setRegister (v_2449 : R32) v_5797
==========================================
cmovbe_X86-SYNTAX (v_2465 : R64) (v_2466 : R64)
  v_5808 <- getRegister cf
  v_5809 <- eval (eq v_5808 (bv_nat 1 1))
  v_5810 <- getRegister zf
  v_5811 <- eval (eq v_5810 (bv_nat 1 1))
  v_5812 <- eval (bit_or v_5809 v_5811)
  v_5813 <- getRegister (v_2465 : R64)
  v_5814 <- getRegister (v_2466 : R64)
  v_5815 <- eval (mux v_5812 v_5813 v_5814)
  setRegister (v_2466 : R64) v_5815
==========================================
cmovbe_X86-SYNTAX (v_2480 : R16) (v_2481 : R16)
  v_5826 <- getRegister cf
  v_5827 <- eval (eq v_5826 (bv_nat 1 1))
  v_5828 <- getRegister zf
  v_5829 <- eval (eq v_5828 (bv_nat 1 1))
  v_5830 <- eval (bit_or v_5827 v_5829)
  v_5831 <- getRegister (v_2480 : R16)
  v_5832 <- getRegister (v_2481 : R16)
  v_5833 <- eval (mux v_5830 v_5831 v_5832)
  setRegister (v_2481 : R16) v_5833
==========================================
cmovge_X86-SYNTAX (v_2580 : R32) (v_2581 : R32)
  v_5889 <- getRegister sf
  v_5890 <- eval (eq v_5889 (bv_nat 1 1))
  v_5891 <- getRegister of
  v_5892 <- eval (eq v_5891 (bv_nat 1 1))
  v_5893 <- eval (eq v_5890 v_5892)
  v_5894 <- getRegister (v_2580 : R32)
  v_5895 <- getRegister (v_2581 : R32)
  v_5896 <- eval (mux v_5893 v_5894 v_5895)
  setRegister (v_2581 : R32) v_5896
==========================================
cmovge_X86-SYNTAX (v_2597 : R64) (v_2598 : R64)
  v_5907 <- getRegister sf
  v_5908 <- eval (eq v_5907 (bv_nat 1 1))
  v_5909 <- getRegister of
  v_5910 <- eval (eq v_5909 (bv_nat 1 1))
  v_5911 <- eval (eq v_5908 v_5910)
  v_5912 <- getRegister (v_2597 : R64)
  v_5913 <- getRegister (v_2598 : R64)
  v_5914 <- eval (mux v_5911 v_5912 v_5913)
  setRegister (v_2598 : R64) v_5914
==========================================
cmovge_X86-SYNTAX (v_2612 : R16) (v_2613 : R16)
  v_5925 <- getRegister sf
  v_5926 <- eval (eq v_5925 (bv_nat 1 1))
  v_5927 <- getRegister of
  v_5928 <- eval (eq v_5927 (bv_nat 1 1))
  v_5929 <- eval (eq v_5926 v_5928)
  v_5930 <- getRegister (v_2612 : R16)
  v_5931 <- getRegister (v_2613 : R16)
  v_5932 <- eval (mux v_5929 v_5930 v_5931)
  setRegister (v_2613 : R16) v_5932
==========================================
cmovle_X86-SYNTAX (v_2658 : R32) (v_2659 : R32)
  v_5958 <- getRegister zf
  v_5959 <- eval (eq v_5958 (bv_nat 1 1))
  v_5960 <- getRegister sf
  v_5961 <- eval (eq v_5960 (bv_nat 1 1))
  v_5962 <- getRegister of
  v_5963 <- eval (eq v_5962 (bv_nat 1 1))
  v_5964 <- eval (eq v_5961 v_5963)
  v_5965 <- eval (notBool_ v_5964)
  v_5966 <- eval (bit_or v_5959 v_5965)
  v_5967 <- getRegister (v_2658 : R32)
  v_5968 <- getRegister (v_2659 : R32)
  v_5969 <- eval (mux v_5966 v_5967 v_5968)
  setRegister (v_2659 : R32) v_5969
==========================================
cmovle_X86-SYNTAX (v_2675 : R64) (v_2676 : R64)
  v_5980 <- getRegister zf
  v_5981 <- eval (eq v_5980 (bv_nat 1 1))
  v_5982 <- getRegister sf
  v_5983 <- eval (eq v_5982 (bv_nat 1 1))
  v_5984 <- getRegister of
  v_5985 <- eval (eq v_5984 (bv_nat 1 1))
  v_5986 <- eval (eq v_5983 v_5985)
  v_5987 <- eval (notBool_ v_5986)
  v_5988 <- eval (bit_or v_5981 v_5987)
  v_5989 <- getRegister (v_2675 : R64)
  v_5990 <- getRegister (v_2676 : R64)
  v_5991 <- eval (mux v_5988 v_5989 v_5990)
  setRegister (v_2676 : R64) v_5991
==========================================
cmovle_X86-SYNTAX (v_2690 : R16) (v_2691 : R16)
  v_6002 <- getRegister zf
  v_6003 <- eval (eq v_6002 (bv_nat 1 1))
  v_6004 <- getRegister sf
  v_6005 <- eval (eq v_6004 (bv_nat 1 1))
  v_6006 <- getRegister of
  v_6007 <- eval (eq v_6006 (bv_nat 1 1))
  v_6008 <- eval (eq v_6005 v_6007)
  v_6009 <- eval (notBool_ v_6008)
  v_6010 <- eval (bit_or v_6003 v_6009)
  v_6011 <- getRegister (v_2690 : R16)
  v_6012 <- getRegister (v_2691 : R16)
  v_6013 <- eval (mux v_6010 v_6011 v_6012)
  setRegister (v_2691 : R16) v_6013
==========================================
cmovns_X86-SYNTAX (v_3060 : R32) (v_3061 : R32)
  v_6219 <- getRegister sf
  v_6220 <- eval (eq v_6219 (bv_nat 1 1))
  v_6221 <- eval (notBool_ v_6220)
  v_6222 <- getRegister (v_3060 : R32)
  v_6223 <- getRegister (v_3061 : R32)
  v_6224 <- eval (mux v_6221 v_6222 v_6223)
  setRegister (v_3061 : R32) v_6224
==========================================
cmovns_X86-SYNTAX (v_3077 : R64) (v_3078 : R64)
  v_6235 <- getRegister sf
  v_6236 <- eval (eq v_6235 (bv_nat 1 1))
  v_6237 <- eval (notBool_ v_6236)
  v_6238 <- getRegister (v_3077 : R64)
  v_6239 <- getRegister (v_3078 : R64)
  v_6240 <- eval (mux v_6237 v_6238 v_6239)
  setRegister (v_3078 : R64) v_6240
==========================================
cmovns_X86-SYNTAX (v_3092 : R16) (v_3093 : R16)
  v_6251 <- getRegister sf
  v_6252 <- eval (eq v_6251 (bv_nat 1 1))
  v_6253 <- eval (notBool_ v_6252)
  v_6254 <- getRegister (v_3092 : R16)
  v_6255 <- getRegister (v_3093 : R16)
  v_6256 <- eval (mux v_6253 v_6254 v_6255)
  setRegister (v_3093 : R16) v_6256
==========================================
cmovs_X86-SYNTAX (v_3246 : R32) (v_3247 : R32)
  v_6342 <- getRegister sf
  v_6343 <- eval (eq v_6342 (bv_nat 1 1))
  v_6344 <- getRegister (v_3246 : R32)
  v_6345 <- getRegister (v_3247 : R32)
  v_6346 <- eval (mux v_6343 v_6344 v_6345)
  setRegister (v_3247 : R32) v_6346
==========================================
cmovs_X86-SYNTAX (v_3263 : R64) (v_3264 : R64)
  v_6357 <- getRegister sf
  v_6358 <- eval (eq v_6357 (bv_nat 1 1))
  v_6359 <- getRegister (v_3263 : R64)
  v_6360 <- getRegister (v_3264 : R64)
  v_6361 <- eval (mux v_6358 v_6359 v_6360)
  setRegister (v_3264 : R64) v_6361
==========================================
cmovs_X86-SYNTAX (v_3278 : R16) (v_3279 : R16)
  v_6372 <- getRegister sf
  v_6373 <- eval (eq v_6372 (bv_nat 1 1))
  v_6374 <- getRegister (v_3278 : R16)
  v_6375 <- getRegister (v_3279 : R16)
  v_6376 <- eval (mux v_6373 v_6374 v_6375)
  setRegister (v_3279 : R16) v_6376
==========================================
btw_X86-SYNTAX (v_2329 : Imm) (v_2328 : Mem)
  v_7814 <- evaluateAddress (v_2328 : Mem)
  v_7815 <- eval (handleImmediateWithSignExtend (v_2329 : Imm) 8 8)
  v_7816 <- eval (extract v_7815 0 5)
  v_7817 <- eval (bv_and v_7816 (bv_nat 5 1))
  v_7818 <- eval (concat (bv_nat 59 0) v_7817)
  v_7819 <- eval (add v_7814 v_7818)
  v_7820 <- load v_7819 1
  v_7821 <- eval (extract v_7815 5 8)
  v_7822 <- eval (bv_and v_7821 (bv_nat 3 7))
  v_7823 <- eval (concat (bv_nat 5 0) v_7822)
  v_7824 <- eval (uvalueMInt v_7823)
  v_7825 <- eval (lshr v_7820 v_7824)
  v_7826 <- eval (extract v_7825 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_7826
==========================================
btw_X86-SYNTAX (v_2330 : R16) (v_2333 : Mem)
  v_7832 <- evaluateAddress (v_2333 : Mem)
  v_7833 <- getRegister (v_2330 : R16)
  v_7834 <- eval (svalueMInt v_7833)
  v_7835 <- eval (mi 64 v_7834)
  v_7836 <- eval (extract v_7835 0 61)
  v_7837 <- eval (concat (bv_nat 3 0) v_7836)
  v_7838 <- eval (add v_7832 v_7837)
  v_7839 <- load v_7838 1
  v_7840 <- eval (extract v_7833 13 16)
  v_7841 <- eval (concat (bv_nat 5 0) v_7840)
  v_7842 <- eval (uvalueMInt v_7841)
  v_7843 <- eval (lshr v_7839 v_7842)
  v_7844 <- eval (extract v_7843 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_7844
==========================================
bzhil_X86-SYNTAX (v_2347 : R32) (v_2346 : Mem) (v_2348 : R32)
  v_7850 <- getRegister (v_2347 : R32)
  v_7851 <- eval (extract v_7850 24 32)
  v_7852 <- eval (uge v_7851 (bv_nat 8 32))
  v_7853 <- eval (mux v_7852 (bv_nat 1 1) (bv_nat 1 0))
  v_7854 <- eval (ult v_7851 (bv_nat 8 32))
  v_7855 <- evaluateAddress (v_2346 : Mem)
  v_7856 <- load v_7855 4
  v_7857 <- eval (extract v_7856 0 1)
  v_7858 <- eval (mux v_7854 (bv_nat 1 0) v_7857)
  v_7859 <- eval (eq v_7851 (bv_nat 8 31))
  v_7860 <- eval (extract v_7856 1 32)
  v_7861 <- eval (concat (bv_nat 1 0) v_7860)
  v_7862 <- eval (eq v_7851 (bv_nat 8 30))
  v_7863 <- eval (extract v_7856 2 32)
  v_7864 <- eval (concat (bv_nat 2 0) v_7863)
  v_7865 <- eval (eq v_7851 (bv_nat 8 29))
  v_7866 <- eval (extract v_7856 3 32)
  v_7867 <- eval (concat (bv_nat 3 0) v_7866)
  v_7868 <- eval (eq v_7851 (bv_nat 8 28))
  v_7869 <- eval (extract v_7856 4 32)
  v_7870 <- eval (concat (bv_nat 4 0) v_7869)
  v_7871 <- eval (eq v_7851 (bv_nat 8 27))
  v_7872 <- eval (extract v_7856 5 32)
  v_7873 <- eval (concat (bv_nat 5 0) v_7872)
  v_7874 <- eval (eq v_7851 (bv_nat 8 26))
  v_7875 <- eval (extract v_7856 6 32)
  v_7876 <- eval (concat (bv_nat 6 0) v_7875)
  v_7877 <- eval (eq v_7851 (bv_nat 8 25))
  v_7878 <- eval (extract v_7856 7 32)
  v_7879 <- eval (concat (bv_nat 7 0) v_7878)
  v_7880 <- eval (eq v_7851 (bv_nat 8 24))
  v_7881 <- eval (extract v_7856 8 32)
  v_7882 <- eval (concat (bv_nat 8 0) v_7881)
  v_7883 <- eval (eq v_7851 (bv_nat 8 23))
  v_7884 <- eval (extract v_7856 9 32)
  v_7885 <- eval (concat (bv_nat 9 0) v_7884)
  v_7886 <- eval (eq v_7851 (bv_nat 8 22))
  v_7887 <- eval (extract v_7856 10 32)
  v_7888 <- eval (concat (bv_nat 10 0) v_7887)
  v_7889 <- eval (eq v_7851 (bv_nat 8 21))
  v_7890 <- eval (extract v_7856 11 32)
  v_7891 <- eval (concat (bv_nat 11 0) v_7890)
  v_7892 <- eval (eq v_7851 (bv_nat 8 20))
  v_7893 <- eval (extract v_7856 12 32)
  v_7894 <- eval (concat (bv_nat 12 0) v_7893)
  v_7895 <- eval (eq v_7851 (bv_nat 8 19))
  v_7896 <- eval (extract v_7856 13 32)
  v_7897 <- eval (concat (bv_nat 13 0) v_7896)
  v_7898 <- eval (eq v_7851 (bv_nat 8 18))
  v_7899 <- eval (extract v_7856 14 32)
  v_7900 <- eval (concat (bv_nat 14 0) v_7899)
  v_7901 <- eval (eq v_7851 (bv_nat 8 17))
  v_7902 <- eval (extract v_7856 15 32)
  v_7903 <- eval (concat (bv_nat 15 0) v_7902)
  v_7904 <- eval (eq v_7851 (bv_nat 8 16))
  v_7905 <- eval (extract v_7856 16 32)
  v_7906 <- eval (concat (bv_nat 16 0) v_7905)
  v_7907 <- eval (eq v_7851 (bv_nat 8 15))
  v_7908 <- eval (extract v_7856 17 32)
  v_7909 <- eval (concat (bv_nat 17 0) v_7908)
  v_7910 <- eval (eq v_7851 (bv_nat 8 14))
  v_7911 <- eval (extract v_7856 18 32)
  v_7912 <- eval (concat (bv_nat 18 0) v_7911)
  v_7913 <- eval (eq v_7851 (bv_nat 8 13))
  v_7914 <- eval (extract v_7856 19 32)
  v_7915 <- eval (concat (bv_nat 19 0) v_7914)
  v_7916 <- eval (eq v_7851 (bv_nat 8 12))
  v_7917 <- eval (extract v_7856 20 32)
  v_7918 <- eval (concat (bv_nat 20 0) v_7917)
  v_7919 <- eval (eq v_7851 (bv_nat 8 11))
  v_7920 <- eval (extract v_7856 21 32)
  v_7921 <- eval (concat (bv_nat 21 0) v_7920)
  v_7922 <- eval (eq v_7851 (bv_nat 8 10))
  v_7923 <- eval (extract v_7856 22 32)
  v_7924 <- eval (concat (bv_nat 22 0) v_7923)
  v_7925 <- eval (eq v_7851 (bv_nat 8 9))
  v_7926 <- eval (extract v_7856 23 32)
  v_7927 <- eval (concat (bv_nat 23 0) v_7926)
  v_7928 <- eval (eq v_7851 (bv_nat 8 8))
  v_7929 <- eval (extract v_7856 24 32)
  v_7930 <- eval (concat (bv_nat 24 0) v_7929)
  v_7931 <- eval (eq v_7851 (bv_nat 8 7))
  v_7932 <- eval (extract v_7856 25 32)
  v_7933 <- eval (concat (bv_nat 25 0) v_7932)
  v_7934 <- eval (eq v_7851 (bv_nat 8 6))
  v_7935 <- eval (extract v_7856 26 32)
  v_7936 <- eval (concat (bv_nat 26 0) v_7935)
  v_7937 <- eval (eq v_7851 (bv_nat 8 5))
  v_7938 <- eval (extract v_7856 27 32)
  v_7939 <- eval (concat (bv_nat 27 0) v_7938)
  v_7940 <- eval (eq v_7851 (bv_nat 8 4))
  v_7941 <- eval (extract v_7856 28 32)
  v_7942 <- eval (concat (bv_nat 28 0) v_7941)
  v_7943 <- eval (eq v_7851 (bv_nat 8 3))
  v_7944 <- eval (extract v_7856 29 32)
  v_7945 <- eval (concat (bv_nat 29 0) v_7944)
  v_7946 <- eval (eq v_7851 (bv_nat 8 2))
  v_7947 <- eval (extract v_7856 30 32)
  v_7948 <- eval (concat (bv_nat 30 0) v_7947)
  v_7949 <- eval (eq v_7851 (bv_nat 8 1))
  v_7950 <- eval (extract v_7856 31 32)
  v_7951 <- eval (mux v_7949 v_7950 (bv_nat 1 0))
  v_7952 <- eval (concat (bv_nat 31 0) v_7951)
  v_7953 <- eval (mux v_7946 v_7948 v_7952)
  v_7954 <- eval (mux v_7943 v_7945 v_7953)
  v_7955 <- eval (mux v_7940 v_7942 v_7954)
  v_7956 <- eval (mux v_7937 v_7939 v_7955)
  v_7957 <- eval (mux v_7934 v_7936 v_7956)
  v_7958 <- eval (mux v_7931 v_7933 v_7957)
  v_7959 <- eval (mux v_7928 v_7930 v_7958)
  v_7960 <- eval (mux v_7925 v_7927 v_7959)
  v_7961 <- eval (mux v_7922 v_7924 v_7960)
  v_7962 <- eval (mux v_7919 v_7921 v_7961)
  v_7963 <- eval (mux v_7916 v_7918 v_7962)
  v_7964 <- eval (mux v_7913 v_7915 v_7963)
  v_7965 <- eval (mux v_7910 v_7912 v_7964)
  v_7966 <- eval (mux v_7907 v_7909 v_7965)
  v_7967 <- eval (mux v_7904 v_7906 v_7966)
  v_7968 <- eval (mux v_7901 v_7903 v_7967)
  v_7969 <- eval (mux v_7898 v_7900 v_7968)
  v_7970 <- eval (mux v_7895 v_7897 v_7969)
  v_7971 <- eval (mux v_7892 v_7894 v_7970)
  v_7972 <- eval (mux v_7889 v_7891 v_7971)
  v_7973 <- eval (mux v_7886 v_7888 v_7972)
  v_7974 <- eval (mux v_7883 v_7885 v_7973)
  v_7975 <- eval (mux v_7880 v_7882 v_7974)
  v_7976 <- eval (mux v_7877 v_7879 v_7975)
  v_7977 <- eval (mux v_7874 v_7876 v_7976)
  v_7978 <- eval (mux v_7871 v_7873 v_7977)
  v_7979 <- eval (mux v_7868 v_7870 v_7978)
  v_7980 <- eval (mux v_7865 v_7867 v_7979)
  v_7981 <- eval (mux v_7862 v_7864 v_7980)
  v_7982 <- eval (mux v_7859 v_7861 v_7981)
  v_7983 <- eval (mux v_7854 v_7982 v_7856)
  v_7984 <- eval (eq v_7983 (bv_nat 32 0))
  v_7985 <- eval (mux v_7984 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2348 : R32) v_7983
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7985
  setRegister af undef
  setRegister sf v_7858
  setRegister cf v_7853
==========================================
bzhiq_X86-SYNTAX (v_2358 : R64) (v_2357 : Mem) (v_2359 : R64)
  v_7993 <- getRegister (v_2358 : R64)
  v_7994 <- eval (extract v_7993 56 64)
  v_7995 <- eval (uge v_7994 (bv_nat 8 64))
  v_7996 <- eval (mux v_7995 (bv_nat 1 1) (bv_nat 1 0))
  v_7997 <- eval (ult v_7994 (bv_nat 8 64))
  v_7998 <- evaluateAddress (v_2357 : Mem)
  v_7999 <- load v_7998 8
  v_8000 <- eval (extract v_7999 0 1)
  v_8001 <- eval (mux v_7997 (bv_nat 1 0) v_8000)
  v_8002 <- eval (eq v_7994 (bv_nat 8 63))
  v_8003 <- eval (extract v_7999 1 64)
  v_8004 <- eval (concat (bv_nat 1 0) v_8003)
  v_8005 <- eval (eq v_7994 (bv_nat 8 62))
  v_8006 <- eval (extract v_7999 2 64)
  v_8007 <- eval (concat (bv_nat 2 0) v_8006)
  v_8008 <- eval (eq v_7994 (bv_nat 8 61))
  v_8009 <- eval (extract v_7999 3 64)
  v_8010 <- eval (concat (bv_nat 3 0) v_8009)
  v_8011 <- eval (eq v_7994 (bv_nat 8 60))
  v_8012 <- eval (extract v_7999 4 64)
  v_8013 <- eval (concat (bv_nat 4 0) v_8012)
  v_8014 <- eval (eq v_7994 (bv_nat 8 59))
  v_8015 <- eval (extract v_7999 5 64)
  v_8016 <- eval (concat (bv_nat 5 0) v_8015)
  v_8017 <- eval (eq v_7994 (bv_nat 8 58))
  v_8018 <- eval (extract v_7999 6 64)
  v_8019 <- eval (concat (bv_nat 6 0) v_8018)
  v_8020 <- eval (eq v_7994 (bv_nat 8 57))
  v_8021 <- eval (extract v_7999 7 64)
  v_8022 <- eval (concat (bv_nat 7 0) v_8021)
  v_8023 <- eval (eq v_7994 (bv_nat 8 56))
  v_8024 <- eval (extract v_7999 8 64)
  v_8025 <- eval (concat (bv_nat 8 0) v_8024)
  v_8026 <- eval (eq v_7994 (bv_nat 8 55))
  v_8027 <- eval (extract v_7999 9 64)
  v_8028 <- eval (concat (bv_nat 9 0) v_8027)
  v_8029 <- eval (eq v_7994 (bv_nat 8 54))
  v_8030 <- eval (extract v_7999 10 64)
  v_8031 <- eval (concat (bv_nat 10 0) v_8030)
  v_8032 <- eval (eq v_7994 (bv_nat 8 53))
  v_8033 <- eval (extract v_7999 11 64)
  v_8034 <- eval (concat (bv_nat 11 0) v_8033)
  v_8035 <- eval (eq v_7994 (bv_nat 8 52))
  v_8036 <- eval (extract v_7999 12 64)
  v_8037 <- eval (concat (bv_nat 12 0) v_8036)
  v_8038 <- eval (eq v_7994 (bv_nat 8 51))
  v_8039 <- eval (extract v_7999 13 64)
  v_8040 <- eval (concat (bv_nat 13 0) v_8039)
  v_8041 <- eval (eq v_7994 (bv_nat 8 50))
  v_8042 <- eval (extract v_7999 14 64)
  v_8043 <- eval (concat (bv_nat 14 0) v_8042)
  v_8044 <- eval (eq v_7994 (bv_nat 8 49))
  v_8045 <- eval (extract v_7999 15 64)
  v_8046 <- eval (concat (bv_nat 15 0) v_8045)
  v_8047 <- eval (eq v_7994 (bv_nat 8 48))
  v_8048 <- eval (extract v_7999 16 64)
  v_8049 <- eval (concat (bv_nat 16 0) v_8048)
  v_8050 <- eval (eq v_7994 (bv_nat 8 47))
  v_8051 <- eval (extract v_7999 17 64)
  v_8052 <- eval (concat (bv_nat 17 0) v_8051)
  v_8053 <- eval (eq v_7994 (bv_nat 8 46))
  v_8054 <- eval (extract v_7999 18 64)
  v_8055 <- eval (concat (bv_nat 18 0) v_8054)
  v_8056 <- eval (eq v_7994 (bv_nat 8 45))
  v_8057 <- eval (extract v_7999 19 64)
  v_8058 <- eval (concat (bv_nat 19 0) v_8057)
  v_8059 <- eval (eq v_7994 (bv_nat 8 44))
  v_8060 <- eval (extract v_7999 20 64)
  v_8061 <- eval (concat (bv_nat 20 0) v_8060)
  v_8062 <- eval (eq v_7994 (bv_nat 8 43))
  v_8063 <- eval (extract v_7999 21 64)
  v_8064 <- eval (concat (bv_nat 21 0) v_8063)
  v_8065 <- eval (eq v_7994 (bv_nat 8 42))
  v_8066 <- eval (extract v_7999 22 64)
  v_8067 <- eval (concat (bv_nat 22 0) v_8066)
  v_8068 <- eval (eq v_7994 (bv_nat 8 41))
  v_8069 <- eval (extract v_7999 23 64)
  v_8070 <- eval (concat (bv_nat 23 0) v_8069)
  v_8071 <- eval (eq v_7994 (bv_nat 8 40))
  v_8072 <- eval (extract v_7999 24 64)
  v_8073 <- eval (concat (bv_nat 24 0) v_8072)
  v_8074 <- eval (eq v_7994 (bv_nat 8 39))
  v_8075 <- eval (extract v_7999 25 64)
  v_8076 <- eval (concat (bv_nat 25 0) v_8075)
  v_8077 <- eval (eq v_7994 (bv_nat 8 38))
  v_8078 <- eval (extract v_7999 26 64)
  v_8079 <- eval (concat (bv_nat 26 0) v_8078)
  v_8080 <- eval (eq v_7994 (bv_nat 8 37))
  v_8081 <- eval (extract v_7999 27 64)
  v_8082 <- eval (concat (bv_nat 27 0) v_8081)
  v_8083 <- eval (eq v_7994 (bv_nat 8 36))
  v_8084 <- eval (extract v_7999 28 64)
  v_8085 <- eval (concat (bv_nat 28 0) v_8084)
  v_8086 <- eval (eq v_7994 (bv_nat 8 35))
  v_8087 <- eval (extract v_7999 29 64)
  v_8088 <- eval (concat (bv_nat 29 0) v_8087)
  v_8089 <- eval (eq v_7994 (bv_nat 8 34))
  v_8090 <- eval (extract v_7999 30 64)
  v_8091 <- eval (concat (bv_nat 30 0) v_8090)
  v_8092 <- eval (eq v_7994 (bv_nat 8 33))
  v_8093 <- eval (extract v_7999 31 64)
  v_8094 <- eval (concat (bv_nat 31 0) v_8093)
  v_8095 <- eval (eq v_7994 (bv_nat 8 32))
  v_8096 <- eval (extract v_7999 32 64)
  v_8097 <- eval (concat (bv_nat 32 0) v_8096)
  v_8098 <- eval (eq v_7994 (bv_nat 8 31))
  v_8099 <- eval (extract v_7999 33 64)
  v_8100 <- eval (concat (bv_nat 33 0) v_8099)
  v_8101 <- eval (eq v_7994 (bv_nat 8 30))
  v_8102 <- eval (extract v_7999 34 64)
  v_8103 <- eval (concat (bv_nat 34 0) v_8102)
  v_8104 <- eval (eq v_7994 (bv_nat 8 29))
  v_8105 <- eval (extract v_7999 35 64)
  v_8106 <- eval (concat (bv_nat 35 0) v_8105)
  v_8107 <- eval (eq v_7994 (bv_nat 8 28))
  v_8108 <- eval (extract v_7999 36 64)
  v_8109 <- eval (concat (bv_nat 36 0) v_8108)
  v_8110 <- eval (eq v_7994 (bv_nat 8 27))
  v_8111 <- eval (extract v_7999 37 64)
  v_8112 <- eval (concat (bv_nat 37 0) v_8111)
  v_8113 <- eval (eq v_7994 (bv_nat 8 26))
  v_8114 <- eval (extract v_7999 38 64)
  v_8115 <- eval (concat (bv_nat 38 0) v_8114)
  v_8116 <- eval (eq v_7994 (bv_nat 8 25))
  v_8117 <- eval (extract v_7999 39 64)
  v_8118 <- eval (concat (bv_nat 39 0) v_8117)
  v_8119 <- eval (eq v_7994 (bv_nat 8 24))
  v_8120 <- eval (extract v_7999 40 64)
  v_8121 <- eval (concat (bv_nat 40 0) v_8120)
  v_8122 <- eval (eq v_7994 (bv_nat 8 23))
  v_8123 <- eval (extract v_7999 41 64)
  v_8124 <- eval (concat (bv_nat 41 0) v_8123)
  v_8125 <- eval (eq v_7994 (bv_nat 8 22))
  v_8126 <- eval (extract v_7999 42 64)
  v_8127 <- eval (concat (bv_nat 42 0) v_8126)
  v_8128 <- eval (eq v_7994 (bv_nat 8 21))
  v_8129 <- eval (extract v_7999 43 64)
  v_8130 <- eval (concat (bv_nat 43 0) v_8129)
  v_8131 <- eval (eq v_7994 (bv_nat 8 20))
  v_8132 <- eval (extract v_7999 44 64)
  v_8133 <- eval (concat (bv_nat 44 0) v_8132)
  v_8134 <- eval (eq v_7994 (bv_nat 8 19))
  v_8135 <- eval (extract v_7999 45 64)
  v_8136 <- eval (concat (bv_nat 45 0) v_8135)
  v_8137 <- eval (eq v_7994 (bv_nat 8 18))
  v_8138 <- eval (extract v_7999 46 64)
  v_8139 <- eval (concat (bv_nat 46 0) v_8138)
  v_8140 <- eval (eq v_7994 (bv_nat 8 17))
  v_8141 <- eval (extract v_7999 47 64)
  v_8142 <- eval (concat (bv_nat 47 0) v_8141)
  v_8143 <- eval (eq v_7994 (bv_nat 8 16))
  v_8144 <- eval (extract v_7999 48 64)
  v_8145 <- eval (concat (bv_nat 48 0) v_8144)
  v_8146 <- eval (eq v_7994 (bv_nat 8 15))
  v_8147 <- eval (extract v_7999 49 64)
  v_8148 <- eval (concat (bv_nat 49 0) v_8147)
  v_8149 <- eval (eq v_7994 (bv_nat 8 14))
  v_8150 <- eval (extract v_7999 50 64)
  v_8151 <- eval (concat (bv_nat 50 0) v_8150)
  v_8152 <- eval (eq v_7994 (bv_nat 8 13))
  v_8153 <- eval (extract v_7999 51 64)
  v_8154 <- eval (concat (bv_nat 51 0) v_8153)
  v_8155 <- eval (eq v_7994 (bv_nat 8 12))
  v_8156 <- eval (extract v_7999 52 64)
  v_8157 <- eval (concat (bv_nat 52 0) v_8156)
  v_8158 <- eval (eq v_7994 (bv_nat 8 11))
  v_8159 <- eval (extract v_7999 53 64)
  v_8160 <- eval (concat (bv_nat 53 0) v_8159)
  v_8161 <- eval (eq v_7994 (bv_nat 8 10))
  v_8162 <- eval (extract v_7999 54 64)
  v_8163 <- eval (concat (bv_nat 54 0) v_8162)
  v_8164 <- eval (eq v_7994 (bv_nat 8 9))
  v_8165 <- eval (extract v_7999 55 64)
  v_8166 <- eval (concat (bv_nat 55 0) v_8165)
  v_8167 <- eval (eq v_7994 (bv_nat 8 8))
  v_8168 <- eval (extract v_7999 56 64)
  v_8169 <- eval (concat (bv_nat 56 0) v_8168)
  v_8170 <- eval (eq v_7994 (bv_nat 8 7))
  v_8171 <- eval (extract v_7999 57 64)
  v_8172 <- eval (concat (bv_nat 57 0) v_8171)
  v_8173 <- eval (eq v_7994 (bv_nat 8 6))
  v_8174 <- eval (extract v_7999 58 64)
  v_8175 <- eval (concat (bv_nat 58 0) v_8174)
  v_8176 <- eval (eq v_7994 (bv_nat 8 5))
  v_8177 <- eval (extract v_7999 59 64)
  v_8178 <- eval (concat (bv_nat 59 0) v_8177)
  v_8179 <- eval (eq v_7994 (bv_nat 8 4))
  v_8180 <- eval (extract v_7999 60 64)
  v_8181 <- eval (concat (bv_nat 60 0) v_8180)
  v_8182 <- eval (eq v_7994 (bv_nat 8 3))
  v_8183 <- eval (extract v_7999 61 64)
  v_8184 <- eval (concat (bv_nat 61 0) v_8183)
  v_8185 <- eval (eq v_7994 (bv_nat 8 2))
  v_8186 <- eval (extract v_7999 62 64)
  v_8187 <- eval (concat (bv_nat 62 0) v_8186)
  v_8188 <- eval (eq v_7994 (bv_nat 8 1))
  v_8189 <- eval (extract v_7999 63 64)
  v_8190 <- eval (mux v_8188 v_8189 (bv_nat 1 0))
  v_8191 <- eval (concat (bv_nat 63 0) v_8190)
  v_8192 <- eval (mux v_8185 v_8187 v_8191)
  v_8193 <- eval (mux v_8182 v_8184 v_8192)
  v_8194 <- eval (mux v_8179 v_8181 v_8193)
  v_8195 <- eval (mux v_8176 v_8178 v_8194)
  v_8196 <- eval (mux v_8173 v_8175 v_8195)
  v_8197 <- eval (mux v_8170 v_8172 v_8196)
  v_8198 <- eval (mux v_8167 v_8169 v_8197)
  v_8199 <- eval (mux v_8164 v_8166 v_8198)
  v_8200 <- eval (mux v_8161 v_8163 v_8199)
  v_8201 <- eval (mux v_8158 v_8160 v_8200)
  v_8202 <- eval (mux v_8155 v_8157 v_8201)
  v_8203 <- eval (mux v_8152 v_8154 v_8202)
  v_8204 <- eval (mux v_8149 v_8151 v_8203)
  v_8205 <- eval (mux v_8146 v_8148 v_8204)
  v_8206 <- eval (mux v_8143 v_8145 v_8205)
  v_8207 <- eval (mux v_8140 v_8142 v_8206)
  v_8208 <- eval (mux v_8137 v_8139 v_8207)
  v_8209 <- eval (mux v_8134 v_8136 v_8208)
  v_8210 <- eval (mux v_8131 v_8133 v_8209)
  v_8211 <- eval (mux v_8128 v_8130 v_8210)
  v_8212 <- eval (mux v_8125 v_8127 v_8211)
  v_8213 <- eval (mux v_8122 v_8124 v_8212)
  v_8214 <- eval (mux v_8119 v_8121 v_8213)
  v_8215 <- eval (mux v_8116 v_8118 v_8214)
  v_8216 <- eval (mux v_8113 v_8115 v_8215)
  v_8217 <- eval (mux v_8110 v_8112 v_8216)
  v_8218 <- eval (mux v_8107 v_8109 v_8217)
  v_8219 <- eval (mux v_8104 v_8106 v_8218)
  v_8220 <- eval (mux v_8101 v_8103 v_8219)
  v_8221 <- eval (mux v_8098 v_8100 v_8220)
  v_8222 <- eval (mux v_8095 v_8097 v_8221)
  v_8223 <- eval (mux v_8092 v_8094 v_8222)
  v_8224 <- eval (mux v_8089 v_8091 v_8223)
  v_8225 <- eval (mux v_8086 v_8088 v_8224)
  v_8226 <- eval (mux v_8083 v_8085 v_8225)
  v_8227 <- eval (mux v_8080 v_8082 v_8226)
  v_8228 <- eval (mux v_8077 v_8079 v_8227)
  v_8229 <- eval (mux v_8074 v_8076 v_8228)
  v_8230 <- eval (mux v_8071 v_8073 v_8229)
  v_8231 <- eval (mux v_8068 v_8070 v_8230)
  v_8232 <- eval (mux v_8065 v_8067 v_8231)
  v_8233 <- eval (mux v_8062 v_8064 v_8232)
  v_8234 <- eval (mux v_8059 v_8061 v_8233)
  v_8235 <- eval (mux v_8056 v_8058 v_8234)
  v_8236 <- eval (mux v_8053 v_8055 v_8235)
  v_8237 <- eval (mux v_8050 v_8052 v_8236)
  v_8238 <- eval (mux v_8047 v_8049 v_8237)
  v_8239 <- eval (mux v_8044 v_8046 v_8238)
  v_8240 <- eval (mux v_8041 v_8043 v_8239)
  v_8241 <- eval (mux v_8038 v_8040 v_8240)
  v_8242 <- eval (mux v_8035 v_8037 v_8241)
  v_8243 <- eval (mux v_8032 v_8034 v_8242)
  v_8244 <- eval (mux v_8029 v_8031 v_8243)
  v_8245 <- eval (mux v_8026 v_8028 v_8244)
  v_8246 <- eval (mux v_8023 v_8025 v_8245)
  v_8247 <- eval (mux v_8020 v_8022 v_8246)
  v_8248 <- eval (mux v_8017 v_8019 v_8247)
  v_8249 <- eval (mux v_8014 v_8016 v_8248)
  v_8250 <- eval (mux v_8011 v_8013 v_8249)
  v_8251 <- eval (mux v_8008 v_8010 v_8250)
  v_8252 <- eval (mux v_8005 v_8007 v_8251)
  v_8253 <- eval (mux v_8002 v_8004 v_8252)
  v_8254 <- eval (mux v_7997 v_8253 v_7999)
  v_8255 <- eval (eq v_8254 (bv_nat 64 0))
  v_8256 <- eval (mux v_8255 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2359 : R64) v_8254
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf v_8256
  setRegister sf v_8001
  setRegister cf v_7996
==========================================
cmovael_X86-SYNTAX (v_2386 : Mem) (v_2387 : R32)
  v_8264 <- getRegister cf
  v_8265 <- eval (eq v_8264 (bv_nat 1 1))
  v_8266 <- eval (notBool_ v_8265)
  v_8267 <- evaluateAddress (v_2386 : Mem)
  v_8268 <- load v_8267 4
  v_8269 <- getRegister (v_2387 : R32)
  v_8270 <- eval (mux v_8266 v_8268 v_8269)
  setRegister (v_2387 : R32) v_8270
==========================================
cmovaeq_X86-SYNTAX (v_2395 : Mem) (v_2396 : R64)
  v_8272 <- getRegister cf
  v_8273 <- eval (eq v_8272 (bv_nat 1 1))
  v_8274 <- eval (notBool_ v_8273)
  v_8275 <- evaluateAddress (v_2395 : Mem)
  v_8276 <- load v_8275 8
  v_8277 <- getRegister (v_2396 : R64)
  v_8278 <- eval (mux v_8274 v_8276 v_8277)
  setRegister (v_2396 : R64) v_8278
==========================================
cmovaew_X86-SYNTAX (v_2405 : Mem) (v_2402 : R16)
  v_8280 <- getRegister cf
  v_8281 <- eval (eq v_8280 (bv_nat 1 1))
  v_8282 <- eval (notBool_ v_8281)
  v_8283 <- evaluateAddress (v_2405 : Mem)
  v_8284 <- load v_8283 2
  v_8285 <- getRegister (v_2402 : R16)
  v_8286 <- eval (mux v_8282 v_8284 v_8285)
  setRegister (v_2402 : R16) v_8286
==========================================
cmoval_X86-SYNTAX (v_2413 : Mem) (v_2414 : R32)
  v_8288 <- getRegister cf
  v_8289 <- eval (eq v_8288 (bv_nat 1 1))
  v_8290 <- eval (notBool_ v_8289)
  v_8291 <- getRegister zf
  v_8292 <- eval (eq v_8291 (bv_nat 1 1))
  v_8293 <- eval (notBool_ v_8292)
  v_8294 <- eval (bit_and v_8290 v_8293)
  v_8295 <- evaluateAddress (v_2413 : Mem)
  v_8296 <- load v_8295 4
  v_8297 <- getRegister (v_2414 : R32)
  v_8298 <- eval (mux v_8294 v_8296 v_8297)
  setRegister (v_2414 : R32) v_8298
==========================================
cmovaq_X86-SYNTAX (v_2422 : Mem) (v_2423 : R64)
  v_8300 <- getRegister cf
  v_8301 <- eval (eq v_8300 (bv_nat 1 1))
  v_8302 <- eval (notBool_ v_8301)
  v_8303 <- getRegister zf
  v_8304 <- eval (eq v_8303 (bv_nat 1 1))
  v_8305 <- eval (notBool_ v_8304)
  v_8306 <- eval (bit_and v_8302 v_8305)
  v_8307 <- evaluateAddress (v_2422 : Mem)
  v_8308 <- load v_8307 8
  v_8309 <- getRegister (v_2423 : R64)
  v_8310 <- eval (mux v_8306 v_8308 v_8309)
  setRegister (v_2423 : R64) v_8310
==========================================
cmovaw_X86-SYNTAX (v_2432 : Mem) (v_2429 : R16)
  v_8312 <- getRegister cf
  v_8313 <- eval (eq v_8312 (bv_nat 1 1))
  v_8314 <- eval (notBool_ v_8313)
  v_8315 <- getRegister zf
  v_8316 <- eval (eq v_8315 (bv_nat 1 1))
  v_8317 <- eval (notBool_ v_8316)
  v_8318 <- eval (bit_and v_8314 v_8317)
  v_8319 <- evaluateAddress (v_2432 : Mem)
  v_8320 <- load v_8319 2
  v_8321 <- getRegister (v_2429 : R16)
  v_8322 <- eval (mux v_8318 v_8320 v_8321)
  setRegister (v_2429 : R16) v_8322
==========================================
cmovbel_X86-SYNTAX (v_2444 : Mem) (v_2445 : R32)
  v_8325 <- getRegister cf
  v_8326 <- eval (eq v_8325 (bv_nat 1 1))
  v_8327 <- getRegister zf
  v_8328 <- eval (eq v_8327 (bv_nat 1 1))
  v_8329 <- eval (bit_or v_8326 v_8328)
  v_8330 <- evaluateAddress (v_2444 : Mem)
  v_8331 <- load v_8330 4
  v_8332 <- getRegister (v_2445 : R32)
  v_8333 <- eval (mux v_8329 v_8331 v_8332)
  setRegister (v_2445 : R32) v_8333
==========================================
cmovbeq_X86-SYNTAX (v_2461 : Mem) (v_2462 : R64)
  v_8336 <- getRegister cf
  v_8337 <- eval (eq v_8336 (bv_nat 1 1))
  v_8338 <- getRegister zf
  v_8339 <- eval (eq v_8338 (bv_nat 1 1))
  v_8340 <- eval (bit_or v_8337 v_8339)
  v_8341 <- evaluateAddress (v_2461 : Mem)
  v_8342 <- load v_8341 8
  v_8343 <- getRegister (v_2462 : R64)
  v_8344 <- eval (mux v_8340 v_8342 v_8343)
  setRegister (v_2462 : R64) v_8344
==========================================
cmovbew_X86-SYNTAX (v_2479 : Mem) (v_2476 : R16)
  v_8347 <- getRegister cf
  v_8348 <- eval (eq v_8347 (bv_nat 1 1))
  v_8349 <- getRegister zf
  v_8350 <- eval (eq v_8349 (bv_nat 1 1))
  v_8351 <- eval (bit_or v_8348 v_8350)
  v_8352 <- evaluateAddress (v_2479 : Mem)
  v_8353 <- load v_8352 2
  v_8354 <- getRegister (v_2476 : R16)
  v_8355 <- eval (mux v_8351 v_8353 v_8354)
  setRegister (v_2476 : R16) v_8355
==========================================
cmovbl_X86-SYNTAX (v_2491 : Mem) (v_2492 : R32)
  v_8357 <- getRegister cf
  v_8358 <- eval (eq v_8357 (bv_nat 1 1))
  v_8359 <- evaluateAddress (v_2491 : Mem)
  v_8360 <- load v_8359 4
  v_8361 <- getRegister (v_2492 : R32)
  v_8362 <- eval (mux v_8358 v_8360 v_8361)
  setRegister (v_2492 : R32) v_8362
==========================================
cmovbq_X86-SYNTAX (v_2500 : Mem) (v_2501 : R64)
  v_8364 <- getRegister cf
  v_8365 <- eval (eq v_8364 (bv_nat 1 1))
  v_8366 <- evaluateAddress (v_2500 : Mem)
  v_8367 <- load v_8366 8
  v_8368 <- getRegister (v_2501 : R64)
  v_8369 <- eval (mux v_8365 v_8367 v_8368)
  setRegister (v_2501 : R64) v_8369
==========================================
cmovbw_X86-SYNTAX (v_2510 : Mem) (v_2507 : R16)
  v_8371 <- getRegister cf
  v_8372 <- eval (eq v_8371 (bv_nat 1 1))
  v_8373 <- evaluateAddress (v_2510 : Mem)
  v_8374 <- load v_8373 2
  v_8375 <- getRegister (v_2507 : R16)
  v_8376 <- eval (mux v_8372 v_8374 v_8375)
  setRegister (v_2507 : R16) v_8376
==========================================
cmovcl_X86-SYNTAX (v_2518 : Mem) (v_2519 : R32)
  v_8378 <- getRegister cf
  v_8379 <- eval (eq v_8378 (bv_nat 1 1))
  v_8380 <- evaluateAddress (v_2518 : Mem)
  v_8381 <- load v_8380 4
  v_8382 <- getRegister (v_2519 : R32)
  v_8383 <- eval (mux v_8379 v_8381 v_8382)
  setRegister (v_2519 : R32) v_8383
==========================================
cmovcq_X86-SYNTAX (v_2527 : Mem) (v_2528 : R64)
  v_8385 <- getRegister cf
  v_8386 <- eval (eq v_8385 (bv_nat 1 1))
  v_8387 <- evaluateAddress (v_2527 : Mem)
  v_8388 <- load v_8387 8
  v_8389 <- getRegister (v_2528 : R64)
  v_8390 <- eval (mux v_8386 v_8388 v_8389)
  setRegister (v_2528 : R64) v_8390
==========================================
cmovcw_X86-SYNTAX (v_2537 : Mem) (v_2534 : R16)
  v_8392 <- getRegister cf
  v_8393 <- eval (eq v_8392 (bv_nat 1 1))
  v_8394 <- evaluateAddress (v_2537 : Mem)
  v_8395 <- load v_8394 2
  v_8396 <- getRegister (v_2534 : R16)
  v_8397 <- eval (mux v_8393 v_8395 v_8396)
  setRegister (v_2534 : R16) v_8397
==========================================
cmovel_X86-SYNTAX (v_2545 : Mem) (v_2546 : R32)
  v_8399 <- getRegister zf
  v_8400 <- eval (eq v_8399 (bv_nat 1 1))
  v_8401 <- evaluateAddress (v_2545 : Mem)
  v_8402 <- load v_8401 4
  v_8403 <- getRegister (v_2546 : R32)
  v_8404 <- eval (mux v_8400 v_8402 v_8403)
  setRegister (v_2546 : R32) v_8404
==========================================
cmoveq_X86-SYNTAX (v_2554 : Mem) (v_2555 : R64)
  v_8406 <- getRegister zf
  v_8407 <- eval (eq v_8406 (bv_nat 1 1))
  v_8408 <- evaluateAddress (v_2554 : Mem)
  v_8409 <- load v_8408 8
  v_8410 <- getRegister (v_2555 : R64)
  v_8411 <- eval (mux v_8407 v_8409 v_8410)
  setRegister (v_2555 : R64) v_8411
==========================================
cmovew_X86-SYNTAX (v_2564 : Mem) (v_2561 : R16)
  v_8413 <- getRegister zf
  v_8414 <- eval (eq v_8413 (bv_nat 1 1))
  v_8415 <- evaluateAddress (v_2564 : Mem)
  v_8416 <- load v_8415 2
  v_8417 <- getRegister (v_2561 : R16)
  v_8418 <- eval (mux v_8414 v_8416 v_8417)
  setRegister (v_2561 : R16) v_8418
==========================================
cmovgel_X86-SYNTAX (v_2576 : Mem) (v_2577 : R32)
  v_8421 <- getRegister sf
  v_8422 <- eval (eq v_8421 (bv_nat 1 1))
  v_8423 <- getRegister of
  v_8424 <- eval (eq v_8423 (bv_nat 1 1))
  v_8425 <- eval (eq v_8422 v_8424)
  v_8426 <- evaluateAddress (v_2576 : Mem)
  v_8427 <- load v_8426 4
  v_8428 <- getRegister (v_2577 : R32)
  v_8429 <- eval (mux v_8425 v_8427 v_8428)
  setRegister (v_2577 : R32) v_8429
==========================================
cmovgeq_X86-SYNTAX (v_2593 : Mem) (v_2594 : R64)
  v_8432 <- getRegister sf
  v_8433 <- eval (eq v_8432 (bv_nat 1 1))
  v_8434 <- getRegister of
  v_8435 <- eval (eq v_8434 (bv_nat 1 1))
  v_8436 <- eval (eq v_8433 v_8435)
  v_8437 <- evaluateAddress (v_2593 : Mem)
  v_8438 <- load v_8437 8
  v_8439 <- getRegister (v_2594 : R64)
  v_8440 <- eval (mux v_8436 v_8438 v_8439)
  setRegister (v_2594 : R64) v_8440
==========================================
cmovgew_X86-SYNTAX (v_2611 : Mem) (v_2608 : R16)
  v_8443 <- getRegister sf
  v_8444 <- eval (eq v_8443 (bv_nat 1 1))
  v_8445 <- getRegister of
  v_8446 <- eval (eq v_8445 (bv_nat 1 1))
  v_8447 <- eval (eq v_8444 v_8446)
  v_8448 <- evaluateAddress (v_2611 : Mem)
  v_8449 <- load v_8448 2
  v_8450 <- getRegister (v_2608 : R16)
  v_8451 <- eval (mux v_8447 v_8449 v_8450)
  setRegister (v_2608 : R16) v_8451
==========================================
cmovgl_X86-SYNTAX (v_2623 : Mem) (v_2624 : R32)
  v_8453 <- getRegister zf
  v_8454 <- eval (eq v_8453 (bv_nat 1 1))
  v_8455 <- eval (notBool_ v_8454)
  v_8456 <- getRegister sf
  v_8457 <- eval (eq v_8456 (bv_nat 1 1))
  v_8458 <- getRegister of
  v_8459 <- eval (eq v_8458 (bv_nat 1 1))
  v_8460 <- eval (eq v_8457 v_8459)
  v_8461 <- eval (bit_and v_8455 v_8460)
  v_8462 <- evaluateAddress (v_2623 : Mem)
  v_8463 <- load v_8462 4
  v_8464 <- getRegister (v_2624 : R32)
  v_8465 <- eval (mux v_8461 v_8463 v_8464)
  setRegister (v_2624 : R32) v_8465
==========================================
cmovgq_X86-SYNTAX (v_2632 : Mem) (v_2633 : R64)
  v_8467 <- getRegister zf
  v_8468 <- eval (eq v_8467 (bv_nat 1 1))
  v_8469 <- eval (notBool_ v_8468)
  v_8470 <- getRegister sf
  v_8471 <- eval (eq v_8470 (bv_nat 1 1))
  v_8472 <- getRegister of
  v_8473 <- eval (eq v_8472 (bv_nat 1 1))
  v_8474 <- eval (eq v_8471 v_8473)
  v_8475 <- eval (bit_and v_8469 v_8474)
  v_8476 <- evaluateAddress (v_2632 : Mem)
  v_8477 <- load v_8476 8
  v_8478 <- getRegister (v_2633 : R64)
  v_8479 <- eval (mux v_8475 v_8477 v_8478)
  setRegister (v_2633 : R64) v_8479
==========================================
cmovgw_X86-SYNTAX (v_2642 : Mem) (v_2639 : R16)
  v_8481 <- getRegister zf
  v_8482 <- eval (eq v_8481 (bv_nat 1 1))
  v_8483 <- eval (notBool_ v_8482)
  v_8484 <- getRegister sf
  v_8485 <- eval (eq v_8484 (bv_nat 1 1))
  v_8486 <- getRegister of
  v_8487 <- eval (eq v_8486 (bv_nat 1 1))
  v_8488 <- eval (eq v_8485 v_8487)
  v_8489 <- eval (bit_and v_8483 v_8488)
  v_8490 <- evaluateAddress (v_2642 : Mem)
  v_8491 <- load v_8490 2
  v_8492 <- getRegister (v_2639 : R16)
  v_8493 <- eval (mux v_8489 v_8491 v_8492)
  setRegister (v_2639 : R16) v_8493
==========================================
cmovlel_X86-SYNTAX (v_2654 : Mem) (v_2655 : R32)
  v_8496 <- getRegister zf
  v_8497 <- eval (eq v_8496 (bv_nat 1 1))
  v_8498 <- getRegister sf
  v_8499 <- eval (eq v_8498 (bv_nat 1 1))
  v_8500 <- getRegister of
  v_8501 <- eval (eq v_8500 (bv_nat 1 1))
  v_8502 <- eval (eq v_8499 v_8501)
  v_8503 <- eval (notBool_ v_8502)
  v_8504 <- eval (bit_or v_8497 v_8503)
  v_8505 <- evaluateAddress (v_2654 : Mem)
  v_8506 <- load v_8505 4
  v_8507 <- getRegister (v_2655 : R32)
  v_8508 <- eval (mux v_8504 v_8506 v_8507)
  setRegister (v_2655 : R32) v_8508
==========================================
cmovleq_X86-SYNTAX (v_2671 : Mem) (v_2672 : R64)
  v_8511 <- getRegister zf
  v_8512 <- eval (eq v_8511 (bv_nat 1 1))
  v_8513 <- getRegister sf
  v_8514 <- eval (eq v_8513 (bv_nat 1 1))
  v_8515 <- getRegister of
  v_8516 <- eval (eq v_8515 (bv_nat 1 1))
  v_8517 <- eval (eq v_8514 v_8516)
  v_8518 <- eval (notBool_ v_8517)
  v_8519 <- eval (bit_or v_8512 v_8518)
  v_8520 <- evaluateAddress (v_2671 : Mem)
  v_8521 <- load v_8520 8
  v_8522 <- getRegister (v_2672 : R64)
  v_8523 <- eval (mux v_8519 v_8521 v_8522)
  setRegister (v_2672 : R64) v_8523
==========================================
cmovlew_X86-SYNTAX (v_2689 : Mem) (v_2686 : R16)
  v_8526 <- getRegister zf
  v_8527 <- eval (eq v_8526 (bv_nat 1 1))
  v_8528 <- getRegister sf
  v_8529 <- eval (eq v_8528 (bv_nat 1 1))
  v_8530 <- getRegister of
  v_8531 <- eval (eq v_8530 (bv_nat 1 1))
  v_8532 <- eval (eq v_8529 v_8531)
  v_8533 <- eval (notBool_ v_8532)
  v_8534 <- eval (bit_or v_8527 v_8533)
  v_8535 <- evaluateAddress (v_2689 : Mem)
  v_8536 <- load v_8535 2
  v_8537 <- getRegister (v_2686 : R16)
  v_8538 <- eval (mux v_8534 v_8536 v_8537)
  setRegister (v_2686 : R16) v_8538
==========================================
cmovll_X86-SYNTAX (v_2701 : Mem) (v_2702 : R32)
  v_8540 <- getRegister sf
  v_8541 <- eval (eq v_8540 (bv_nat 1 1))
  v_8542 <- getRegister of
  v_8543 <- eval (eq v_8542 (bv_nat 1 1))
  v_8544 <- eval (eq v_8541 v_8543)
  v_8545 <- eval (notBool_ v_8544)
  v_8546 <- evaluateAddress (v_2701 : Mem)
  v_8547 <- load v_8546 4
  v_8548 <- getRegister (v_2702 : R32)
  v_8549 <- eval (mux v_8545 v_8547 v_8548)
  setRegister (v_2702 : R32) v_8549
==========================================
cmovlq_X86-SYNTAX (v_2710 : Mem) (v_2711 : R64)
  v_8551 <- getRegister sf
  v_8552 <- eval (eq v_8551 (bv_nat 1 1))
  v_8553 <- getRegister of
  v_8554 <- eval (eq v_8553 (bv_nat 1 1))
  v_8555 <- eval (eq v_8552 v_8554)
  v_8556 <- eval (notBool_ v_8555)
  v_8557 <- evaluateAddress (v_2710 : Mem)
  v_8558 <- load v_8557 8
  v_8559 <- getRegister (v_2711 : R64)
  v_8560 <- eval (mux v_8556 v_8558 v_8559)
  setRegister (v_2711 : R64) v_8560
==========================================
cmovlw_X86-SYNTAX (v_2720 : Mem) (v_2717 : R16)
  v_8562 <- getRegister sf
  v_8563 <- eval (eq v_8562 (bv_nat 1 1))
  v_8564 <- getRegister of
  v_8565 <- eval (eq v_8564 (bv_nat 1 1))
  v_8566 <- eval (eq v_8563 v_8565)
  v_8567 <- eval (notBool_ v_8566)
  v_8568 <- evaluateAddress (v_2720 : Mem)
  v_8569 <- load v_8568 2
  v_8570 <- getRegister (v_2717 : R16)
  v_8571 <- eval (mux v_8567 v_8569 v_8570)
  setRegister (v_2717 : R16) v_8571
==========================================
cmovnael_X86-SYNTAX (v_2728 : Mem) (v_2729 : R32)
  v_8573 <- getRegister cf
  v_8574 <- eval (eq v_8573 (bv_nat 1 1))
  v_8575 <- evaluateAddress (v_2728 : Mem)
  v_8576 <- load v_8575 4
  v_8577 <- getRegister (v_2729 : R32)
  v_8578 <- eval (mux v_8574 v_8576 v_8577)
  setRegister (v_2729 : R32) v_8578
==========================================
cmovnaeq_X86-SYNTAX (v_2737 : Mem) (v_2738 : R64)
  v_8580 <- getRegister cf
  v_8581 <- eval (eq v_8580 (bv_nat 1 1))
  v_8582 <- evaluateAddress (v_2737 : Mem)
  v_8583 <- load v_8582 8
  v_8584 <- getRegister (v_2738 : R64)
  v_8585 <- eval (mux v_8581 v_8583 v_8584)
  setRegister (v_2738 : R64) v_8585
==========================================
cmovnaew_X86-SYNTAX (v_2747 : Mem) (v_2744 : R16)
  v_8587 <- getRegister cf
  v_8588 <- eval (eq v_8587 (bv_nat 1 1))
  v_8589 <- evaluateAddress (v_2747 : Mem)
  v_8590 <- load v_8589 2
  v_8591 <- getRegister (v_2744 : R16)
  v_8592 <- eval (mux v_8588 v_8590 v_8591)
  setRegister (v_2744 : R16) v_8592
==========================================
cmovnal_X86-SYNTAX (v_2755 : Mem) (v_2756 : R32)
  v_8594 <- getRegister cf
  v_8595 <- eval (eq v_8594 (bv_nat 1 1))
  v_8596 <- getRegister zf
  v_8597 <- eval (eq v_8596 (bv_nat 1 1))
  v_8598 <- eval (bit_or v_8595 v_8597)
  v_8599 <- evaluateAddress (v_2755 : Mem)
  v_8600 <- load v_8599 4
  v_8601 <- getRegister (v_2756 : R32)
  v_8602 <- eval (mux v_8598 v_8600 v_8601)
  setRegister (v_2756 : R32) v_8602
==========================================
cmovnaq_X86-SYNTAX (v_2764 : Mem) (v_2765 : R64)
  v_8604 <- getRegister cf
  v_8605 <- eval (eq v_8604 (bv_nat 1 1))
  v_8606 <- getRegister zf
  v_8607 <- eval (eq v_8606 (bv_nat 1 1))
  v_8608 <- eval (bit_or v_8605 v_8607)
  v_8609 <- evaluateAddress (v_2764 : Mem)
  v_8610 <- load v_8609 8
  v_8611 <- getRegister (v_2765 : R64)
  v_8612 <- eval (mux v_8608 v_8610 v_8611)
  setRegister (v_2765 : R64) v_8612
==========================================
cmovnaw_X86-SYNTAX (v_2774 : Mem) (v_2771 : R16)
  v_8614 <- getRegister cf
  v_8615 <- eval (eq v_8614 (bv_nat 1 1))
  v_8616 <- getRegister zf
  v_8617 <- eval (eq v_8616 (bv_nat 1 1))
  v_8618 <- eval (bit_or v_8615 v_8617)
  v_8619 <- evaluateAddress (v_2774 : Mem)
  v_8620 <- load v_8619 2
  v_8621 <- getRegister (v_2771 : R16)
  v_8622 <- eval (mux v_8618 v_8620 v_8621)
  setRegister (v_2771 : R16) v_8622
==========================================
cmovnbel_X86-SYNTAX (v_2782 : Mem) (v_2783 : R32)
  v_8624 <- getRegister cf
  v_8625 <- eval (eq v_8624 (bv_nat 1 1))
  v_8626 <- eval (notBool_ v_8625)
  v_8627 <- getRegister zf
  v_8628 <- eval (eq v_8627 (bv_nat 1 1))
  v_8629 <- eval (notBool_ v_8628)
  v_8630 <- eval (bit_and v_8626 v_8629)
  v_8631 <- evaluateAddress (v_2782 : Mem)
  v_8632 <- load v_8631 4
  v_8633 <- getRegister (v_2783 : R32)
  v_8634 <- eval (mux v_8630 v_8632 v_8633)
  setRegister (v_2783 : R32) v_8634
==========================================
cmovnbeq_X86-SYNTAX (v_2791 : Mem) (v_2792 : R64)
  v_8636 <- getRegister cf
  v_8637 <- eval (eq v_8636 (bv_nat 1 1))
  v_8638 <- eval (notBool_ v_8637)
  v_8639 <- getRegister zf
  v_8640 <- eval (eq v_8639 (bv_nat 1 1))
  v_8641 <- eval (notBool_ v_8640)
  v_8642 <- eval (bit_and v_8638 v_8641)
  v_8643 <- evaluateAddress (v_2791 : Mem)
  v_8644 <- load v_8643 8
  v_8645 <- getRegister (v_2792 : R64)
  v_8646 <- eval (mux v_8642 v_8644 v_8645)
  setRegister (v_2792 : R64) v_8646
==========================================
cmovnbew_X86-SYNTAX (v_2801 : Mem) (v_2798 : R16)
  v_8648 <- getRegister cf
  v_8649 <- eval (eq v_8648 (bv_nat 1 1))
  v_8650 <- eval (notBool_ v_8649)
  v_8651 <- getRegister zf
  v_8652 <- eval (eq v_8651 (bv_nat 1 1))
  v_8653 <- eval (notBool_ v_8652)
  v_8654 <- eval (bit_and v_8650 v_8653)
  v_8655 <- evaluateAddress (v_2801 : Mem)
  v_8656 <- load v_8655 2
  v_8657 <- getRegister (v_2798 : R16)
  v_8658 <- eval (mux v_8654 v_8656 v_8657)
  setRegister (v_2798 : R16) v_8658
==========================================
cmovnbl_X86-SYNTAX (v_2809 : Mem) (v_2810 : R32)
  v_8660 <- getRegister cf
  v_8661 <- eval (eq v_8660 (bv_nat 1 1))
  v_8662 <- eval (notBool_ v_8661)
  v_8663 <- evaluateAddress (v_2809 : Mem)
  v_8664 <- load v_8663 4
  v_8665 <- getRegister (v_2810 : R32)
  v_8666 <- eval (mux v_8662 v_8664 v_8665)
  setRegister (v_2810 : R32) v_8666
==========================================
cmovnbq_X86-SYNTAX (v_2818 : Mem) (v_2819 : R64)
  v_8668 <- getRegister cf
  v_8669 <- eval (eq v_8668 (bv_nat 1 1))
  v_8670 <- eval (notBool_ v_8669)
  v_8671 <- evaluateAddress (v_2818 : Mem)
  v_8672 <- load v_8671 8
  v_8673 <- getRegister (v_2819 : R64)
  v_8674 <- eval (mux v_8670 v_8672 v_8673)
  setRegister (v_2819 : R64) v_8674
==========================================
cmovnbw_X86-SYNTAX (v_2828 : Mem) (v_2825 : R16)
  v_8676 <- getRegister cf
  v_8677 <- eval (eq v_8676 (bv_nat 1 1))
  v_8678 <- eval (notBool_ v_8677)
  v_8679 <- evaluateAddress (v_2828 : Mem)
  v_8680 <- load v_8679 2
  v_8681 <- getRegister (v_2825 : R16)
  v_8682 <- eval (mux v_8678 v_8680 v_8681)
  setRegister (v_2825 : R16) v_8682
==========================================
cmovncl_X86-SYNTAX (v_2836 : Mem) (v_2837 : R32)
  v_8684 <- getRegister cf
  v_8685 <- eval (eq v_8684 (bv_nat 1 1))
  v_8686 <- eval (notBool_ v_8685)
  v_8687 <- evaluateAddress (v_2836 : Mem)
  v_8688 <- load v_8687 4
  v_8689 <- getRegister (v_2837 : R32)
  v_8690 <- eval (mux v_8686 v_8688 v_8689)
  setRegister (v_2837 : R32) v_8690
==========================================
cmovncq_X86-SYNTAX (v_2845 : Mem) (v_2846 : R64)
  v_8692 <- getRegister cf
  v_8693 <- eval (eq v_8692 (bv_nat 1 1))
  v_8694 <- eval (notBool_ v_8693)
  v_8695 <- evaluateAddress (v_2845 : Mem)
  v_8696 <- load v_8695 8
  v_8697 <- getRegister (v_2846 : R64)
  v_8698 <- eval (mux v_8694 v_8696 v_8697)
  setRegister (v_2846 : R64) v_8698
==========================================
cmovncw_X86-SYNTAX (v_2855 : Mem) (v_2852 : R16)
  v_8700 <- getRegister cf
  v_8701 <- eval (eq v_8700 (bv_nat 1 1))
  v_8702 <- eval (notBool_ v_8701)
  v_8703 <- evaluateAddress (v_2855 : Mem)
  v_8704 <- load v_8703 2
  v_8705 <- getRegister (v_2852 : R16)
  v_8706 <- eval (mux v_8702 v_8704 v_8705)
  setRegister (v_2852 : R16) v_8706
==========================================
cmovnel_X86-SYNTAX (v_2863 : Mem) (v_2864 : R32)
  v_8708 <- getRegister zf
  v_8709 <- eval (eq v_8708 (bv_nat 1 1))
  v_8710 <- eval (notBool_ v_8709)
  v_8711 <- evaluateAddress (v_2863 : Mem)
  v_8712 <- load v_8711 4
  v_8713 <- getRegister (v_2864 : R32)
  v_8714 <- eval (mux v_8710 v_8712 v_8713)
  setRegister (v_2864 : R32) v_8714
==========================================
cmovneq_X86-SYNTAX (v_2872 : Mem) (v_2873 : R64)
  v_8716 <- getRegister zf
  v_8717 <- eval (eq v_8716 (bv_nat 1 1))
  v_8718 <- eval (notBool_ v_8717)
  v_8719 <- evaluateAddress (v_2872 : Mem)
  v_8720 <- load v_8719 8
  v_8721 <- getRegister (v_2873 : R64)
  v_8722 <- eval (mux v_8718 v_8720 v_8721)
  setRegister (v_2873 : R64) v_8722
==========================================
cmovnew_X86-SYNTAX (v_2882 : Mem) (v_2879 : R16)
  v_8724 <- getRegister zf
  v_8725 <- eval (eq v_8724 (bv_nat 1 1))
  v_8726 <- eval (notBool_ v_8725)
  v_8727 <- evaluateAddress (v_2882 : Mem)
  v_8728 <- load v_8727 2
  v_8729 <- getRegister (v_2879 : R16)
  v_8730 <- eval (mux v_8726 v_8728 v_8729)
  setRegister (v_2879 : R16) v_8730
==========================================
cmovngel_X86-SYNTAX (v_2890 : Mem) (v_2891 : R32)
  v_8732 <- getRegister sf
  v_8733 <- eval (eq v_8732 (bv_nat 1 1))
  v_8734 <- getRegister of
  v_8735 <- eval (eq v_8734 (bv_nat 1 1))
  v_8736 <- eval (eq v_8733 v_8735)
  v_8737 <- eval (notBool_ v_8736)
  v_8738 <- evaluateAddress (v_2890 : Mem)
  v_8739 <- load v_8738 4
  v_8740 <- getRegister (v_2891 : R32)
  v_8741 <- eval (mux v_8737 v_8739 v_8740)
  setRegister (v_2891 : R32) v_8741
==========================================
cmovngeq_X86-SYNTAX (v_2899 : Mem) (v_2900 : R64)
  v_8743 <- getRegister sf
  v_8744 <- eval (eq v_8743 (bv_nat 1 1))
  v_8745 <- getRegister of
  v_8746 <- eval (eq v_8745 (bv_nat 1 1))
  v_8747 <- eval (eq v_8744 v_8746)
  v_8748 <- eval (notBool_ v_8747)
  v_8749 <- evaluateAddress (v_2899 : Mem)
  v_8750 <- load v_8749 8
  v_8751 <- getRegister (v_2900 : R64)
  v_8752 <- eval (mux v_8748 v_8750 v_8751)
  setRegister (v_2900 : R64) v_8752
==========================================
cmovngew_X86-SYNTAX (v_2909 : Mem) (v_2906 : R16)
  v_8754 <- getRegister sf
  v_8755 <- eval (eq v_8754 (bv_nat 1 1))
  v_8756 <- getRegister of
  v_8757 <- eval (eq v_8756 (bv_nat 1 1))
  v_8758 <- eval (eq v_8755 v_8757)
  v_8759 <- eval (notBool_ v_8758)
  v_8760 <- evaluateAddress (v_2909 : Mem)
  v_8761 <- load v_8760 2
  v_8762 <- getRegister (v_2906 : R16)
  v_8763 <- eval (mux v_8759 v_8761 v_8762)
  setRegister (v_2906 : R16) v_8763
==========================================
cmovngl_X86-SYNTAX (v_2917 : Mem) (v_2918 : R32)
  v_8765 <- getRegister zf
  v_8766 <- eval (eq v_8765 (bv_nat 1 1))
  v_8767 <- getRegister sf
  v_8768 <- eval (eq v_8767 (bv_nat 1 1))
  v_8769 <- getRegister of
  v_8770 <- eval (eq v_8769 (bv_nat 1 1))
  v_8771 <- eval (eq v_8768 v_8770)
  v_8772 <- eval (notBool_ v_8771)
  v_8773 <- eval (bit_or v_8766 v_8772)
  v_8774 <- evaluateAddress (v_2917 : Mem)
  v_8775 <- load v_8774 4
  v_8776 <- getRegister (v_2918 : R32)
  v_8777 <- eval (mux v_8773 v_8775 v_8776)
  setRegister (v_2918 : R32) v_8777
==========================================
cmovngq_X86-SYNTAX (v_2926 : Mem) (v_2927 : R64)
  v_8779 <- getRegister zf
  v_8780 <- eval (eq v_8779 (bv_nat 1 1))
  v_8781 <- getRegister sf
  v_8782 <- eval (eq v_8781 (bv_nat 1 1))
  v_8783 <- getRegister of
  v_8784 <- eval (eq v_8783 (bv_nat 1 1))
  v_8785 <- eval (eq v_8782 v_8784)
  v_8786 <- eval (notBool_ v_8785)
  v_8787 <- eval (bit_or v_8780 v_8786)
  v_8788 <- evaluateAddress (v_2926 : Mem)
  v_8789 <- load v_8788 8
  v_8790 <- getRegister (v_2927 : R64)
  v_8791 <- eval (mux v_8787 v_8789 v_8790)
  setRegister (v_2927 : R64) v_8791
==========================================
cmovngw_X86-SYNTAX (v_2936 : Mem) (v_2933 : R16)
  v_8793 <- getRegister zf
  v_8794 <- eval (eq v_8793 (bv_nat 1 1))
  v_8795 <- getRegister sf
  v_8796 <- eval (eq v_8795 (bv_nat 1 1))
  v_8797 <- getRegister of
  v_8798 <- eval (eq v_8797 (bv_nat 1 1))
  v_8799 <- eval (eq v_8796 v_8798)
  v_8800 <- eval (notBool_ v_8799)
  v_8801 <- eval (bit_or v_8794 v_8800)
  v_8802 <- evaluateAddress (v_2936 : Mem)
  v_8803 <- load v_8802 2
  v_8804 <- getRegister (v_2933 : R16)
  v_8805 <- eval (mux v_8801 v_8803 v_8804)
  setRegister (v_2933 : R16) v_8805
==========================================
cmovnlel_X86-SYNTAX (v_2944 : Mem) (v_2945 : R32)
  v_8807 <- getRegister zf
  v_8808 <- eval (eq v_8807 (bv_nat 1 1))
  v_8809 <- eval (notBool_ v_8808)
  v_8810 <- getRegister sf
  v_8811 <- eval (eq v_8810 (bv_nat 1 1))
  v_8812 <- getRegister of
  v_8813 <- eval (eq v_8812 (bv_nat 1 1))
  v_8814 <- eval (eq v_8811 v_8813)
  v_8815 <- eval (bit_and v_8809 v_8814)
  v_8816 <- evaluateAddress (v_2944 : Mem)
  v_8817 <- load v_8816 4
  v_8818 <- getRegister (v_2945 : R32)
  v_8819 <- eval (mux v_8815 v_8817 v_8818)
  setRegister (v_2945 : R32) v_8819
==========================================
cmovnleq_X86-SYNTAX (v_2953 : Mem) (v_2954 : R64)
  v_8821 <- getRegister zf
  v_8822 <- eval (eq v_8821 (bv_nat 1 1))
  v_8823 <- eval (notBool_ v_8822)
  v_8824 <- getRegister sf
  v_8825 <- eval (eq v_8824 (bv_nat 1 1))
  v_8826 <- getRegister of
  v_8827 <- eval (eq v_8826 (bv_nat 1 1))
  v_8828 <- eval (eq v_8825 v_8827)
  v_8829 <- eval (bit_and v_8823 v_8828)
  v_8830 <- evaluateAddress (v_2953 : Mem)
  v_8831 <- load v_8830 8
  v_8832 <- getRegister (v_2954 : R64)
  v_8833 <- eval (mux v_8829 v_8831 v_8832)
  setRegister (v_2954 : R64) v_8833
==========================================
cmovnlew_X86-SYNTAX (v_2963 : Mem) (v_2960 : R16)
  v_8835 <- getRegister zf
  v_8836 <- eval (eq v_8835 (bv_nat 1 1))
  v_8837 <- eval (notBool_ v_8836)
  v_8838 <- getRegister sf
  v_8839 <- eval (eq v_8838 (bv_nat 1 1))
  v_8840 <- getRegister of
  v_8841 <- eval (eq v_8840 (bv_nat 1 1))
  v_8842 <- eval (eq v_8839 v_8841)
  v_8843 <- eval (bit_and v_8837 v_8842)
  v_8844 <- evaluateAddress (v_2963 : Mem)
  v_8845 <- load v_8844 2
  v_8846 <- getRegister (v_2960 : R16)
  v_8847 <- eval (mux v_8843 v_8845 v_8846)
  setRegister (v_2960 : R16) v_8847
==========================================
cmovnll_X86-SYNTAX (v_2971 : Mem) (v_2972 : R32)
  v_8849 <- getRegister sf
  v_8850 <- eval (eq v_8849 (bv_nat 1 1))
  v_8851 <- getRegister of
  v_8852 <- eval (eq v_8851 (bv_nat 1 1))
  v_8853 <- eval (eq v_8850 v_8852)
  v_8854 <- evaluateAddress (v_2971 : Mem)
  v_8855 <- load v_8854 4
  v_8856 <- getRegister (v_2972 : R32)
  v_8857 <- eval (mux v_8853 v_8855 v_8856)
  setRegister (v_2972 : R32) v_8857
==========================================
cmovnlq_X86-SYNTAX (v_2980 : Mem) (v_2981 : R64)
  v_8859 <- getRegister sf
  v_8860 <- eval (eq v_8859 (bv_nat 1 1))
  v_8861 <- getRegister of
  v_8862 <- eval (eq v_8861 (bv_nat 1 1))
  v_8863 <- eval (eq v_8860 v_8862)
  v_8864 <- evaluateAddress (v_2980 : Mem)
  v_8865 <- load v_8864 8
  v_8866 <- getRegister (v_2981 : R64)
  v_8867 <- eval (mux v_8863 v_8865 v_8866)
  setRegister (v_2981 : R64) v_8867
==========================================
cmovnlw_X86-SYNTAX (v_2990 : Mem) (v_2987 : R16)
  v_8869 <- getRegister sf
  v_8870 <- eval (eq v_8869 (bv_nat 1 1))
  v_8871 <- getRegister of
  v_8872 <- eval (eq v_8871 (bv_nat 1 1))
  v_8873 <- eval (eq v_8870 v_8872)
  v_8874 <- evaluateAddress (v_2990 : Mem)
  v_8875 <- load v_8874 2
  v_8876 <- getRegister (v_2987 : R16)
  v_8877 <- eval (mux v_8873 v_8875 v_8876)
  setRegister (v_2987 : R16) v_8877
==========================================
cmovnol_X86-SYNTAX (v_2998 : Mem) (v_2999 : R32)
  v_8879 <- getRegister of
  v_8880 <- eval (eq v_8879 (bv_nat 1 1))
  v_8881 <- eval (notBool_ v_8880)
  v_8882 <- evaluateAddress (v_2998 : Mem)
  v_8883 <- load v_8882 4
  v_8884 <- getRegister (v_2999 : R32)
  v_8885 <- eval (mux v_8881 v_8883 v_8884)
  setRegister (v_2999 : R32) v_8885
==========================================
cmovnoq_X86-SYNTAX (v_3007 : Mem) (v_3008 : R64)
  v_8887 <- getRegister of
  v_8888 <- eval (eq v_8887 (bv_nat 1 1))
  v_8889 <- eval (notBool_ v_8888)
  v_8890 <- evaluateAddress (v_3007 : Mem)
  v_8891 <- load v_8890 8
  v_8892 <- getRegister (v_3008 : R64)
  v_8893 <- eval (mux v_8889 v_8891 v_8892)
  setRegister (v_3008 : R64) v_8893
==========================================
cmovnow_X86-SYNTAX (v_3017 : Mem) (v_3014 : R16)
  v_8895 <- getRegister of
  v_8896 <- eval (eq v_8895 (bv_nat 1 1))
  v_8897 <- eval (notBool_ v_8896)
  v_8898 <- evaluateAddress (v_3017 : Mem)
  v_8899 <- load v_8898 2
  v_8900 <- getRegister (v_3014 : R16)
  v_8901 <- eval (mux v_8897 v_8899 v_8900)
  setRegister (v_3014 : R16) v_8901
==========================================
cmovnpl_X86-SYNTAX (v_3025 : Mem) (v_3026 : R32)
  v_8903 <- getRegister pf
  v_8904 <- eval (eq v_8903 (bv_nat 1 1))
  v_8905 <- eval (notBool_ v_8904)
  v_8906 <- evaluateAddress (v_3025 : Mem)
  v_8907 <- load v_8906 4
  v_8908 <- getRegister (v_3026 : R32)
  v_8909 <- eval (mux v_8905 v_8907 v_8908)
  setRegister (v_3026 : R32) v_8909
==========================================
cmovnpq_X86-SYNTAX (v_3034 : Mem) (v_3035 : R64)
  v_8911 <- getRegister pf
  v_8912 <- eval (eq v_8911 (bv_nat 1 1))
  v_8913 <- eval (notBool_ v_8912)
  v_8914 <- evaluateAddress (v_3034 : Mem)
  v_8915 <- load v_8914 8
  v_8916 <- getRegister (v_3035 : R64)
  v_8917 <- eval (mux v_8913 v_8915 v_8916)
  setRegister (v_3035 : R64) v_8917
==========================================
cmovnpw_X86-SYNTAX (v_3044 : Mem) (v_3041 : R16)
  v_8919 <- getRegister pf
  v_8920 <- eval (eq v_8919 (bv_nat 1 1))
  v_8921 <- eval (notBool_ v_8920)
  v_8922 <- evaluateAddress (v_3044 : Mem)
  v_8923 <- load v_8922 2
  v_8924 <- getRegister (v_3041 : R16)
  v_8925 <- eval (mux v_8921 v_8923 v_8924)
  setRegister (v_3041 : R16) v_8925
==========================================
cmovnsl_X86-SYNTAX (v_3056 : Mem) (v_3057 : R32)
  v_8928 <- getRegister sf
  v_8929 <- eval (eq v_8928 (bv_nat 1 1))
  v_8930 <- eval (notBool_ v_8929)
  v_8931 <- evaluateAddress (v_3056 : Mem)
  v_8932 <- load v_8931 4
  v_8933 <- getRegister (v_3057 : R32)
  v_8934 <- eval (mux v_8930 v_8932 v_8933)
  setRegister (v_3057 : R32) v_8934
==========================================
cmovnsq_X86-SYNTAX (v_3073 : Mem) (v_3074 : R64)
  v_8937 <- getRegister sf
  v_8938 <- eval (eq v_8937 (bv_nat 1 1))
  v_8939 <- eval (notBool_ v_8938)
  v_8940 <- evaluateAddress (v_3073 : Mem)
  v_8941 <- load v_8940 8
  v_8942 <- getRegister (v_3074 : R64)
  v_8943 <- eval (mux v_8939 v_8941 v_8942)
  setRegister (v_3074 : R64) v_8943
==========================================
cmovnsw_X86-SYNTAX (v_3091 : Mem) (v_3088 : R16)
  v_8946 <- getRegister sf
  v_8947 <- eval (eq v_8946 (bv_nat 1 1))
  v_8948 <- eval (notBool_ v_8947)
  v_8949 <- evaluateAddress (v_3091 : Mem)
  v_8950 <- load v_8949 2
  v_8951 <- getRegister (v_3088 : R16)
  v_8952 <- eval (mux v_8948 v_8950 v_8951)
  setRegister (v_3088 : R16) v_8952
==========================================
cmovnzl_X86-SYNTAX (v_3103 : Mem) (v_3104 : R32)
  v_8954 <- getRegister zf
  v_8955 <- eval (eq v_8954 (bv_nat 1 1))
  v_8956 <- eval (notBool_ v_8955)
  v_8957 <- evaluateAddress (v_3103 : Mem)
  v_8958 <- load v_8957 4
  v_8959 <- getRegister (v_3104 : R32)
  v_8960 <- eval (mux v_8956 v_8958 v_8959)
  setRegister (v_3104 : R32) v_8960
==========================================
cmovnzq_X86-SYNTAX (v_3112 : Mem) (v_3113 : R64)
  v_8962 <- getRegister zf
  v_8963 <- eval (eq v_8962 (bv_nat 1 1))
  v_8964 <- eval (notBool_ v_8963)
  v_8965 <- evaluateAddress (v_3112 : Mem)
  v_8966 <- load v_8965 8
  v_8967 <- getRegister (v_3113 : R64)
  v_8968 <- eval (mux v_8964 v_8966 v_8967)
  setRegister (v_3113 : R64) v_8968
==========================================
cmovnzw_X86-SYNTAX (v_3122 : Mem) (v_3119 : R16)
  v_8970 <- getRegister zf
  v_8971 <- eval (eq v_8970 (bv_nat 1 1))
  v_8972 <- eval (notBool_ v_8971)
  v_8973 <- evaluateAddress (v_3122 : Mem)
  v_8974 <- load v_8973 2
  v_8975 <- getRegister (v_3119 : R16)
  v_8976 <- eval (mux v_8972 v_8974 v_8975)
  setRegister (v_3119 : R16) v_8976
==========================================
cmovol_X86-SYNTAX (v_3130 : Mem) (v_3131 : R32)
  v_8978 <- getRegister of
  v_8979 <- eval (eq v_8978 (bv_nat 1 1))
  v_8980 <- evaluateAddress (v_3130 : Mem)
  v_8981 <- load v_8980 4
  v_8982 <- getRegister (v_3131 : R32)
  v_8983 <- eval (mux v_8979 v_8981 v_8982)
  setRegister (v_3131 : R32) v_8983
==========================================
cmovoq_X86-SYNTAX (v_3139 : Mem) (v_3140 : R64)
  v_8985 <- getRegister of
  v_8986 <- eval (eq v_8985 (bv_nat 1 1))
  v_8987 <- evaluateAddress (v_3139 : Mem)
  v_8988 <- load v_8987 8
  v_8989 <- getRegister (v_3140 : R64)
  v_8990 <- eval (mux v_8986 v_8988 v_8989)
  setRegister (v_3140 : R64) v_8990
==========================================
cmovow_X86-SYNTAX (v_3149 : Mem) (v_3146 : R16)
  v_8992 <- getRegister of
  v_8993 <- eval (eq v_8992 (bv_nat 1 1))
  v_8994 <- evaluateAddress (v_3149 : Mem)
  v_8995 <- load v_8994 2
  v_8996 <- getRegister (v_3146 : R16)
  v_8997 <- eval (mux v_8993 v_8995 v_8996)
  setRegister (v_3146 : R16) v_8997
==========================================
cmovpel_X86-SYNTAX (v_3157 : Mem) (v_3158 : R32)
  v_8999 <- getRegister pf
  v_9000 <- eval (eq v_8999 (bv_nat 1 1))
  v_9001 <- evaluateAddress (v_3157 : Mem)
  v_9002 <- load v_9001 4
  v_9003 <- getRegister (v_3158 : R32)
  v_9004 <- eval (mux v_9000 v_9002 v_9003)
  setRegister (v_3158 : R32) v_9004
==========================================
cmovpeq_X86-SYNTAX (v_3166 : Mem) (v_3167 : R64)
  v_9006 <- getRegister pf
  v_9007 <- eval (eq v_9006 (bv_nat 1 1))
  v_9008 <- evaluateAddress (v_3166 : Mem)
  v_9009 <- load v_9008 8
  v_9010 <- getRegister (v_3167 : R64)
  v_9011 <- eval (mux v_9007 v_9009 v_9010)
  setRegister (v_3167 : R64) v_9011
==========================================
cmovpew_X86-SYNTAX (v_3176 : Mem) (v_3173 : R16)
  v_9013 <- getRegister pf
  v_9014 <- eval (eq v_9013 (bv_nat 1 1))
  v_9015 <- evaluateAddress (v_3176 : Mem)
  v_9016 <- load v_9015 2
  v_9017 <- getRegister (v_3173 : R16)
  v_9018 <- eval (mux v_9014 v_9016 v_9017)
  setRegister (v_3173 : R16) v_9018
==========================================
cmovpl_X86-SYNTAX (v_3184 : Mem) (v_3185 : R32)
  v_9020 <- getRegister pf
  v_9021 <- eval (eq v_9020 (bv_nat 1 1))
  v_9022 <- evaluateAddress (v_3184 : Mem)
  v_9023 <- load v_9022 4
  v_9024 <- getRegister (v_3185 : R32)
  v_9025 <- eval (mux v_9021 v_9023 v_9024)
  setRegister (v_3185 : R32) v_9025
==========================================
cmovpol_X86-SYNTAX (v_3193 : Mem) (v_3194 : R32)
  v_9027 <- getRegister pf
  v_9028 <- eval (eq v_9027 (bv_nat 1 1))
  v_9029 <- eval (notBool_ v_9028)
  v_9030 <- evaluateAddress (v_3193 : Mem)
  v_9031 <- load v_9030 4
  v_9032 <- getRegister (v_3194 : R32)
  v_9033 <- eval (mux v_9029 v_9031 v_9032)
  setRegister (v_3194 : R32) v_9033
==========================================
cmovpoq_X86-SYNTAX (v_3202 : Mem) (v_3203 : R64)
  v_9035 <- getRegister pf
  v_9036 <- eval (eq v_9035 (bv_nat 1 1))
  v_9037 <- eval (notBool_ v_9036)
  v_9038 <- evaluateAddress (v_3202 : Mem)
  v_9039 <- load v_9038 8
  v_9040 <- getRegister (v_3203 : R64)
  v_9041 <- eval (mux v_9037 v_9039 v_9040)
  setRegister (v_3203 : R64) v_9041
==========================================
cmovpow_X86-SYNTAX (v_3212 : Mem) (v_3209 : R16)
  v_9043 <- getRegister pf
  v_9044 <- eval (eq v_9043 (bv_nat 1 1))
  v_9045 <- eval (notBool_ v_9044)
  v_9046 <- evaluateAddress (v_3212 : Mem)
  v_9047 <- load v_9046 2
  v_9048 <- getRegister (v_3209 : R16)
  v_9049 <- eval (mux v_9045 v_9047 v_9048)
  setRegister (v_3209 : R16) v_9049
==========================================
cmovpq_X86-SYNTAX (v_3220 : Mem) (v_3221 : R64)
  v_9051 <- getRegister pf
  v_9052 <- eval (eq v_9051 (bv_nat 1 1))
  v_9053 <- evaluateAddress (v_3220 : Mem)
  v_9054 <- load v_9053 8
  v_9055 <- getRegister (v_3221 : R64)
  v_9056 <- eval (mux v_9052 v_9054 v_9055)
  setRegister (v_3221 : R64) v_9056
==========================================
cmovpw_X86-SYNTAX (v_3230 : Mem) (v_3227 : R16)
  v_9058 <- getRegister pf
  v_9059 <- eval (eq v_9058 (bv_nat 1 1))
  v_9060 <- evaluateAddress (v_3230 : Mem)
  v_9061 <- load v_9060 2
  v_9062 <- getRegister (v_3227 : R16)
  v_9063 <- eval (mux v_9059 v_9061 v_9062)
  setRegister (v_3227 : R16) v_9063
==========================================
cmovsl_X86-SYNTAX (v_3242 : Mem) (v_3243 : R32)
  v_9066 <- getRegister sf
  v_9067 <- eval (eq v_9066 (bv_nat 1 1))
  v_9068 <- evaluateAddress (v_3242 : Mem)
  v_9069 <- load v_9068 4
  v_9070 <- getRegister (v_3243 : R32)
  v_9071 <- eval (mux v_9067 v_9069 v_9070)
  setRegister (v_3243 : R32) v_9071
==========================================
cmovsq_X86-SYNTAX (v_3259 : Mem) (v_3260 : R64)
  v_9074 <- getRegister sf
  v_9075 <- eval (eq v_9074 (bv_nat 1 1))
  v_9076 <- evaluateAddress (v_3259 : Mem)
  v_9077 <- load v_9076 8
  v_9078 <- getRegister (v_3260 : R64)
  v_9079 <- eval (mux v_9075 v_9077 v_9078)
  setRegister (v_3260 : R64) v_9079
==========================================
cmovsw_X86-SYNTAX (v_3277 : Mem) (v_3274 : R16)
  v_9082 <- getRegister sf
  v_9083 <- eval (eq v_9082 (bv_nat 1 1))
  v_9084 <- evaluateAddress (v_3277 : Mem)
  v_9085 <- load v_9084 2
  v_9086 <- getRegister (v_3274 : R16)
  v_9087 <- eval (mux v_9083 v_9085 v_9086)
  setRegister (v_3274 : R16) v_9087
==========================================
cmovzl_X86-SYNTAX (v_3289 : Mem) (v_3290 : R32)
  v_9089 <- getRegister zf
  v_9090 <- eval (eq v_9089 (bv_nat 1 1))
  v_9091 <- evaluateAddress (v_3289 : Mem)
  v_9092 <- load v_9091 4
  v_9093 <- getRegister (v_3290 : R32)
  v_9094 <- eval (mux v_9090 v_9092 v_9093)
  setRegister (v_3290 : R32) v_9094
==========================================
cmovzq_X86-SYNTAX (v_3298 : Mem) (v_3299 : R64)
  v_9096 <- getRegister zf
  v_9097 <- eval (eq v_9096 (bv_nat 1 1))
  v_9098 <- evaluateAddress (v_3298 : Mem)
  v_9099 <- load v_9098 8
  v_9100 <- getRegister (v_3299 : R64)
  v_9101 <- eval (mux v_9097 v_9099 v_9100)
  setRegister (v_3299 : R64) v_9101
==========================================
cmovzw_X86-SYNTAX (v_3308 : Mem) (v_3305 : R16)
  v_9103 <- getRegister zf
  v_9104 <- eval (eq v_9103 (bv_nat 1 1))
  v_9105 <- evaluateAddress (v_3308 : Mem)
  v_9106 <- load v_9105 2
  v_9107 <- getRegister (v_3305 : R16)
  v_9108 <- eval (mux v_9104 v_9106 v_9107)
  setRegister (v_3305 : R16) v_9108
==========================================
cmpb_X86-SYNTAX (v_3321 : Imm) (v_3320 : Mem)
  v_9110 <- eval (handleImmediateWithSignExtend (v_3321 : Imm) 8 8)
  v_9111 <- eval (bitwidthMInt v_9110)
  v_9112 <- eval (mi v_9111 -1)
  v_9113 <- eval (bv_xor v_9110 v_9112)
  v_9114 <- eval (concat (bv_nat 1 0) v_9113)
  v_9115 <- eval (add v_9114 (bv_nat 9 1))
  v_9116 <- evaluateAddress (v_3320 : Mem)
  v_9117 <- load v_9116 1
  v_9118 <- eval (concat (bv_nat 1 0) v_9117)
  v_9119 <- eval (add v_9115 v_9118)
  v_9120 <- eval (extract v_9119 0 1)
  v_9121 <- eval (eq v_9120 (bv_nat 1 1))
  v_9122 <- eval (notBool_ v_9121)
  v_9123 <- eval (mux v_9122 (bv_nat 1 1) (bv_nat 1 0))
  v_9124 <- eval (extract v_9119 1 2)
  v_9125 <- eval (extract v_9119 1 9)
  v_9126 <- eval (eq v_9125 (bv_nat 8 0))
  v_9127 <- eval (mux v_9126 (bv_nat 1 1) (bv_nat 1 0))
  v_9128 <- eval (extract v_9110 3 4)
  v_9129 <- eval (extract v_9117 3 4)
  v_9130 <- eval (bv_xor v_9128 v_9129)
  v_9131 <- eval (extract v_9119 4 5)
  v_9132 <- eval (bv_xor v_9130 v_9131)
  v_9133 <- eval (extract v_9119 8 9)
  v_9134 <- eval (eq v_9133 (bv_nat 1 1))
  v_9135 <- eval (extract v_9119 7 8)
  v_9136 <- eval (eq v_9135 (bv_nat 1 1))
  v_9137 <- eval (eq v_9134 v_9136)
  v_9138 <- eval (notBool_ v_9137)
  v_9139 <- eval (extract v_9119 6 7)
  v_9140 <- eval (eq v_9139 (bv_nat 1 1))
  v_9141 <- eval (eq v_9138 v_9140)
  v_9142 <- eval (notBool_ v_9141)
  v_9143 <- eval (extract v_9119 5 6)
  v_9144 <- eval (eq v_9143 (bv_nat 1 1))
  v_9145 <- eval (eq v_9142 v_9144)
  v_9146 <- eval (notBool_ v_9145)
  v_9147 <- eval (eq v_9131 (bv_nat 1 1))
  v_9148 <- eval (eq v_9146 v_9147)
  v_9149 <- eval (notBool_ v_9148)
  v_9150 <- eval (extract v_9119 3 4)
  v_9151 <- eval (eq v_9150 (bv_nat 1 1))
  v_9152 <- eval (eq v_9149 v_9151)
  v_9153 <- eval (notBool_ v_9152)
  v_9154 <- eval (extract v_9119 2 3)
  v_9155 <- eval (eq v_9154 (bv_nat 1 1))
  v_9156 <- eval (eq v_9153 v_9155)
  v_9157 <- eval (notBool_ v_9156)
  v_9158 <- eval (eq v_9124 (bv_nat 1 1))
  v_9159 <- eval (eq v_9157 v_9158)
  v_9160 <- eval (notBool_ v_9159)
  v_9161 <- eval (notBool_ v_9160)
  v_9162 <- eval (mux v_9161 (bv_nat 1 1) (bv_nat 1 0))
  v_9163 <- eval (extract v_9110 0 1)
  v_9164 <- eval (bitwidthMInt v_9163)
  v_9165 <- eval (mi v_9164 -1)
  v_9166 <- eval (bv_xor v_9163 v_9165)
  v_9167 <- eval (eq v_9166 (bv_nat 1 1))
  v_9168 <- eval (extract v_9117 0 1)
  v_9169 <- eval (eq v_9168 (bv_nat 1 1))
  v_9170 <- eval (eq v_9167 v_9169)
  v_9171 <- eval (eq v_9167 v_9158)
  v_9172 <- eval (notBool_ v_9171)
  v_9173 <- eval (bit_and v_9170 v_9172)
  v_9174 <- eval (mux v_9173 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_9174
  setRegister pf v_9162
  setRegister af v_9132
  setRegister zf v_9127
  setRegister sf v_9124
  setRegister cf v_9123
==========================================
cmpb_X86-SYNTAX (v_3325 : R8) (v_3324 : Mem)
  v_9181 <- getRegister (v_3325 : R8)
  v_9182 <- eval (bitwidthMInt v_9181)
  v_9183 <- eval (mi v_9182 -1)
  v_9184 <- eval (bv_xor v_9181 v_9183)
  v_9185 <- eval (concat (bv_nat 1 0) v_9184)
  v_9186 <- eval (add v_9185 (bv_nat 9 1))
  v_9187 <- evaluateAddress (v_3324 : Mem)
  v_9188 <- load v_9187 1
  v_9189 <- eval (concat (bv_nat 1 0) v_9188)
  v_9190 <- eval (add v_9186 v_9189)
  v_9191 <- eval (extract v_9190 0 1)
  v_9192 <- eval (eq v_9191 (bv_nat 1 1))
  v_9193 <- eval (notBool_ v_9192)
  v_9194 <- eval (mux v_9193 (bv_nat 1 1) (bv_nat 1 0))
  v_9195 <- eval (extract v_9190 1 2)
  v_9196 <- eval (extract v_9190 1 9)
  v_9197 <- eval (eq v_9196 (bv_nat 8 0))
  v_9198 <- eval (mux v_9197 (bv_nat 1 1) (bv_nat 1 0))
  v_9199 <- eval (extract v_9181 3 4)
  v_9200 <- eval (extract v_9188 3 4)
  v_9201 <- eval (bv_xor v_9199 v_9200)
  v_9202 <- eval (extract v_9190 4 5)
  v_9203 <- eval (bv_xor v_9201 v_9202)
  v_9204 <- eval (extract v_9190 8 9)
  v_9205 <- eval (eq v_9204 (bv_nat 1 1))
  v_9206 <- eval (extract v_9190 7 8)
  v_9207 <- eval (eq v_9206 (bv_nat 1 1))
  v_9208 <- eval (eq v_9205 v_9207)
  v_9209 <- eval (notBool_ v_9208)
  v_9210 <- eval (extract v_9190 6 7)
  v_9211 <- eval (eq v_9210 (bv_nat 1 1))
  v_9212 <- eval (eq v_9209 v_9211)
  v_9213 <- eval (notBool_ v_9212)
  v_9214 <- eval (extract v_9190 5 6)
  v_9215 <- eval (eq v_9214 (bv_nat 1 1))
  v_9216 <- eval (eq v_9213 v_9215)
  v_9217 <- eval (notBool_ v_9216)
  v_9218 <- eval (eq v_9202 (bv_nat 1 1))
  v_9219 <- eval (eq v_9217 v_9218)
  v_9220 <- eval (notBool_ v_9219)
  v_9221 <- eval (extract v_9190 3 4)
  v_9222 <- eval (eq v_9221 (bv_nat 1 1))
  v_9223 <- eval (eq v_9220 v_9222)
  v_9224 <- eval (notBool_ v_9223)
  v_9225 <- eval (extract v_9190 2 3)
  v_9226 <- eval (eq v_9225 (bv_nat 1 1))
  v_9227 <- eval (eq v_9224 v_9226)
  v_9228 <- eval (notBool_ v_9227)
  v_9229 <- eval (eq v_9195 (bv_nat 1 1))
  v_9230 <- eval (eq v_9228 v_9229)
  v_9231 <- eval (notBool_ v_9230)
  v_9232 <- eval (notBool_ v_9231)
  v_9233 <- eval (mux v_9232 (bv_nat 1 1) (bv_nat 1 0))
  v_9234 <- eval (extract v_9181 0 1)
  v_9235 <- eval (bitwidthMInt v_9234)
  v_9236 <- eval (mi v_9235 -1)
  v_9237 <- eval (bv_xor v_9234 v_9236)
  v_9238 <- eval (eq v_9237 (bv_nat 1 1))
  v_9239 <- eval (extract v_9188 0 1)
  v_9240 <- eval (eq v_9239 (bv_nat 1 1))
  v_9241 <- eval (eq v_9238 v_9240)
  v_9242 <- eval (eq v_9238 v_9229)
  v_9243 <- eval (notBool_ v_9242)
  v_9244 <- eval (bit_and v_9241 v_9243)
  v_9245 <- eval (mux v_9244 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_9245
  setRegister pf v_9233
  setRegister af v_9203
  setRegister zf v_9198
  setRegister sf v_9195
  setRegister cf v_9194
==========================================
cmpb_X86-SYNTAX (v_3329 : Rh) (v_3328 : Mem)
  v_9252 <- getRegister (v_3329 : Rh)
  v_9253 <- eval (bitwidthMInt v_9252)
  v_9254 <- eval (mi v_9253 -1)
  v_9255 <- eval (bv_xor v_9252 v_9254)
  v_9256 <- eval (concat (bv_nat 1 0) v_9255)
  v_9257 <- eval (add v_9256 (bv_nat 9 1))
  v_9258 <- evaluateAddress (v_3328 : Mem)
  v_9259 <- load v_9258 1
  v_9260 <- eval (concat (bv_nat 1 0) v_9259)
  v_9261 <- eval (add v_9257 v_9260)
  v_9262 <- eval (extract v_9261 0 1)
  v_9263 <- eval (eq v_9262 (bv_nat 1 1))
  v_9264 <- eval (notBool_ v_9263)
  v_9265 <- eval (mux v_9264 (bv_nat 1 1) (bv_nat 1 0))
  v_9266 <- eval (extract v_9261 1 2)
  v_9267 <- eval (extract v_9261 1 9)
  v_9268 <- eval (eq v_9267 (bv_nat 8 0))
  v_9269 <- eval (mux v_9268 (bv_nat 1 1) (bv_nat 1 0))
  v_9270 <- eval (extract v_9252 3 4)
  v_9271 <- eval (extract v_9259 3 4)
  v_9272 <- eval (bv_xor v_9270 v_9271)
  v_9273 <- eval (extract v_9261 4 5)
  v_9274 <- eval (bv_xor v_9272 v_9273)
  v_9275 <- eval (extract v_9261 8 9)
  v_9276 <- eval (eq v_9275 (bv_nat 1 1))
  v_9277 <- eval (extract v_9261 7 8)
  v_9278 <- eval (eq v_9277 (bv_nat 1 1))
  v_9279 <- eval (eq v_9276 v_9278)
  v_9280 <- eval (notBool_ v_9279)
  v_9281 <- eval (extract v_9261 6 7)
  v_9282 <- eval (eq v_9281 (bv_nat 1 1))
  v_9283 <- eval (eq v_9280 v_9282)
  v_9284 <- eval (notBool_ v_9283)
  v_9285 <- eval (extract v_9261 5 6)
  v_9286 <- eval (eq v_9285 (bv_nat 1 1))
  v_9287 <- eval (eq v_9284 v_9286)
  v_9288 <- eval (notBool_ v_9287)
  v_9289 <- eval (eq v_9273 (bv_nat 1 1))
  v_9290 <- eval (eq v_9288 v_9289)
  v_9291 <- eval (notBool_ v_9290)
  v_9292 <- eval (extract v_9261 3 4)
  v_9293 <- eval (eq v_9292 (bv_nat 1 1))
  v_9294 <- eval (eq v_9291 v_9293)
  v_9295 <- eval (notBool_ v_9294)
  v_9296 <- eval (extract v_9261 2 3)
  v_9297 <- eval (eq v_9296 (bv_nat 1 1))
  v_9298 <- eval (eq v_9295 v_9297)
  v_9299 <- eval (notBool_ v_9298)
  v_9300 <- eval (eq v_9266 (bv_nat 1 1))
  v_9301 <- eval (eq v_9299 v_9300)
  v_9302 <- eval (notBool_ v_9301)
  v_9303 <- eval (notBool_ v_9302)
  v_9304 <- eval (mux v_9303 (bv_nat 1 1) (bv_nat 1 0))
  v_9305 <- eval (extract v_9252 0 1)
  v_9306 <- eval (bitwidthMInt v_9305)
  v_9307 <- eval (mi v_9306 -1)
  v_9308 <- eval (bv_xor v_9305 v_9307)
  v_9309 <- eval (eq v_9308 (bv_nat 1 1))
  v_9310 <- eval (extract v_9259 0 1)
  v_9311 <- eval (eq v_9310 (bv_nat 1 1))
  v_9312 <- eval (eq v_9309 v_9311)
  v_9313 <- eval (eq v_9309 v_9300)
  v_9314 <- eval (notBool_ v_9313)
  v_9315 <- eval (bit_and v_9312 v_9314)
  v_9316 <- eval (mux v_9315 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_9316
  setRegister pf v_9304
  setRegister af v_9274
  setRegister zf v_9269
  setRegister sf v_9266
  setRegister cf v_9265
==========================================
cmovbe_X86-SYNTAX (v_2441 : Mem) (v_2440 : R32)
  v_9323 <- getRegister cf
  v_9324 <- eval (eq v_9323 (bv_nat 1 1))
  v_9325 <- getRegister zf
  v_9326 <- eval (eq v_9325 (bv_nat 1 1))
  v_9327 <- eval (bit_or v_9324 v_9326)
  v_9328 <- evaluateAddress (v_2441 : Mem)
  v_9329 <- load v_9328 4
  v_9330 <- getRegister (v_2440 : R32)
  v_9331 <- eval (mux v_9327 v_9329 v_9330)
  setRegister (v_2440 : R32) v_9331
==========================================
cmovbe_X86-SYNTAX (v_2457 : Mem) (v_2458 : R64)
  v_9333 <- getRegister cf
  v_9334 <- eval (eq v_9333 (bv_nat 1 1))
  v_9335 <- getRegister zf
  v_9336 <- eval (eq v_9335 (bv_nat 1 1))
  v_9337 <- eval (bit_or v_9334 v_9336)
  v_9338 <- evaluateAddress (v_2457 : Mem)
  v_9339 <- load v_9338 8
  v_9340 <- getRegister (v_2458 : R64)
  v_9341 <- eval (mux v_9337 v_9339 v_9340)
  setRegister (v_2458 : R64) v_9341
==========================================
cmovbe_X86-SYNTAX (v_2475 : Mem) (v_2472 : R16)
  v_9343 <- getRegister cf
  v_9344 <- eval (eq v_9343 (bv_nat 1 1))
  v_9345 <- getRegister zf
  v_9346 <- eval (eq v_9345 (bv_nat 1 1))
  v_9347 <- eval (bit_or v_9344 v_9346)
  v_9348 <- evaluateAddress (v_2475 : Mem)
  v_9349 <- load v_9348 2
  v_9350 <- getRegister (v_2472 : R16)
  v_9351 <- eval (mux v_9347 v_9349 v_9350)
  setRegister (v_2472 : R16) v_9351
==========================================
cmovge_X86-SYNTAX (v_2573 : Mem) (v_2572 : R32)
  v_9353 <- getRegister sf
  v_9354 <- eval (eq v_9353 (bv_nat 1 1))
  v_9355 <- getRegister of
  v_9356 <- eval (eq v_9355 (bv_nat 1 1))
  v_9357 <- eval (eq v_9354 v_9356)
  v_9358 <- evaluateAddress (v_2573 : Mem)
  v_9359 <- load v_9358 4
  v_9360 <- getRegister (v_2572 : R32)
  v_9361 <- eval (mux v_9357 v_9359 v_9360)
  setRegister (v_2572 : R32) v_9361
==========================================
cmovge_X86-SYNTAX (v_2589 : Mem) (v_2590 : R64)
  v_9363 <- getRegister sf
  v_9364 <- eval (eq v_9363 (bv_nat 1 1))
  v_9365 <- getRegister of
  v_9366 <- eval (eq v_9365 (bv_nat 1 1))
  v_9367 <- eval (eq v_9364 v_9366)
  v_9368 <- evaluateAddress (v_2589 : Mem)
  v_9369 <- load v_9368 8
  v_9370 <- getRegister (v_2590 : R64)
  v_9371 <- eval (mux v_9367 v_9369 v_9370)
  setRegister (v_2590 : R64) v_9371
==========================================
cmovge_X86-SYNTAX (v_2607 : Mem) (v_2604 : R16)
  v_9373 <- getRegister sf
  v_9374 <- eval (eq v_9373 (bv_nat 1 1))
  v_9375 <- getRegister of
  v_9376 <- eval (eq v_9375 (bv_nat 1 1))
  v_9377 <- eval (eq v_9374 v_9376)
  v_9378 <- evaluateAddress (v_2607 : Mem)
  v_9379 <- load v_9378 2
  v_9380 <- getRegister (v_2604 : R16)
  v_9381 <- eval (mux v_9377 v_9379 v_9380)
  setRegister (v_2604 : R16) v_9381
==========================================
cmovle_X86-SYNTAX (v_2651 : Mem) (v_2650 : R32)
  v_9383 <- getRegister zf
  v_9384 <- eval (eq v_9383 (bv_nat 1 1))
  v_9385 <- getRegister sf
  v_9386 <- eval (eq v_9385 (bv_nat 1 1))
  v_9387 <- getRegister of
  v_9388 <- eval (eq v_9387 (bv_nat 1 1))
  v_9389 <- eval (eq v_9386 v_9388)
  v_9390 <- eval (notBool_ v_9389)
  v_9391 <- eval (bit_or v_9384 v_9390)
  v_9392 <- evaluateAddress (v_2651 : Mem)
  v_9393 <- load v_9392 4
  v_9394 <- getRegister (v_2650 : R32)
  v_9395 <- eval (mux v_9391 v_9393 v_9394)
  setRegister (v_2650 : R32) v_9395
==========================================
cmovle_X86-SYNTAX (v_2667 : Mem) (v_2668 : R64)
  v_9397 <- getRegister zf
  v_9398 <- eval (eq v_9397 (bv_nat 1 1))
  v_9399 <- getRegister sf
  v_9400 <- eval (eq v_9399 (bv_nat 1 1))
  v_9401 <- getRegister of
  v_9402 <- eval (eq v_9401 (bv_nat 1 1))
  v_9403 <- eval (eq v_9400 v_9402)
  v_9404 <- eval (notBool_ v_9403)
  v_9405 <- eval (bit_or v_9398 v_9404)
  v_9406 <- evaluateAddress (v_2667 : Mem)
  v_9407 <- load v_9406 8
  v_9408 <- getRegister (v_2668 : R64)
  v_9409 <- eval (mux v_9405 v_9407 v_9408)
  setRegister (v_2668 : R64) v_9409
==========================================
cmovle_X86-SYNTAX (v_2685 : Mem) (v_2682 : R16)
  v_9411 <- getRegister zf
  v_9412 <- eval (eq v_9411 (bv_nat 1 1))
  v_9413 <- getRegister sf
  v_9414 <- eval (eq v_9413 (bv_nat 1 1))
  v_9415 <- getRegister of
  v_9416 <- eval (eq v_9415 (bv_nat 1 1))
  v_9417 <- eval (eq v_9414 v_9416)
  v_9418 <- eval (notBool_ v_9417)
  v_9419 <- eval (bit_or v_9412 v_9418)
  v_9420 <- evaluateAddress (v_2685 : Mem)
  v_9421 <- load v_9420 2
  v_9422 <- getRegister (v_2682 : R16)
  v_9423 <- eval (mux v_9419 v_9421 v_9422)
  setRegister (v_2682 : R16) v_9423
==========================================
cmovns_X86-SYNTAX (v_3053 : Mem) (v_3052 : R32)
  v_9425 <- getRegister sf
  v_9426 <- eval (eq v_9425 (bv_nat 1 1))
  v_9427 <- eval (notBool_ v_9426)
  v_9428 <- evaluateAddress (v_3053 : Mem)
  v_9429 <- load v_9428 4
  v_9430 <- getRegister (v_3052 : R32)
  v_9431 <- eval (mux v_9427 v_9429 v_9430)
  setRegister (v_3052 : R32) v_9431
==========================================
cmovns_X86-SYNTAX (v_3069 : Mem) (v_3070 : R64)
  v_9433 <- getRegister sf
  v_9434 <- eval (eq v_9433 (bv_nat 1 1))
  v_9435 <- eval (notBool_ v_9434)
  v_9436 <- evaluateAddress (v_3069 : Mem)
  v_9437 <- load v_9436 8
  v_9438 <- getRegister (v_3070 : R64)
  v_9439 <- eval (mux v_9435 v_9437 v_9438)
  setRegister (v_3070 : R64) v_9439
==========================================
cmovns_X86-SYNTAX (v_3087 : Mem) (v_3084 : R16)
  v_9441 <- getRegister sf
  v_9442 <- eval (eq v_9441 (bv_nat 1 1))
  v_9443 <- eval (notBool_ v_9442)
  v_9444 <- evaluateAddress (v_3087 : Mem)
  v_9445 <- load v_9444 2
  v_9446 <- getRegister (v_3084 : R16)
  v_9447 <- eval (mux v_9443 v_9445 v_9446)
  setRegister (v_3084 : R16) v_9447
==========================================
cmovs_X86-SYNTAX (v_3239 : Mem) (v_3238 : R32)
  v_9449 <- getRegister sf
  v_9450 <- eval (eq v_9449 (bv_nat 1 1))
  v_9451 <- evaluateAddress (v_3239 : Mem)
  v_9452 <- load v_9451 4
  v_9453 <- getRegister (v_3238 : R32)
  v_9454 <- eval (mux v_9450 v_9452 v_9453)
  setRegister (v_3238 : R32) v_9454
==========================================
cmovs_X86-SYNTAX (v_3255 : Mem) (v_3256 : R64)
  v_9456 <- getRegister sf
  v_9457 <- eval (eq v_9456 (bv_nat 1 1))
  v_9458 <- evaluateAddress (v_3255 : Mem)
  v_9459 <- load v_9458 8
  v_9460 <- getRegister (v_3256 : R64)
  v_9461 <- eval (mux v_9457 v_9459 v_9460)
  setRegister (v_3256 : R64) v_9461
==========================================
cmovs_X86-SYNTAX (v_3273 : Mem) (v_3270 : R16)
  v_9463 <- getRegister sf
  v_9464 <- eval (eq v_9463 (bv_nat 1 1))
  v_9465 <- evaluateAddress (v_3273 : Mem)
  v_9466 <- load v_9465 2
  v_9467 <- getRegister (v_3270 : R16)
  v_9468 <- eval (mux v_9464 v_9466 v_9467)
  setRegister (v_3270 : R16) v_9468
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 230
Longest path: 9 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  196.400 s,	  987 MB, gc:  0.000 %
  Parsing             :  191.826 s,	  861 MB, gc:  0.000 %
  Init                :    0.074 s,	  880 MB, gc:  0.000 %
  Execution           :    4.500 s,	  987 MB, gc:  0.000 %

Init+Execution time:       4.574 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.713 s,      #      30659
    evaluateFunction time            :    0.667 s,      #       5624
      builtin evaluation               :           ,      #        438
      function rule                    :           ,      #        784
      sort predicate                   :           ,      #        128
      no rule applicable               :           ,      #       4116
      no function rules                :           ,      #        158
    applyAnywhereRules time          :    0.004 s,      #       8374
      no anywhere rules                :           ,      #       8374
    remaining time & # cached        :    0.042 s,      #      16661
  impliesSMT time                  :    0.005 s,      #       1544

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #      49748
    evaluateFunction time            :           ,      #       5396
      builtin evaluation               :           ,      #       1008
      function rule                    :           ,      #       1862
      sort predicate                   :           ,      #          9
      no rule applicable               :           ,      #       2433
      no function rules                :           ,      #         84
    applyAnywhereRules time          :           ,      #        805
      no anywhere rules                :           ,      #        805
    # cached                         :           ,      #      43547

Max memory : 4096 MB
==================================

