{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674058772766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674058772767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 10:19:32 2023 " "Processing started: Wed Jan 18 10:19:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674058772767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058772767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058772767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674058773195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorsito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisorsito-Behavioral " "Found design unit 1: Divisorsito-Behavioral" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisorsito " "Found entity 1: Divisorsito" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uapro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uapro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uapro-Beahvioral " "Found design unit 1: uapro-Beahvioral" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782666 ""} { "Info" "ISGN_ENTITY_NAME" "1 uapro " "Found entity 1: uapro" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tablero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tablero-bhr " "Found design unit 1: tablero-bhr" {  } { { "tablero.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/tablero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782669 ""} { "Info" "ISGN_ENTITY_NAME" "1 tablero " "Found entity 1: tablero" {  } { { "tablero.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/tablero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negativop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negativoP-Behavioral " "Found design unit 1: negativoP-Behavioral" {  } { { "negativoP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/negativoP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782671 ""} { "Info" "ISGN_ENTITY_NAME" "1 negativoP " "Found entity 1: negativoP" {  } { { "negativoP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/negativoP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multP-Behavioral " "Found design unit 1: multP-Behavioral" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782674 ""} { "Info" "ISGN_ENTITY_NAME" "1 multP " "Found entity 1: multP" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOVE-bhr " "Found design unit 1: MOVE-bhr" {  } { { "MOVE.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/MOVE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782676 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOVE " "Found entity 1: MOVE" {  } { { "MOVE.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/MOVE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrizrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrizRGB-bhr " "Found design unit 1: matrizRGB-bhr" {  } { { "matrizRGB.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782679 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrizRGB " "Found entity 1: matrizRGB" {  } { { "matrizRGB.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicas-ArqLogicas " "Found design unit 1: Logicas-ArqLogicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Logicas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicas " "Found entity 1: Logicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Logicas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fAdd " "Found design unit 1: fullAdder-fAdd" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782686 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulla10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulla10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullA10b-fa10b " "Found design unit 1: fullA10b-fa10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782688 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullA10b " "Found entity 1: fullA10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencia_5Hz-Contador " "Found design unit 1: frecuencia_5Hz-Contador" {  } { { "divisor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782690 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_5Hz " "Found entity 1: frecuencia_5Hz" {  } { { "divisor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_dir-bhr " "Found design unit 1: debounce_dir-bhr" {  } { { "debounce_dir.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/debounce_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782692 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_dir " "Found entity 1: debounce_dir" {  } { { "debounce_dir.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/debounce_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bhr " "Found design unit 1: datapath-bhr" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782696 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-bhr " "Found design unit 1: controlador-bhr" {  } { { "controlador.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/controlador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782699 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/controlador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-Behavioral " "Found design unit 1: comparador16-Behavioral" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782702 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compara1-Behavioral " "Found design unit 1: compara1-Behavioral" {  } { { "compara1.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/compara1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782704 ""} { "Info" "ISGN_ENTITY_NAME" "1 compara1 " "Found entity 1: compara1" {  } { { "compara1.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/compara1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/barrelShifters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782707 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhr " "Found design unit 1: ALU-bhr" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674058782711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674058782771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 152 400 592 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782773 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player1 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"player1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782775 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player2 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"player2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782775 "|final|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zflag datapath.vhd(33) " "Verilog HDL or VHDL warning at datapath.vhd(33): object \"zflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782776 "|final|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovflag datapath.vhd(33) " "Verilog HDL or VHDL warning at datapath.vhd(33): object \"ovflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782776 "|final|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cflag datapath.vhd(33) " "Verilog HDL or VHDL warning at datapath.vhd(33): object \"cflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782776 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posPlayer1 datapath.vhd(38) " "VHDL Signal Declaration warning at datapath.vhd(38): used explicit default value for signal \"posPlayer1\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674058782776 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posPlayer2 datapath.vhd(39) " "VHDL Signal Declaration warning at datapath.vhd(39): used explicit default value for signal \"posPlayer2\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674058782776 "|final|datapath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"datapath:inst\|ALU:alu1\"" {  } { { "datapath.vhd" "alu1" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782961 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_aux_2 ALU.vhd(18) " "VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"sel_aux_2\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674058782962 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_aux ALU.vhd(21) " "Verilog HDL or VHDL warning at ALU.vhd(21): object \"b_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782962 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_aux ALU.vhd(21) " "Verilog HDL or VHDL warning at ALU.vhd(21): object \"d_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782962 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_aux ALU.vhd(22) " "Verilog HDL or VHDL warning at ALU.vhd(22): object \"a_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782962 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"z_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"s_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ov_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"ov_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cf_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"cf_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"cf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"z_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"ov_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"s_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gtt_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"gtt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eqq_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"eqq_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ltt_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"ltt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058782963 "|final|datapath:inst|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uapro datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica " "Elaborating entity \"uapro\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\"" {  } { { "ALU.vhd" "unidad_aritmetica" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782964 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxC4 uapro.vhd(31) " "VHDL Signal Declaration warning at uapro.vhd(31): used explicit default value for signal \"auxC4\" because signal was never assigned a value" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674058782965 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxx uapro.vhd(35) " "Verilog HDL or VHDL warning at uapro.vhd(35): object \"auxx\" assigned a value but never read" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782965 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullA10b datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma " "Elaborating entity \"fullA10b\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\"" {  } { { "uapro.vhd" "suma" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782966 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Si\[15\] fullA10b.vhd(9) " "Using initial value X (don't care) for net \"Si\[15\]\" at fullA10b.vhd(9)" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058782967 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0 " "Elaborating entity \"fullAdder\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0\"" {  } { { "fullA10b.vhd" "s0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negativoP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo " "Elaborating entity \"negativoP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo\"" {  } { { "fullA10b.vhd" "negativo" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult " "Elaborating entity \"multP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult\"" {  } { { "uapro.vhd" "mult" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058782984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sfmm multP.vhd(19) " "Verilog HDL or VHDL warning at multP.vhd(19): object \"Sfmm\" assigned a value but never read" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058782985 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisorsito datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi " "Elaborating entity \"Divisorsito\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi\"" {  } { { "uapro.vhd" "divi" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783048 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Divisorsito.vhd(40) " "VHDL warning at Divisorsito.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058783049 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"aS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058783050 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"bS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674058783050 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logicas datapath:inst\|ALU:alu1\|Logicas:unidad_logica " "Elaborating entity \"Logicas\" for hierarchy \"datapath:inst\|ALU:alu1\|Logicas:unidad_logica\"" {  } { { "ALU.vhd" "unidad_logica" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifters datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters " "Elaborating entity \"barrelShifters\" for hierarchy \"datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters\"" {  } { { "ALU.vhd" "barrel_shifters" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 datapath:inst\|ALU:alu1\|comparador16:comparador " "Elaborating entity \"comparador16\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\"" {  } { { "ALU.vhd" "comparador" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqs comparador16.vhd(12) " "Verilog HDL or VHDL warning at comparador16.vhd(12): object \"eqs\" assigned a value but never read" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674058783054 "|final|datapath:inst|ALU:alu1|comparador16:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara1 datapath:inst\|ALU:alu1\|comparador16:comparador\|compara1:comp0 " "Elaborating entity \"compara1\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\|compara1:comp0\"" {  } { { "comparador16.vhd" "comp0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:inst1 " "Elaborating entity \"controlador\" for hierarchy \"controlador:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 152 208 360 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_dir controlador:inst1\|debounce_dir:debouncer1 " "Elaborating entity \"debounce_dir\" for hierarchy \"controlador:inst1\|debounce_dir:debouncer1\"" {  } { { "controlador.vhd" "debouncer1" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/controlador.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058783064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 240 664 840 256 "A\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] GND " "Pin \"A\[10\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 240 664 840 256 "A\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 240 664 840 256 "A\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucciones\[7\] GND " "Pin \"instrucciones\[7\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 224 664 840 240 "instrucciones\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|instrucciones[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucciones\[6\] GND " "Pin \"instrucciones\[6\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 224 664 840 240 "instrucciones\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|instrucciones[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucciones\[2\] GND " "Pin \"instrucciones\[2\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 224 664 840 240 "instrucciones\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|instrucciones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[8\] GND " "Pin \"p1\[8\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[7\] GND " "Pin \"p1\[7\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[6\] GND " "Pin \"p1\[6\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[5\] GND " "Pin \"p1\[5\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[4\] GND " "Pin \"p1\[4\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[3\] GND " "Pin \"p1\[3\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[2\] GND " "Pin \"p1\[2\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[1\] GND " "Pin \"p1\[1\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1\[0\] GND " "Pin \"p1\[0\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 664 840 208 "p1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[8\] GND " "Pin \"p2\[8\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[7\] GND " "Pin \"p2\[7\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[6\] GND " "Pin \"p2\[6\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[5\] GND " "Pin \"p2\[5\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[4\] GND " "Pin \"p2\[4\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[3\] GND " "Pin \"p2\[3\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[2\] GND " "Pin \"p2\[2\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[1\] GND " "Pin \"p2\[1\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2\[0\] GND " "Pin \"p2\[0\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 208 664 840 224 "p2\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674058785430 "|final|p2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674058785430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674058785523 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "213 " "213 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674058787495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674058787720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674058787720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1272 " "Implemented 1272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674058787842 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674058787842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1202 " "Implemented 1202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674058787842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674058787842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674058787873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 10:19:47 2023 " "Processing ended: Wed Jan 18 10:19:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674058787873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674058787873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674058787873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674058787873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674058789322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674058789323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 10:19:48 2023 " "Processing started: Wed Jan 18 10:19:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674058789323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674058789323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674058789323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674058789475 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1674058789476 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1674058789476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674058789555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674058789571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674058789619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674058789619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674058789727 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674058789731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674058789823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674058789823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674058789823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1674058789823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674058789828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674058789828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674058789828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674058789828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674058789828 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1674058789828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674058789831 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1674058790120 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1674058790449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674058790450 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1674058790461 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1674058790461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1674058790462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674058790616 ""}  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 256 -16 160 272 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674058790616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|REG_D\[10\]~0 " "Destination node datapath:inst\|REG_D\[10\]~0" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|reggy\[2\]\[11\]~27 " "Destination node datapath:inst\|reggy\[2\]\[11\]~27" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|MAR\[11\]~0 " "Destination node datapath:inst\|MAR\[11\]~0" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 1809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|cursor_aux\[8\]~0 " "Destination node datapath:inst\|cursor_aux\[8\]~0" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|enable~0 " "Destination node datapath:inst\|enable~0" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|OP\[2\]~1 " "Destination node datapath:inst\|OP\[2\]~1" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:inst\|reggu\[0\]\[0\]~2 " "Destination node datapath:inst\|reggu\[0\]\[0\]~2" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674058790616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1674058790616 ""}  } { { "final.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 272 -16 160 288 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 0 { 0 ""} 0 2266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674058790616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674058790905 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674058790907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674058790907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674058790910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674058790912 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674058790914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674058790914 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674058790915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674058790917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1674058790918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674058790918 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 5 63 0 " "Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 5 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1674058790921 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1674058790921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1674058790921 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674058790922 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1674058790922 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1674058790922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674058791004 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1674058791011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674058791560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674058791778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674058791800 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674058796048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674058796049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674058796444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674058797384 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674058797384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674058798621 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674058798621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674058798625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674058798758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674058798773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674058799019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674058799020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674058799354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674058799890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674058800477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5828 " "Peak virtual memory: 5828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674058800963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 10:20:00 2023 " "Processing ended: Wed Jan 18 10:20:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674058800963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674058800963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674058800963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674058800963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674058802081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674058802082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 10:20:01 2023 " "Processing started: Wed Jan 18 10:20:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674058802082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674058802082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674058802082 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1674058802783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674058802800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674058802965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 10:20:02 2023 " "Processing ended: Wed Jan 18 10:20:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674058802965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674058802965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674058802965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674058802965 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674058803630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674058804353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674058804353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 10:20:03 2023 " "Processing started: Wed Jan 18 10:20:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674058804353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674058804353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674058804354 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674058804513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674058804651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058804697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058804697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1674058804892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058804892 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1674058804895 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058804895 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1674058804901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058804901 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674058804902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674058804913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674058804980 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674058804980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.521 " "Worst-case setup slack is -31.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.521           -2251.637 clk  " "  -31.521           -2251.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058804983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058804989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058804989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058804993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058804997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -423.821 clk  " "   -3.000            -423.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058805097 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058805097 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674058805101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674058805126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674058805489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058805618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674058805630 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674058805630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.761 " "Worst-case setup slack is -28.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.761           -2103.512 clk  " "  -28.761           -2103.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058805645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058805649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -423.821 clk  " "   -3.000            -423.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805653 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058805749 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058805749 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674058805755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058805891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674058805894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674058805894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.113 " "Worst-case setup slack is -13.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.113            -849.363 clk  " "  -13.113            -849.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058805911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674058805916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -304.201 clk  " "   -3.000            -304.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674058805920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674058805920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.541 ns " "Worst Case Available Settling Time: 0.541 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674058806014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674058806014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674058806446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674058806447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674058806527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 10:20:06 2023 " "Processing ended: Wed Jan 18 10:20:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674058806527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674058806527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674058806527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674058806527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1674058807694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674058807695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 10:20:07 2023 " "Processing started: Wed Jan 18 10:20:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674058807695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674058807695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674058807695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vho C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/simulation/activehdl/ simulation " "Generated file final.vho in folder \"C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Proyecto_Final/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674058808428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674058808469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 10:20:08 2023 " "Processing ended: Wed Jan 18 10:20:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674058808469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674058808469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674058808469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674058808469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674058809129 ""}
