--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf constraints.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1969 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.490ns.
--------------------------------------------------------------------------------

Paths for end point hex_8 (SLICE_X17Y13.F2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          hex_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to hex_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.XQ       Tcko                  0.521   cnt<3>
                                                       cnt_3
    SLICE_X7Y18.G2       net (fanout=2)        0.981   cnt<3>
    SLICE_X7Y18.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.COUT     Tbyp                  0.130   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X17Y13.F2      net (fanout=10)       0.963   N01
    SLICE_X17Y13.CLK     Tfck                  0.602   hex<8>
                                                       hex_mux0000<1>24
                                                       hex_8
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (3.008ns logic, 3.414ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          hex_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.336ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to hex_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.XQ       Tcko                  0.521   cnt<1>
                                                       cnt_1
    SLICE_X7Y19.G3       net (fanout=2)        1.025   cnt<1>
    SLICE_X7Y19.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_lut<3>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X17Y13.F2      net (fanout=10)       0.963   N01
    SLICE_X17Y13.CLK     Tfck                  0.602   hex<8>
                                                       hex_mux0000<1>24
                                                       hex_8
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (2.878ns logic, 3.458ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          hex_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to hex_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.YQ       Tcko                  0.596   cnt<3>
                                                       cnt_2
    SLICE_X7Y20.G3       net (fanout=2)        0.883   cnt<2>
    SLICE_X7Y20.COUT     Topcyg                1.009   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X17Y13.F2      net (fanout=10)       0.963   N01
    SLICE_X17Y13.CLK     Tfck                  0.602   hex<8>
                                                       hex_mux0000<1>24
                                                       hex_8
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (2.823ns logic, 3.316ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point hex_3 (SLICE_X16Y8.F2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          hex_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.423ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.431 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to hex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.XQ       Tcko                  0.521   cnt<3>
                                                       cnt_3
    SLICE_X7Y18.G2       net (fanout=2)        0.981   cnt<3>
    SLICE_X7Y18.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.COUT     Tbyp                  0.130   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X16Y8.F2       net (fanout=10)       0.910   N01
    SLICE_X16Y8.CLK      Tfck                  0.656   hex<3>
                                                       hex_mux0000<6>
                                                       hex_3
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (3.062ns logic, 3.361ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          hex_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.431 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to hex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.XQ       Tcko                  0.521   cnt<1>
                                                       cnt_1
    SLICE_X7Y19.G3       net (fanout=2)        1.025   cnt<1>
    SLICE_X7Y19.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_lut<3>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X16Y8.F2       net (fanout=10)       0.910   N01
    SLICE_X16Y8.CLK      Tfck                  0.656   hex<3>
                                                       hex_mux0000<6>
                                                       hex_3
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (2.932ns logic, 3.405ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          hex_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.431 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to hex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.YQ       Tcko                  0.596   cnt<3>
                                                       cnt_2
    SLICE_X7Y20.G3       net (fanout=2)        0.883   cnt<2>
    SLICE_X7Y20.COUT     Topcyg                1.009   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y9.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.616   hex<1>
                                                       N01
    SLICE_X16Y8.F2       net (fanout=10)       0.910   N01
    SLICE_X16Y8.CLK      Tfck                  0.656   hex<3>
                                                       hex_mux0000<6>
                                                       hex_3
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (2.877ns logic, 3.263ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_9 (SLICE_X16Y13.F2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          hex_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to hex_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.XQ       Tcko                  0.521   cnt<3>
                                                       cnt_3
    SLICE_X7Y18.G2       net (fanout=2)        0.981   cnt<3>
    SLICE_X7Y18.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X7Y19.COUT     Tbyp                  0.130   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y8.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y8.Y        Tilo                  0.616   hex<0>
                                                       hex_mux0000<5>3
    SLICE_X16Y13.F2      net (fanout=10)       0.757   N6
    SLICE_X16Y13.CLK     Tfck                  0.656   hex<9>
                                                       hex_mux0000<0>23
                                                       hex_9
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (3.062ns logic, 3.208ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          hex_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to hex_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.XQ       Tcko                  0.521   cnt<1>
                                                       cnt_1
    SLICE_X7Y19.G3       net (fanout=2)        1.025   cnt<1>
    SLICE_X7Y19.COUT     Topcyg                1.009   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_lut<3>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y8.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y8.Y        Tilo                  0.616   hex<0>
                                                       hex_mux0000<5>3
    SLICE_X16Y13.F2      net (fanout=10)       0.757   N6
    SLICE_X16Y13.CLK     Tfck                  0.656   hex<9>
                                                       hex_mux0000<0>23
                                                       hex_9
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (2.932ns logic, 3.252ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          hex_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.421 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to hex_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.YQ       Tcko                  0.596   cnt<3>
                                                       cnt_2
    SLICE_X7Y20.G3       net (fanout=2)        0.883   cnt<2>
    SLICE_X7Y20.COUT     Topcyg                1.009   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X18Y8.G3       net (fanout=23)       1.470   cnt_cmp_eq0000
    SLICE_X18Y8.Y        Tilo                  0.616   hex<0>
                                                       hex_mux0000<5>3
    SLICE_X16Y13.F2      net (fanout=10)       0.757   N6
    SLICE_X16Y13.CLK     Tfck                  0.656   hex<9>
                                                       hex_mux0000<0>23
                                                       hex_9
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (2.877ns logic, 3.110ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hex_4 (SLICE_X16Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_4 (FF)
  Destination:          hex_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hex_4 to hex_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.XQ       Tcko                  0.417   hex<4>
                                                       hex_4
    SLICE_X16Y9.F4       net (fanout=9)        0.299   hex<4>
    SLICE_X16Y9.CLK      Tckf        (-Th)    -0.438   hex<4>
                                                       hex_mux0000<5>
                                                       hex_4
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.855ns logic, 0.299ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X21Y7.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd2 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.YQ       Tcko                  0.419   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X21Y7.G4       net (fanout=6)        0.354   state_FSM_FFd2
    SLICE_X21Y7.CLK      Tckg        (-Th)    -0.406   state_FSM_FFd2
                                                       state_FSM_FFd2-In1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.825ns logic, 0.354ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point hex_0 (SLICE_X18Y8.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_0 (FF)
  Destination:          hex_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hex_0 to hex_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.417   hex<0>
                                                       hex_0
    SLICE_X18Y8.F2       net (fanout=6)        0.335   hex<0>
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.438   hex<0>
                                                       hex_mux0000<9>24
                                                       hex_0
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.855ns logic, 0.335ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: hex<4>/CLK
  Logical resource: hex_4/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: hex<4>/CLK
  Logical resource: hex_4/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: hex<3>/CLK
  Logical resource: hex_3/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.490|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1969 paths, 0 nets, and 316 connections

Design statistics:
   Minimum period:   6.490ns{1}   (Maximum frequency: 154.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 17 08:55:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4521 MB



