ELF          (            p	    4     ( >=      ™      љ   ›      њ   ќ      ћ   џ          Ў      ў   Ј      ¤   Ґ      ¦   §      Ё   ©      Є   «      ¬   ­      ®   Ї      °   ±      І   і      ґ   µ      ¶   ·      ё   №      є   »      ј   Ѕ      ѕ   ї      А   Б      В   Г      Д   Е      Ж   З      И   Й      К   Л      М   Н      О   П      Р   С      Т   У      Ф   Х      Ц   Ч      Ш   Щ      Ъ   Ы      Ь   Э      Ю   Я      а   б      в   г      д   е      ж   з      и   й      к   л      м   н      о   п      р   с      т   у      ф   х      ц   ч      ш   щ      ъ   ы      ь   э      ю   я                                     	     
         
                                                                       !     "  #     $  %     &  '     (  )     *  +     ,  -     .  /     0  1     2  3        Ђµ‚° Ї ячюяячюяFK›i
рIЛ\р"ъу{`K›iрJУ\рzh"ъуJ`J{h` ячюяF +Р#аячюя #F7ЅFЂЅ DX            Ђµ Ї&K'JЪg%K "Ъg#K%JГшЂ !K "ГшЂ K@тq"Гш„ K "Гш„ KJГш€ K "Гш€ K"ГшЊ K "ГшЊ KJГшђ K "Гшђ KOф›rГш” K "Гш” 
KJГш K "Гш KJГшњ K "Гшњ ячюя #FЂЅ ї DX1P #А 
я(яГяи30Ч1ЄЮ  Ђґ Ї їЅF]ш{pGЂґ Ї їЅF]ш{pGЂµ‚° Їx`Kx +С#!аKhKxFOфzsіысуІыууFячюяF +Р#а{h+
Ш "yhOря0ячюяJ{h` # а#F7ЅFЂЅ            Ђґ ЇKxFKhDJ` їЅF]ш{pG ї        Ђґ ЇKhFЅF]ш{pG ї    Ђґ ЇKhFЅF]ш{pG ї    Ђµ„° ЇFыq #ыsKxъyљBРKx»s
Jыyp	KhFячюяFыsы{ +РJ»{pы{F7ЅFЂЅ        Ђґ ЇKxFЅF]ш{pG ї    Ђµ„° Їx`ячюяё`{hы`ыhіся?Р
KxFыhDы` їячюяF»hУъhљBчШ ї ї7ЅFЂЅ ї    Ђґ ЇKhJ#р` їЅF]ш{pG їа аЂґ ЇKhJCр` їЅF]ш{pG їа аЂґ ЇKFЅF]ш{pG  Ђґ ЇKhFЅF]ш{pG  \Ђґ ЇKhГуFЅF]ш{pG ї  \Ђґ ЇKhFЅF]ш{pG ї исЂґ ЇKhFЅF]ш{pG їисЂґ ЇKhFЅF]ш{pG їисЂґѓ° Їx`Kh#рpI{hC` ї7ЅF]ш{pG < XЂґѓ° Їx`Kh#рI{hC` ї7ЅF]ш{pG < XЂґѓ° Їx`K[h#р?I{hCK` ї7ЅF]ш{pG < XЂµ‚° ЇKhJCр`ячюяx`аячюяF{hУ
+Щ#аKhр +рР #F7ЅFЂЅ ї < XЂґ ЇKhJ#р` їЅF]ш{pG ї < XЂґѓ° Їx`K[h#ф`I{hCK` ї7ЅF]ш{pG  XЂґѓ° Їx`9`KZh{hЫC@I;hCK` ї7ЅF]ш{pG  XЂґ ЇK[hJCфЂsS` їЅF]ш{pG ї  XЂґ ЇK[hJ#фЂsS` їЅF]ш{pG ї  XЂґѓ° Їx`9`{h +СKУш3љІ;hICБш3
аKУш#K@:hICБш3 ї7ЅF]ш{pG ї  X  яяЂґ ЇKjJCрb їЅF]ш{pG ї  XЂґ ЇKjJ#рb їЅF]ш{pG ї  XЂґ ЇKjJCфЂ3b їЅF]ш{pG ї  XЂґ ЇKjJ#фЂ3b їЅF]ш{pG ї  XЂґѓ° Їx`Kj#рI{hCb ї7ЅF]ш{pG  XЂґѓ° Їx`9`K›j#ря{h;hCIC‹b ї7ЅF]ш{pG  XЂґ ЇK[hJCрS` їЅF]ш{pG ї  \Ђґ ЇK[hJ#рS` їЅF]ш{pG ї  \Ђґ ЇK[hJCрS` їЅF]ш{pG ї  \Ђґ ЇK[hJ#рS` їЅF]ш{pG ї  \Ђґ ЇK[hJCрS` їЅF]ш{pG ї  \Ђґ ЇK[hJ#рS` їЅF]ш{pG ї  \Ђґѓ° Їx`Kh#р@rI{hC` ї7ЅF]ш{pG @ RЂґ ЇKhр@sFЅF]ш{pG ї @ RЂґѓ° Їx`9`{h[	Z.KDh{hр"ъуЪC{h[	X(KDFк`{h[	с0s[h{hр!ъуЫCyhI	с0qI@`;hфЂ +Р{h[	с0s[h{hр!ъуyhI	с0qIC`;hф  +Р{h[	ZKDh{hр"љ@{h[	XKDFAк` ї7ЅF]ш{pG  XЂґѓ° Їx`{h[	ZKDh{hр"љ@{h[	XKDFAк` ї7ЅF]ш{pG  XЂґѓ° Їx`{hр{h[	KDF#“@` ї7ЅF]ш{pG€  XЂґ…° Їш`№`z`»hфЂ3 +-Р{h +СыhZ	0KDhыhр"ъуЪCыhX	*KDFк`аыhZ	%KDhыhр"љ@ыhX	KDFAк`»hф 3 +-Р{h +Сыh[	KDhыhр"ъуЪCыh[	KDFк`аыh[	KDhыhр"љ@ыh[	KDFAк` ї7ЅF]ш{pG Ђ„  XЂґ‡° Їш`№`z`»h +Сыh[	Z*KDhыhр"ъуЪCыh[	X$KDFк`аыh[	ZKDhыhр"љ@ыh[	XKDFAк`ыh	р +Сыh[	ZKD{aаыh[	ZKD{a{ihыh[ р!ъуЫC@ыh[ рyhъуC{i` ї7ЅF]ш{pG  X  X  XУ       Ю( ¤ Ф                 °  1°  0 r—	 sm›	 tТ u3 v‰	 {К
 |оИ ~ёЂ в  B ]) Dў иР "у {Љ c( :р Є 	Ґs 
щ, `г 	Є 
9q #( Ёл ‹¶ oс	 Fo ­З љ Ћ“ ЛЕ ч" tЖ З@ ®г Н. ’ш gА r$ )  w# !«H "ПШ #ѓ $’# %ъж &і 'Т (КO )«н +g ,bi -ћg .иc /¬
 0wє 1u 2k] 3ПK 4ь 5Д 6< 7ОЌ	 8ЏS	 9О	 :Xз ;«Ю
 <R	 =¤ >Ђ ?9D D
 EeЩ FЋм
 Gf1 HP7 IIд J#! K_Ѕ LG4 M V
 Nb¤ P/h QѓФ R9W SЉn TOч  UТ©  VV- WсЕ X–  YDы Z3х [4 \№d ]Иџ ^› _ЧV  ` ’ aЇ` bh  c1Ц dДe eY= fЁ–
 g4Ђ hн  iMе j0 kЋ` lss
 m.Й nѕ• o№] p qмЁ rЂ·  sOў trm u02 vяа w‰° x
ј	 y‹? z±ѓ |Іы }‰В ЖЌ Ђі- ЃРщ ‚Ї ѓCs „E; …Ы1 †Њ№ ‡$н €я$ ‰, Љ7ц ‹•© Њqp ЌщЈ Ћ¬Е ђD
 ‘Hr ’0Z • Ь$ WЅ	 И)   ·ѓ Ѕњ +Ц  9x	 eo XY ±Ѓ Oч  -G  ­) }/ int Bч  И¤
 К    ШЅ 0л  	+  7  
7  Q     	A  У	™  
¤g Х7   
‰B Ц7  VAL Ч7  
:, Ш<   ЎП ЩV  
+  ¶     % 9+  ;c :+  
&  Ю     О  XЖ ;Ю  
+  я     1	&  CSR 37   CCR 47   ?џ 5я  
7  C     	3  X
	ъ  
Q 7   CR 
7  
Ээ ъ  
  7  4
зэ +  8
К( 7  <
сэ +  @
LЖ 7  D
ыэ +  H
4 7  L
ю +  P
•b 7  T 
+  
    
 Nй H  
+  '    	 
+  7     ¬R	  
kу T7   
B U7  
ё V7  
ь4 W7  
бh X7  
kh Y7  
‹э Z¦  
qу [7   
JC \7  $
ї ]7  (
5 ^7  ,
Ьn _7  0
Tn `7  4
мa a¦  8
wу b7  @
¶B c7  D
Ж d7  H
5 e7  L
ut f7  P
mt g7  T
°© h  X
НЊ i7  Ђ
R: j7  „PR1 k7  €
Ээ l+  Њ
¶К m7  ђ
Tf n7  ”PR2 o7  
зэ p+  њ
»К q7   
Yf r7  ¤PR3 s7  Ё -И t7  ,	ґ  
НЊ Ѓ7   
R: ‚7  PR1 ѓ7  
‹э „+  
¶К …7  
Tf †7  PR2 ‡7  
мa €+  
»К ‰7   
Yf Љ7  $PR3 ‹7  ( жз Њ   Ж	Ъ  
yB ИQ    Ђ  ЙБ  H	«
  
‹э  +   
Ў6  !7  
K• "C  
б¦ #7  
мa $+  
{A %7   
\Є &7  $
±: '7  (
°' (7  ,
°© )«
  0o *7  $Ээ +»
  (UR0 ,7   UR1 -7  UR2 .7  UR3 /7  UR4 07  UR5 17  UR6 27  UR7 37  UR8 47   UR9 57  $§’ 67  (¬’ 77  ,±’ 87  0¶’ 97  4»’ :7  8Р?
 ;7  <щ’ <7  @ю’ =7  D 
+  »
    < 
+  Л
    u :
 ?з  0О	z  CR Р7   
c4  С7  
/" Т7  
L{ У7  
б¦ Ф7  
‹э Х+  
o7 Ц7  
–щ Ч7  
`Y Ш7   
мa Щ+  $
FL  Ъ7  (
9 Ы7  ,
€' Ь7  0
iB
 Э7  4
яd Ю7  8
м– Я7  <
ўл а7  @
‹К б7  D
°© в+  H
ъ г7  L
PE д7  P
пJ е7  T
4` ж7  X
Ээ з+  \
k и7  `
Aq й7  d
?] к7  h
зэ л+  l
Ќр м7  pCSR н7  t
сэ о+  x
д  п7  |
4Е р7  Ђ
њ с7  „
с т7  €
е у7  Њ
ь‹	 ф7  ђ
њ™ х7  ”
‰­ ц7  
f ч7  њGCR ш7   
ю щ+  ¤
fr ъ7  Ё
Lр ы'  ¬RSR ь7  Р
x) э7  Ф
¦с ю7  Ш
щC я7  Ь

  7  а
Ѓ$ 7  д
йD 7  и
јУ	 7  м
iT  7  р
?ћ 7  ф
Wр +  ш
j‚ 7  ьG 7   ЂЕ 	7  •N 
7  |Ў 7  Ј9 7  ±6 
7  (Ъ 7  fE 7  bр п    6n Ш
  ј* Wo ґP пz Ц  (К  ~H  ў· 6… x8  ”Ѓ -Ј  Ц  ,э  / dЮЄ 
Vљ щґ  'М 1Ц  кН
 э7  ЙР ю+  ‘ яэ  	  G      H
    #  I    M@ 	&w  ·  +  +   ЋЧ 	*
+  Ћ  +   - 
0
+  їҐ 	%®  +   NЊ х    Р   њ  Ъ_
 х,+  ‘lҐ
 х@+  ‘hР: хX+  ‘dt ч  ‘t 7  3љ —    м   њT  Ъ_
 —,+  ‘t±)
 —A+  ‘pҐ
 —V+  ‘l "ј t    0   њ|  Ъ_
 t%+  ‘t 6б e    @   њ¤  Ъ_
 e,+  ‘t Ј¶ K    Р   њЬ  Ъ_
 K#+  ‘t,ъ K8+  ‘p #з
 :
+         њE‰
 .    (   њ  )C ..+  ‘t ’ Г        њ." є        њu‹
 ±        њФе Ё        њюи ћ        њ]Џ •        њ©q Q    0   њЕ  Њ Q1+  ‘tНЮ
 QK+  ‘p Ўї	 @    (   њн  в @1+  ‘t )‰ /        њЄ         њ»У         њЉ2         њлЗ
 ¤    T   њq  Qp ¤++  ‘tЏу ¤B+  ‘p яТ ”        њA €        њV
 v    ,   њП  Њe v-+  ‘tП} vL+  ‘p Q X    (   њч  ›w X-+  ‘t hф J        њ 3;
 0К      H   њ6  /с 2
+  ‘t 8 $    (   њ^  > $1+  ‘t ©‘     (   њ†  б 6+  ‘t Ґi     (   њ®  yS 7+  ‘t ? х
+         њ2 м
+         њ% г
+         њюл Ъ
+         њЊ С
+         њ” И
+         њњЁ ѕ
        њЅL ®
        њ!Oю ”
    H   њ¦  Ђє ” +  ‘l/с –+  ‘pV5
 —+  ‘t Uг „э         њ "М
 dК      P   њ	  }Ц d7э  ‘o
_	 fК  ‘woB gэ  ‘v 8ј [
+         њxЗ R+         њ6 G
    (   њ µ€ К      l   њv  њ. 0+  ‘t "CЩ п
       њ"]Ф	 д
       њ#,№  »К      ј   њ$kЛ †К      x   њ%? ‰
+  ‘t  %U™B  >I:;9  ( 
  (   $ >   :;9I  $ >  & I  	5 I  
I  ! I/  :;9  

 :;9I8  
 :;9I8   :;9I  4 :;9I?<  :;9  
 :;9I8  
 :;9I8  4 :;9I?<  4 G:;9  .?:;9'<   I  .?:;9'I<  . ?:;9'I<  .?:;9'@—B   :;9I  4 :;9I   I  . ?:;9'I@—B  . ?:;9'@—B   .?:;9'I@–B  !.?:;9'@–B  ". ?:;9'@—B  #. ?:;9'I@–B  $.?:;9'I@–B  %4 :;9I   ”                x       ј                     l       (                     P              H                                                                 (       (       (       H               (       ,                       T                                       (       0                                                       (              Р       @       0       м       Р               x       ј                     l       (                     P              H                                                                 (       (       (       H               (       ,                       T                                       (       0                                                       (              Р       @       0       м       Р                     $lW     ц
‹ Ч™     }    Я ЙІ "
	
PИ Ш… h             
            
<щ ?        ўц“ 6        ‚        иь¦         љ         ќт ¦ 
ы 
    †*                     Kь         "         ч!	        "+#Ь /                –>#        ъ$    ф%        ю&    –	'        ‚(    ў)    ¦	    ѕ*     +    К,    Г-        Ъ.    к/    Л0        †1    Ў2Ew     љ3     4        ћ5    Є6    е7        І8x 9    :        д;йv ¶<@
 =    Ђ– є>    А?EЙ     Ж@    ‡A    КB    §C    вD Ў E    ‘Fхd     ч
e     4rв 5Г’ 66ш
 7 ў 8дP =С	
 >]ю      AR  -  …]  Ќ   А.  z‘   tХ  цА  #  жф  A  Lє  ]o
  їт  Ы  џн  oI  \  {  *   rЁ    e]  Ч   КЌ  A  ’z	  ¬м  Д"  г"  uЫ
  ю  лA  —о  •  "И  pc  ¶‡  ~Њ  ўУ
  ќу  х  еґ	  Ь  ¦Ј   „Б  ШN  Щ$  >у  г  вќ  щ®  а1  -я  w  qЁ  №  Ќu  
  їЇ
  Ц?  ­Ј
  „:  ЕН
  џ  ®с  V  7k  жы   б+  e‰  ы3  Єъ  H  0К  
  ­ф   Лз  E	  и1  H”  ‚2  ¤›  ґc
  ;  s1  Єё  N‡  Ёs   ,  ~  °ѓ  Є  5M  IЄ  Г  ѕу  x  {	  ъy  ;	  ­l  @ђ
  `C	  A
  n   Ќ
  ¦O  f
  ©  Lї
  ™b  [µ  1С  ЬJ	  Cы  ў  @Ъ  МЊ  ў7  d   ­ї  <|  і<  
)  ­Й  #щ  !_  Ї  Р%  Ќ  U©   ѕЗ  ·ґ  {  q’  \!
  тФ  Ґ	  Xќ  IЬ  Zџ  Џю  Яm  љ¦  ‰  ё~
  L  "ь  ®і  уР  
Б  ўЌ  +Щ  џ"  oЫ	  i­  }  №  ',  µў   Ч  ¶  NЃ	  ]U  cФ  (  
  Tш  ­  П  єв
  р  ,T  :Ш  Лќ  Ъж   	S  U  …‹  —  ЙИ  Я  хB
  >  МА  .П  џ?  ’t  лќ  ·И  ёП  Rf  ";
  .  Ь©   рЎ  чг  lё  Ѕ  My  F0  q  v   ЃA  k†  Зь  ZШ	  )/  IЇ  ш®  ±к  PЯ  СA  JX  ‚a
  ѓ  @2    }   №€   K  NА  ¤K  ј  jз  gн   9  ©  јЃ   Q  'R  п  Y–  ‚Б  ЅР  &Є  І]  У  щ&  м  Ґю  a$  J  µQ  `‚  аЌ	  цђ  ]  Єђ  =d  u4  ‘р  -щ  Щъ  ¤B
  џщ  ъJ  хџ
  #”  ґм  rЂ  «Ѓ  6  2   
  •К  	  ѓu  Bp  Эi  %џ  ШS  я•  ‹@   ©’  –-  KC  i+
  ЦЊ  с‡  ·W  ё0  v  Ф  s  яф
  єi  $к
  }†
  љ†  ‘  ¬—	  =Н  )а  E  П  ц  Џ
  TP
  Н7  ‹”  ВB   ]  yе  к@  ’§  }Й
  Q  :  x¤
  4  Ќы  a
  В  ќ  *M  °E  —}  )p  ‡<  S  >¤  \Ќ  Щр  Ч®  DС  Э1
  ­|  _  ач  Ћ  ЈR
  Єл  t  гm	  †c  їЭ  
™  1S  Mt
  {4  Э  и  Еы    Pў  П  Х{  цµ  ud  *и
  Q	  я  z‘  Ёµ
  Ущ  ґЉ  eM  Ґy
  DM	  К®  єO  з%  ј  kщ  Ж<  ©  эя   8  :Ј  Yu  л  M  5  .¤  “  ѕЅ   №ў  Р[  [  Р\  @ў  k^  ¤Ђ	  \y
  j  MЖ  *н
  ’  ›  ZМ  qЭ  0е  	   ю.   Ѕќ  b  ut  І  сQ  *¶  qБ  1:  }Ю  ЗG	  ў  Ё;  ;i  5В  ТJ  R—	  KЩ  „Г  O  I  Ъq    
Ѓ  і  ¬/  Уц  жђ  B…  .„  p  №Ф  t  p1  гц  рx  j  eЄ  s”  <®  ёО  +'  ЏП    ц  Ю   щ  yД  ЪЂ  м{  ¶H    ¤
  “  лр    в† #ќ +чЫ 5J# Bгр C"Ъ F%и H\О KДЉ MM NЄr	 S™ [#Ћ \Z ]§П ^Эk _’ј `« a	ъ bТ© cI‰ d\Ф m q
 y": ‚nЁ
 Љ^Б	 ЋЌp ’фА ќжё	 §€H ЁљE  ©н^ Єџ «bз  ­Ц
 ®о… Їhц °Џд	 ±’Ь І|M іЉЊ ґХц µ€k ¶	» ·б ёЪ №Tj єЊ »_ ј6Р Ѕ
› ѕ  їtХ АЈN Беc В&# Гї Д·Л Е«4 ЖЅK ЗЮB ИЊА Й$ю КЫМ ЛуЅ МK НсF Оt ПД± РЮЧ С– Т  У№o Фgh
 Х·9 Ц&1 ЧјЙ ШШ Щћ' ЪЪR Ые? Ьѕ¦ Яђ а§y внѓ г&ю  дNџ еч
 жA| зJ9
    &#V 4Ђ‘ kD0 l¬C myЧ	 nyЧ oяе	    " Ш‚с Щkg Ъ{ї Ы›– ЬІ} ЭWю Ю­(    ТЉ H, ± џq 	¬O    !± ("a ѓ9 „Є3 €‰~	 ‰P‘ Љlп ‹35 ћЭ· џpU чV эґ§ …b	 Љшe •Ѓ® ™^= џХІ Ї 9 ї®­ КЬД    в\ Т$ !(€ /ёk =[ SуЌ mBv ЊSr ¦ж| јТn ООG фўL	    
БЩ ДЋ +=R
 ,ґО -Wo .К] /int 0, 1VЊ 2цE 3ћж  4_] 5ёi 6S!
 7'Э 8'v 9Џђ
 :ыn CV¦ J-Х Rl ]hW h{ qJ– xЗ_ ЃZw €C‹ “ :
 —€

 ўѕ© ­Oo
 ¶щ- ё=R
 №ґО єWo »К] јint ЅцE В, ГVЊ    
ЂК …\ ѕ ·
 !зП %Ч= 'gz -е 1M, 34 90г
 =" ?рг	 Doє I)ґ	 NЖе SµЁ    'Z Аk #Wo )AD
 5@ ?‹M Iзµ Sх  Ђ9Ф ЃU ‚›D I ™‹ љQС ў’z ЈЃq ¤aZ ®ё Ї± °7 ёћ™ №9Д єћ” Д”W Е	 Жr ФАы Х¤Ю Цc жH+ з2Ф ичx ц|  ч} шLщ †uЛ ‡W 	 €] –= —и йз	 ¦Тv §Ф ЁТh ¶Ќ ·c ёЁэ ЖzЬ ЗyD П” ЧТE Эш) Юфi вј· жБ0 л;ќ цБk Ђ¶н …ьЊ ЊчБ Ќя Ђ›
 ™BО ¤џ=
 Ґ@#	 ±
п І†9 Б« В…ц     _н #.Ґ $Oњ %uL    Bo C„M D+±  G№ѕ	 gмI    т )ЙЙ ,|p
 /X\ 2V» 5Ћ¤  8‰н ;( >¦A
 Aь·  Dh LЃ T†‘  \>И dЉ/ l
d o rл7 uoљ ¦бљ Є=  ®0R ІАў ¶г
 юs  яј	 ЂШЁ ‡5 ЌHщ •јa њБе ЏєH Ф	ЮV д	ёj ‡9Ь Ћ‡“
 д
 з’*     ®х· кгЬ мџ¤	 н]Ж рї$ сb.
 тW™	 Ј% ¤(H ¦ь/ §’Z ©E“ Є° ¬:‰ ­г$ Їе °J ІЮГ іРY ДА— Е)
 а?Q бN, гSi д1
 ж|о зтј йяВ ка мб  н†· пхY рЛy тњЃ уvі х№Л ц%D  шЎЊ щД_ ы!B ь2– Џґ	 ђ ’j» “r™ •ЂЙ –“ ·*	 ёїЖ юB• яј·  Ѓ ‚“I „ђ …k€
 ‡YН €ЧЅ
 ЉАа ‹z·	 Ћ Џ—! ‘–Ѓ ’ь ”`њ •«… —†„ aw љPІ ›Ѓ
 ќК ћ№:
  nh Ў.‰ ЈЎЄ ¤ѕ3 ¦©2 §° ©‹C Єњ ­z3 ®q9 ±ъ ІMУ ґЅm µЁ ·cЭ ёm¬ є…Љ »?o ЅTЗ	 ѕџJ АB& БўР ГЄ° Д•i ЗА' Иц КБY Лш
 НйH ОB С2э Т"@ Ф‰® Х©p Чe Ш4	 Ъ^h Ыh0 ЭEЈ Ю!З ађ’ б^ѕ гнЌ д` жQЅ зVў йp кЧ
 нњц о8‘ р|i  сk– уL фЁ цЉ8 чO щ± ъR№ ь,6 эх» яq Ђv ‚ ѓ›о
 … †#и €.ы ‰–Ј	 ‹
Ё
 ЊҐЭ ЋМХ
 ЏL ‘  ’Ј ”Ґ± •ш¶ Еe	 ™¶7 ›Ѓn њ‰ ћ[ џМ’	 ўЌ№
 Ј6"
 Ґ  ¦5>	 Ёщo ©т¶ «О| ¬Я4 ®[o Ї)Ы ±Ы^ ІЦЏ
 µS ¶z ёхы №S » јd» ѕ42	 ї5> Б­h ВWF Д~ґ Еђб ЗUб ИХm ЛЉ[ МHS О–N П<п С#x Тb Ф;r Х®— Ч{| ШZч Ъmн Ыум	 ЮvD Я.	 бѓk вФ' д№b еџ	 иI+ й–Ы	 л‰ф	 м”! оO‚ пЃ– с€
 т‰) фµч хё!	 ш<y щБy ышР ьPЙ
 яGЦ ЂS
 ‚пn ѓ'+ …ѓ †…Д €ы9 ‰Ќv
 ‹уж Њx“ ЏU ђ=v ’C “n •уФ –¦; qП ™\г ›‡F њ\g ћЩ џЙ/ Ў%| ў\ Ґ0Ч ¦оМ ЁЗП ©IZ ¬џ¬ ­к °НЧ ±‡— іЏ° ґб ·Їж
 ёр« єQ8 »gй	 ѕ;Ъ ї.9 Бг+ В" Енq Ж«Ђ И‡M Йж ЛвХ МшЉ
 ОЛx П=W Т+у УгЮ Х4ь Цrн
 Ш·„ ЩwI Ы-T Ь‡Г	 Яё± анѕ виЙ г<@ жѕB зйy йK% кZт мч н„ рCИ  сKЌ ую” фП ц=B
 чV  ъЫ ыжЂ
 эЄ¬ ющ	 ЂЄv Ѓ-U
 ѓШ†	 „E †љ‚ ‡О ‰Гї Љ'п	 Ўtу
 ўп ҐИ‡ ¦ѓ Ёш ©|± «ў ¬\3 ®Щс ЇЄ§ ±БD  І3
 ґ«Ѓ µ:/ ·Ђe ёt єQ3 »mр ЅЏ® ѕ¶Я Аок БКЊ Г,§
 Д¶
 Ь…– ЭЇ ЯW’ аж вѓi гЦG еК“ жњМ й.x кЫЯ н7“  оTь сIю
 т\L фиј х`Ё чwT	 шф7 ©ґ ЄG	 ­#з  ®› °к|  ±¬{ ітљ ґe! ¶g+ ·rс
 №сe є/, ј, ЅиЩ їHо А—п В| Г/» Ећ  Ж©ц ЙH' К#u МqК НЋ”
 ПМР Р$ юї я}з Ѓ	Іђ ‚	pы „	Zы …	)ё ‡	Sh €	Ії Љ	Jv ‹	gЃ Ќ	v Ћ	ЭП  ђ	І| ‘	5	 “	7Y  ”	cз –	5 —	8л  ™	vх љ	­Ћ њ	э1 ќ	q¬
 џ		л  	—“ ў	|х
 Ј	– Ґ	Ио ¦	24 Ё	Фэ ©	±г «	C ¬	@Ы ®	Н Ї	°z ±	фo І	рУ µ	н8 ¶	’Q №	Kµ є	$д Ѕ	ёЅ ѕ	Xі Б	)Ф В	¬u Е	& Ж	Й  Й	ФQ К	n Н	п_  О	®%	 Р	‹U С	Q6 У	?г  Ф	Fa Ц	Ж°	 Ч	W\ Щ	fБ Ъ	°Ё Ь	Ёu Э	–§ Я	
ё а	Uќ в	ШZ г	ЪU е	  ж	0 ’
Шћ “
ћѓ –
юУ —
Й љ
jn ›
Pй ќ
x  ћ
/  
ќY Ў
M Ј

 ¤
Ґћ §
љг Ё
N Є
)о  «
_ ®
ж® Ї
• І
и¤	 і

6 µ
в ¶
°- ё
О‹ №
ЕЙ »
\ ј
t» ѕ
*
 ї
RD Б
ЁШ В
¤ъ	 Д
gz Е
 И
5z Й
ЊV Л
iP
 М
«Э П
Ў« Р
Ђ Т
О  У
Џ8  Х
}t Ц
6g	 Ш
aЌ Щ
+ Ы
Ѓз Ь
dµ Ю
&8 Я
eґ б
Ип в
‹I е
д_
 ж
Dу и
­N й
ыH  м
м н
€ р
€ с
<  у
,І ф
уІ ц
Ъ· ч
»а щ
9) ъ
(
 ь
`Ї э
kE я
ъѕ Ђ]® ѓЛb „” †Фn ‡\ш
 ¦,F ©а Є
‹  ¬яЏ ­цЛ ЇНG °o№ іЉ; ґmb
 ¶Їu
 ·>s
 №°Ш єр Ѕ+?
 ѕТ	 Б–о ВТф ДK Еѓq ЗЪ
 И+T Лz М…Ђ ОїТ П№ќ Сe5 Т¬В Ф‹ ХБ Ч 1 ШjУ Ъ©Т Ыы… ЭиИ
 ЮУЏ а№§ бµ¤ г|№ д(щ жs зйB ѓvѓ „Сa †uЩ ‡Ј ‰ = Љ ЊъЈ Ќие Џмт
 ђsГ ’hв “

 •бЂ – \ Ыв ™xЯ ›g
 њ‹У џ¬Й  е Ј&7
 ¤€H ¦а0 §=ь ©%i Є«І ¬юМ ­  °r\ ±[# іНв ґ=h  ¶'‰
 ·• №» єt… јЬъ Ѕ#¤ їР¤ А”N В¦И Гљб ЕVґ ЖЯz Й<™ К]ѓ МЫИ Н%v П0C Р13 Тп› У q Ч№Э Ш)Ц рлЋ с"\ уµ5	 фНX цј” ч†Є щЎ  ъ‡с ьДв эWG яjE Ђ
а ‚
} ѓ
Э …
oќ †
жѓ €
6 ‰
Пш ‹
kJ Њ
mw Ћ
Q¦ Џ
–ј ‘
±[ ’
+Љ •
·Г	 –
’J 
6 ™
2’ њ
R ќ
 џ
  
:L ў
Ц† Ј
H°
 Ґ
  ¦
9Б Ё
XD ©
µ
 «
ѕW ¬
Ў
 ®
M Ї
И ±
5У
 І
ѕ ґ
њЙ
 µ
* ·
+ ё
oК є
*к »
w’ Ѕ
ќ`	 ѕ
t† А
—$ Б
‰Џ У
·U Ы
±µ и
^њ  й
і к
N‰ л
¦Ѓ м
}p н
g·
 о
Ь п
•Я с
ф® т
д> у
Ќ 
 ф
Н} х
їЈ ц
 ч
ЛД ш
д ы
Рс
 ь
;¶ я
s6 ЂLШ ўьT Ј3Ѓ ¤МM Ґю@ ¦ъА	 §7V ЁN ©.л Є§Я «qї ¬Цт ­Iі ¶·
 ·ТN
 єјэ ѕБм ї§$ Аъ] Б`т ВЄЬ ГЯr     :Ј "кб #fк $¶ %gЖ &3К 'Мk (Б¶ )М *кe
 +¦
 ,-
 -Ќј .Э­
 /B
 0]” 1ѕ 2оџ 3ЂЄ 4Ѕф  5‰®
 6~є  7тT 8®¦ 9вь :W ;m< <ш =S…	 ?О* @и% AИY BЂд CiХ
 D \ KXQ X®Ъ gг{ {љc …5
 ђrz ќ7Ы ўьі §јФ ¬Но ±K‘    ·О- ёЖ+ єєX »l Щ ѕ    ЌБд Ћы/ Џ1
 ђЊ* ‘ЅГ
 ’Ђ ”‹‡ •n
 —-¤ GЦ љoU ›з ќЧ0 ћжP џ! ўXM Ґ) ¦Ъ Є¦S «I ¬јI ­™є Ї>¶ °[} Іб і„T ¶z” ·ф ёШт №Њ~ ѕ7C їN®
 Асб БД+ ВЉy Г·m	 Д*4 Е=7
 ЖЧ З3м Л}M Мhc Нв  О0 ПёВ РmЫ С5О Т Х с ЦN¬ Ч) Ш—ё ЩcM
 ЪVa ЫK Ьђu ЭI
 Юћ  Я‹т аXЬ б„
 вя* ж;• з$? и›ю й°l кZ? н¬. оK п~ рS) сЁy тwм уL ф·І х!0 ц;E	 чб] шт— щtЉ ъ < ыx
 ь•] эЗО юІ яќ: Ђх# ѓр­ „w`	 …9ѕ †o ‰e— Љ—Ш ‹3ч Њfu Ќ* ЋУ1 Џm. ђiр ‘U7  ’ж„ •q –Ґ —\% ©
 ™’ љ`© ›dC њµ8 ќЮ` ћљЎ џN#  Ю4 ЎТ' ўУ» ЈEї ¤A— Ґ¦2 ¦@m §л! ЁN ©fэ Є) «9П ¬г °ќ ±®y ІxВ
 іh( ґЋП µ‰‚ ¶ц
 ·Бп ёЊ №щ№ єйЧ »PЎ јGR Ѕ—Ј ѕ%T ї§
 А;  БН± В ГЙњ ДЦQ Еq Ж]F Зъ^ И/Е ЙЙV К2Щ Л4 МDN НI@ Оу Пс= Рув С@y  ТrҐ У&Ф ФTЌ Х‚ъ ЦЇј	 ЪҐo	 Ы5y Ьн” Эѕђ
 ЮЊ] Ясl а	ѓ б[э	 в–° гa& дm5 ез жm› зУt иКЧ  йі каќ н» оЇ*
 пјB фЫ хП` ц¶ 
 ч=M шжn щяк ъэA ы*њ эЕ! юЬЈ яћО Ђ°У Ѓp	 ‚и ѓ(B „HQ †”ѕ ‡j €ћф ‰ЕЌ Љ*# ‹gn ЊЬS
 Ќ}@ Џю‘ ђs
 ’`а “Ъ( ”^* •аЎ –ґS
 —9– х ™н	 ›к8 њ(†  ќi¤ ћќу
 џGД  /] ЎЙ

 ўa^ ¤„љ ҐP ¦?ћ §U Ёэи ©'В  Є¦ «j
 ¬TM ­Ыѓ ®љч ЇZк °ЙA  ±Фu І&V	 іфa µ}a ¶.] ·Ї8 ёж(  №в єЈ¶ »їЉ јэк ѕЃК ї’
 ВgO Гmф ДФ  Е\й Жзd ЙR( Лвш М­Џ Н‘№ ОД|
 ПЃ РQ° СWl Т0\ У°o Фж‡	 ХЂ8 Ц). Ч Ш6Щ ЩeЋ
 Ъђд
 Ьгё Эpx ЮAt Я?*
 ажЈ в"Ъ гUY д"r  е%ї  ж<‹ иP/
 йжП н±и ц.z  чуС шA щ" ъъa ы'Г ь
с эj юc` яПЧ Ђ°У ѓлЅ „Kж  …дO †%Я ‡cі €,Т ‰oм Љ_г  ‹Н/ ЊXN
 ЌL¦ Ћш   Џщ
 ђп; ‘Р: ’4R “ЬE
 ”? •m— –Se —¶ ф® ™› љ*Z ›Єќ њЅХ ќd
 ћ‹ь џЖ  џр ЎLA ЈА ¤VР Ґg| ¦m  §Я+ Ё[‰ ©q	 Є0o ­w
 ®щҐ ЇЏЋ °8= ±E І! і›ъ ґ2Й  µ3Ґ ¶ЩМ ·єЮ	 ё) №оЕ	 є. »C@	 ј„© Ѕ4ё ѕ¬{ ї—’ АЁc БL0
 В0Л Г81 Д)д
 ЕЅ{ Ж5і  ЗA* И№D ЙF	 КY^ МіЎ
 Нk ОҐ
 Пх Рёъ  СЬ  Т/С  УЛG Ф±¶  Хс… Ц\ ЧP1
 Ш”a Щ [ Ъ6х Ы/ Ь#A ЭvB ЯaY аqc б  вЫ1	 г®J д<" е;6
 ж‡$ з!л и" йџЅ л?… мb  нсњ оAc
 прё сП  т0‰ у…Ы х:“ цћО ч ~ шЬ щ@k ъ^/ ы;o  ьQ	 эYЅ ятТ Ђ¬h Ѓt\ ‚љO ѓE „…: †«п ‡†T €M7 ‰) ЉЪ ‹| Ќ:T Ћ;О Џ$№ ‘»h ’Xw  “Wю ”uЦ •Л^ –р —pE Л~ ™‘ њ!G ќщр ћ
` џ+  ѕа	 ЎМµ
 ўМ¶ ЈЕh Ґh ¦ѕу Ё*J ©В· Є3 «Y ¬]
 ­Ї ®Бщ Ї8б °¬J Іа\ іG: ґМ4 µp ¶Ч	 ·щJ ёйз №тn є¦J ЅPЮ ѕІG їрП АЗ/ Б y В‡u Гэ ДT9 Ещх Ж@Ґ ЗZG
 Ишµ ЙГ" Кнh Лcx	 Мu	 НЪ® П<в Р=Ј	 С"h
 ТG  У}г Фґ6 Хј ЦьИ Ш|™ ЩtA ЬS Эk! Ю† ЯЌР аWХ г,ґ дИ§  е­~ жХы иЏg
 кЬt лKы мO© о†y п§З рЎх т“± ф.Y х\f ц¬ј ч'9 ш“	 щ+Ї ъK
 ы‚= ь­? эm юех яip Ђ2Ы	 ЃQ† ‚дЪ ѓ†€ „0& …t €ів ‰X0 Њ o ЌJ‰
 ЋШЊ Џ]Љ ‘ю- ћяќ ІzУ ґ}! µ~¤
 ¶f ·єЄ ёї‚ №їЄ єс »ы¦ јrЅ
 ЅЏs	 ѕrН їЯ АVу Б°6 В>5 ГН% Дd‰
 Еq= Ж¦2 Згч И# ЙяЗ	 КС— Лу… М’µ
 НyЪ
 ОЁ*
 П§ Рa Сh Т›
 УµЛ  ФpГ Х 3 ЦЯ† ЧтF Ъ0z Ы­ Ь  ЭЯ Ю.ж Явњ	 аћ бц вюЗ г– д)р е4B жЌ~ зЋФ иќ йнC к› лЎщ м«Р  нФ  оєJ	 пЛЗ р•
 сю$	 т|» уX{ фnф х‡ цЕп
 чЃЛ шяЖ
 щфл ъs эЙѓ ю!0
 яyі
 ЂcR Ѓ(Н ‚і¤ ѓJ™ „µ …,	 †Е ‡hЅ €0 ‰…9	 Љq3 ‹Жb Њ3Й Ќp­ ЋФX Џ>Ж ђnЅ ‘ѕR ’нЅ “ѓ— ”¤A •µь –¶ц —KA *Е ™wъ  љЋn ›=v њђ ќ†є ћ€0 џ"   ¬a ЎaE  ўг Јъќ ¤Э  Ґsg ¦…Ё
 §r ЁЛ ©L† Є`… «ѓ ¬uФ ­q· ®Ыя  ЇL– °аx ± ІО і*t ґџВ ·D–
 ё”+ №ЁM є”ы »Э9 Ѕqч ѕ¦ъ їn§ А@Z БЙ В
 Д”Ћ ЕэR Жћt З Икќ ЙУЇ Кµs ЛmЅ Н4Б О>^ Пµ РRЙ СјЋ УЮd Ф/ ХВn ЦKЛ Чзe Ш;ґ Щ 
 ЪrИ Ыgў ЭKХ ЮЦь ЯЏЌ бJЁ в,е гл3 дrД е’ жв— и«
 й\» кґ… л;Џ м Е нэњ оgd пy рєд с§ т“г	 у—d фwЬ х,F цБХ ч3 ш
Ќ щBТ ыЁг  ьK эCz юѓ< я8х Ђя3 Ѓ«Й ‚м!
 „Oй …Ѕ" †Ѓ9 ‰_Ы Љёх
 ‹5A ЊzТ Ќљ
 ЋЉ‘ ђж; ‘Б	 ’« “j5 ”!І •9 –ѕ —ф ™7 љn$ ›1 	 њ™Њ
 ќ№ џrV   3‚ Ўdv ўЅ› Ј2э ¤¤щ Ґ+€ ¦Z §шU
 ЁЖР ©Qm ЄѕO ¬ґ† ­| ®« Ї”н
 °MЈ ±лЪ Іqз і:И ґ6Ђ µ¤љ ¶“Y ·Cі
 ё5э є°з »Дъ јvz Ѕ‡K ѕM… їЉ8
 АѓП Гћ‡ Д[ ЕД‹ Ж№™ Зz± И^–
 К}« Л@‹  Мі  Нw ОcQ ПYS
 СPv ТЅы Уk ФЬ№ Хcy Ц
‡ Ш‹ Щbw ЪXҐ ЫQ„ ЬR Э€У Яй а] бз–  вС г7† дЩ¦ жCц зЗq иІ„ йјж к4q лvЭ н# омѕ пB рe№ с‚§ тpщ фм х«/
 цФ~	 чѕ ш И щ+к ыKА ьЅі эУ юЩИ я§ Ђ№ ‚"К ѓ' „еw …b †У ‡}ж ЉюГ ‹т± Њbз Ќ+« ЋШ Џ m ‘»n ’– “Y ”н •ѕ= –НА Ђ‰ ™‰й љ–А ›Џ= њХ?  ќ;Ґ џ[`
  §  ЎЁ ўl{	 Ј¬x ¤vЩ ¦Ф §у# Ё9$ ©Њд ЄЙї «·J  ­tљ ®h	 ЇZЋ °	! ±7ы Іј8 ґр µзs ¶)\  ·гo ёбW	 №чЦ
 »F= јO§ Ѕµо ѕEа їN© Аб]	 В~{ ГмІ Д6y Е9р Жуй
 ЗЅМ Йџ
 К_ Лoг	 М' Нx/ Оз“ СM' ТsЁ	 УOщ ФBЦ Хч† Цн7 Ч” Шњь Щv‹ Ъ, Ы™Ю Ьµњ Э° Ю?т ЯШ) аB/ б вQq гґp д
® е жз‡ зЄт к@ лз м}у пЇS р‡8 с“t хш” ц2} чЎh шо щfE	 ъфҐ ы\h э›и юV я\Џ ЂЁ* Ѓ ‚>ы ѓ{4 „}К
 †\Ш ‡Lѕ €уЌ
 ‰$O  Љ{Т ‹Щ‹ ЊR Ќкi	 ЏqН ђЕЇ  ‘Њ ’ы “m4 ”Щ0 •€ј –Їј Оm ™iй љ„Р ›Ш њБЊ ќ/X ћ	) џчн ўІ± ЈQЎ
 ¤6? ҐПz ¦ Є
 §v Ёцц ©ры «¶M ¬iо ­Зg ®§° Ї °хс ±¶­ ІИ« ґз µЖM ¶, ·нZ
 ё…Y №Џ єО »0 Ѕ›Э ѕe їє— АсН БWш ВУЅ Г_P Д2j Ж¤ ЗЕ И. Йл! К%s ЛЃl М`з НЌю Р5· СОЃ ТТЖ У№h Фb#  ХЁ$
 ЦMЈ ЧЈљ Щp: ЪДб Ы. Ь¦# ЭЭc	 Юoa ЯнИ
 ав вЦН гL€ дiШ еh‡ жт• з€7 и¦ф йЎы ляї мкы н`@ оо¦ пЉ р‚z сщЄ  т[г ф·m х цУХ чк† ш©¦
 щ„F  ъЄ ыp' юбЅ я+  Ђ–7 Ѓд ‚ї ѓyI „р‡ …Ї
 ‡оk €Aћ ‰aЁ Љ§> ‹	t ЊИ{ ЌЧЧ Ћь ђUR ‘{z ’¦® •З: –ф- —є ЯА ™ДX ›ЈВ њќС ќ9 ћІa
 џH±  Q® Ў4‹ ў4 ¤A7 Ґ\ђ
 ¦N
 §a¤ Ёы Єб «§
 ¬ы™
 ­м? ® Їd! °¤s	 ±“Њ іЭ© ґ[µ µсЛ ¶ ·ТF ёве  №Ґ є» јHЗ ЅП ѕ»–
 їэU АЙ#  БЋ ВїЌ Гі‡ ЕХЅ Жd` З#D И=6 ЙБL	 КN Л%¶
 М›Т ПЕ РО  С‘я ТћG
 УБg Ф€ ХОА ЦM Ч…Љ ШЗе Щп” Ъlo	 Ы”Р ЬЁ Э“о Ю\ Яb= а·“ бJ	  вмЃ гpD д©‚
 еJV ж‡g зЅЂ и; й1J кќ лSя нb·  оа п„г р.G сРз т·Ј уg ф‡C цЪQ ч&I шиЉ ьgЖ	 эР: юҐ я2 ЂE7 ЃV­ ‚иф
 ѓ5w „Л‡ …D{ †Цz  ‡ 
 €н ‰d  Љ?… ‹Ёj
 Њ° Ќj# ЋТ Џ•ь ђЗН ‘e; ’	Й “cс ”я •Ѕ€  –Ъ —оВ 5u љ.– ›ь њgЮ ќНИ ћ> џ5ј  (L
 Ўsѓ
 ЈФb ¤ѕЄ Ґкё ©?g ЄЁI «
W ¬4 ­?q
 ®ЃЄ Ї¬ °wG  ±ё—
 ІЭй іА’ ґЏК µa ¶ўЏ ·S  ёЈТ №Ѓ( єЕ” »> јr Ѕu5 ѕтm	 їч] Аf Б5x В«“ Г2z
 ДУ^	 ЕЮа
 ЗµV ИsШ	 ЙнЪ КЇн Л9” М>P Н
. Ойш Рo; С;ъ ТYµ	 Цє Ч*Ћ
 Швт Щ4v ЪФі ЫZА Ь8Ћ ЭNw Ю»Ґ Я7 аS,  бPІ в~R г ф д¶w  еmk	 жМЉ
 з иЖї йЅЫ кЪ¦ л9Ь м7Ў н%в о|ц пєГ рџi с9П тJ
 фц№ хА" ц
D чН„ ш… щў~ ъv© ыm4
 э‘
 ю- яКµ	 ѓ¶ „5/	 …<7
 †4' ‡лв €С ‰^j Љu ‹Ђ	 Њ - Ќ€” Ћ й	 Џ¶L ђХW ‘+¶ ’# “цД
 ”і8 •#о –Cg
 —ъ	 Є ™Єћ  љєй ›Я њ¤И ќ:g ћ"M џ>F  И‰ Ў…	 ўµ¬ ЈаЫ ¤—$ Ґџ[ Ё+c ©„8 ЄW@ «Ш ¬Л7 ­±  ®8
 ЇGC °1й ±бќ І}O	 іЃС ґl µoS ¶ьв ·ќ– ёЧщ №~ єoL
 »
‰ ј–у ЅЋш ѕwН ї§Є А)t БH В|O ГЉ Де, ЕџЩ ЖЧ З?“ Иh=
 ЙҐЁ К„– Н@A ОтЃ ПХp Ръ€ С–ы ТЕa	 У>ы ФT ХР™ ЦZ	 Ч%> Ш±{ Щ‹y Ъz Ык ЬЂh  Э?Щ ЮѓH Я аРe бђD вP? г{µ дУ еьІ ж— зЕ  иъk	 й*V к>ч л
ѓ
 м°Ф нr оэG пюА т-и уЖ
 ф€v хЦ/ ццд ч|8 ш"K щtЖ ъИь ы2 ьlй эBл ю^: яtҐ Ђ[я ЃИљ ‚Ќ& ѓЎ†	 „я_ …ZЕ †Сс ‡ѕY €>ж ‰V2 Љe• ‹% ЊМ› Ќчћ Ћои ЏаЬ ђр
 ‘и ’+Y “Лz ”¤ —	 iK ™х љ@Y ›€Z њQ ќiЋ	 ћQ џЭ<  Ї ЎЅЇ ўЕЅ Ј ¤w Ґss ¦I   §wЂ Ё*E ©Q9 ЄGk «
 ¬; ­“Д
 °фo ±G І;ѕ іС ґМ µn ¶¤О ·O ё;_ №­я є'j »уj	 јь» ЅЙF ѕ«D їДм
 АFЕ БЛ5 В Г°g	 Д-p  Еѕ~ ЖЁ  Йѓ( Кah Л† М{њ Н‡ў	 О—¬
 Пф’ РљЪ С. ТЂ7  У ФВ ХGЃ Ц-] ЧЫ, ШOq Щ } Ъu Ы;А Ь 7 Эr ЮЯ	 ЯМ© в‡!
 гnя  д‘Ё еІ ж$ зяр  иЧІ
 й(Ф кТ› лЭТ мў» нЩµ ог< п’#
 рЁј с™  тєn у»Z фх
 х±
 цњи ч’# шіЭ щ»( ъј© ыu	 ь	 эT~ ЂДP Ѓ‹ ‚=3 ѓyО  „9K …• †·ь ‡.Н
 €_І ‰u@ ЉА¶
 ‹ЈП Њо Ќ¦є Ћ ЏјЩ ђЬѕ  ‘г ’©љ “Чщ ”Q§ •¬j –Н
 —6*	 A> ™&Y љ^Й ›4ј  њYv ќy­ ћ;ї џ24  §Ы ¤ж 	 ҐA•
 ¦Ё §”	 Ёш ©E_ ЄИ «Hј ¬†m ­кґ ®с3
 ЇЗ;	 °]z ±юо
 І)т іЕE ґ µ‰
 ¶сf ·Ћ ё±Т
 №Њ єґy »й& ј+  Ѕ‹J ѕN< їО А€‡ БJ– Вk{ Гљп	 ДC– Е
ґ Ж€і  Зя И·Љ Йь¤ КН Л'Ш	 М&Ь Н4[ Оz=  Пќф Ру СT ТЄ^ У m ФЉЛ	 Хмt ЦA Ч:Ж  Шб1  ЩЂ" ЪГы Ы– Ь©9 Э¤Ж ЮzЕ ЯЭЎ а	& бe віO гч“ дСV е6 и+м й‹9 кsґ лg мюЂ нQ  о~ пб сЯЏ тд уѓч
 фx хe ц!E чо
 ъ– ы%l
 ьW\ э  юFђ Ђ‡2	 Ѓiж ‚·o  ѓУт „p¬ †\» ‡•c €и± ‰S Љшk
 ‹=n Њ…T Ћ9# Џњў
 ђL	 ‘x ’r" “8я ”њЛ •« –mЬ ™_т љАK ›Э ќ]е ћ>” џ  ўU ЈРл ¤Бf ­ј ®Ґd Їч °к¶ ±Оm І_ іљС ґЌЈ µ± ¶2Ц
 ·к@ ёj. єМ  » 
 јИ Ѕ€Њ ѕЈ їзи Аѕ€ БуQ
 ВҐМ Г° ЖшЯ З¬S И¤‹ СџQ ТЋ
 У}_ Ф3ч ХV? Ц@Ц Ч4 ШHю Щц  ЪЁб
 ЫW@ Ь? ЭE Юhѓ Я&f а: бО в еuы ж·г
 зЋе к$ч л2[ мzG н~	 о~: пН рџю сЩп  тн у–N фLґ хaV ц~ ч)
 шdk ы-µ ьД. э»№ юњК яXT Ђ 	й Ѓ ч ‚ ( ѓ yн † g0
 ‡ А € ]~ ‰ ЃД Љ $“ ‹ Нѕ Ћ © Џ Ю­ ђ Еќ ‘ ®‘ ’ з™	 “ ЊЏ ” 	—
 • ^° – 3H — ю  еф ™ <Л
 љ  7 › |( њ ЇU ќ 4Y ћ о±
 џ йo   dо Ў m^ ў тN
 Ј Ни ¤ бЋ Ґ cc  ¦ <Ў § &ђ Ё 
н © Іщ Є ¬U  « N  ¬ Iw ­ ЕM ® ^\ Ї *П ° «Њ	 ± EФ
 І Ґ і НD ґ eУ	 µ а ¶ / · р‚ є ›п » Пc ј PР Ѕ Rf ѕ Ъд ї о А 

 Б OL В ќ Г с
 Д пЫ
 Е ћъ И <с Й bг К Ы Л xч М PК Н @Ћ  Р йП
 С ( Т фX Х (ю Ц Ћx Ч d# Ш [s Щ С Ъ €t Ы шХ Ь ГҐ Э $ а © б  М в µ] е X…
 ж љ6 з й  и Юs
 й Ц
 к Ч л Z м Џ@ н Эџ  о ®j п г	 р Т± у XU ф ѕ` х K{ ц » ч ›ь
 ш ю щ 6Y ъ ѓ ы [Ј ь ^Т э uЊ ю ¦ я [ч Ђ!©… Ѓ!a1 ‚!ГC	 ѓ!)^ „!Є7 …!|Ґ †!ЄZ ‡!}3
 €!EП ‰!Г  Љ!јs
 ‹!Mи Њ!Пu Ќ!y Ћ!ж{ Џ!д\ ђ!a– ‘!џ~
 ’!С, “!х –!Kv —!r ![¦  ™!j љ!И0 ›!ot ћ!ЬD џ!<А  !
 Ў!9А ў!=Э	 Ј!ЁQ ¤!ћr Ґ!|D ¦!я&
 §!йЪ
 Ё!ы' ©!jЋ Є!ё
  «!oй ¬!Ж^ ­!э
 ®!Aю Ї!I+
 °!G* ±!” І!СV і!Ј— ґ!П µ!‹b ¶!Нs ·!g! ё!ќ‹  №!X[ є!  »!u» ј!2З Ѕ!№Ж ѕ!?X ї!ў± А!(w Б! ^ В!ЊЪ Г!Jk Д!эт Е!О Ж!иО З!РM	 И!Л Й!{Р
 К!Ть Л!Є’ М!S Н!=х О!x П!т)	 Р!&С С!–	 Т!±/ У!zY Ф!iй Х!
ј Ц!¦ Ч!_k Ш!„M Щ!2ч Ъ!LR Ы!qф Ь!ж Э!И} Ю!Эo Я!®ш а!§г б!_щ в!CҐ г!ia д!^х е!6« ж!qТ з!уЭ и!
Х й!№E к!јї л!*> м!&' н!m
 о!KS п!Жk р!8r с!ZВ
 ф!Ж‘ х!Ђ~ ц!™Р ч!a
 ш!ьS щ!И[ ъ!Г ы!лI
 ь!¤о э!f ю!eу я!b Ђ" Ѓ"Зж ‚"_„  ѓ"й° „"нD …"\n †"Y; ‡"ѓ  €"›	 ‰"Ое Љ"–d ‹"[} Њ"_7 Ќ"Вш Ћ"ў Џ"–‡ ђ"щY ‘"ґ ’"|	
 “"ђ ”" •"4P  –"LP  —"K† "u¶ ™"Ю°
 љ" ›"o>
 њ"Ь ќ"Pч ћ"х џ"|k  "ҐЖ Ў"·т
 ў"%8  Ј"ё’ ¤"Ќ¶ Ґ"! ¦"К §"сь Ё"=¦
 ©"¶Њ Є"‡q «"э{
 ¬"&- ­"ыS ®"/. Ї"Ц“ °"Сё ±"‹f І"Ъ@
 і"$¬	 ґ"e: µ"bS
 ¶"ЋЅ
 ·"т”
 ё"—Э №"! є"ШЯ  »"[9 ј"v5 Ѕ"Гю ѕ"Hк ї"^P А":k Б"!Ы В"ЮЪ Г"} Д"‚ё	 Е"®ї Ж"Э— З"Цш
 И"zҐ Й"і К"…Ё Л"‚ М"iЎ Н"OP Р" С"Ф Т"АH У"» Ф"ЛN Х"ш Ц"Z Ч"‚ Ш"3\ Щ"З Ъ". Ы"q Ь"ѓ Э"]Ґ Ю"UI Я"ж• а"^k б"yЂ в"pю г"і№ д"-”
 е"O=	 ж"$*  з"D~
 и"КК й"Ц— к"!У л"9ќ
 м"‘' н"¬ о"Xv п"ЅФ р"4й с"‹± т"Kа у"·I ф"[A	 х"# ц"ГЛ ч"в ш"ЃU щ"Ѓ	 ъ"ЪЏ ы"Ђй ь"шE
 э"Јн ю" j я"Y3
 Ђ#Тa Ѓ#%Ј ‚#ow ѓ#‚С „#©_ …#·¶ †#®м ‡#(т €#ЗШ ‰#Bч Љ#
 ‹#я† Њ#Б Ќ#aЋ Ћ#ЗЮ Џ#ЄF ђ#F% ‘#‹к ’#щ  “#?n ”#ЧJ •#ъ –#сЮ —#Z
 #_В ™#Ю љ#н„ ›#аЪ њ#ём ќ#–з ћ#5Т џ#-x   #bh Ў#_\ ў#2 Ј#љы
 ¤#Kя Ґ#‚« ¦#Џ— §#ЊТ Ё#
„	 ©#R2 ¬#qћ ­#ч
 ®#тМ Ї#7Ѓ °#Н ±#?? ґ#М6
 µ#’и ¶#Ћ+ ·#Ь/  ё#Ё& №#њA є#ѓм  »#Rч
 ј#ю] Ѕ#яh ѕ#mО ї#?Ы В#ХR  Г#3m Д#)й
 Е#мy Ж#o З#rЌ К#`э
 Л#џѕ М#Їл Н#±r  О#яц П#ЊЉ Т# б У#s Ф#§ Ч#Ќя Ш#в° Щ#ђв Ъ#ѕШ Ы#7	 Ь#¦
 Э#ык Ю#EH Я#° а#>ќ б#„ё в#QЛ е#!Ы ж#x з#ь: и#“О й#sN к#NІ	 л#b м#€( н#зЉ о#? п#eЃ р#ј
 с#kС т#ц] у#.~ ф#Б­ х#Шф ц#ЋЮ ч#Џs ш#—“ щ#5И ъ#П ы#¦L
 ь#А_ э#>® ю#—Ч  я#АЖ Ђ$Ы‘ Ѓ$@­ ‚$~7 ѓ$Ж+ „$Kґ …$IL
 †$б» ‡$-О €$Їч ‰$qч Љ$Лу ‹$q Њ$Ѓя
 Ќ$у Ћ$ОЭ Џ$ђ ђ$Oё ‘$›U ’$'; “$Ґа ”$Tн •$Cm –$Ж —$й $ь  ™$С& љ$7 ›$~b њ$O	 ќ$M ћ$P џ$…  $Ё  Ў$Ує ў$sЁ Ј$Ћg
 ¤$L¤ Ґ$1 ¦$]5 §$‘ў Ё$Ьи ©$r Є$ZЫ
 «$Ё¦  ¬$/—
 ­$Aѕ ®$Еѕ Ї${l °$Ёє  ±$*	 І$вS і$>ъ	 ґ$щ µ$ґ ¶$эЫ ·$?4	 ё$  №$r? є$џ^ »$Ы= ј$–7	 Ѕ$>y
 ѕ$]Є ї$
љ А$ґ Б$Z3 В$™Т Г$tЛ Д$
N З$з' И$Рx Й$рЫ К$SК	 Л$Е0 М$[є Н$‘® О$ЌP П$ЃЁ Р$шA
 С$(x
 Т$§ѕ У$m$ Ф$рҐ Х$5o Ц$їА
 Ч$ћ Ш$C  Щ$
H  Ъ$ФР Ы$& Ь$¬? Э$ Ю$MЗ
 Я$к© а$W б$‡0 в$ѓ° г$‰у д$мќ
 е$#’ ж$- з$Є] и$zµ й$Џ­ к$sУ л$!Ґ
 м$eX
 н$B о$и– п$Юh р$f¦ с$vа т$p  у$‰E ф$#Л	 х$?¶ ц$ИJ ч$~№ ш$Я щ$Ї
 ъ$№  ы$•у ь$± э$а  ю$oЦ я$0э Ђ%џ”
 Ѓ%–2 ‚%XЊ ѓ%дV  „%… …%HD  †%–І ‡%<
 €%+? ‰%Ј€ Љ%zU ‹%є Њ%µС Ќ% Ћ%,№ Џ%ТЪ ђ%їo ‘%э  ’%{§ “%dK ”%С_ •%>ш –%}ї —%mц %Щя
 ™%б љ%• ›%- њ%†Щ ќ%к ћ%ќu џ%ьх  %‰ Ў%™Љ ў%Ћ Ј%dљ ¤%Љ Ґ%L: ¦%RI
 ©%¤Є Є%:І «% ¬%?6 ­%ЦА ®%{њ Ї%с °%l ±%ХI І% і%С• ґ%§X ·%Ъ$ ё%шх №%ёЩ є%$А »%@« ј%vВ Ѕ%Z‰ ѕ%Іh ї%j°	 А%"Є Б%9„ В%Ч Г%	О Д%7_	 Е%’o И%¦{ Й%n К%¦  Н%Ќµ О%‰l П%ќ" Т%Ґ	 У%_ Ф%№V Х%<D Ц%Ї Ч%SA Ш%Ay
 Щ%Jc Ъ%оѓ
 Ы%5ґ Ь%o
 Э%g‰ а%5> б%Љї в%(, г%їМ д%©	 е%§і ж%iL з%лб и%ьы й%М± к%Ћ4 л%6† м%µt н%­  о%WЦ с%€ч т%•L у%
R ц%( ч%‹
 ш%ah щ%№в ъ%#U ы%	 ь%ё э%ц ю%¦ Ѓ&НУ ‚& ѓ&K 	 „&‘Х …&†  †&с[	 ‡&Ох €&ђ6 ‰&b¶ Љ&›¬ ‹&я Њ&5g Џ&Ы№ ђ&‡, ‘&‰н ’&ГУ “&xП ”&Ъ •&Uл –&J_ —&| &Уч ™&AМ љ&Ub  ќ&«)	 ћ&оZ џ&СP
 ў&JБ Ј&±Ѓ	 ¤&ёЌ §&±~ Ё&t” ©&ъ( ¬&µi  ­&кE ®&†1 ±&јТ І&HЄ і&:С ¶&Vж ·&њs ё&Фъ »&~ ј&k' Ѕ&† А&Z† Б&%

 В&Б' Е&MG Ж&¶з З&! И&= Й&Щ К&aр
 Л&ш М&fи Н&* Р&Е С&@S	 Т&°Ђ У&„g Ф&»в Х&3Я Ц&0µ Ч&Еж
 Ш&жL Щ&™‰ Ъ& ф Ы&j Ь& E	 Э&К_ Ю&k
 б& в&в г&Є ж&к] з&., и&. й&© к&gИ л&Kg о&6{ п&$; р&P с&$H  т&ъф у&mя ф&ћ` х&Јо ц&<ц	 щ&¶µ  ъ&ё ы&U{ ь&ЛЕ э&‘€ ю&1”  я&7§ Ђ'e’ Ѓ'љ ‚'·s ѓ'є „'А …'wu
 †'ІЉ ‡'|n
 €']¤ ‰'‡ Љ'L ‹'—V Њ'Ьв Ќ'oY Ћ'=U Џ'·ј ђ'Н‰ ‘'о0 ’'вO “'ґ¬  ”'_" •'C –'_[ ™'н љ'Qs ›'„’
 њ'Ш	 ќ'.п ћ'H8 џ'Уj  'Ki Ў'rя	 ў'L Ј'Ox ¤'TА §'Е  Ё'y- ©'љ= Є'‡ґ «'Г> ¬'…7 ­'Иµ ®'љо Ї'j¤  І'хЮ і'Щ° ґ'[m µ'љ® ¶'4• ·'лT ё'№ №'OН є'лq »'x. ј'цы
 Ѕ'vЪ ѕ'фM ї'›м  А'ѓї Б'рТ
 В'/# Г'ЫВ Д'm/ Е'цЇ Ж'bІ З'Ћ‡ И'r Й'¬9 К'Ф	 Л'C- М'0З	 Н'fЎ О'к П':p	 Р'W[ С'ХЙ Т'‚М У'2[ Ф'Њ Х'T_  Ц'Ќ–
 Ч' Ш'ўк Ы'^ў Ь' Э'ЭЄ Ю'Џ2 Я'° а'µµ г'Q№  д'’| е'Г% ж'% з'iТ и'5І й' к к'
“ л'„ о'Дђ п'C р'
 с'Щ— т'сХ у'V  ф'Ф х'( ц'р ч'(Y ш'‰ щ'щf ъ'g ы'Д\ ь'ї э''5 ю'Ё	 я'Йѓ Ђ(’ќ Ѓ(y ‚(cј ѓ(VN „(OЇ …(A †(ЂА	 ‡(Вs €(ж0 ‰(]T Љ(>ь ‹(іЋ
 Њ(ЕЭ Ќ(s> Ћ(x Џ(†u ђ(ьй ‘(цj ’(З) “(‰/ ”(ЬF •(Сb –(lr —(Йµ (© ™(ѓ@ љ(У ›({ђ њ(qЄ	 ќ(Ж¤	 ћ(єn џ(О$  (‰‚
 Ў(Ъ№ ў(Kч Ј(Ћ ¤([Љ Ґ(±Z ¦(› ©(Q Є(6С «(7a ¬(Ї ­(ИW ®(иѓ Ї(t% °( ±(ЊЋ І(‘в і(‘» ґ(ів µ(р" ¶(gґ ·(Ь6 ё(Ињ	 №(MЕ є(O{ »(y*  ј(q  Ѕ(E­ ѕ('µ ї(ЏД А(Ґj Б(®T	 В(ш} Г(‘А Д(µ Е(‰Ч Ж(kў З(Jл И(ЌГ Й(<ґ
 К(Јu Л(“д М(] Н(ЂЯ
 О(А° П(#* Р(‘м С(Kе
 Т(< У(ќ›  Ф(sе Х(ҐЛ	 Ц(YЗ Ч(R‚ Ш(ъ­ Щ(I‹ Ъ(mr Ы(#ї Ь(kђ Э(Ц Ю(d Я(ты а(о б(0 д(N е(JЎ ж(µн з(ыЩ и(ое й(©‡ к(OL л(fу м( 
 н(¬¤	 о(ШЦ п(х. р(Pя с(ёµ
 т(|© у(Qо ф(^! х(µФ ц(\_ ч(
 ш(їд
 щ(~‚	 ъ(rг ы((‡ ь(Вї э(kИ ю(9 я(6( Ђ)—Њ Ѓ)¦g ‚)9_  ѓ) ґ „)Ь: …)®ь	 †)l ‡)[_ €)ѕ¤ ‰)Z Љ)Ћ† ‹)бR Њ)ђќ Ќ)v Ћ)$i Џ)СЄ ђ)uл ‘)• ’)›ї “)GЭ ”)ё •)ж –)Љ —)Н§ )5v
 ™)•‘ љ),  ›)¶7 њ)«C џ)ЕН  ) Ў)р ў)ѓЬ Ј)Ж% ¤)- Ґ)т4 ¦)ѕЃ §)n¦
 Ё)kх ©)4 Є)y «)г‚
 ¬)Ґt ­)eЂ ®)и Ї)мj °)к;
 ±)‡¬ І)XЉ і)Е ґ)>“ µ)+ ¶)[Ш ·)­Q ё)er №)«g є)І3 »)vМ ј)‹­ Ѕ)|+ ѕ)N ї)9 А)<‚
 Б)є  В)Єm Г)dя Д)V Е)д6
 Ж)л  З)ѓ  И)=a Л)sЗ
 М)ЫЮ Н)D Р)8І
 С)F Т)зH У)) Ф)‘ Х)•, Ш)O5 Щ)uО Ъ)·Ц Ы)Ю Ь)В‹ Э)iD а)oм б):ф в)о| г):A д)ў е)ЮЌ и)­ й)Wњ к)!w н)nѓ о)bЇ п)oЕ р)Sќ с).A т)ZС ы)щї ь)•< э)v ю)“Ѕ я) Ђ*~J Ѓ*м ‚*ПЋ ѓ*Ъж „*_ …*дъ †*CV ‡*у
 €*аR
 ‰*© Љ*	S  ‹*¶a Њ*Э Џ*1 ђ*oъ ‘*eЩ ’*t
 “*| ”*’X •*ѕC –*Mє —*Ц] *:™ ™*ЮЎ љ*бћ  ›*9 њ*УЋ ќ*L  ћ*_& џ*A  *а” Ј*Ѕ¬ ¤*y­ Ґ*•щ ¦*ёЩ §*jD Ё*Т 
 ©*Юе Є*ю «*е%  ®*ї–
 Ї*
 °*т± ±*°\ І*ЅC і*( ¶*n ·*ы$ ё*Яв №*јє
 є*чI »*xЃ
 ѕ*¦E ї*ЖБ А*q`  Б*дo В*«^ Г*ђ­ М*сЌ Н*»Џ О*ъ!  П*pН Р*ЂФ С*{“	 Т*`+ У*О’ Ф*I2 Ч*? Ш*ВХ Щ*f]	 Ъ*8Л Ы*¶У Ь*±Y Э*КМ Ю*„м
 Я*З•	 а*ЪA б*E
 в*C г*‰Ѕ д*ЛГ е*5S ж*ыK з*нn и*sV й*w‚ к*БA
 л*ЫП м*eD н*њ о*)	 п*¦• р*7К с* ф*Ea	 х*
щ	 ц*жо щ*v ъ*щR ы*…" ю*F я*tF Ђ+сF Ѓ+t ‚+yL ѓ+WЧ „+zв …+iJ †+Я  ‡+ЃМ €+"г
 ‰+ґ Љ+Wы ‹+T Њ+	9 Ќ+Oq Ћ+0	 Џ+е ђ+Тё
 ‘+э ’+¬ђ “+_ъ ”+‡•
 •+> –+rў  —+
 +Р ™+ы( љ+<а ›+«Й њ+6ѕ ќ+D
 ћ+№ џ+†t  +Ik Ў+pУ ў+=­ Ј+“Б ¤+ њ
 §+уэ Ё+ b ©+О" Є+’j «+рj
 ¬+Щє ­+W  ®+…® Ї+a« °+У( ±+'Ќ І+ЂЎ і+°0 ґ+}q µ+iљ ¶+=b  ·+Љ& ё+‰€	 №+P( є+)У »+4( ј+"Ш
 Ѕ+ш ѕ+ ї+W А+¬ Б+5Ч В+)c Г+ц Д+цk Е+T© Ж+@Ч З+¤} И+” Й+=­ К+"_ Л+1# М+t< Н+
c Х+‚Е Ц+ Ч+MГ Ъ+фт Ы+S	 Ь+|Ё Я+Q# а+3d б+†ю в+ўђ
 г+
 д+›Є е+Ґљ	 ж+З‚ з+Г) и+р й+¶w к+Эg л+a м+~N н+!ю о+·¶ с+ µ т+5и у+MЬ ц+!я ч+lМ ш+Ь	
 Ђ,ЩH Ѓ,+х ‚,K_ ѓ,€ж „,vr …,І †,чї ‡,¤[ €,,‡ ‰,7 Љ,ПЃ ‹,µ* Њ,U‹ Ќ,щО Ћ,ПЄ Џ,”б ђ,bх ‘,„—	 ’,$Й
 “,_Щ ”,Fщ •,‘: –,qу
 —,uЎ
 љ,°/ ›,Зд њ,Њ‘ ќ,n ћ,;¬ џ,Ћ	 Ў,a  ў,ЙЫ
 Ј,ЎS	 ¤,` Ґ,юo ¦,љъ Ё,§Ц ©,	4
 Є,Ц± «,?  ¬,JХ ®,lп Ї,wx °,/† і,џ  ґ,‘p µ,ґ) ¶,ІЂ
 ·,0< ё,а^ №,c є,‘ »,‡р ј,Ў© Ѕ,цґ ѕ,UЖ  ї,
‹ А,v	 Б,Ђi В,ф Г,MЃ Д,p Е,€И  Ж,А‘ З,Э И,kш Й,љИ К,eЮ Л,±Q М,є Н,Cь Р,)  С,ј›	 Т,/ У,‘l Ф,t’
 Х,эC  Ц,— Ч,®Ђ Ш,;» Щ,ћR Ъ,zн Ы,’о
 г,“ж д,пL	 е,Б¶ ж,‰ъ з,1 и,KЋ к,еc л,C` м,.G н,ъ 
 о,=Ц п,ЫЩ р,ъ	
 у,@Ш ф,« х,‡Z ц,Љ  ч,Sb щ,ыЋ ъ,V ы,N ь,)  э,HJ
 ю,гг я,П  Ѓ-ых ‚-‘ ѓ-—3 „-њз …-pМ †-р ‡-r™ €-·т ‰-
h ‹-vњ	 Њ-m_ Ќ-I Ћ-Л Џ-Ј^ ђ-ТD ’-вf “-”1 ”-I •-; –-€Ш —-^В -Њџ ›-–ё њ-°g ќ-1ђ ћ-Ч, џ-v? Ў-юW ў-ХB Ј-‚
 ¤->Ф Ґ-щ7 ¦-НР §-1и ©-E® Є-Е «-Э
 ¬->	 ­-ыШ ®-•Њ Ї-™Ї °-Ь•
 ±-] ґ-u µ-ЭЈ ¶-5> ·-@Ъ ё-фђ №-1е ј-[6 Ѕ-5у
 ѕ-xє Б-Ь В-џ2 Г-aЛ
 Ж-¬№	 З-}S И-ґF Л-Й М-:С Н-ђY Р-T= С- Т-­O Х-пц Ц-ы Ч-уs Ъ-%ў Ы-·„	 Ь-р| Э-o: Ю-Н Я-bж в-c г-p д-0Б е-		 ж-n§ з-¤Ц к-^З л-Б м-m! н-wн
 о-\ п-
 т-YЙ у-r ф-‘ћ ч-КЪ ш-$ щ-.ђ  ь-љќ э-Ф, ю-!Ќ
 я-Еq Ђ.Ш Ѓ.ic ‚.Qi ѓ.ОЮ „.°« †.0[ ‡.wµ
 €.] ‰.щ	 Љ.шя ‹.Dd Њ.™ Ќ.Ћ: Ћ.·ц ‘.^? ’.PН “.J» ”.= •. –.А ™.T  љ.ў ›.±x њ.ЂВ ќ.+J ћ.M‘   .h Ў.6с ў.e7 Ј.{ш ¤.b
 Ґ.X Ё.qf ©.I Є.рѓ ­.®Џ ®.ЗК Ї.‹ І.р і.o­ ґ.s$ µ.” ¶.Нј ·.уЏ
 є.	 ».iR
 ј.Еу
 Ѕ.Е
 ѕ.ЄX ї.N З.« И.!= Й.ч К.,Ы Л.Т9 М.ћќ Н.Ј О.Q	 П.UУ Р.@П С.IО Т.‘) У.~d Ф.µE Х.№h
 Ц.aе Ч. Ш.-Ђ Щ.с Ъ.{Ј Ы.Мv Ь.p8 Э.кQ
 Ю.ЌQ Я.)и а., б.дb в.Н# г.Ўd д.єґ	 е.<В ж.©Ч з.х- и.Кй й..0 к.­Q л.Оч м.јС н.СИ о.ђҐ п..	 р.џL с.мР т. р у.‘z ф. х.ЪВ	 ц.hў щ." ъ.gл ы.»Щ ь.це э.VЗ ю.Pм я.] Ђ/5F Ѓ/ОR „/« …/Bµ †/~¬ ‡/ђе €/‡" ‰/“b Љ/Б1 ‹/чЦ Њ/гБ Ќ/° Ћ/…n Џ/<­ ђ/”¦ ‘/o¬ ’/{Ь •/†· –/Шy —/4у /B& ™/еУ љ/k" ›/ѓM њ/nї ќ/:м
 ћ/¬ џ/y@  /ИЛ Ў/9
 ў/Yе Ј/УҐ §/™н Ё/Oј ©/Tц Є/ЊЉ «/т ¬/›. ­/йН ®/NH Ї/ѕ8
 °/lж ±/%~ І/· і/Z ґ/СП µ/h^	 №/ј¤ є/{b  »/рЁ
 ј/юQ Ѕ/ѓ· ѕ/к4 ї/5± А/h
 Б/€>
 В/ЫZ Г/AЃ Д/<ё Е/#p Ж/‘е З/ЬR Л/™с
 М/§J Н/Э© О/^л П/
@ Р/o– С/нЯ	 Т/z" У/q© Ф/= Х/S™
 Ц/ЄЈ Щ/ф# Ъ/‘U
 Ы/- Ь/=‘ Э/Щ  Ю/М Я/ІЊ а/јu б/У в/7ј г/Ћi д/І$ з/µЃ и/‹ й/е9 к/Шn л/¤; м/eX п/ҐY р/‘я с/u т/К у/ѓq ф/Цr ч/ЇА ш/› щ/( ъ/“~ ы/« ь/
О э/Єп ю/*Ъ  я/\ Ђ0\и Ѓ0лX ‚0cК Ќ0хV Ћ0еh Џ0­ ђ0G ‘0Щ¤ ’0Ж “0tЈ ”0jФ
 •0 ’ –0D —0Pу 0їЫ ™0@з љ0‰k ›06‘
 њ0ј\ ќ0~“ ћ0`Е џ0ИU  0±  Ў0# ў0Ї5 Ј0F] ¤0ў
 Ґ0їD ¦0’ь §0’6 Ё0Њi ©0Ь{ Є0ђй «0Ђ ¬0eУ ­0Уh	 ®0bV Ї0R, °0Hі ±0I” І0x і0Џ~
 ґ0s¬ µ0Ђґ ё0	 №0‹‚ є07ґ »06 ј0^
 Ѕ0Ёv А0M Б0&M  В0Оо
 Г0Ж( Д00§ Е0l Ж0I­ З0mХ И0¤ы
 Й0j° К0v  Л0X¶ М0ќ Н0 Р0Ф	 С0Њ· Т0їЈ Х0q Ц0к5 Ч0з Ш0Аr Щ0лЃ Ъ0#
 Я0ђb а06я б0н@ в0Ч2 г0cќ д0ћЯ е0H®  ж0’
 з0
› и0*% й0„Ї к0Т	 л0^m м0^, н0	в о0S¶
 п0у р0T^ с0€ т0¬  у0)5 ф0(  х0нF ц0T ч0Aн ш0Ы7 щ0UH ъ0HІ ы01[ ь0›9	 э0ю, ю0ЋМ я0·w Ђ1ц« ‚1дЬ
 ѓ1У  „1) …1*o †1­ ‡1чћ €1*% ‰1† Љ1wГ ‹1U± Њ1©, Ќ1Њv Ћ1Ж
 Џ1}l ђ1¤v	 “1Є‚ ”1Гт •1И~ –1Мg —1±B 1їИ ™1 ¶ љ1›Н ›1U?
 њ1ѕR ќ1м	 ћ1гф џ1>p  1&– Ў1WЄ ў1Ші Ј1щ ¤1Ґщ  Ґ1 · ¦1Ю~ §1@Ј Ё1Ыј ©1AЏ Є1ьI «1RУ ¬1Йф ­1.ы °1;M ±1у¬ І1сl і1F©
 ґ1CЕ µ1^e ¶1ГЗ ·15” ё1Щ
 №1sП є1Цг »1nP ј1d` Ѕ1aѓ ѕ1†ѕ ї1•Й А1у, Б1G¬
 В1ч Г1Ф" Д1xи Е1Є Ж1`ў
 З1)  И1b
 Й1XЩ К1Bп Н1AW О1d~ П1k Р10Э С1Ж- Т1 У1·э Ф1FД Х1Д2 Ц1Лй Ч1цц Ш1Fк	 Ы1ВЬ Ь1Рј Э1Љ а1Й
 б1Z^ в1AG
 г1еB  д1^A е1~p	 ж1
В з1^t
 и1(- й1_
 к1A¦ л15F о1эп п1cЫ р1^м
 с1"ѕ т1S® у1€Ќ ц1DQ ч1`Ж ш1)x щ1Z ъ1…Ю ы1¬f ь1kи э1Sб ю1«$ Ѓ2\і ‚2Ц… ѓ2q „2$™ …2Лу †2R@ ‰2®O Љ2xk ‹2}… Њ2k Ќ2¶[ Ћ2< ‘2ъ0 ’2  “2§І ”2)D •2Б9 –2¤Y ™2њВ љ2ЊЛ ›2­№ њ2Uy ќ2Ў%  ћ2Pї Ў2ҐQ ў2–е Ј2ѕЃ ¤2СW Ґ2!— ¦2V” ©2®e
 Є2xП «2›ѓ ¬2°Њ ­2х ®2Й ±2z І2›o і2©< ј23: Ѕ2НІ ѕ2	2 ї2^Ґ  А2Л• Б2D В2ѕz  Г2Ј« Д2nT Е2­щ Ж2Дa З2Zп И2іЪ Й2Ї К2tЭ Л2v[ М2µ8 Н2r” О2-* П2©Ъ  Р2Э С2ЫЅ Т2HЇ У2Kk	 Ф2HM Х2Йб Ц2M  Ч2™°
 Ш2^g  Щ2L Ъ2і{ Ы2LY Ь2[@ Э2чм Ю2CQ  Я29V
 а2JП б2юM в2ЅЪ г2sH д2Eо е2Гe
 ж2Ci з21Ф и2–Ѕ й2єЅ к2кў л2љЋ м2Хy н2ps о2);	 п2°ф р2mp с2Ы| т2–9  у2Ѓу ф2‡… х2ґ„ ц2@Ґ
 ч2`Ь
 ш2nц щ2®Н ъ2яШ ы2xЯ ь2ье э2SЃ ю2™ я2ОЪ Ђ3–—
 Ѓ3Ї  ‚3Э0 ѓ33Y „3ЯЕ …3м& †3®  ‡3БЈ €3йњ ‰3Оу Љ3ї¤ ‹30 Њ3ш Ќ3=· Ћ3ф¶ Џ3ІБ ђ3z†  ‘3g
 ’3№Ц “3фa ”32ќ •3n –3vS	 —3% 3Wђ
 ™3ч6 љ3ЌR ›39 ћ3O џ3БЛ  3ъ@
 Ў3nЌ ў3вщ Ј3hn  ¤3«Q Ґ3„З ¦3ЕG §3~н	 Ё3вp ©3LҐ Є3· «32ё ¬3њ¬ ­3#: ®3f Ї3U› °3
U ±3¬ І3VЈ і3©E ґ3“
 µ3
T
 ¶3щ
 ·3§ ё3C №3йM є3« »3g& ј3|Ј Ѕ3o
 ѕ3@· ї3ій А3Нµ Б3Ре В3ћ Г3й Д3…ы Е33 Ж3я1	 З3
О И3 Y Й3Ъ К3Ј Л3S§ М3Pі Н3“”  О3vF	 П3ж8 Р3ф1 С3т Т3ь7 У3.µ Ф3r 
 Х3яl Ц3сR
 Ч3l Ш3bЭ Щ3–’ Ъ3ўм Ы3(# Ь3шы Э3VЗ Ю3r5  Я3Ыt а3у б3у
 в3К'  г3cы
 д3Gф е3"+ ж3ћ	 з3¶p и3Yr й3·Ќ к3д. л3›	 м3І- н3њ о3“  п3й  р3•п с3
 т3L] у3’f ф3D х3е\ ц3x ч3„ѕ ш3M щ3p° ъ3ф‘ ы3Sy ь3™б э3¬р Ђ4Xu Ѓ4eі ‚4у2 ѓ4ЇУ „4?j …4p †4§ ‡4‚Ц €4Ї6 ‰47ж Љ4; ‹47б Њ40№ Ќ4ьс Ћ4—4 Џ41' ђ4шЄ ‘4rѓ ’4Їі “4k ”4М •4­§ –4 —4ђ ™4jБ љ4ЕВ ›4г5
 њ4ЪЈ  ќ48 џ4ъ  4ћx Ў4бl ў4Б­ Ј4З± Ґ4Ј ¦4зH §4{Ш Ё4$* ©4} «4ќv ¬4щЈ ­4ЮP ®4D Ї4»Щ °4н« ±4Т¬ І4-P і4Ґ ¶4VЅ ·4пю ё4є »4” ј4`1 Ѕ4Љ±
 А4АО Б4¤Ъ В4ь‡ Е4! Ж4бe З4sV
 П4ьC Р4чи С4–X Т4ЙЗ У4Lk Ф4K5 Х4Ше Ц4З Ч4ц Ш47д	 Щ4ї Ъ4џа  Ы4­f Ь48 Э4. Ю4Л Я42j а4&й б4HХ в4G  г4N‡ д4Сф е4Їа ж4Ь  з4Џц и4’„ й4(s
 к4} л4EP м4!'
 н4ж о4чЧ
 п4ђ{ р4 Ѕ с4€ т45Ќ у4Rђ ф4g› х4г$ ц4,: ч4AT ш4G щ4KR ъ4T 
 ы4E  ь4Т э4ЫИ ю4= я4%[
 Ђ5TП
 Ѓ5dс ‚5]p ѓ5шЪ „5#  …5Ь †5‡і ‡5:Е €5Qo ‰5V  Љ5И„ ‹5Tµ Њ53Њ Ќ53@ Ћ5нb Џ5%б ђ5џM ‘5Ў± ’5y5 “5Ял  ”5E
 •5w® –52B —5П‡ 5п ™5©) љ5%з ›5P њ5«5 ќ5]х ћ5{ф џ5"ґ  5Ц& Ў5€м ў5}ќ Ј5шy ¤5M? Ґ5q ¦5N §5^ Ё5Шt ©5Ъ Є5‚5 «5*" ¬5ю} ­5?­ ®5х Ї5Ю‡ І5ўє
 і5xВ ґ5z№ µ5ьЌ	 ¶5ў— ·5№g ё5\ы №5w є5:f »5… ј5A7 Ѕ5‡| ѕ54ј ї5йЗ А5¬” Б54v В5	 Г5Ќ  Ж5 З5"5 И5Еw Й5^п К5ѕ_	 Л5эX	 М5mS  Н5Ё О5j П5
М Р5­G С5жn
 Т5a У5yr Ф5ЫЂ Х5Сш Ц5Ћp Ч5’q Ш5g# Щ5,Њ Ъ5fK Ы5DГ Ь5Щ_ Э5л  Ю5Њ Я5БV а5< б5я в5;щ	 г5tW д5D е5™ ж5юµ з5~н и5Q€ й5ѓО к5Zl л5Чt
 м5sA н5¤ о5ч#  п5Ш5 р5Z‰	 с5} т5&Х у5¤h ф5ј9 х5T ц5*
 ч5УЭ ш5Э
 щ5З  ь5ѓи э5¶и ю5N
 я5ь’ Ђ6¶P  Ѓ6y¬ ‚6l6 ѓ6^э „6…ј …6К †6<± ‡6О   €67ћ ‰6M Љ6РN
 ‹6@ Њ6Њ,  Ќ6Їq Ћ6ЃВ Џ6[ ђ6	 “6Оъ ”6|€ •6k 6ќ"
 ™6…р
 љ6ёЫ ќ6Ш% ћ6Щ џ6Ш  6Чq
 Ў6Љд
 ў6рD Ј6RС ¤6Б4 Ґ6ПK ¦6Щ §6–ђ
 Ё6® ©6u‰ Є6% «6
G ¬6r№ ­6hr ®6й4 Ї6>‡	 °6МП ±6&7 І6Ыk і6”A ґ6/Л µ6~8 ¶6<Њ ·6їђ ё6і №6Й'
 є6Аµ »6Є“ ј6)[ Ѕ6U‘
 ѕ6+ю ї6nЪ А6i 
 Б6РK В6ќ< Г6хk Д6*Д Е6XВ Ж6b З6Ќ И6и Й6њZ К6( Л6 М6d Н6:ќ О6X П6a Р6“щ С6/	 Т6uи У6тђ Ф6:Ў Х67l Ц6\Ч Ч6e Ш6g Щ6еg Ъ6Ш Ы6@Ў Ь6’Я Э6Џg  Ю6іЭ Я6сµ а6Sr г6иЊ д60» е6Iѕ  и6] й6љ
 к6ЂЪ л6g€ м6d н6Ha о6Ћ? п6<` р6$B с6"с т6А
 у6aҐ ф6ш† х6Fф ц6џ» ч6ЬЋ ш6ы` щ6уо
 ъ6ѕ< ы6 Ћ ь6’ э6ЂЖ ю6ZИ
 я6tі
 Ђ7№М Ѓ7Лё ‚7Cи ѓ7ур
 „7"u  …7^Y †7Кћ
 ‡7М €7[}  ‰7=@ Њ7: Ќ7жХ Ћ7© Џ7;§ ђ7ш) ‘7Ви ’7( “7] ”7И
 •7Ѕ= –7еЇ —7‡О 7№Q
 ™7U† љ7мЌ ›7Г
 њ7т ќ7_Ь ћ7Х џ7щу  7gв Ў7`W ў7E* Ј7П6 ¤74^ Ґ7!в ¦7¤ §7ЫЎ Ё7 ©7ё  Є7«ґ «7* ¬7нз
 ­7гщ °7>™	 ±7њ® І7ГЇ і7nN ґ7ъW µ7¶X ¶7"  ·7CF	 ё7ян	 №7Ћ%
 є7"п »7Ёш ј7e Ѕ7іЌ ѕ7Л  ї7%, А7Ъi Б7ќL В72( Г7E¬  Д7о! Е7ѓЖ Ж7< З7PД И7•э Й7†v К7^а Л7ћА М7>  Н7ыШ О7K С7xЉ Т7Zґ У7/ Ф7сФ Х7џ  Ц7Ы Щ7ЧS Ъ7af Ы7;ї Ь78ј Э7gШ Ю7Д– Я7fЙ а7? б7&Ґ в7‰› г7є  д7ПR е7Dј ж7«~ з7»_ и7„ й7ё к7ЪS л7; м7·d н73 о7± п71д р7‘т
 с7iз т7qv у7Џо ц7
 ч77ј	 ш7ц± щ7;w  ъ7юЂ ы7A; ь7пБ э7I
 ю7(* я7О| Ђ8кЮ Ѓ8Я№ ‚8%j ѓ8л;	 „8Рє …8ё 
 †8юѓ ‡8¦l  Љ8і ‹8Ј_
 Њ8[Ў Ќ8мИ	 Ћ81Е Џ8SО ђ8бX ‘8>• ’8@ “8З ”8ю± •8љ –8ю‘ —8ыђ
 8Р‘ ™8Џ" љ8—8 ›8Bэ њ8уD ќ8С ћ8nм Ў8л` ў8Uи Ј8®« ¤8tр Ґ8il ¦8¬| §8І… Ё8;Н ©8ь Є8Lз «8т:
 ¬8m ­8Э
 ®8лх Ї8[	 °8“х ±8> І8(	 і8?b ґ8Х4
 µ8}4 ¶8Й
 ·8• ё8%!
 №8Рy є8и »8Щр ѕ8ь ї8лО А8ЬЊ
 Г8±§ Д8°і Е8с Ж8чЕ З8Uµ И8CX Й8Р К8w© Л8z М8MЃ Н8„Џ О8ю] П8dў Р8d¶	 С8Тї Т8Yt У8O4 Ф8N Х8;ђ
 Ц8+~ Ч8 Ш8ЌТ Щ89 Ъ8q Ы8ЅЫ Ь8г± Э8‰{ Ю8й3 Я8$Я	 а83 б8 С в8‚б г8Ќ
 ж8ч‹ з8: и8/ й8­
 к8eХ л80x о82 п8мJ р8ґ$ у8:» ф8mО х8­+ ш8*« щ8yЦ  ъ8ёљ
 ы8$ ь8ґ· э8Ё Ђ9oШ Ѓ9щ} ‚9^ ѓ9е  „9dl …9Е †9e  ‡9@Ж	 €9“ ‰9§ Љ9sЧ ‹9
? Њ9ЕШ Ќ9ЂЄ Ћ9†Ф  Џ9mЯ ђ9п ‘9ю{ ’9q “9иy
 ”9 •9Љ 9°В ™9я љ9‘ ›9
S њ9ѕ ќ9q ћ9¦† џ9%y  94Ф Ў9
А ў9sц Ј9ФЖ	 ¤9э–
 Ґ9Ў ¦9O §9Ѕ  Ё9xI
 ©9YF Є9|7 «9"а  ¬9Ы1 ­9„ї ®9Жр Ї9>А °9%„  ±9ї І9MЅ і9Ѓэ ґ9п\ µ9 ¶93K ·9L• ё9Iz №9џщ є9ќ
 »9ґб
 ј9ГР Ѕ9”R ѕ95… ї9A`  А9Н Б9Е¤ В9TО
 Г9• Д9ъ7 Е9м„ Ж9ёS З9€N И9гҐ Й9A К9є'
 Л9.' М9H1 Н9Ѓ О9ѕ;
 П9сg
 Р9~е С9µf  Т9Й/ У95d
 Ф9[4 Х9®Н Ц9Х
 Ч9"Ѕ Ш9) Щ9¤T Ъ9ЭЌ  Ы90Y Ь9еS Э9
У Ю9ъ± Я9r  а9°щ
 б9p в9Сй г9yt ж9hй з9Ё и9О‹ й9Хљ к9Ќ л9ж
 м9юЌ н9W{ о9 п9Ѕ•
 р9м
 с9ь т9¤­ у9бд  ф9Oё х9_Ю ц9$ ч9Й§	 ш9Fе щ9s|
 ъ9X^ ы9[p ь9ч{ э9ЗM ю9ѕЄ я9Tx Ђ:А Ѓ:оC ‚:а­ ѓ:0§ „:µ …:Жж †:шJ ‡:b €:h ‰:цњ Љ:»Л ‹:›4  Њ:е  Ќ:cџ Ћ:мв
 Џ:Щ ’:yІ “:
w ”:`ш •:cШ –:#e
 —:љ)  :Ч. ™:•! љ:VZ ›:CO њ:sЫ  ќ:’т ћ:TЂ џ:ѕ.  :cЦ Ў:j< ў:«. Ј:qҐ
 ¦:ж/ §:Ђ“ Ё:Ђ ©:-ќ Є:йH
 «:p ¬:рT ­:'®
 ®:w Ї:3щ °:±
 ±:cI І:ЊЈ і:¦
 ґ: 0 µ:С¶ ¶:ѓє ·:w– ё:c
 №:?i є:и8 »:Із ј:C	 Ѕ:xФ ѕ: ї:f9 А:°)
 Б:< В:¤M Г:Н! Д:_ Е:R¤ Ж:Y$ З:T И:я Й:ё© К:Цљ Л:Бш М: Ы Н:З' О:7N  П:Vб Р:®A С:` Т:и У:…і Ф:И	 Х:T‘ Ц:аs  Ч:Ъ‚ Ш:•x Щ:l Ъ:ґэ Ы:U™ Ь:{ Э:хЌ
 Ю:
ю Я:ї‰ а:цG б:i‹ в:я  г:1Ш д:+( е:
э ж:Џї з:‹к и:4ф й:ОL  к:Ё л:Ф м:pn н:дТ о:(Ѕ п:g$ р:VD с:' т:ж{ у:a№ ф:!9 ч:4 ш:рј щ:ИЬ ъ: ` ы:—  ь:Fх я:9З Ђ;8П Ѓ;Ґ° „;9љ …;Мs †;ь ‡;
7
 €;2 ‰;¤ц Њ;Ґ¶ Ќ;f8 Ћ;њM ‘;WЌ ’;> “;Їс ”; •;М? –;Б_ —;_ ;чњ ™;JИ љ;iю ›;уY њ;Б џ;^Џ  ;–№ Ў;KЫ ¤;! Ґ;Lз ¦;Ј  §;€ Ё;#ј ©;н€ Є;ґ= «;н&
 ¬;f& ­;VТ
 ®;Rљ Ї;А— І;Ў? і;·– ґ;Nє ·; ё;ґґ №;л є;”№ »;Ањ ј;A€
 Ѕ;‚Ѓ ѕ;ќ¶ ї;Хц А;‘	 Б;ъ
 В;ќѓ Е;Fф Ж;¤v  З;Ді К;+z Л;V М;® Н;v	 О;: П;І Р;$
 С;@< Т;·» У;}џ	 Ф;э Х;Й­ Ц;ыW Ч;юF Ш;Bз Щ;&Ј Ъ;SM Ы;А 	 Ю;I)
 Я;Eb а;k+ г;CЄ д;5 е;aЉ ж;Вz з;г и;Ф  й;Y> к;­ л;Ж| м;© н;…S о;ј{ п;_Т р;ZЩ
 с;ц¬  т;
¤ у; ! ф;ўИ х;‹'	 ц;:N ч;ў
 ъ;ЈЅ ы;© ь;Лu э;	M ю;д я;фЭ Ђ< <	 Ѓ<№ќ
 ‚<¬р ѓ<AE  „<ј …<шs †<"Џ ‡<ФС
 €<)Z ‹< У Њ<5X  Ќ<–Ч Ћ<ї<  Џ<s• ђ<Ш ‘<­g ’<аV “<ґj ”<ІQ •<с— –<§ы —<R <њ2 ™<
Ч њ<~l ќ<е
 ћ<¶ь џ<·ш  <m Ў<7 ў<у	 Ј<Д… ¤<a+ Ґ<Q? ¦<С2 §<н) Ё<”Ю ©<em Є<NЮ ­<а` ®<цЦ Ї<к“	 °<ЂE ±<јs І<&N
 і<5€ ґ<1ћ µ< М	 ¶<&$ ·<5q ё<Њ №<В’ є<єґ »<bW ѕ<*\
 ї<…T А<{ Г<с‡ Д<°р Е<ПЧ
 И<Ю  Й<уv К<§~ Н<З О<II П<7Л Т<#“ У<ЕЈ Ф<!Г Ч<Л) Ш<ру Щ< W Ь<ТV Э<ЧЃ Ю<іE  б<µь в<ј г<4=
 ж<[ з<Р| и<
Е л<у
 м<¤е
 н<I р<e: с<№P т<Aс	 у<j ф< Ф х<ЧТ
 ц<ыq ч<0V ш<зз щ</0 ъ<7Ч ы<PЉ
 ь<кC э<”~ ю<є я<ґ‡ Ђ=+z Ѓ=Ґy	 ‚=e¦ ѓ=1H „=т  …=T{ †=а` ‡=3і €=e ‰=WJ Љ=Єщ ‹=lk Њ=B:	 Ќ=lR Ћ=эv
 Џ=Mv ђ=Bю ‘=Jг ’=ўЄ “=°t –=} —={Р =Ф!  ™=6Ч љ=йD ›=­h	 ћ=ОП
 џ=(  =Щ' Ј=}< ¤=)! Ґ=ЋЦ Ё=-  ©=ќљ Є=]J	 ­=……
 ®=І	 Ї=0 І=4%
 і=Л ґ=Ч" µ=Д& ¶=0Џ ·=•Ю ё=к± №=pI є=Р  »=Я ј=_o Ѕ=oѓ ѕ=уM ї=Мђ А=\–
 Б=Y  В=э	 Г= ]
 Д=ШW Е=мр Ж=¤№ З=±— И=+¤  Й={ К=ї Л=Tи
 М=Фл Н=+¦ О=YA П=vЈ Р=Ї- С=A Т=„· У=`q Ф=Єп Х=А| Ц=°њ Ч=gщ Ш=r" Щ=\%
 Ъ=дю Ы=Ј Ь=В~ Э=эm Ю=ѕ
 Я=аё а=©г б=C
 в=R4 г=p
 д=Тр з=Me и=!u й=Fl к=Mн л=яЕ м=u[ п=D р=“ћ с=Ч. ф=" х=є ц={ф щ=€ ъ=-W	 ы=Vs ю=Сщ  я=…@ Ђ>“  Ѓ>‡ ‚>э¦ ѓ>Sу †>КW  ‡>1–	 €>: ‹>64 Њ>G Ќ>Ш Ћ>щм Џ>5Ќ ђ>%Ь	 ‘>­к ’>;M “>ъ ”>]Б
 •>ТN –>• —>g >{Џ ™>Е љ>Ґ
 ›>Ъ њ>ВL ќ>‘Ё
 ћ>Ўh џ>з@  >ђ Ў>Ч ў>bЛ Ґ>:
 ¦>.s §>‚» Ё>юЅ ©>№ Є>? ­>•
  ®>r Ї>№щ І>иR і>°к ґ>`L µ>‘h ¶>	 ·>ў8	 ё>Yз №>А\ є>V&  »>x«  ј>кd Ѕ>Zu ѕ>™х ї>\U
 А>Bц Г>”» Д>ќ Е>А7 И>Н Й>ЕR К>г„ Н>… О>|7 П>ФЭ Т> У>›Ѕ Ф>сY Ч>яя Ш>В	 Щ>rж Ь>ГS Э>Ѓ
 Ю>‡=
 б>	б в>д‡ г>, д>·ъ е>»‹  ж>ЄQ з>ќk и>8{
 й>&™ м>ЉЎ  н>J о>	 с>ї• т>ы­ у>1 ф>WЅ х>1б ц>_Д щ>ђ« ъ>АH ы>ЫO ю>ЅО я>¦ Ђ?Ѓ ѓ?.] „?R« …?"Ж †?hM ‡?¶5
 €?A ‰?iK Љ?m` ‹?ј%
 Њ?q¦ Ќ?W" Ћ?м
 Џ?И ђ?*n ‘?3I ’?Ќ “?Пь ”?Сv •?шЅ –?M —?а“ љ?e— ›?	E њ?µ  џ?M^
  ?±z Ў?Ж ¤?Pv Ґ?Р ¦?п›	 ©?њБ
 Є?0 «?Й ¬?}п	 ­?ди ®?Чй Ї?›A °?Z ±?Ъ= ґ?iљ µ?6ѕ ¶?/ ·?/  ё?.n №?2n є?Ёт »?) ј?бќ ї?ТМ А?  Б?ґТ В?|8 Г?N{ Д?еє З?ђд  И?ґЕ Й?€Н К?УЫ Л?VT М?жє Н?яь О?яБ П?tі Р?Y"
 С?Њ9 Т?mn
 У?[5
 Ф?
 Х?_Ч Ц?.ј Ч?t‚ Ъ?±Я Ы?&H Ь?Ру Э?у Ю?D4 Я?Ф‡  в?=є г?B
 д?ы. е?) ж?c5 з?R› и?–Ь й?m, к??- л?Y» м?(J н?Є о?vt п?#% р?q с?o„ т?нЊ у?ш
 ф?эЙ х?ьѕ ц?jб ч?s@
 ш?}  щ?( ъ?‰ э?A ю?*Э я?Чи Ђ@r Ѓ@"б ‚@j, ѓ@		 „@‰ъ …@И‰ †@;r ‡@u+	 €@Z[
 ‹@€ Њ@	 Ќ@`Г Ћ@Ч~ Џ@# ђ@®A ‘@® ’@#Ј “@ѓз ”@Є0 •@MР –@N9 —@ѓ @f ™@2ћ љ@: ›@)h њ@FЃ ќ@б& ћ@вB
 џ@~ш  @Дъ Ў@co ў@ Ј@CU ¤@к8 Ґ@“ ¦@AI §@–r
 Ё@ЛҐ ©@Ґ; ¬@°  ­@< ®@
y  Ї@ьС °@Ъ ±@с+
 І@У і@’h ґ@і µ@Ї” ¶@фd	 ·@XЦ є@ѕ »@ґ  ј@‡{ Ѕ@dЯ
 ѕ@•Ѕ ї@у А@><	 Б@а В@&\ Г@Пб Д@Ќ2 Е@аM  Ж@ѕ З@Јб И@Ѓ¬ Й@є”
 К@:П
 Л@ї М@Ф Н@‡К О@ОZ П@50	 Р@y‰
 С@ЧC Т@Ъ€ У@Ѓ Ф@nџ Х@2G Ц@ЧВ Ч@%с	 Ш@9) Щ@¦Б Ь@fК Э@ 	 Ю@У( Я@ЕГ а@ZҐ б@]­
 д@уЋ
 е@Ў ж@"О
 з@т# и@лб й@Td  к@M› л@Ум м@ыW н@ІЉ
 о@јЌ п@¤ р@ЂS с@;e	 т@
¦ у@х¶ ф@r? х@Ј“ ц@КЇ ч@&Й ш@т‰ щ@ПФ ъ@† ы@Зп ь@?« э@ho ЂA?
 ЃA–_ ‚A' ѓAф8	 „AЁ& …A  †A4q ‡AЦ €A! ‰A•Ц ЉAБT ‹A&i ЋAъp ЏA;ј ђA±Ь ‘Aжf
 ’ARю “Aык ”AЅЌ •A–Я –AW
 ™AЊи љAцѕ ›AҐ њA/Љ ќAG ћA§Ю џAЪ
  AqХ ЎA45 ўA : ЈA° ¤Aд* ҐA’N ¦AЈЦ §Aи9 ЁAC< ©Av ЄAЇ
 «Adт ¬AY
 ­Aєк	 ®A6` ЇAw@ °AЩС ±AУ ІAЩЋ іAдЯ ґAјЭ µAЃ' ¶A¦8 ·Af| ёAШЈ №A‚$ єA¶б »AД јAёњ ЅAёo ѕAьП їA]t АAмX  БA
 ВA	њ ГAСп	 ДA—, ЗA4 ИAЪц ЙAТ. КAчй	 ЛAй‡ МA“’ НA· ОAг ПAж РAцО СAШl	 ФAч– ХAиH ЦAіy ЧA”Ф ШA3ф ЩAъ ЪAу›
 ЫAын  ЬAU° ЭAџs ЮA"F ЯAШІ аAЙЎ  бAы	 вAМ€ гAљ} дA«Ћ еAM0 иAL* йA@6 кAП лA¤ мAђx нA…Ґ оAmЉ пA§Ґ рAЮп сAї’ тAШ«  уAz^ фAОf хA'P цA’Ѕ чAA шA‹ щAєP ьAВ° эAd  юAkШ ЃB"h ‚BNќ ѓB#8 †BЁ№ ‡BЬ‰	 €BМЫ ‹B‚¶ ЊBЂW ЌB0! ђB ‘Bc§ ’BТЖ •BЅ –Bk; —BFD љB-є ›BэМ њB•` ќBгP ћB1¦ џBВЈ  Bў ЎBj
 ўB \ ЈB46 ¤BrІ ҐB* ¦B‡7 §B{ ЁB07 ©BцВ ЄB`Ф «Bњ- ¬Bpђ ­BSѓ ®BћЉ	 ЇB:  °BЎ, ±BR^  ІBЯ} іBТ ґBзш	 µBq ¶BB	 ·BдB ёB“Ґ №B5“ єBќР »Bкn јB»k ЅBўШ ѕBK_ їB АBk~ ГBіЃ ДBќ= ЕB
 ИBћд ЙB=Я КBю¬ НB€H ОBб ПBЖ` ТBH УB„U ФBЬs ЧBj»
 ШBяБ	 ЩB	§ ЬBRў ЭBЕ[ ЮBх… ЯB|ь аBРT бBP= вBР– гBшТ дBї& еBЯЈ жBFє зBЕ@ иBюr йB]Y
 кB'р лBNШ мB№e нBXе оBQU пB#А рBаУ сBФ« тBЩM уBћ фB>T хBшM цBwЋ чBd8 шBЎ©  щB®« ъB›" ыBЮ®
 ьBНо эBўn юBБЖ яBSs
 ЂCБ ЃCжѓ ‚C)— ѓCь’ „CЮЦ …C_  †CЗе ‡CТ €C19 ‹C9Ї ЊCЭ>	 ЌC

 ЋC°њ
 ЏC¤Ѕ ђC R C–™ ™C< љCс ›Cxћ њC±
 ќC· ћCOб џC	  Cйр ЎC ўC„« ЈCѕ€ ¤CN ҐC‡ъ ¦C6! §C¤ю ЁCй– ©CЭV ЄC„‘ «C/* ¬C'«  ­Cй‰ ®Cўи ЇCg °CРн ±C¤ ІCЂ іC/! ґCQ µC€ ¶C«$ ·CVл ёC<+ №C<В єCР¶ »CX•
 јC‹b ЅCЃ€ ѕCҐТ їCp АCтH БC  ВC»ђ
 ГC5(  ДC
\ ЕC# ЖCчO ЗC• ИCМц	 ЙCпЊ КC° ЛCтL МCФ НCRK ОC4„ ПCl РC~ СCgH ТCuu УCgM ФCЛO ХCВl ЦC(S ЧCr= ШCђ ЩCЏ ЪCАw ЫCrK ЬC)ї ЯC(Ѕ
 аCИ бC·h  вCґЪ гCыж
 дCЂ@ еC‰ жCЈС зCV  иCЁщ йCвШ кCL‘	 лCС* мCИ\ нCSк оC
ї пCћ§ рCe“ сC.Р фC&Э хC}h цC2f чCU! шCЋ« щCы5 ъCЌњ ыCr›  ьCдa эCK†	 юCQ= яC•ђ ЂD
 ЃDНb ‚DU» ѓD± „D1л ‡DЫ €DЎ? ‰Du ЉDЁч ‹DЪи ЊDЃЯ ЌDЙ1 ЋDЎ© ЏD©z ђDЩ† ‘Ds
 ’DО “DҐ€ ”D°л •DЋV –DS —D_m  DФA ™Df љD(^ ›D h
 њD‘` ќD|
 ћD(щ џDОе  Dъ ЎD— ўDu< ЈD–2 ¤DOд ҐDО“ ¦D[Ж
 §DЦД ЁDV[ ©DЦб  ЄDeр «D„V ¬D±„ ­Dzљ ®D=+ ЇDJ °Dнh  ±Dк: ІD@Л іD} ґD$Н µDMБ ¶DW* ·Do… ёD«і №Dg
 єD$а »D=h јDF. ЅDНў
 ѕD	А їDqќ АDЮҐ БD„5	 ВD„ ЕDл? ЖDєP ЗDm) ИDЩЭ ЙDVA КDEm ЛD.› МD©ъ НDз ОDї>
 ПD•с РDµё СDJѓ ТDмѕ УDuц ФD¬G ХDvy ЦDГШ  ЧDO$	 ШDЅВ ЩDA ЪDx ЫDЎѓ ЬDпщ ЭD}M ЮDPэ ЯDf2 аD±p  бDђX вDz гDg" дDCC еD•Ї жDщъ зDWH иD¶Ц йDTМ кD~  лDњ1 мD/Н  нD›¶	 оD?Ѓ пDeџ рD Ж сDP, тD: уD:+ фDљ? хDВґ цD•  чD€d шDRы щDK„ ъD4І ыDT ьDГ эDxс	 юDµ яDК¬ ЂE\¬ ѓEЪЮ „E¦1 …E‹[ †EАЬ ‡E  €EНІ ‰E(Џ ЉEј ‹E, ЊEЪ ЌEрk ЋEвF ЏEКЮ  ђE°, ‘E ’EZи “EC/ ”EfЎ •E'ц –Eu —E“	 EwЭ ™EoЄ љEO‹
 ›EЏ. њED* ќEB ћEK, џE
[  EM|
 ЎE‚Ь
 ўEE ЈE$Ј  ¤EВ ҐEzч ¦E8{ §Eс ЁEJz ©EБЦ ЄEФ «EКT ¬EЇ ­Eи ®E2C  ЇEжД °Em3 ±E›л ІEЌа іEZГ ґEyД µE§ј ¶Eш! ·EMa
 ёE›Й №E¤ єE”  »E*j јEЌ•	 ЅEѓo ѕEЂў БE+b	 ВEб	 ГE+ ДEъg ЕEр ЖE…“ ЗE™„ ИEЕL ЙE

 КEІО ЛEјє МEa° НEUР ОEј… ПELг РEш	 СEёЅ ТE©  УEr ФE/ ХE› ЦE¦Ж ЧEa- ШEюN ЩES# ЪEо ЫE ЬE« ЭEУY ЮED> ЯE5c аEµќ бE4 вEBћ гEъ дEI/ еEVП
 жEї# зEџ4 иEwq йEък кEHр	 лEna мEЗE нEр оE7 пE¤v рEйК сEЦг
 тECЙ уEqG фEїI хEк цE?— чEЃЖ шEпФ щEPЭ  ъEiЅ ыEy
 ьE} яEJа ЂF$Ж ЃF‰~ „F
 …FИф †Fє№ ‰Fж` ЉF±B ‹FЇl “FyЯ ”Fh^
 •Fмz –Fm& —FRF Fа ™FO¶ љF«!
 ›FГ њFmЙ ќF„l ћFљ џF¶х  FҐV	 ЎF‰і ўF—Е ЈFtp ¤FЛ“ ҐFpJ ¦Fџ
 §Fp­ ЁFЪ‚ ©Fв‹ ЄFMљ  «FЭJ ¬F‡ ­FЯН ®Fn ЇFtп °F]Б ±FW
 ІFё іFб§ ґFг¤ µFx  ¶F“j ·F>} ёFўъ №Fјм єFjЕ  »F“¬ ѕFGЖ їFцҐ АFњО БFH ВFґ™	 ГFXЛ  ДF8= ЕFOа ЖFХ7 ЗFмS ИFП ЙF
 КF–М ЛFЌ! МFO НF‘К ОF"№ ПFzЯ РFaг СFuu ТFZ УFҐC ФFцZ ХF*ф	 ЦF_В ЧFхў ШFG‚ ЩF2ґ ЪF=„ ЫF04 ЬF}P
 ЭFr¬ ЮF:	 ЯFБѕ аF`  бF
Ы вFRt гFЫ дFPи еF%Z жFЈЛ зFВ›
 иF[= йF:¬ кFK лFц‘ мFЗС нF“р  рFЏ_ сFа тFы* уFzЃ фF‘ хFГН  цF] чFz& шFhD щFш ъF®N	 ыFI ьF]‰ эFNq юFчъ
 яFЬО ЂG”
 ЃGE› ‚Gэ	 ѓG¶ „GkJ …Gyе †GeР ‡GR €Gэw	 ‰GУ, ЉGЉ
 ‹GR\ ЊGlх ЌG± ЋGў ЏGНя ђG° ‘G°‹ ’Gвр “GН ”G ґ
 •G~Щ –GЋ’ —G§У Gс ™Gе± љGЛ}
 ›G•z њGпi ќG°л ћG¶ џGam ўGБ® ЈGry ¤GµЕ ҐGў* ¦G~( §GЧ¦
 ЁGNZ ©GЋW ЄGёu «G#є ¬G»‹ ­Gµ} ®Gѕ ЇG}
 °GGь ±GЭ( ІGkа іG™| ґG7Т µGnт ¶GНv ·GвT ёGЛµ №GВT єGѕ& »GЗз јGµР їG‚
 АGХL БG/} ВGЋ
 ГGЧЌ ДGюё ЕG6 ЖGМo ЗGmG ИGµЪ ЙGгЗ КG?©	 ЛG& МGёќ НGw]  ОGґ  ПGqы
 РGр СGВ ТGП УGљҐ ФG»‡  ХGЅL
 ЦGЖ ЩGзl ЪGЌь ЫG ЬG¦] ЭG©­ ЮG°F ЯGAм аGM бGв вGbг гGАЭ дG? еGТs	 жGѓґ	 зG!& иG}Z йG†  кGH° лGџк	 мG%І нGє оGPЛ пGфџ рGNД  ъG› ыGBИ ьGV эGћW юG!( яG\ ЂHУв ЃH*¤	 ‚H}G ѓHx\ „HА	 …HbЦ †HЪО ‡H!  €Hћ• ‰HOh ЉHu ‹HЬP ЊHPI ЌH°Џ ЋHх; ЏHяZ ђHЌ ‘H=: ’Hщщ “H  ”H3› •HJQ –H: —HЬ; HЫ–
 ™HF@ љHТ+ ›HЦШ њH'н ќHLB	 ЎH(Ќ ўHЖµ ЈHrЖ ¤H" ҐH¬„  ¦HГ §H—с ЁH+ ©HЇ ЄH «H+з
 ¬HЖ« ­HM]	 ®Hэд ЇH Є °H9 ±H32 ІHK7 ¶HБЬ ·HЙє ёHщљ
 №H#¬ єH·і »H_+ јHє› ЅHЇ3 ѕHM	 їHмV АH›N БHЎЦ
 ВHЏ» ГHњ} ДHљ ЕHpн ЖH« ЗHиn ЛHBT МH¶a НH°‘ СHђ› ТHЖ• УHc? ЧHЫЩ ШHЮА ЩH© ЭHѓ} ЮHЯ
 ЯH	z гHT дH%И
 еHЉ
 жH·C зHЛД иHѕ( йHЭ± кHи¬ лHёв мHЄЖ нHїО оHG] пH0%
 рHbҐ сH–3 тH5 уHP_ фH™, хH’“ цHN чH•Y	 шH#
 щHo ъH,. ыHъ ьHl\ эHк юHў яHCJ  ЂI§K	 ЃITМ
 ‚IЃТ ѓI „IW‚
 …IdХ ‰I'H ЉI›ц ‹IJ ЊIwж ЌIЉN ЋIЅ ЏI  ђIБ] ‘Iєа •Ieг –I;н —IД† Ieх ™IЌ@ љI[™ ›I|а њIЮ® ќIQr	 ћIВ@ џIW  IљІ ЎIf“ ўIУя ЈIуњ  ¤IщC ҐIpУ ¦I‘ж §Iµ ЁI›ґ ©I0 ЄIчн «IєГ ¬Iљ— ­Iўя ®I`Х ЇIb/ °IЖъ ±I0Г ІIЄ ¶Ik ·IЦ ёIи  №Iµp єI&L »IN1 јIњ  ЅIѓН ѕIпу ВI>W ГIҐ	 ДIГ ИIвЎ  ЙIђ КIнФ  ОI2 ПIћ+ РIpј СI,Ы ТI7_ УIЇШ	 ФIGЯ ХI6п ЦI}± ЧIІ ШI« ЩI$ќ ЪI®б ЫIЛ ЬIЊЎ вIv гI ; дI<Ш
 еIЂЮ жIKћ
 зI4 иI4r йI· кI1L лI' мIт	 нI0 рI·щ сIе_ тI«3 уI|Љ фIQ№
 хIM5 цIўІ чIbб шI’ч  ыI‡_
 ьIdL эIЗq юI[ѓ яIp{ ЂJC€ ЃJх` ‚Jl¦ ѓJ4
 „JeЅ …Jjа †J{Щ ‰JhF  ЉJ
, ‹JзF ЊJТ? ЌJH ЋJло ЏJ=& ђJ‰Р ‘JР® ’Jlъ “JЦB ”J03 JЋ	 ™Jn0 љJ[Ь ћJwю џJИ	  JоЌ ¤J— ҐJm ¦J{µ	 §J_є ЁJt” ©JЭН ­JК“ ®JЄ‡ ЇJДЫ іJ"
 ґJ~а µJ‰ ¶JЎH ·Jn”	 ёJ\‚	 ЖJзУ ЗJ  ИJ­‰ ЙJz КJyў ЛJ”Ћ
 МJ‚я НJю#	 ОJл ПJ?ю РJе¬ СJ.E ТJ· УJЄ  ФJ\ ХJq ЦJ]? ЧJ6v ШJҐо ЩJФУ ЪJ
Њ ЫJJЭ ЬJ	X
 ЭJj ЮJћЯ ЯJ.Щ аJjТ бJ;b вJэ  гJ? дJ5а	 еJ8i жJ=m  зJОО иJ\A  йJЧ† кJм лJJу  мJ§` нJ_	
 оJ=F пJЦж рJhк сJJ-  тJ¬M	 уJxO фJсЃ хJЖб цJ^1	 чJ„і шJM© щJBЧ ъJ9§
 ыJ@5 ьJЄЂ эJл юJ 
 яJ•S ЂKСв	 ЃKк% ‚KSS  ѓK^% „Kве …Kq †K}6 ‡K­k €K( ‰Kа-
 ЉKrw ЌK§© ЋKЫу ЏKэо ђKЕF ‘K
Ђ ’Kd± “KЧ ”KМ{ •K? –KOх —KЅ±
 K°” ™KьD љK* ›KV њKaF ќKkў
 ћK| џKЁП  K8 ЎK”
	 ўKEЖ ЈKи™ ¤Ky ҐKЉ ¦KpП §KУu ЁK®9 ©K_P	 ЄK}?
 «K#ї ¬K?У ­K»o ®K ЇKљв °K+ ±Kяж ІK‡й іKRЮ ґK µKє9 ¶KM1 ·KUF ёKь; №K>г єK,X »Kr јK™^ ЅK<< ѕKЛg їKЙЛ АK	w БKё® ВKj> ГKo…
 ДK¬ ЕKЛ« ЖK)o ЗK¶р ИKЁµ
 ЙK6ў КKУ ЛK МKu НKЉ, ОKВъ ПKj РKЈ; СK w	 ФKЙc ХKnЗ  ЦKд0 ЧK*L  ШK‘К ЩKЄ{
 ЪK.% ЫKаЋ ЬK7· ЭK«U ЮK©F ЯKZ  аK7U
 бKЅ вKqТ гK®Д дKё еKS} жKИ
 зKйЉ иKљм
 йKµV кKюD лKЎF мKS нK>н
 оKыб пKЪК рKщі сKjG тK¤Є
 уKДћ фK,Q хK/њ цK	‰ чKЎ шKз щKЎd ъK¦Љ ыK¦Ч	 ьKхa эK*
 юKqї яKШH ЂLѕё ЃL± ‚Lч8 ѓLй; „LЗю …L †Ll  ‡Lшц  €L‡ ‰Lоч ЉLэR ‹Lµ  ЊLгЧ ЌL  ЋLІ ЏLЁ@ ђLјЏ ‘L”	 ’LnИ “LћЦ ”LNф	 •LJr LС" ™L~] љL8 ›L¦Ы њLIT ќLТH
 ћLѕЕ џLЇ›  LцУ ЎLT	 ўL‹— ЈL¶:
 ¤L> ҐL%Ь ¦L>Ш §LEИ	 ЁLq[ ©Lа© ЄL­« «LТ ¬L® ­Lpх ®L”к ЇLк— °L†! ±LЊI ІLѓ іL¬і
 ґL µLю}  ¶L=' ·L`` ёL>ѕ №L6„ єLЉ_ »LKМ јLЎ ЅLЗ2  ѕLµЃ їLF АLNB БL‰
 ВL™Є ГL)Љ ДLkЛ ЕL$ ЖL†‹ ЗL§я ИL
 ЙLь" КL<б ЛL
У МLЏC НL$Є ОL= ПLd  РLА СLS ТL”‚ УLFВ ЦLф
 ЧLРж ШLa€	 ЩL% ЪL`ќ ЫLёЎ ЬLd· ЭLfџ ЮL„r ЯLЬЫ аLЮj бLMЛ вL¬Ш гLкЇ дL”{ еL>x жL…” зL6: иLЖс  йLЙ кLчX лLхЯ мLmN нL|
 оLу
 пLwю рL‚3 сL… тLћZ уLґ фL9” хL›
 цLLq чL€ шLa	 щLщї ъLr% ыLњ
 ьLFo эLш” юLРф яL±Я ЂMp ЃMsЌ ‚M+e ѓMсН
 „Mz …MMq €M-)
 ‰MZо ЉMЈ ‹MR ЊMЃ ЌM§, ЋM s ЏMлK ђMкп ‘MgB ’M«6 “M†Ў –M< —Mб MH ™MУ љMтh ›MZ~ њM»п ќMЫ
 ћMс ЎM[V ўMЮ‘ ЈMЕ* ¤MЩ	 ҐMSt ¦MR
 §MM ЁM…|  ©Mfї ¬MR ­Mмм ®M@ ЇMІ °M•е ±M= ґM|с µM7r
 ¶MЉ ·MПЭ ёM №MЈ єM{& »MЈ јM$ ЅMкЬ ѕM{5 їM2x АMґк БM 
 ВM@Ў ГMЌ ДMtp ЕMЏW ЖMіW ЗM»Ћ	 ИMсн ЙM®ѓ КMјЕ ЛMУО МM°~ НM!б
 ОMeК РMЎ СM¤c	 ТMЩ# УMР ФMH" ХMRn
 ЦM¬њ ЧMйG ШMfв ЬMІ8 ЭMџK ЮM*¬ ЯMTV аMУН бM·=
 вM?Ж гM8 дMїЙ еMpi жM+У зM‰h иMЦ йMЊ кMВ† лMЬX мM:7 нMє0 пMcS рMC сMґ@ тMв­ уMg фMi хM{R  цMа« чMЪ, шMџ­ щMѓр ъM‘€ ыMОѓ ьMЬВ эM$ ЂN00 ЃNz ‚NWG ѓNѕ¶ „Nho …NдW †N,µ ‡NЊ–
 €NЪА ‰NPЈ ЉNЩ ‹NQ4 ЊN2ґ ЌNК	 ЋN`—	 ‘N3± ’Nі “Nнд ”N-/  •Nг –NЌ€ —Nµ1 N’ы	 ™N%o љN·
 ›Nо– њNw% ќNhu ћN*Ђ џN~ђ ўN°2 ЈNКЖ ¤N‡C ҐNЫ¬ ¦NџЯ §NR} ЁN¬l ©NЙ ЄNо1 «N^3 ¬NK`
 ­NЬz ®Ni ЇNrџ °N„. ±Ne§ ІN
 іNtx ґNXѓ µN> ¶Nт+ ·NТ ёN@Ќ №NЛt єN”н »NѕЅ јNЬЊ ЅNд“ ѕNи¬ їNPs АN x БNюь ВN" ГNїќ ДNєч  ЕNЌЊ ЖNЁ ЗNд"
 ИNGЅ ЙNµч КNA ЛN€ МNЭ НNnw ОNђы ПNх! РNJф СNьv ТNy# УN9 ФN\м ХNљя ЦN»ќ
 ЧN)`
 ШNЛL ЩNA3 ЪNЏк ЫNґH ЬNБ	 ЭNсb
 ЮNЅ, ЯNеё аNДЧ бNp– вNЇ{ гNЪD дN6а еNЃ жNxБ зN<©  иNk йN-9	 кNRО лNЄТ мN}Ї
 нNъ оN5 пNН6 рNЌ) сNI=  тNБ° уNи фN)В хNґ+ цNжB чNZB шN€ щN}= ъN%» ыNч ьNL эN5 юNЫ/ яN§k ЂO~‹ ЃO[ ‚OЅ ѓOJ „Oj ‡OзЬ €O3’ ‰OлН ЉOц ‹OPҐ ЊO' ЌOіЇ ЋO’п ЏOм°  ђOћ ‘Oф$ ’O©c “OD ”O]M
 •OЦ­  –OҐ —On O[a ™O‡” љOЯІ ›Oјѕ  њOE ќO|п ћOas џOдn  O>4
 ЎOХ»  ўOт ЈOЌЩ ¤O7o ҐO7Ѓ	 ¦OЮГ §OІ№  ЁOћy ©O)ћ ЄOаj «OГ` ¬O4ю ­Oлр ®OeM  ЇOц, °O«S ±O© ІO§Ў
 іOљС ґO­’ µOД9 ¶OБ6	 ·O[Ж ёO›ё №O…ш єOБX »O)Р јOф2 ЅOь° ѕO&V їOЃ­
 АO©л БOЉ ВO5( ГO_
 ДO8љ
 ЕO) ЖOуN ЗOеF ИO	ѓ	 ЙOю КOУЏ ЛO’	 МOъk НOДЖ ОOx	 ПOx„ РOмG	 СOZх
 ТORЇ УO‘B ФOs ХOY¬ ЦO™E ЧOлЪ ШOљ ЩOvk ЪO}Q ЫOх ЬOБэ ЭOќН ЮOэО
 ЯObЂ
 аOе бOт*
 вO_б гO4ґ
 дOРЖ еOє> жOI йOЩC кOvы лOї— мOЖў  нOв оO`„ пOЄr рOбй сOВ§ тO№a уOаA фO3Ч хO1†
 цOЦм чOMі шOњс	 щO.= ъO<р ыOS ьO5" эOV% юOеA яOoC ЂP†g ЃPѕo
 ‚PJЋ ѓPУ$ „P0N …P
¬ †Pve ‡PЎы €Pм{ ‰Pfp ЉPЮ ‹Plї
 ЊPя6 ЌP4. ЋPЮ ЏPѓ ђPS%	 ‘P®H ’P±F “PР ”PЬЉ •PK  –Pv —PbК PKD ™PжG љP–ѕ ›PZю њPI  ќP)% ћP  џPд¤  PbJ ЎP67 ўP= ЈP™ђ ¤P? ҐP;t ¦P5Я
 §PZш ЁP•c ©PЯс ЄPzш «PCЬ ¬PЧX ­PЏ	 °P!г ±Pо7 ІPX; іPцІ ґPш µP	С ¶PQЧ ·Pru ёP5 №P/j
 єPћБ »Pt± јPoF ЅPe ѕPFи їPЪн
 АP/· БP™ќ
 ВPЂГ ГPҐ+ ДPЙ( ЕPи| ЖPҐа ЗP€ћ
 ИPs? ЙPh№ КPh ЛPъо МPэ НP¤C ОPAѓ ПP<є РPгщ СP3Ј ТPSо УPЁu	 ФPц ХP%Њ ЦPґш
 ЧP|§ ШP—	 ЩPЫm ЪPЩ ЫP^±
 ЬP“f ЭPФ{
 ЮPZF ЯP|Џ аP
 бPµє вP–0 гP›ш
 дPmЯ еPЁ® жPНЂ
 зPЋ иPQL йP¤” кP“ лPJѕ мPѕ• нPс оP!A
 пPУy	 рP.Э сP†± тPп уP' фP~ хP­` цP‰O  чPЂ шP1« щPїФ ъPGэ ыPц›  ьPґU эPdi юPЁш яPґН ЂQЯ ЃQчЭ ‚Q№E ѓQ¦!
 „Qyz	 …QВ †QҐю ‡Q	Ќ €Qљ ‰QX ЉQ ‚ ‹Q° ЊQ«Ч ЌQИс ЋQQ¶ ЏQv- ’QЉЗ
 “Qсі ”Q·Щ •Qќ –Qз2 —Q
Њ Q© ™Q¦Ѕ
 љQќ
 ›QЂЈ њQћB ќQ€r	 ћQј џQиY  QLц
 ЎQБ ўQ/С ЈQоj ¤Q%„ ҐQ€e ¦Qhд
 §QFx ЁQ=й ©Q\c ЄQ•э «Qт« ¬QЯК ­QЯг ®Q—ќ ЇQ°{ °Qw† ±Q+ ІQ5Ѕ	 іQК ґQiC µQ?I ¶QДV ·Qп9 ёQ9» №QЯV єQ«c »Q™5 јQ0	 ЅQ4— ѕQµ їQ3К АQ3k БQФ‘ ВQзl ГQOы ДQY
 ЕQ© ЖQ6й	 ЗQz ИQФC ЙQ&­
 КQ1

 ЛQпE МQц*	 НQ‚ ОQ…д ПQyЈ РQtь СQЃ3 ТQ4Ю УQбg ФQЕ ХQ]	 ЦQзк ЧQ{ ШQа ЩQ2
 ЪQ0h ЫQ…X ЬQRЖ ЭQ‚L ЮQЂ ЯQ~2 аQXN  бQ’a вQБZ гQг’ дQPю еQЌУ жQг  зQ?Ѕ иQх± йQ»	 кQЃQ лQі7 мQ Ґ нQ8ё оQэ  пQэ рQШ1 сQv фQXџ хQ
 цQеU чQB шQ«О щQЙ ъQБ ыQВ"	 ьQІ яQ5› ЂR‚† ЃRдK	 ‚RИ ѓRmБ „Rn …R ; †RС4
 ‡Rw… €RSЗ ‰RвМ ЉR¶ћ ‹R“і ЊR?+ ЌR2 ЋRШ? ЏR°] ђR©Ѓ ‘R–1 ’Rхd “Rш
 ”RЌҐ •RЪW –R¬… —RC  Rd  ™RIь љR3 ›Re• њRu ќRэµ  ћRЇќ џRЁп  R­ ЎRз ўR@Z ЈR„= ¤R"П ҐRпД ¦RОЊ §RfО
 ЁRY5 ©RL ЄRµ\ «RКЈ ¬R‚q  ­R„є ®RЕ ЇRйa °Rњс ±Rg	 ІRїE іRЩЌ ґR9 µR­+ ¶R4; ·RВъ ёR…+ №R?2 єRоо »RtX  јRa  ЅRО  ѕRЙ їRnФ АR}† БRk_ ВRѕi ГR-э ЗRп? ИRpT ЙR§Й КR  ЛRТU МR s НRЩ ОR·Y ПRзм РRу
 СR*г ТRЯW УRѕn ФRЖx ХRшЦ ЦRyk ЧRНи ШR¤D ЩRњг ЪR  ЫRmІ ЬRЫ ЭR.і ЮRТJ
 ЯR> аRв& бRГ вRYR гRѓY дRм6 еRПТ жRИ зRТџ иRШ йRЈ` кR±Џ лR	 мRMо нRђђ оR’е  пRIЯ рR€  сR€? тR€Q
 уR7+  фR/" хR"
 цR`• чRt  шRјv щR{ ъRИќ ыR’ў ьRюу эR]х юRрA яR 	 ЂSЃо ЃS+ ‚SЄЬ ѓSу
 „S{\	 …Sрw  †SEб ‡SІф €SЏЩ ‰S ЉSsО ‹Std ЊSѓ 
 ЌS ЋSЈл ‘Sъ· ’S‡: “Sд8
 ”SпР •SиL –S‡` —ScБ SЇЩ ™S•Р љS‰J ›S њS/$	 ќSЏ’ ћS‘¤ џSўН ЁSo ©S
э ЄSЖ¬ ­Sд6 ®SV}
 ЇSц	 °S3ў ±SPя ґS< µS  ¶Sdk ·Sщ
 ёS * №S&Х єSe  »SРй јSе, ЅSЗм ѕSѕр АSЕ БS"8 ВSЙ ГSgЂ  ДS% ЗSЫ% ИSл7 ЙSl„ КSС ЛSM МSЕi НS¶™
 ОS<ў РSєV СSrW ТS;ѓ УSQc	 ФS${ ХSКx
 ЦS…g ЧSТ* ШSҐы ЩS}”  ЪS[В ЫSW ЬS^¦ ЭS_д
 ЮS€ъ ЯSЎ
 аSјх бSQ вSЌx гStЖ
 дSџ
 еSn,	 жSоЏ зS]P иSs йSэк кSМ‹ лSа­ мSжa
 нSхЁ
 оSW: пSGп рS0= сSwj
 тSҐ#
 уSТЄ фSЩo хSъ цS ± чSМ; шS  щSхj ъS{ ыS­Ъ
 ьS¬J эS^ф юSW яSЙa ЂT€@ ЃTЦ# ‚Tс› ѓTТ‚ „TсЮ …Tbѓ
 †TS_ ‡T№e €T"­ ‰TPў ЉTp1 ‹Tg‚ ЊT§P ЌTa ЋTя‚ ЏToA
 ђT‘К  ‘Tфj ’T&
 “TMІ –T»ю —T7У T« ™TFx љTЊ[ ›TЮ	 њTYР ќT2 ћT€ џTо  T1Б ЎTЬЌ ўTж¦ ЈT` ¤T;| ҐTЙ° ¦T ќ §T¶’ ЁTW  ©T«P ЄTјЭ «TЙ ¬T? ­TПЇ ®T”W ЇTО
 °T~л ±TўЋ	 ІTЩ іTц ґT µTД— ¶T0 
 ·T? ёTџv №TР™  єTО, »TЏ јTнy ЅTа° ѕTЛБ їTэз АT‘!
 БT3B ВTB ГTК ДTw ЕTЧУ ИT‡Ч ЙT9z КTКh ЛTS МTо~ НTnА ОT­Ґ ПT7Z РT“ѕ СT.џ ТTf¶ УT% ФTP ХT ЦT=т ЧT ¦ ШT)} ЩTяX ЪT“ ЫTЧЇ ЬT¶П ЭTфО ЮTЛ	 ЯTЕк аT бTѕц
 вTг6	 гTh=	 дTљ™ еTИў жTН
 зTG< иT”ц йT& кT1 лT‡ оTa‡
 пTЌ¦ рT
 сT1K тTНS уT™ фTЃ} хTвI цT‡6 чT€Н шT¦ щTец
 ъTnЄ ыTоФ ьTЦх яTэ ЂU[ ЃU ) ‚U°# ѓUЏК „U88 …Uq° †Uп) ‡U+=  €Us ‰U Ў ЉUу: ‹UEв
 ЊU_і ЌUЉт
 ЋU™ ЏUe" ђUФ ‘UВц ’Uц¶ “U ”U@u •UZќ –U	} —U§ UAЊ ™Uём	 љUМ	 ›U њUф° ќUЗs
 ћUВљ џU  Uчр	 ЎUэє ўU"‹ ЈU›G	 ¤UЙ6 ҐU—® ¦Uю» §UbН ЁU@0 ©U° ¬UЯ9 ­UF»	 ®U)A ±UЃ+ ІUQ
 іUb. ґUs µUЁN  ¶U©Н ·U©/ ёU^h №UЊ јUжї ЅUMт ѕU† їUF. АUјж БUьЙ ВUx ГU”=  ДU2Џ  ЗU.ц
 ИUЪ­ ЙUИ МU</ НU' ОUґф ПUЄ" РUsц СUyС ХUkі ЦUд ЧU’Х ШUqЎ ЩU 5 ЪU
ь ЫU’ѓ ЬUтЖ ЭU,Њ ЮUW/ ЯUҐ аU“Ь бU\  вU& гU&·	 дUЖ	 еUТЂ	 жUh' зUоt
 иU,ј йUЎ кUН
 лUЉ мUd нU{] оU_™ сUХ0 тUL\
 уU©M
 цU‹н чUэ? шU]Э ыUB ьU±І эUZY ЂVСС ЃV7E ‚Va
 ЉVu ‹VГ ЊVЗU ЌV¬В ЋVGД ЏVБ. ‘V*• ’V\у “V1
 ”VQ° •VOл —VВѕ V­ ™V_h ›VУ• њV Е ќV ћVO,
 џVк(  VA ўVП• ЈV@ж ¤VЏ ҐVе ¦Vґ  ЁVcu ©V#t ЄVГч «VAѓ ¬VТr ®V|* ЇVЎЭ °V‹| ±Vj© ІV/r іV{ ґVm“
 µV\o ¶VZh ·V3Ы ёVs€ №Vыџ  єVВц  »V\b јVК] ЅVD‘ ѕVМ$ їVѕЉ АV©Љ БVв2	 ВVk ГVмЧ ДV­c  ЕV  ЗV»I ИVҐn ЙV# КVФ‡ ЛVА… МVЙш ОVДЙ ПV А РV@, УVј3 ФVъ ХVcИ ЦVЫa ЧVgJ
 ШVLC ЩV\в ЫVc ЬV0 ЭV0щ  ЮVКк ЯVІP аVЪ> бVАК гVјІ дVѕЙ
 еV•§ жVH‘ зVA иVFX йV± кV‰X лVdё мV>; нV0р пVd рVa9
 сVк‘ тVі< уVI¤ фV
# хVлЦ чV| шVДd
 щVЩ ъVЌ»
 ыVдЌ ьVv эVњ/ яV3‡ ЂW3ц ЃWЧI ‚Wx
 ѓWsh „WH …W! ‡W7 €WЁ1	 ‰WтЭ ЉW=# ‹W;  ЋW!‹ ЏWЃ  ђWв ‘W}С	 ’W—” “WMі	 ”WbN –W`ш —Wў	 Wпй ™W€Ґ љWu ›W`ј њWJ« ћW“+ џW¬·  WР9 ЎWО* ўWл‚ ЈW\ ¤Wк@ ҐWX~ ¦Wа §W•я ЁWґ\  ЄW­F «Wл ¬Wx¤ ­WЛv ®WОМ ЇWьБ °W ІWВп іW6[ ґW2Ч  µW­> ¶Wџ №W­Ќ єW‡ »WA¶  јW:c	 ЅW‹ґ ѕW©Ў  АWqЋ БWИm ВWЗМ ГWГР  ДWю
 ЖWCL ЗW­О ИW;# КWЌЇ ЛWёє МWj НWдв ОWХь ПWB) РWв· ТWй УWљЃ ФWЬn ХW3L ЦWУy ЧWuъ ШWW  ЪW ЫW5  ЬWй  ЭW}\ ЮW‘Џ ЯWмк вWР гW  дWп« еW‘D жWпw зW‰ иW~) йWл® кWz{ лWjн мW нWЏ оWцђ пW$L	 рWUH сWД	 тW#w уW\¤
 фWMw хW№ѓ цW…}	 щW“§ ъWe„ ыW¦ ьWТ  эWЊ  юWKж яWч ЂXn ЃXcБ ‚XsR ѓXўч …X< †X х ‡XNГ €Xо ‰X • ЉXЪ; ‹Xм ЊXcь ЌX‚Ќ ЋXъl	 ЏXuІ
 ‘X• ’Xh	 “X-к ”XJR •X$.
 –XЗ
 —X„ XЎ
 ™X3 љX[ю ›XЬJ ќXАj	 ћXШ‹
 џX5S  XN ЎXи ўX‡в ЈXЉѕ ¤X
 ҐXљP ¦X2l §Xі, ЄXА «X”: ¬Xь‚ ­Xбf ®X'+	 ЇX«c °XЖ ±XI ІXдЛ іXЏ. ґX­ё ¶XqF ·XИ¦ ёX¶6 №Xлч  єXµ »XҐ) јX№B ЅXЯ<  ѕXЉ& їXф	 АXа/ ВXг ГXГј ДXмю ЕXґф
 ЖXЇҐ ЗXЙU ИX|
 ЙX–( КXР¬
 ЛXB™ МX[
 ОXЧ ПXGa РXjї  СXq ТX/
 УXБ( ФX|д ХX50
 ЦXЋ ЧXн
 ШX7c ЫX4 ЬX'ы ЭXЏг аXt бX	” вXZ гXкі	 дX¤Ч жXыo
 зXV‘ иXМe
 йXzМ кXЌ мXоь нX;X оXWt пXҐD
 рX! тX«T уX^И	 фX{ цXїp чXфб шXА‰ щXT ъXЪ:
 ьXДx эX 7
 юXъ/
 ЂY"† ЃYК ‚Yє®
 ѓY•« „YџЅ †Y>ц ‡YAЈ €Y’Њ
 ЉY€І ‹YV ЊY{› ЌYАХ ЋYс» ‘YэМ ’Yy¦ “Yцg  ”Y`g
 •YXA –Y@C —YDЁ	 ™Y.Є љYЎЄ ›Y*Е	 њYµ= ќY™! ћYћ џYтЦ ЎY@< ўYН± ЈYЙр ¤YШ
 ҐYрґ ¦Yе® §Yлv ©Y№» ЄY«n «YЅK ¬Ym ­YШv ®YvV °Y ±Y ІYWI іY’э ґYЪ µY$ ·Y•G ёY{m №Y` єYSГ »Yд јY1% ѕY	ћ їYv° АYуP БY{ ВY!? ГYуЙ ЖYU ЗYЈ ИYэk ЙYэЅ	 КY5± ЛYю„ НY ОYCU ПYzЪ СYЈ
 ТYт» УY¶l ХY{у ЦY5џ ЧYgі ШY;а ЩYdх ЪYЩ( ЫYҐ‘ ЭYTу ЮY'	 ЯYt вY‡ћ гYв
 дYo¬ жY%Т зY'K иYЏ кYE
 лY,l мYф
 пY–P рYjY	 сY(Ь
 уYн?
 фYл%	 хY+- цYпт чY€	 щYБj  ъYЉn ыYjЇ ьYђе эYXB …Z=U †Z•U ‡ZФ: €ZF ‰ZIx ‹Z
 ЊZбt ЌZґ ЋZКп ЏZsЩ ‘Z ’Z`‘ “Zg ”ZЙІ •Z’  —ZЕ ZE> ™Zўќ љZЎI
 ›Z1Ќ ќZЧ ћZЅј џZџY  ZЦ^ ЎZp ЈZKЧ ¤Z”V ҐZ	% ¦Z®Ь  §Zt“ ©Z	.
 ЄZt° «Zў‘ ¬Z[ ­Z!® ЇZxЏ °ZqУ ±ZХў ІZМц іZЌ# µZБ/  ¶Z–Ю ·Zf
 ёZ±] №Z›Ѕ »Zщ јZ
 ЅZ†ц ѕZIЬ їZ¬r БZGx	 ВZ°ф ГZЄ ДZЅБ ЕZЗ: ЗZ’B
 ИZ"М ЙZWV	 КZ(¦ ЛZf† НZ;Ѕ ОZb, ПZ'б РZжъ СZ8v УZЋV  ФZ-л ХZiт
 ЦZ0Т ЧZЎА ЩZu: ЪZtЙ ЫZSу ЬZ]F ЭZБ ЯZЂ} аZЮЊ	 бZєі вZ гZќ	 жZMЛ зZ=' иZCЂ  йZкі кZЈД лZє	 мZъA	 нZRЄ  оZ†з пZП  рZ“ сZ:Y тZљ·	 уZБ фZєА хZіњ цZ8; чZ#" шZ™-
 щZЉh ъZ]$ ыZн ьZ»^
 эZ~Ћ юZЂА
 яZR¤ Ђ[ Ѓ[<™ ‚[Є	 ѓ[Що „[ t …[…t †[MV
 ‡[
^ €[$© ‰[Јз Љ[§ў ‹[j¦ Њ[™—  Ќ[<  Ћ[_к Џ[уЁ ђ[ђ{ ‘[ИЯ ’[b “[UН ”[яь •[ї [ј^ ™[‹D љ[кЭ ›[њЗ њ[¶ ћ[€ѓ џ[dх  [Љ" Ў[@$ ў[МЪ ¤[sя Ґ[б= ¦[Y §[©К Ё[Ѕ± Є[ј= «[]ч ¬[иw ­[8 ®[nq °[H ±[Sђ І[T“ і[8N ґ[  ¶[P• ·[Чв ё[f №[Јч
 є[ўИ  ј[¤ Ѕ[€™ ѕ[€S ї[Нѕ А[ЮЭ В[|€ Г[Fђ Д[С Е[”u Ж[Џ И[:Ч Й[} К[ Л[t(
 М[G О[„ П[дB Р[Ќ  С[¤Х Т[& Ф[t| Х[њ
 Ц[џ` Ч[ђЦ Ш[ei Ъ[Љ– Ы[ђЧ
 Ь[Af
 Э[v® Ю[ua
 а[аr б[Єњ в[Аt г[Jў	 д[xQ ж[ ~ з[7 и[xo й[–
 к[G2 м[$* н[Ї о[ёќ п[К> р[’ т[FЎ у[еМ ф[ k х[>Ѓ ц[жя щ[bK ъ[±(  ы[Жj ь[БU э[ђ¶ я[AП Ђ\±! Ѓ\D
 ‚\ЯШ
 ѓ\¬#	 …\kІ †\–6 ‡\|» €\<a ‰\«ѕ ‹\ѓ_ Њ\Єr Ќ\ k  Ћ\{ Џ\|6 ‘\Pљ ’\-› “\јk ”\Чо •\*? —\“ \І©
 ™\Г љ\D… ›\VУ ќ\< ћ\ЃЫ џ\зЛ  \q Ў\Ok
 Ј\Q  ¤\у Ґ\GІ ¦\
  §\ИШ ©\–! Є\­ «\Ёq ¬\?Ё ­\«ь  Ї\+ °\јF ±\	 І\Ч= і\${ µ\©Ъ ¶\k
 ·\"н ё\оЯ №\Ик »\™Щ	 ј\&‚ Ѕ\„п ѕ\~ ї\ИМ Б\i В\kf Г\»¦ Д\y% Е\#$ З\™? И\§' Й\)Х К\¬} Л\Vщ Н\Щ
 О\мv П\Uw Р\Ђf  С\YW У\Х3 Ф\ч_ Х\з“
 Ц\Ђ* Ч\\) Ъ\КЪ Ы\2|
 Ь\<[
 Э\<n
 Ю\Яі Я\тЏ а\L б\!‡ в\иі г\№ д\Ф е\ыґ ж\јЖ з\aI и\D.
 й\j к\» л\љ м\А@ н\њ о\­8 п\pј р\0с с\ћ т\ЊГ у\td ф\ЃJ х\Qb ц\ч0 ч\|± ш\·– щ\WЭ
 ъ\Ќџ ы\”‚ ь\ур э\qк  ю\тэ я\Ђ Ђ]Зњ Ѓ]јГ ‚]#я ѓ]гз  „]цЇ …]Vы †]•™ ‡]Nќ €]Е- ‰]rе  Њ]j“ Ќ]Яs Ћ]bр Џ]к> ђ]}] ‘]І,
 ’]Uп  “]г‡
 ”]щ\ •]‰І –]OЫ —]45  ]Џ ™]иЉ љ]( ›]°М
 њ]„№ ќ]5™
 ћ]Tщ џ]n–  ]Ї Ў]Њ ў]KЗ Ј]Ню ¤] p Ґ]Бь ¦]Cв §]Ыь Ё]Щ ©]@ Є]] «]В ¬]e” ­]0r ®] б Ї]ґ¤ °]Ѓs ±]вВ І]Z^ і]v ґ]> µ]xЎ ¶] ¶ ·]шd ё]еX №]йќ є]IЁ »]¶ћ ѕ]ъM ї]­ А], Б]gд В]W  Г]Џ7 Д]b Е]»ў Ж]8 З]•] И]|Э Й]н3 К]’Э Л] М]2} Н]§Т О]Q П]w  Р]Jf С]эP Т]pz У]ДN Ф]у  Х]§П Ц]“І Ч]ќЬ
 Ш]юw Щ],А Ъ]H@ Ы]ѕA Ь]Sю	 Э]н Ю]я" Я]б а]j1 б]а4	 в]шD г]B’ д]мL е]•%	 ж]хИ з]ЖЖ и]и й]ыI	 к]‹F л]Xv м]ыН н]b§ о]h‰ п]э© р]ы0 с]-_ т]Pќ  у]чy ф]фК х]к ц]Vo ч]оє ш]@ щ]w ъ]D` ы]йz ь]п@ э]#Ѕ ю]#Ю  я]"… Ђ^ы7
 Ѓ^ФТ ‚^ж< ѓ^s“  „^a …^ж‚ †^2т ‡^Уќ €^: ‰^HГ Љ^с_ ‹^ќЂ Њ^рR  Ќ^C Ћ^•„	 Џ^єџ
 ђ^m‡ ‘^™№ ’^ЎЉ “^	Е ”^®Ч •^bУ –^Щ] —^ЯИ ^Ж~
 ™^Ил љ^С+ ›^Д© њ^cR ќ^‘©  ^› Ў^ш  ў^У Ј^µЊ ¤^В	 Ґ^&P ¦^±" §^+ћ Ё^KЙ ©^|  Є^bР «^ e ¬^<— ­^A ®^Z[
 Ї^—Z °^vі ±^: І^[ і^љБ ґ^Н µ^љт ¶^…® ·^·B ё^|„ №^Э  є^л »^-j ј^¤ Ѕ^МЉ ѕ^¤ ї^nЄ А^T
 Б^ня В^Ћ- Г^иќ Д^УЯ	 Е^к Ж^_O З^ыЖ И^’F Й^]У К^«$ Л^iA М^П[ Н^±	 О^4€ П^aЫ Р^№~
 С^'9 Т^5’ Х^ј
 Ц^Ѓи	 Ч^”Ю	 Ш^Э< Щ^“ Ъ^; Ы^4m Ь^b± Э^і Ю^$d Я^џ¬ а^и б^p“ в^УG г^Д& д^e= е^V™ ж^‚Ц з^…u и^“ё й^‹X к^$ л^•_ м^gR н^¦ о^Ё¬ п^i- р^~д с^ОD т^&_ у^„ ф^™в
 х^«.	 ц^Й
 ч^EЃ
 ш^Ўц щ^y‚ ъ^шЉ ы^l ь^lґ э^мO ю^Tо я^3№ Ђ_Вџ Ѓ_ – ‚_q ѓ_„. „_ЉS …_Ѓ
 †_/v ‡_µ‰ €_"G ‰_L0 Љ_PH ‹_Ю Њ_я‰ Џ_,6
 ђ_}W ‘_“а ’_–т “_Є° ”_ •_эO –_Ш  ™_p
 љ_Ч
 ›_‘Щ њ_— ќ_УT ћ_л џ_pџ  _‰^ Ў_}Љ ў_JГ Ј_ђ™ ¤_СЯ Ґ_uЃ ¦_+! §_ё3 Ё_!"	 ©_8э
 Є_єю «_tХ ¬_•m ­_І ®_mh Ї_wш °_
 ±_}м І_!А і_vћ ґ_d—  µ_µ* ¶_$0 ·_ЇЕ ё_6	 №_џ­ є_•
 »_Њн ј_‡П Ѕ_O! ѕ_єb ї_( А_сK Б_—к В_Ћ Г_Џ Д_.R Е_U”  Ж_ѓt З_о@ И_xв	 Й_i' К_18 Л_IЙ М_w¤	 Н_xj О_U П_ь$ Р_`
  У_Kа  Ф_й† Х_С¦ Ц_’N Ч_T Ш_±й  Щ_5 Ъ_уЬ в_u] г_®r д_к е_Ih ж_# з_
O и_ЇЩ й_:Р к_J н_— о_·s п_ъ р_іэ с_є… т_±ц у_УЅ ф_< х_Kх ш_М¬ щ_fЕ
 ъ_’ћ ы_*! ь_4ю э_B ю_ю я_
 Ђ`Iм Ѓ`/џ ‚`пЋ ѓ`]l „`	ђ …`Ѕ8
 †`ФТ ‡`@' €`Љ ‰`ЩO Љ`Їю ‹`" Њ`3 Ќ`T› Ћ`сЕ Џ`ћї ђ`v ‘`'c ’`Ъ$	 “`G ”`Ґ •`Іµ –`‰г —`к `§З  ™` З
 љ`Ґн
 ›`юї њ`2і ќ`V! ћ`›} џ`Пы  `9 Ў`N" ў`>м Ј`¦[ ¤`· Ґ`“ж ¦`)^ §`ќв Ё`љ ©``, Є`y	 «` ¬`W ­`Л ®`  Ї`ќ~ °`µ' ±`] І`Ў і`{Ц
 ґ`Б µ`8Э
 ¶`NЖ
 ·`c©
 ё`
 №`Л
 є`б‡ »`X ј`di Ѕ`“г ѕ`Х> ї`Ў	 А`‘Х	 Б`b В`\ Г`Ь: Д` Е`:Й Ж`B З`c3 И`de Й`ю К` c Л`№» М`$г  Н`n О`Ђ) П`Ц; Р`AЊ	 С`Йѕ	 Т`ЕЎ У`Хж Ф`ш Х`6€ Ц`†Г Ч`)џ	 Ъ`кц	 Ы`iц Ь`
 Э`?Ц Ю`[ь
 Я`}щ а`u}
 б`ј/ в`¬w г`G[ д`W&
 е`pы ж`и з`'l и`LЋ й`оЧ к`j~ л`C м`Ю{ н`ЮҐ о`Ъx п`ч> р`Ж” с`¶3
 т`|п у`э ф`ЄА х`Щo  ц`±е ч`Фs ш`\µ
 щ`—и ъ`·У ы`K  ь`	 э`Ўд ю`|к я`Ф% Ђa= ЃaЕЪ ‚a.M
 ѓabZ „aЮ' …aнg †a7л ‡aG €a†п ‰aЮґ Љa ‹a^¬ Њa% ЌaЈр ЋaЇУ Џaµ/ ђa]K ‘aП% ’asс
 “aоD ”aт •aС‘ –aI
 —aAл a}N ™a–u љaкY	 ›aюq њaљР ќa
 ћaь џa«Ѕ	  aСJ Ўa¬+ ўa— ЈaYr ¤aЭг Ґaът ¦aђ §a+q Ёa№л ©a{Є Єaeь  «aР  ¬adµ ­a0 ®a * ЇaiЦ °aјЗ	 ±aП Іa"њ іaќr ґaWz µaвш ¶a »	 ·a‡Є ёaЙь	 №aYf јa:Х ЅaЗк ѕaV” їa/ѕ Аa‚ Бaл
 ВaЁL	 Гa^ Дa>#  ЕaТ7 Жal4 Зa^з ИaMВ	 Йa°
 Кafз Лaщ  МaFq Нa®h ОaЩL
 Пa2К РaвО Сa¬- ТaЭИ  Уa
K Фa„К
 Хa9! Цa) Чa¦Ј ШaEЎ Щaљ§ Ъatl Ыam ЬaЙ Эa-f ЮaJ% ЯaMе аa03 бaЅ8 вaн€ гa‰ дal	 еa% жabџ
 зav+ иa§“ йa­Y кa›[ лa2е мan® нaчe оaНЌ
 пaюў	 рa`„	 сaJ тalЃ уaт№ фaђ1 хa“Ш цaВЧ
 чaVн шa°7 щa  ъaЄ$ ыam, ьa® эa›а юa/  яaЊ
 Ђbjt Ѓblu ‚bG
 ѓbД
 „b"a …br, †bы. ‡b7¤ €bмб ‰b'У Љb)Ў ‹b(f	 Њbr} ЌbЈK
 ЋbU– Џb'4  ђb†Н ‘b') ’ba, “bTЕ
 ”byЛ •bЭЮ
 –b»)
 —bЊь b ™bЧ љb+Т  ›bЗС
 ћbи, џbВ7  bf Ўbо¦ ўb} Јbђ°  ¤b2¬ Ґb%й ¦b5  §b6  ЁbТј  ©bµA	 Єbђ «b›щ ¬bБX ­b›ћ ®bmЭ
 ЇbА+ °bAЏ ±b‰ў Іbр8
 іb& ґb/| µbZ5 ¶bј ·bЈ> ёbХц №bЙљ єbCљ »bе јbЅѕ Ѕbўз ѕbг[ їbљ¬ АbЕ™ БbL® ВbС•  Гb+_
 ДbФГ ЕbЩА
 Жbэ$ Зb¤Р ИbЮЩ Йb†4 КbЏ ЛbЈ" Мbkv	 НbЊ№ ОbИХ Пbg Рb}я СbX Тb" Уb/r Фbы4 Хbd— Цb\& Чb–D Шbьy Щbh	 ЪbШЁ
 ЫbiЌ  Ьbрz Эb
› ЮbЛЋ Яbцa аbEЙ бbэµ вb· гbЯJ дb\ еbzi жbЃК зb
Ь иbВЁ	 йb« кbЇї  лbNВ мbvщ нb‰	 оb®Л пbѓд рbА	 сbа{ тb'> уb№
 фb† хbЖ$ цbx чb«4
 шbGt
 щb«“ ъbѓ? ыbЩg ьbL эb‘ ЂcЦ ЃcZ ‚cЏx ѓc:Е „c` …c<Ц €c€Z ‰cЪ$
 Љc&Ш ’c8€ “cФ– ”c' •cGБ
 –c@Л —cwђ cm/ ™cWл	 љcФ¤ ›c6ъ њcuЫ ќcэу ћcР џcШr  cЊp
 Ўcz
 ўcRЖ ЈccМ ¤c~  Ґcu
 ¦c© §c•R  Ёc<+ ©cЎБ Єcк’ «cЪY ¬cQe ­cю$
 ®cњC ЇcЇ
 °cТG	 ±c'- Іc2  іcoФ ґcV‚
 µc­в	 ¶c[= ·cЖщ ёcЎџ №c№ єcwЎ »c)в јcиР Ѕcн; ѕcњў їcBе Аci’  БcЛ Вc:_ Гcб Дc%У ЕcХІ Жc[ґ ЗcХд Иcn  Йc›у КcРz ЛcG Мcл• Нc(З Рcp Сcь ТcAO Уc.ћ	 ФcvЄ ХcZ8 Цc( Чc ШcId Щc	x Ъc‰є ЫcOџ ЬcЊИ ЭcІ ЮcX ЯcPm аcА  бcN» вcп гcn дc]Є еc@f жcVП зc›Р иcg йcеґ кcє# лcј? мcw* нc3-
 оc'н пc‘% рc&/
 уcХ3 фcAщ хcЂ цcЮ чcu шc]?  щcґЊ ъc,) ыcT“ юcџЃ яcБФ ЂdЄ ЃdЮн ‚dK ѓdQ „dђф …dЌ †dYш ‡d!Љ €d7 ‰d7¬ ЉdS
 ‹dwШ Њdж= Ќd7° Ћd<ї Џd†& ђd“д ‘dt% ’d_B “d•• ”dИћ •dЛ„ –d©  —d~Ў dЃЁ ™daJ љdі ›dµ; њdqћ џdс  dYК Ўd^‰ ўdнх Јdё ¤d»Ћ Ґdэ9 ¦dСќ §d«ь ЁdъҐ
 ©dW’ Єdњi «dі ¬dЉf ­dNы °d4* ±dОZ Іdx… іd№ю ґd‚ф µdJ ¶dг# ·d\E ёdС №dЏ єd·о  »ds	 јdАў	 ЅdЯU  ѕdпЊ Бd­¦
 Вdc  ГdЪ Дdхm ЕdЅq Жdнj ЗdТ ИdHМ	 ЙdP”	 КdЫ Лdњn Мd…ю НdA
 Оdњ ПdдA Рd~ч Сd~. ТdўШ Уdб№ Фdiz ХdзY Цdbм Чd)t Шdа‹	 Щd~Ј ЪdЬs Ыdx7	 ЬdH3 Эdx” ЮdЖ Яd. аd№ бdX вdDў гdxz дdc еdZ† жdшµ зdМT иdd йd№s кd|М лd)К мdПс нdР! оdЋ пdН рdhЂ сdp& тd+o уd°	 цd› чd"s шdPw щdїw ъd™ ыdдA ьdcЖ эdјg юd­
 яdи ЂeC
 Ѓe2ш ‚eћ
 ѓeЦ „eU, …eDП †eТ ‡e7н €eЧ@ ‰eЮХ ЉeQн ‹eXс
 Њe#Р
 Ќeє0 ЋelЕ ЏeІќ ђe)н “eйї ”eSо
 •ew• eА	 ™eSM љei ќe± ћe;ќ џe®‚ §e~c Ёe€ѕ ©ecч
 ¬e3n ­eсn ®eќm ЇeБа °eЁ1 ±eтЩ ґe8c µeЬє ¶eк, №e*Ш єeI »e¤ 	 јeШ Ѕecd	 ѕeф їe}с  Аe&§ БeLЏ ДeJ Еe­( Жe8# Оe&N ПeК
 Рes– Уe, Фeхw Хe%
 Цe|Ћ ЧeH· ШeйЖ ЩeA« Ъe№@ ЫeёZ Ьeкќ Эe(H ЮeЙ§ Яe:V аe%­ бeЪ вeл гeWy дeюe еeL! жe«
 зeХ№ иeу¬ йe¤ кe.щ нece	 оeе“ пe„­ тeЂi уeВT
 фe чeѕ шe)¦ щe’о ъeЭШ ыeM8 ьeВP эe(љ юem яeL ЂfF Ѓf·. ‚fL  ѓfw*
 „fвґ …fЉн †f›q  ‡fфК	 €f—% ‰f7b Љf°s ‹ft: Њf 4 Ќf†	 ЋfЗ	 Џfј ђf%П ‘f›1 ’f!х
 “fЄt ”f°4 •f|n –f5з ™f/	 љfYЧ ›fОб њf© ќf†x
 ћf!и џf¤O  fТ
 ЎfEв ўf®Y Јfѓ$ ¤f Ґf] ¦fјЬ §fЂI Ёfк 
 ©fсЃ ЄfsЖ «fГ ¬fе
 ­fK8	 ®fnЋ ЇfеD °fф ±fh
 Іfщ іf¶o ґfца µf_x ¶fe ·fй ёf^г »f`Я јfэц ЅfзЊ ѕfоь їfЋв АfМl  Бfё Вf©, Гf•o  Дf^Ц Еf1K ЖfЙ Зf\» Иf—e Йf.~ Кf’­ ЛfЄF Мf«U Нfв* Оfџ ПfS7 Рfё‰ Сftы Тf` Уfѓ ФfXЋ ХfdЯ ЦfС ЧfЕ
 ШfA" ЩfK Ъf”j Эf[M	 ЮfH% Яfny  аfЈZ бfюя вfRW гfэѓ дfpV еfSd жfЮ зfЙ 
 иfТ$ йfИ
 кfЎ лfъ  мf^а нfIe оf— пf: рf‚Њ сfИ!
 тfmы уf‹“  фf·m хfэX цfќ чfPп шfЗ щfш* ъf(G ыfи¬ ьfК яfЄЪ ЂgЈ% Ѓg1р ‚gЄ¬ ѓgfђ „g·з …g\“ †g.« ‡gtR
 €gУЩ ‰gnф ЉgјЬ ‹gч> ЊgEэ Ќgo` ЋgП® Џg_« ђgi[ ‘gЦ@ ’gЌ “gB	 ”ga •gуC
 –gЃ —gйQ g‘
 ™gТu њgЏ± ќgp ћgЭґ џgp`  g • Ўg3ђ ўg ЈgAЊ ¤g(	 Ґgь9 ¦gzѕ
 §g ЁgЬЏ ©g$4
 ЄgБ «gы™ ¬g _ ­gЋ ®g-#
 Їgыe °gБ· іgN ґg>щ µg™б ¶gј ·gYn ёg »gg,
 јgєњ Ѕgс° Аgн@ БgC Вg¬Х	 Мg
9 Нg\s Оg9І Пg№к Рgaћ Сgт ХgУ Цg^; Чg0О Шg@Џ Щg)л ЪgA( ЮgV›	 Яgшs аgдH бgw вgґґ гg'R зgжO иgўп  йgDi кg6¶ лgнї мg(є рgЎ– сgрT тg|Ы уg ¤ фgk хgG цgЧх чgCo шgґ	 щg1' ъgЖ„ ыgqД ьg#L эg\§	 юg”n яgЪм	 Ђhчf Ѓh„2 ‚hЈю ѓhэ	 „hљ›	 …hё †hv
 ‡hK €h
 ‰h/§ Љh–Ќ Џh'} ђh,В ‘hЄћ
 ’h\g “hS ”h k hк) ™hс\ љhҐ ›hnъ њh‡	 ќh>m ћhV џh»З
  hyі ¤hВB Ґh„ ¦hнg §h%Ї	 Ёh#$ ©hК% Єh\О «h  ¬h…1 ­hWЦ ®h	  ЇhUё іho ґhgG µhЃ3 ¶hЬў  ·hё2 ёhоы №h& єhь< »hГЅ јhJ№ ЅhЄ* ѕhЎ ВhZф Гhё® Дh-Ж ЕhЎ™ Жh
P ЗhЋY
 Иh@~ Йhuч Кh1\ Лh+ МhP€ Нh29 Сhi€ ТhPC Уh…ь Чh. Шh
Џ ЩhУO  Ъh” Ыhѓ9 Ьhщѓ аhb. бh›p вhvА гhА¶ дhцш
 еhШK жhЋr
 зh¶v иhIм йhX' кhЎr лhа] пhУ5 рh8z сhи  тhЕ° уh!є
 фh}Р хh+ цhУW чhG ыhЏ ьhEх
 эh–Й юhЫ¦ яh=Ї
 ЂiъҐ „iF° …i`L †iЧw ‡iLў
 €iFЖ ‰iжЖ Ќiјl	 ЋiљЁ Џi]с ђiё0 ‘iМЏ	 ’iw “iе`
 ”iфД •i’R ™iЮ? љi“ж ›iє– џitЦ	  ih Ўi[@ Ґiм ¦iGP §iwA Ёi+Э ©iв; Єit5 «i
 ¬i/д ­iМ° ®iшA Їi&э °iьэ ґi2Е
 µiDС ¶iЬ‰
 ·iЬK
 ёihъ №i§ Ѕiл> ѕi їiВ ГiћF
 Дiј@ ЕiІs ЖiъЈ Зi‰
 ИiИј Мi{С Нig2 ОiЃЌ Тiig Уiјы
 Фih Хi~ Цiё ЧiЙ. Шi] ЩiЂљ
 Ъi™0  Ыiu’ Ьi» ЭiЄТ еiлП жiBФ зi€Л иiP#
 йipП
 кi‹ў лi– мi
 нiЕ° оiѓ™
 пi· 
 рiВ”	 сicЏ тi"H уii€ фi]5 хio8	 цiЏЪ чi$ шi—Ї щi¦v ъiЎҐ ыimj ьi[ѓ	 эia& юiдѕ яiэf Ђjф! Ѓj
ї ‚j‡$ ѓjA» „jHЂ …j    †jД ‡j"Ќ €jKэ ‰jБh Љj`С ‹jў¤
 Њjу
 Ќj Ћj	^
 ЏjЄѕ ђjж ‘j‹„ ’jЌ “jцъ ”j* —j&P jчw ™jГ љjлж ›jЊЉ њj!… ќj ћj–µ џjuы  jщҐ Ўj¶љ ўj Јj0к ¤jуA ҐjіМ  ¦jL]
 §j Ёj»г «jPТ ¬jє ­j|q ®jџ ЇjТw °jІ ±jДг ІjҐ„ іjH

 ґjc] µjyЪ ¶jЏ ·jEд ёjПr №jЂ№ јj’®	 Ѕjж$ ѕjyЄ їjЏ† АjъП Бj6 Вjуi Гj<‡ Дj›Х ЕjЮѕ ЖjT™ Зj)# ИjµЋ Йj*е Кj№g ЛjїЇ Мjяd
 Нj–L РjЃп
 СjK§
 Тj, Уjзх  Фj/Ј Хjвр ЦjQ ЧjbЛ Шj}џ
 Щj’Т ЪjBл
 ЫjfF ЬjД ЭjBї Юjущ ЯjТ аjЯ бj‚Џ вjН гj< дjН еj…ѓ жj}{ зj%  иj`5 йjЫ6
 кj¶› лj)  мjЦ> нjJщ оjЫT пjqs	 рj сjH тjЯЖ
 хjp цjъе чjЅ« шjЩЛ щj¦T ъjЇ7 ыjфя
 ьjk
 эj9Д юjf· яj
$ Ђk*
 Ѓk(щ ‚kBИ
 ѓk_в „kО …kґд	 †k ‡kбЏ €k$л ‰kГи ЉkD ‹k­я ЊkЙ Ќk°Z ЋkЪО Џku{
 ђkс ‘kя~ ’kЭД “k§ ”kL •kџ
 –kч —k®>
 k]Ъ ™kлt љkz ›kи	 њkм ќkё­ ћkoУ џkЁ±  kФМ ЎkOН ўkEЭ Јk•ч ¤kџ Ґkї ¦kЯ@	 §k‡ ЁkеЪ ©kэХ Єkeґ «k&‘ ¬k–± ­k ®k–п
 Їk!Y	 °k·Q ±k№6
 ІkB^ іkБn ґk| ·kv® ёk‰e №kjѕ	 єkЎг »k`Њ јk	[ Ѕkњ3 ѕkY0 їkЩ>
 Аkbъ БkЬ Вk ь ЕkЖх ЖkV{ ЗkY КkКК Лk» Мkлі  Пk…Ф РkЄ Сk"ћ ТkwЧ УkG› Фkж  ЧkxЪ Шkb
  ЩkW– ЬkГ% Эk‘ Юk
ж
 Яkв. аkЅ@ бk&c вkиQ гkЅ дk• зk™у иk^  йkкn мkBи нk”P оkґЖ	 цk‡И чkЯг шkфЈ щk]) ъkЪq ыk#а эkВ& юkoД яkо Ђlxп ЃlЈ ѓl°
 „l3Ѕ …lsп †lзh ‡lbO
 ‰lz6
 Љl—; ‹lи ЊlЏC
 ЌlЅд Ћlqя ђlx  ‘lS? ’liW	 “lћ ”l± –lб —l·a l*Х  ™lћ љl]й ›lТѓ њlє& ћlс)
 џlHз  l/% ЎlmP ўlВ¶ Јl4Р ¤lMа	 ҐlКZ ¦l}} ©l: Єlp+ «l=э ¬lТ¦ ­lJ ®l+f °lQ ±l»ф ІlR іl^~ ґl€а ¶lkя ·lj( ёl~ц №lй· єl{ь	 јlЛЫ	 Ѕlх ѕl%
 їlv= Аl„Н Бlз* Гl5ц ДlЖЅ	 Еlx
 ЖlМЪ Зlж№ Йl¬‡ Кlќ6 Лlхі Мl‹И	 НlшF  Оl=+ Пlсn Сlц§ Тlл УlX Фl=	 Хl
7 Цlзп Чl2-	 Шl	 ЩlQ| ЬlФ Эl§Ё ЮlWd Яl$A аlїl бl’) гl‘ґ дl` еl7	 жll§
 зl¤о йlЊ кlІ
 лl”n мlЋП нl· пl­џ рl„в сlъK тlЕі
 уl¬\	 фlR+ цl/
 чlцш шl \
 щl?” ъlн` ьlјW эlФO юl4С яlО Ђm…J	 Ѓm8? ‚mЊ „mzu …mL †m·$ ‡m°m
 €m ‰mёя Љm'r
 ‹m"ґ ЊmGь ЏmRЭ ђmµв ‘mТ	 ’m(™ “mf  ”mт~ —mR5  m:ц ™m·t љm>
 ›m“А њmQ џmЮA  mђ Ўm| ўm°с
 ЈmЮ ¤mГ™ §mЄІ Ёm- ©mfB ЄmҐи «m5N ¬mЁL Їm?' °mы“ ±m0, ІmЫh іmтК
 ґm ѕ ·mj‘
 ёmхC №mЧБ єm@<  »mM} јmo	 ДmЬ ЗmJ5 ИmbЦ Йmк Кm.  Лmчµ Мm™ Нmч Оmь
 Пmvл РmчЫ СmЪЉ
 ТmєX Уmt" ФmS Хmo¦ Цmґ   Чm!І Шm"° Щmн ЪmQђ Ыmo0 Ьm-‡ ЭmGУ Юm" Яm"№ аmи4 бmыG вm{h
 гm_: дmR еm4 иmхb  йm#г кmмЖ лm[& мm©Л нmдж оm+С пm% рm8 сm5Ў тm8D уmНЮ фmkА хmV цmВ• чmGG шm*t щmЏ- ъmЄЦ ыmС· ьmhу эmГ} Ђnбы ЃnN ‚nі] ѓn'и „n4 …n>…
 †nR«  ‡nљТ €n§є ‰n© ЊnBp
 Ќn,Ж
 Ћn? Џnh ђnЮI ‘nO] ’nюњ “nс ”nN± •ncс –n¦: —nхt n7 ™nьf њn'[ ќn¦  ћn© џnЭВ
  nqЛ Ўnkн ўn	P ЈnФ±
 ¤n
9	 ҐnТЮ ¦nФ §nИE	 ЁnВ) ©nЧґ Єnкй «nр ¬nzШ ­n~ї ®n"= Їn–Ш  °nД— іnЯ ґnGl µnr ¶nШ% ·nФ† ёn- №nј єnк« »nЕ? јnд,	 ЅnМл ѕn3 їnю Аn8
 Бn‚к ВnKO	 ГnП Дn”†
 ЕnLI ЖnРй Зnїл  Иnгб Йnн Кnlr
 НnЈП
 Оn‡У	 Пnk© РnЈг СnrЧ Тnr  УnF` Фn|[ Хn€ф Цn1C Чn•C  Шnд3 Щnl Ъnj	 Ыn7J Ьn‘ Эn)ґ ЮnЬf Яng№ аnН› бnЭ‰ вnxМ гnI дnmВ еn9 жnі зn­џ	 лn мn# нnи оn·* пn‚d рnХ	 сnxЧ тn8Щ хn№‘ цn† чn№л шnrЎ щnHЭ ъn\ѕ ыnҐ ьnщ эn6 юnI/ яni7
 Ђoђ` Ѓo­ў ‚oСю ѓo]Љ „o±А …or  †oЂ# ‰o·R
 ЉoдU ‹o\Ї ЊoR Ќoџ! Ћo
Ќ ЏoЂЦ ђoй ‘oOЪ ’oMФ  “oьm ”orЫ •oN –oћ7 —o‹© o§^  ™oБ! љo‘х ќoТЧ ћoґж џoЌЎ  o& ЎoЯ]  ўoa^ Јo‚1 ¤oП’ Ґoё; ¦oGѕ §obL Ёo‡-
 ©o­ѓ
 ЄoиI «oМ ¬o
 ­oVџ ®o/‘ Їo e °o‹њ	 ±oтЄ ІoЮ” іo‰ ґo w µoч ¶ou± ·o/ ёo„p №o
 єon »o јoB	 ЅoFф ѕo]© їof”
 АoхЗ Бo+А Вo®с Гoшо  ДoќЅ Еoё+
 ЖoН‘	 ЗoП Иoёx Йon9 КoX< Лo”µ Мoфњ Нoо‚ Оoe ПohЏ Рoиџ СoD‰ Тo
 Уo5 ФoЪн ХoЅВ Цo3 Чo,µ Шo> Щo'ў Ъo‰C
 ЫoЈЋ Ьo‹Г ЭoєР
 ЮoИ! ЯoзХ аoп бo”э йoHу мoи нoЪЪ  оoэћ
 пow\ рoё3 сo тoR уo,ш фo#л хoK
 цo@ чo{Й шoxД щo©· ъoMw ыo Е эoс[ юoя яoH# Ђpл
 ЃpB„ ‚pЉщ ѓp`л „p4­ …p•a †pН} ‡pбЙ  €px ‰pnЪ Љpћ№ ‹pcь Њp Б ЌpИ
 ЋpУ ђpTш ‘p{a ’p~д “p€П ”pыE •pfЗ —pµ€ p‰a ™pг„ љpЪђ ›p±E њpњ= ќpEo
 ћp/„ џpлТ	  pG	 ЎpЬЁ ўp^ Ґpпm ¦p‘ §pH0 ЁpС» ©p8® Єph «pд ¬p0Н ­p ®pH¶
 ЇpЩ °p> ±pЩл Іpk іpш| ґpYЅ
 µpґT ¶pа$ №pиЏ єp+& »pї  јp®Ч Ѕp+‰  ѕpЎ· Вpk Гpмµ	 Дp^	 Еpў7 Жpкж  ЗpEN ИpZ\ ЙpЙL Кpт
 ЛpЄ™ МpУ’ НpТ\ ОpЧ. Пp¤± Рp[Н УpхЖ ФpС Хp;л Цp“	 ЧpАJ Шpр
 Щpz; ЪpeЩ ЫpRћ  ЬpЋ вpЗ„ гpT‡ дpy« еpА
 жp'Љ зpjг иpYт йp‹ кp” лpMD мpД.
 нpeќ оpы  уp™H фpb3 хp\ цp!1 чpфџ шpУ. щpЂ" ъpъ,	 ыp…{ ьp9с эpСџ Ђq°
 ЃqЊ§ ‚qrО ѓqLк „qвA …qL †q°' ‡qЅИ €qе€ Њq„Є ЌqVэ Ћqм·
 Џq  ђq„h ‘qЧ
 “qsІ ”qќx  •qз –q»8 ™qуЏ љqI‹ ›qhЬ њq=§ ќq‹D ћq…  qс ЎqRЪ ўqдэ Јq3		 Ґq"
 ¦q¤Ў §qЮщ
 ©qЩy Єq¬ж «qtх ®q0k Їq-Ћ °qДY ±q,J	 Іq@ іqЖ ґqЦ% µqXш	 ¶q4E №qмЙ	 єqс »qф ѕqИщ	 їqшз Аq2 Гq»Ф  Дq]r ЕqVА ЖqKЕ Зqd Иqд Кq™  ЛqЉР МqВ  Нq&k ОqњФ Пq:P РqХп ТqAs УqQю Фqѓ ХqШ¶ Цq0ч
 Чql‡ Шq[> ЪqIZ Ыq^Ј Ьq{ю ЭqrЃ Юq5џ
 Яqµ гqќ$ дqД  еqў жq­r зqу: иqDы йq1л мqrѓ  нq
щ оq>Э пqJ“ рq0c сqµ тq»  уqх фq"› хq‡
 цq^+ чqѕA шq›a
 щq,k	 ъqКp  ыq+ ьqVђ  эqУ- юqщ яqMі Ђr6 Ѓr6" ‚r2Э ѓr®p
 „rкУ  ‡rb™ €r?© ‰r}d Љroј ‹rг ЊrЭЗ Ћrчэ
 Џr= 
 ђrYX ‘rј) ’rK© “rЏ  ”rУ	 •rкТ  –rЫN —rФ	 r@ ™r=C љr¶б њr·
 ќrщ+ ћr`S џrDз  r-O Ўrk ўr¶x ¤rЬЧ Ґr5 ¦rЅо §rEл Ёr[њ ©rБ‚  Єrh’ «rNЙ
 ¬rz ­r&Є
 ®r Їr
 °r}(  ±rтy  ІrXР
 іr+• ґrҐИ µrµy ¶rY ·rЧ ёrГ
 №rGM єrС¤ »rАх јrЊ Аrx Бr§ж Вrѓ{
 Гrі‘ ДrJы Еr№D Зr8‡ ИrяЕ Йrп
 КrщЭ Лr®З Мrљџ  Нr|  ОrЪK ПrъL Рr\[ СrџV Тr}Ч
 Уrў Цr›\ ЧrЭK ШrяУ ЩrБ Ъrd ЫrЄд  Эrvљ	 Юrѕ Яr…[ аrЇ бr7X вrлґ гrЂґ дr–R
 еr· жrйЂ зr(H иrRс йrіз нrд® оrҐь пrуJ рr@ сr(р тrД фrЭ хr3Ђ цrЧТ чr  шrб|	 щrJќ ъrЏ ыrџ ьrS+ эrlю	 юruu яr{Ї ЂsтА „s~
 …sВЄ
 †sўй €s? ‰sй– Љsк‰ ‹sаG Њs., ЌsZл ЋsЫ[ ЏsCЄ ђsЦщ ‘s<Э “sf ”s¤e •sњU –sУ —sе“ sЬ` ™sWЁ љsМв
 ›s P ќsn ћsЕ? џs€S
  sи4 Ўsq® ўsш№ ЈsxP ¤sпг
 Ґs— §sм» Ёs‰ ©seД ЄsЪЪ «svb ¬s$а ­s7 ®s|ћ	 ЇsЭБ іsЮї ґs	 µs€  ¶sґo ·s¦У ёsёj №skі  єsО »s?Ш јsшР ЅsыО
 ѕs©О їsВe БsЬ ВsВ ГsOТ ДsцР Еsо ЖsћL Зs> Иs0 Йsі Кs№z Лs0 Мs|Л  НsЭ[ Пs<Ъ РsҐЗ СsyІ ТsgЙ	 УsЗЂ ФsJ: Хs'Ї Цs|і Чs‹щ ШsЏh
 ЩsцМ  ЪsF_ Ыsґ Эs?Z Юs‰f
 Яs аsхm бs~№ вsЯA
 гsїЋ дsњ® еsН зsѓ« иsщµ йs<к кsџО лsgа
 мs±€
 нsNj оsZу	 пs|Ѓ сsєЉ тsЃ~ уs#k
 фsnЈ  хsІ	 цsАЁ чs€s  шsѓ@ щsЯ—  эs© юsўI яs© ЂtxВ
 Ѓtе‹ ‚t„	  ѓt=‚
 „t·м
 …t©Э †tЉЧ ‡tОz	 €tdѕ ‹tg| Њt7o Ќteч ђtЃ— ‘t”ш ’t’j “t}з ”t§Ю •tF –t‘ —tFЪ tс ™tе љtЅп
 ›t†т ћt#  џtкY  tЕr
 ЈtUц ¤t‘. Ґt"р ¦tх §tљR ЁtU ©t5 ЄtФD
 «tВг  ¬t7№  ­t…V ®tѓЦ ±tХ
 ІtlЂ іtдD ¶tз ·t-
 ёt №t$‚ єtДЕ
 »teк јt
з Ѕtј+
 ѕtQ  їthЭ АtR БtW¦ Вt‘Щ
 Гt@Ъ Дt*$ ЕtЗћ ЖtХO ЗtD Кtо”
 Лt1 Мt-@ Нt–v ОtЏ– ПtЬ3 Сt’І Тtьї Уt&Z Фt k ХtSы Цt$ Шtbї Щt*D Ъtiґ Ыt·›  Ьtю Эt6 ЯtшЈ аt 7 бtЉ вt›  гt¬€
 дtэ жtj; зtCЌ
 иtGj
 йt#Ь
 кtyY мtкЭ	 нt… оtЦe  рt‚Н сtГЕ тtз уtпй фtґn цtІ\ чtЄ» шt€o ыt&с ьt>¦ эt­K юtG яt[ Ђu^­ ‚u_Л ѓuг'
 „u¶; …uxа †u^Л
 ‡uЎ  ‰u‹о ЉuA ‹uk6 ЊuЩ ЌuҐХ Џu#? ђu@у ‘u‚Х
 ’uёЦ
 “ubd •u –uQ9 —uы uъj ™uл ›u–§ њu„
 ќu<ф ћubb
 џuТЖ  ЎuЋї  ўuxD Јu<$ ¤uб ҐuB ¦uљЉ ©uЦА Єu‘& «uH ¬u3в ­u®Z
 ®uюВ
 °uQ® ±u„ Іu  іu5 ґuЈЇ ¶u^H ·u:| ёu“	 №uџ{ єu“ј »u±љ Ѕu|` ѕuљД їu1“ АuSЮ	 Бu>Ы ВuT( Дu‚ ЕuЮ& Жuя/ ЗuИК Иuфў ЙuҐR Лuѕ7 Мu<& НuБ9 ОuEї ПuЏй Рu„Ґ Тuйа Уuk ФuЙљ ХuЇ‚ ЦuИ‘ ШuШD
 Щu в ЪuV7 Ыu’ ЬuЃ Эu0K ЯuU: аu5ф
 бu4Щ вuћМ гuuґ
 дu›Н  еujv  жu#ф зuy иuтЊ йuЪI  кuм
 лu` мuf” нuЦ оuG· пuk[ рu† сuєА тu·џ уuг фuє хuEл цu@' чu[ шuщ 	 щu=ђ ъuЅ«  ыu4/ ьuО= яuc Ђvc Ѓv8ј ‚vоЦ ѓvцҐ „vЄK …v°– †vAR ‡vВt €vіа ‰vіШ Љv[у ‹vћЃ ЊvюЏ Ќv8•	 Ћv—W Џv‰ ђvM ‘vЇ ’v* “v¤		 ”vvЊ	 •v­{ –vА¬ —v<Є vђќ ™vPЕ љvZс ›v?і њv|
 ќvљi  ћvы џv»З ўv>\ Јvл ¤v&q ҐvSо ¦v‡ §vЃє Ёv p	 ©v”/ Єvќ( «voк
 ¬vлU ­v(q	 ®vЯ Їvею °v0A ±vg@ ІvwЊ іvC ґvю= µv › ¶v† ·vа ёv‚µ №vg єvЉо »vЂъ јv’ Ѕv ѕv7ў їv„q Аv?Ў Бvцм ВvС) Еv­R Жvё ЗvА' Иvў8 Йvы8 КvHН  ЛvЗ§ Мvґ“
 Нv» Пvе¬ Рvл Сv›Q Тvр УvЬ Хv7 Цv- Чv'‹
 Шv| Щvђэ  ЪvЃ	 ЬvҐf ЭvЪ ЮvOЩ	 Яvо’	 аvmy вv;М
 гvФ дvl” еvF жvДь зv)v йvm кvЂ( лvpй мv©Ц нv<8 оvЌУ тvЂ уv8F фvжc  хvCз цvДБ чvЭx шv¦з
 щv ъvГ¬ ыvQV ьvZя эv‰ юvd яvьф ЂwнЦ ЃwЖ ‚w/є ѓwЙ †wЋX ‡w®Ї €w›L ‰w©q Љwщќ ‹w
н ЊwEх ЌwMs Ћw¤д Џw,к ђwt‹ ‘w‚D ’w>?	 “wё­ ”w‘к  •wи‘  –w—% —w*Ц w
 ™wЎK љwUЗ ›wЌy њwџi	 ќwЋЄ ћwшV џwѕ   wDy Ўw`Щ ўw  ЈwИT ¦wУn  §w{Б Ёw®Ш ©wШ. ЄwTg «wЂ‰ Їw~ы
 °wч
 ±wф ІwўГ іwЩЃ  ґwt
 µwA ¶wBд ·wz– ёwЋ. №wE єwiс »wцP јwe! Ѕw"™ ѕw,b їwщq Аwg¬  Гw› Дw”с Еw‘Џ Жw)ь
 Зw/  Иwb Йwћй Кw™Е Лw	‡ Оwny Пwкr Рw7c  Сwљ
 ТwQo Уw№ш Фwч¤ Хw…¶ ЦwфR ЧwвP Шwп ЩwљY Ъw-j ЫwHY Ьw:u Эw±V Юwе
 ЯwфЛ аw”¶  бwѓЅ вwь• гwx< дwЫ; еwБЧ жwш7 зwє иw=J йwкс кw®Ў лwЮH мwа нwй оwЩE пw#а
 рww7 сwЄї тw•ї уw[! фwЇМ хwф  цwl8 чw$х шw©‘ щwН ъw§П ыwЯ#	 ьwПD эwm Ђxзп Ѓx+U ‚xїз	 ѓxфJ
 „xЗ …xю™ ‰xk° Љx{P  ‹xVz Њx  Ќxмп Ћx*c ЏxpЈ ђxд ‘x¦М ’x№ “xK, ”xюм
 •xцґ –x/ —xшЯ x€t ™xЩ? љxAF ›xnь њxїџ
 ќxU ћxЯ« џx5"  xЯS ЎxOђ ўxЬі ЈxЄ  ¤x(• ҐxX; ¦xуL ©xm[ ЄxHб «xљш ¬xЌ5 ­x у ®xq ЇxH 
 °x” ±xО¶	 Іxћ8 іxz› ґxоi µx]= ¶xм’ ·xЋ8
 ёxЖ. №x' єxэ” »xаЙ јxћѓ Ѕx°` ѕxb~ їxY
 Аx6  БxЭo
 Вxъо Гxnw ДxA{  Еxa‡ Жxщ{ Зxл" Иx©f ЙxЦl Кx^; Лxt  МxH® НxPА Оx&Б ПxЪ, РxзУ СxЁ- ТxЪ< ХxШ¶ Цx) Чx)0 ЩxЗ Ъx|¤ ЫxС	 Ьx/D Эx=У ЮxhЧ Яxџ
 аx®
 бxќ( вx|ъ гx 5 дxиK еx«1 жx±Ц зx‹ќ кxЁџ лx¤В
 мxV. нx1Ў оxф пx>D рxФГ сxЭ тx=. уxD фxЗ0
 хxГ[	 цxf{
 чx" шxB щx• ъx9’ ыxЊЄ ьxеЫ эxyH юx<^	 яxvЮ ЂyFS Ѓyйe ‚yL1 ѓyў „yЂЕ …yЙы  †y•’ ‡y[ €yM; ‰y±# Љy©
 ‹yҐ§ ЊyЙ ЌyЅњ
 ЋyК  Џy• ђy“«  ‘yЧ] ’yDД “yЅ
 ”yѓ6  •yэY
 –y	У
 ™yZЧ љy¶† ›y‰=	 њy+І ќyЭn ћyФЖ џy•p  yэ' Ўy  ўyЙ® Јy
 ¤y4H Ґymb ¦yDЬ
 §y†\  Ёy·% ©yRp Єyѕz «yd} ¬y)a ­yўx ®y-М Їyс‘
 °yфБ
 ±yJр Іy1P іyГa ґyT† µyаc ¶yЬ№ ·yШ ёyD №yn<	 єyо  »y”G јyJA Аy[S БyЄЩ Вy‚њ
 ГyЏХ Дyђ Еy.г ЖyЭk Зy¤ Иy(џ ЙyrE
 КyZz Лy МyRп НyДT Оy§y Пyџњ РyJ
 Сyї Хyщ7 Цy5ѓ  Чyия Шy0 Щyph	 Ъy®{ ЫyЊ= ЬyP ЭyKR  ЮykЇ Яy:€ аy— бy4Б вy=2 гy*| дyhГ еyІт жy Ћ йyкU	 кyQ= лyНа оyЌN
 пyсИ рy„щ сyz‘ тy·Њ уyэ| фyWU хy} цy{  щyћ« ъyх ыy* ьy эyW  юy.Т яyЎ
 ЂzMФ Ѓz'l ‚zґ  ѓzЬ‘ „z’· …zСj
 †zЅ ‡z«} €za ‰z§	 ЉzЊ ‹z¬Е Њz)M Ќz}c ЋzU° Џz*њ ђzћ( ‘z3 ’z† “zґ ”z4
 •z&Щ –zУ —z№» z| ™zKЦ
 љz|T ›zУu њze{ ќzЪ 	 ћz{ џzќ
  zѕ ЎzБU ўzT Јz\І ¤zGq ҐzА ©z[
 ЄzPЃ «z*M ЇzGr °zб4 ±zўD ІzЋ іz
 ґzUц µz“№  ¶z/Q ·zz
 ёzlк №z-µ єzТл
 »zҐг јzдF
 Ѕzh– ѕz8O їz‰л АzаС БzЛр Вz,N ГzQЇ
 Дz,Є Еz‡ћ ЖzС	 Зz…ь Иzб  Йz— КzBђ Лz¦Ъ
 МzІ’ НzGE Оz=Г
 Пz1m Рzєi СzиY ТzкШ Уz2n
 Фz–И Хz—‘	 Цzц{ Чz©ѕ ШzAu Щz• Ъz@љ Ыz| ЬzH. Эz–= Юz№ ЯzF аzWР бzАR вz‹ гz{ дz‡І еz»љ жzЕИ зzxy иz,р йzsV кzн лzvb мzPY нz№ю оz|	 пzCЇ рz±г сz4ґ тzUе уz*( фzк( хzЗ] цz>{ щzС[ ъzјb ыzD0 эzЄ юzљX
 яzѓљ Ђ{w{ Ѓ{•4 ‚{« ѓ{ў- „{П– …{ШF †{sґ ‡{|	 €{Ъ ‰{Фч Љ{Ии ‹{xe Ћ{nд Џ{о} ђ{лм ‘{дD ’{2 “{ћ	 ”{ќҐ
 •{?O –{5° —{‰г {®~  ™{нd љ{Q ›{\ћ њ{!т
 ќ{WO ћ{э
 џ{YМ  {; Ў{Р ў{Ї Ј{	 ¤{Ј Ґ{QЩ ¦{ч«
 §{Ан	 Ё{$  ©{і¦ Є{фц «{b@ ¬{Ѕд ­{Ґ‹ ®{N	
 Ї{сй °{¬ ±{Ё] І{fд і{њя
 ґ{тj  µ{€є ¶{©п ·{мы ё{‰	 №{Ґю є{Љ Ѕ{ђl ѕ{0Ё ї{
 А{[ Б{‚Б В{¬ Г{<\ Д{ X Е{‡* Ж{бэ З{%b
 И{_Ґ Й{яљ К{+ќ Л{RU М{V Н{х О{ П{„ Р{ґb  С{f Т{(
 У{и Ф{zм Х{І Ц{Љ‡ Ч{ р Ш{P
 Щ{hD
 Ъ{gm Ы{7>
 Ь{&o Э{f
 б{К в{ц8 г{Ј­
 ж{)б з{w7 и{Ј! й{у к{з л{f м{э н{І о{“•
 п{в} р{R$ с{ќК
 т{Б у{0Ы ф{gC  х{7Z ц{&Є ч{[) ш{Ѕ• щ{і ъ{6~ ы{ЏД ь{Ќ« э{¦я ю{ї"  я{k] Ђ|†є Ѓ|€ж ‚|ўЗ ѓ|U „|Y% …|KМ †|їµ ‡|ђx €|њґ ‰|€g Љ|Yі ‹|Ё– Њ|‘ Ќ|ш‚ Ћ|М  Џ|њ• ’|ю  “|iH ”|3_ •|щВ –|@ —|e“ ™|5) љ|Ш5	 ›|¤г
 њ|§ ќ|	Г  ћ|0L џ|кb  |9Ў Ў|xЭ ў|Ьc Ј|њ ¤|'| Ґ|ta ¦|µХ §|Л/	 Ё|™5 ©|±а Є|„2 «|^ ¬|ч? ­|ъ' ®|rl Ї|о+ °|M¬ ±|ёУ І|ч	 і|  ґ|ў
 µ|Ђh ¶|>й ·|’ ё|]D №|Pќ
 Ѕ|рa ѕ|1А
 ї|У А|пk Б|Ќf В|>i Г|ЋЩ Д|ґ< Е|їр
 Ж|№± З|, И|ґ} Й|яF К|Ѕ
 Л|€ц
 М|*V
 Н|Й О|ќ П|zр Р|MЎ С|µ Т|-Т У|* Ф|ф Х|Ыџ Ц|љ1 Ч|{5 Ш| ъ Щ|86	 Ъ|Њз Э|ЌX  Ю|‡Ћ Я|„ а|О б|И в|М е|°р ж|ЮЛ з|ѕA и|‰ й|\ к|} л|Z2 м|P› н|,г о|
 п|ИЂ р|ф с|xµ т|џ; у|q‹ ф|- х|„ ц|Њµ щ|\Щ ъ|Фп ы|ҐЧ ь|lH	 э|џY ю|љє я|Ђі	 Ђ}їЕ Ѓ}J  „}:4 …}7Ч †}c€
 ‡}З-	 €}Ф1 ‰}6л Љ};L ‹}. Њ}т, Ќ}?’ Ћ}Ё1 Џ}	  ђ}/і ‘}ЯЗ ’}LЄ “}{З ”}ѕ •} X –}†Е —}Ёо }µа ™}·Е љ}6­ ›}€e њ}zO ќ}Яп ћ}Щv џ}[  }mі Ў}ґ ў}Hv  Ј}‡Ю ¤}J{ Ґ}9а ¦}l.	 §}t‡  Ё}љT ©}M> Є}` «}# ¬}	q  ­}Жш ®}Њ Ї}_|
 °}№z ±}Ъv І}-п і}:
 ¶}ыЦ ·}TЮ ё}ц] є}М »}jI
 ј}вx
 Ѕ}ў¬ ѕ}©" ї}Љ[ Г})c Д}У  Е}яA Ж}ЄU З}yg И})Q Й}ђ[ К}і Л}±Й М}YИ Н}е О}ґR П}т Р}D С}mЃ Т}гл	 У}ЄD Ф}ћю	 Х}Ґз Ц}`‡ Ч}E(	 Ш}M^ Щ}н{
 Ъ}ђ°	 Ы}P Ь}Мz Э}P
 Ю}¦ Я}ЊT а}.Й г}П1 д}ў‹ е}Ђд ж}ќq
 з}7µ и}q  й}gЮ к}|K л}цЙ м}@н н}e о}пЄ п}"Ю р}DJ с}й@
 т}\ у}iї ф}}Ѓ х}G-
 ц}IЁ ч}р ш}C‹ щ}yG ъ}є	 ы}j ь}Џ э}о… ю}F( я}R Ђ~ё°  Ѓ~w ‚~2 ѓ~‚T „~G< …~ђ †~sP ‡~щ
 €~ґY ‰~¬x Љ~
h ‹~№Ђ Њ~х№ Џ~C± ђ~ћК ‘~И “~ ”~ыа •~m –~pN —~я  ~њ ™~6ї љ~<В ›~ы  њ~А ќ~і” ћ~¤ џ~2д  ~BН Ў~XX ¤~ѓ€ Ґ~¤p ¦~ §~Љо	 Ё~K& ©~g¤ Є~'
 «~(. ¬~ЦГ	 ­~Ж© ®~,J Ї~Єч °~O® ±~W І~oч і~ъd ґ~& µ~А# ¶~eч ·~9 ё~Ій №~Ещ є~=е
 »~У†
 ј~C<
 Ѕ~KЇ  ѕ~8й ї~іР А~Ше Б~ЏX В~v“ Г~МҐ Д~7C Е~Ц Ж~ЃТ З~M	 И~ЌA Й~і® К~(
 Л~Зd М~sм	 Н~rІ	 О~ & П~bf Р~Ж· У~
Ї Ф~Ск Х~
– Ц~е1 Ч~д“ Ш~… Щ~и¬ Ъ~€ Ы~1  Ь~ЈЎ Э~S Ю~јН Я~Be а~¶Ќ б~nћ в~‰/ г~?C д~f9 е~т# ж~<™ з~,К и~g] й~†« к~k  л~х9 м~‚± н~pЌ о~6
 п~оІ р~
 с~Щ¦ т~zХ у~>
 ф~1F х~zД ц~з{ ъ~Ўl ы~Ч 	 ь~©М э~L{
 ю~dW я~FЇ ЂvK Ѓ=w ‚бM ѓN „яц
 …/ †Дџ ‡ц €›"  ‰ъ‘ Љ±A ‹–>	 Њ Ќ Ћ¤С ЏФo
 ђ:‡
 ‘µf ’Tї
 “’ ”m_ •\ –zЯ —хp ™!	 љЊе ›P  ¤I[ ҐQђ ¦] §^° ЁЮЬ ©„Z Єwо «Щ/ ¬hЦ Ї‹^ °aМ ±Ќ€ І>ы іс… ґ*  µаВ ¶Ъ: ·Г+ ё= №…Ш
 є¬• »1и јщІ Ѕ^O ЕУY Ж‰У ЗHг И’- Йµf К
+ Л¬_ МЄЊ  Н#ы О<Ф П&f РXс  С&†	 ТIп У…х Фqj Хч‘ Ц’, Ч Ш-Е
 Щ®q ЪT: ЫLT Ь Э  ЮPr ЯN	 аХа б. в‰E гb дlГ еъc жЩ„ зЁ и~n йэ к Л л‹? мТ~
 н‰…
 рЯХ сЕк тЃР уµ фБ0 хєК цРЯ
 ч± швZ  щб ъ"
  ыќB ь¬П эиШ ю= яг° ЂЂ<B ЃЂ)ќ  ‚Ђ«N
 ѓЂУY
 „Ђ* …Ђ€й †ЂЭp ‡Ђжд €ЂЛV	 ‰Ђ{b ЉЂ€f ‹Ђ:т ЊЂ ЌЂд‚	 ЋЂ4 ЏЂ© ђЂ|k  ‘ЂФў ’Ђ T “ЂтД ”ЂД. •Ђъ –Ђ'є —Ђ=A Ђi
 ™Ђxq
 њЂдi
 ќЂ}Б ћЂу‰ џЂE{  Ђp ЎЂє ўЂkХ  ЈЂф№ ¤Ђт*
 ҐЂf‰ ¦Ђш §Ђ–Ю
 ЁЂ‘ ©Ђ‚ѕ ЄЂА= «Ђ± ¬Ђіa ­ЂAN ®Ђш± ЇЂ n °Ђ\П ±ЂP ІЂъ™ іЂь­ ґЂшq µЂґЎ ¶ЂMі ·ЂQ  ёЂ №ЂПB єЂy® »ЂЄ~ јЂф
 ЅЂК
 ѕЂ«S
 їЂ
џ АЂи? БЂСљ ВЂGЪ ГЂ… ДЂдУ ЕЂ¤ ЖЂсК ЗЂtW ИЂ»? ЙЂ)” КЂ») ЛЂШQ МЂі4	 НЂcџ ОЂ\J ПЂt< РЂФ  СЂ&x ТЂаE УЂ7R ФЂ>[ ХЂ)Y ЦЂGё ЧЂ ШЂ‡Л ЩЂ)м ЪЂЁ
 ЫЂіи ЬЂе* ЭЂу* ЮЂ0Ѕ ЯЂ± вЂ7Д  гЂ' дЂр еЂ.М	 жЂb] зЂu0  иЂЬс йЂїЙ кЂЯЁ лЂ4 мЂv^  нЂ†ъ оЂNO пЂCF рЂaM сЂAW тЂ-Ќ уЂЃ?
 фЂб хЂ“Е цЂкЕ
 чЂМv	 шЂ¦ щЂЌу ъЂq
 ыЂLс ьЂ эЂБ1 юЂЙF  яЂ[П ЂЃ7D ЃЃуj ‚ЃџИ ѓЃ€` „ЃОµ  …Ѓ®Њ †Ѓ`ґ
 ‡Ѓ _ €ЃЛѕ ‰Ѓ7{ ЉЃВb ‹Ѓ=г ЊЃ«Х ЌЃI[ ЋЃсг ЏЃ о  ђЃ© ‘Ѓђ{ ’Ѓ[ “Ѓb ”Ѓ  •Ѓ7m –Ѓ?e —ЃC
 љЃуР ›Ѓ¬ њЃ€Ф ќЃЫ¶ ћЃy†
 џЃd	 ўЃш ЈЃмЅ ¤ЃyЧ  §Ѓу° ЁЃ(Ю ©Ѓц‰
 ЄЃYp «ЃЄв ¬Ѓђw ­Ѓґ ®Ѓ{r ЇЃ5п °ЃkY  ±ЃйЭ ІЃ™№ іЃ–
 ґЃґ µЃџЫ ¶ЃЕ)	 ·Ѓ  ёЃ^б №ЃН¬ єЃюҐ »Ѓ7
 јЃХј ЅЃE… ѕЃеU їЃ.щ АЃ‹B БЃC’ ВЃWн ГЃњ
 ДЃЎџ ЕЃwG ЖЃ¬¬ ЗЃ ИЃ	ў ЙЃ…м КЃ† ЛЃ@А МЃ^Ј НЃЊ& ОЃ6№ ПЃ‡У РЃЦћ СЃхB ТЃЅы УЃ, ФЃЖЈ ХЃ°\ ЦЃЪ  ЧЃfщ ШЃЈЧ ЩЃЙN ЪЃђҐ
 ЫЃЭУ ЬЃ¶ ЭЃ¬Ќ ЮЃe6 ЯЃ>8
 аЃ©± бЃЫФ вЃAи гЃјп дЃмД  еЃYH жЃ^и зЃЇR иЃ‚
 йЃX кЃћ^ нЃЬ оЃЌK пЃW‰ рЃ сЃ~¦ тЃ$А уЃь  фЃШз хЃ…Џ цЃC чЃ‰[ шЃю щЃБ ъЃsЬ ыЃњL ьЃ.}  эЃoж юЃ.Ђ яЃnц
 Ђ‚iU Ѓ‚<Х ‚‚6n ѓ‚ц†  „‚ҐЯ …‚И †‚—Ё ‡‚r№ €‚Pk ‰‚кћ Љ‚·H ‹‚fЇ Њ‚–У Ќ‚CЏ Ћ‚Aь Џ‚іM  ђ‚уэ ‘‚Нш	 ’‚П “‚Ё2 ”‚x0 •‚Њi –‚‘а —‚м– ‚Э„ ™‚!в љ‚лz
 ›‚_B њ‚Ґ] ќ‚… ћ‚8N џ‚зБ  ‚Бx Ў‚љ} ў‚y Ј‚:€ ¤‚@±
 Ґ‚ьІ ¦‚µЩ §‚#1
 Ё‚xs ©‚o Є‚…Љ «‚јЃ ¬‚b‰ ­‚nЦ ®‚Ж Ї‚јэ	 °‚Гв і‚I= ґ‚Х µ‚О( ё‚ЯЄ №‚Л є‚Ч— Ѕ‚»m ѕ‚† ї‚Ад А‚Жh Б‚/- В‚¶і Е‚1К Ж‚f– З‚Ф И‚O{ Й‚вg К‚„Ф Л‚6& М‚„d Н‚ў О‚p° П‚cp Р‚oY
 С‚ЮФ Т‚-o У‚їx Ф‚* Х‚МЬ
 Ц‚;з Ч‚Т
 Ш‚в• Щ‚Щ‘
 Ъ‚ ! Ы‚аR Ь‚c Э‚Sї Ю‚8“ Я‚™… а‚<
 б‚14 в‚_X г‚-п д‚И™ е‚э ж‚Z“
 з‚рх и‚— й‚Pґ к‚_s  л‚1\ м‚¦  н‚[ы р‚тЧ с‚pЅ т‚ ъ у‚@п
 ф‚*µ х‚eЁ ц‚у–
 ч‚… ш‚mv щ‚|Х ъ‚ф™  ы‚0< ь‚Ък
 э‚YS ю‚¬п я‚Мы Ђѓ‹ Ѓѓlf ‚ѓ†Н ѓѓ) „ѓJљ
 …ѓКп †ѓ ‡ѓ™A	 €ѓњ ‰ѓe“ Љѓ&	 ‹ѓґ0 Ћѓв' Џѓ>ў ђѓz “ѓ« ”ѓ‡t  •ѓУЭ –ѓc‚ —ѓZ#	 ѓФ6 ™ѓы љѓ”g ›ѓ‘a њѓВЁ  ќѓѕk ћѓ џѓЭN  ѓЎ
 ЎѓrH ўѓДФ Јѓ>я ¤ѓт Ґѓ
# ¦ѓДщ §ѓ%b Єѓўi «ѓE( ¬ѓБC ­ѓ2d ®ѓҐ Їѓi °ѓ3w ±ѓ/Ё Іѓ›
 іѓG ґѓFN µѓ- 	 ¶ѓпI
 ·ѓЦ> ёѓЛШ №ѓѓэ єѓё° »ѓЊo јѓCл ЅѓПH ѕѓњЖ їѓщЂ Аѓо" Бѓ;w Вѓ ‡
 Гѓ® Дѓ1с Еѓ@h ЖѓЈK Зѓ%  Иѓґ Йѓ Кѓ’… Лѓв Мѓњh НѓфЏ ОѓХџ	 Пѓ§•  Рѓ!і СѓП° Тѓя’ Уѓ5 ФѓкN Хѓ
 Цѓ¬u ЧѓЄm Шѓ;А ЩѓІК ЪѓПк Ыѓ$њ ЬѓЗЋ ЭѓO“	 Юѓz, ЯѓUI аѓo/ бѓЧ вѓ“l гѓ дѓi еѓj жѓrъ зѓ\ иѓЊS йѓmІ кѓqМ лѓб\	 мѓБП нѓ™ћ оѓ¶ѕ пѓPЭ тѓфH уѓ°  фѓ¶є хѓк цѓ
Щ чѓP
 шѓ«Џ щѓ*ь ъѓ:x ыѓш6 юѓђ« яѓ” Ђ„e] Ѓ„«® ‚„Ў' ѓ„С „„V8  …„
э †„vh ‡„V Љ„p„ ‹„џ™  Њ„Z» Ќ„њE Ћ„’ Џ„Ж*
 ’„Кj “„І ”„Ѓ_ —„‚ „Ї ™„„К њ„[a	 ќ„® ћ„* Ў„y ў„/± Ј„QТ ¦„уr
 §„+і Ё„8€ «„SБ ¬„Oџ	 ­„qн °„Ќ, ±„W¶ І„чҐ µ„ѓЅ ¶„кё
 ·„сф є„Юm »„g© ј„Еi ї„цб А„њ Б„Й Д„F" Е„q Ж„•І Й„Ѕb
 К„ћ Л„Gє О„уЕ  П„фЮ	 Р„Ј— У„j‹ Ф„ї№ Х„Д6 Ш„ёТ Щ„Ъ† Ъ„?
 Э„y Ю„Э) Я„»& в„PР г„а	 д„ѓї з„јj и„ЪТ й„Ё­
 м„\Я н„`њ о„ІЎ с„f, т„Y* у„6 ц„w. ч„#џ ш„ЎЯ ы„Tз ь„д• э„#д Ђ…Щ) Ѓ…## ‚……ч ……1д †…& ‡…Эj Љ…\U ‹…¦ Њ…J` Џ…¬… ђ…?
 ‘…џX ”…„T •…Н# –…у ™…¬ў љ…	н ›…Єо	 ћ…$O џ…0Щ  …Pб Ј…ќ	 ¤…ВТ Ґ…Qо
 Ё…Gћ	 ©…зф Є…] ­…„B ®…эЛ Ї…§ І…Vм і…щд ґ…PІ
 ј…
Ц Ѕ…Цa ѕ…ѓі ї…-т А…fЁ Б…· В…н Г…Кz Д…
 Е…ҐЭ Ж…
I З…А
 И…яЎ Й…v‰ К…Ім Л…L М…e'
 Н…	 О…Ш	 П…Ћ Р…HФ С…к<	 Т…@V У…KL Ф…иh Х…V Ц…?Ў Ч…ЎF Ш…—`  Щ…4w Ъ…ч	 Ы…¤† Ь…хY Э…аљ
 Ю…э  Я…џЩ а…= б…‚I  в…в  г…Ъ д…;ж е…См ж…ё> з…Ф и…qз  л…М м… н…Q5 о…-с п…„‰ р…Ђ% с…ћ	 т…ѓп у…Љ% ф…	а х…?, ц…њ. ч…”k  ш…¤  щ…,1 ъ…ЬЁ ы…C ь…8G	 э…x•
 ю…пL  я…ж	 ‚†КҐ ѓ†±Ь
 „†ЖЭ	 …†Э ††]	 ‡†Ми €†Тр ‰†ъІ	 Љ†aX ‹†Џ$ Њ†‹ Ќ†%r Ћ†#M Џ†зщ ђ†I ‘† ‡
 ’†o “†­Н ”†"L •† –†p3 —†С? †h} ™†ѓЬ љ†mv ›†м?
 њ†ъї ќ†еџ ћ†А> џ†‚ ў†а Ј†пП ¤†ХЙ Ґ†XЈ ¦† Д §†pб Ё†Џ1 ©†DЪ Є†xЌ «†иI ¬†лr
 ­†ХZ °†BҐ ±†ф І† ”	 і†G
  ґ†чш µ†W*  ¶†¤Г ·†э ё†”6 №†№ є†fШ
 »†ъ ј†Б Ѕ†6‰ ѕ†ш 
 ї†ДЎ А†D Б†K$ Д†юЮ Е†6
 Ж†У! З†5Ј И†лЈ Й†_ К†Ѕ Л†х© М†\` Н†.ц О†,} П†
  Р†gN С†¬ Т†R
 У†_о Ф†к Х†ЋМ
 Ш†FЛ Щ†љw Ъ†©b Ы† Ь†тё  Э†я{ а†BZ  б†—в в†З6 г†Td д†Kq е†о^
 ж†\e з†Н@ и†шЯ л†Wю м†4	 н†±Ы о†w п†™W
 р†` у†‰l  ф†4м х†t ц†UH ч†[ ш†4 ы†Ќв ь†l‚ э†%i
 Ђ‡жй Ѓ‡/A ‚‡оu Љ‡Cs	 Ќ‡\л Ћ‡8ц Џ‡!C ђ‡№K ‘‡2 “‡#¦ ”‡њЉ •‡аю
 –‡-k —‡k љ‡S ›‡^•	 њ‡^
 ќ‡ѓ®  ћ‡ь/  ‡/З Ў‡гш ў‡7`
 Ј‡э ¤‡ёH ¦‡wЩ §‡Tе Ё‡Й± ©‡кw Є‡dа «‡‘w ­‡9и	 ®‡СU Ї‡µ °‡b ±‡U І‡5A ґ‡ЇB µ‡o- ¶‡l ·‡Ш^ ё‡Ѕѓ
 є‡$Q »‡лм
 ј‡¤d
 Ѕ‡8,  ѕ‡; ї‡љm А‡\( Б‡Ќ= В‡“ґ Г‡Dt Д‡љо Е‡/i Ж‡Е  З‡Ш8 И‡°њ К‡ Л‡э М‡ Н‡Ґ'	 О‡ЉФ П‡
ж Р‡ф© С‡Ею  Т‡U\ Ф‡Џї Х‡. Ц‡`$ Ш‡NЁ Щ‡хu Ъ‡‘u
 Э‡  а‡ГE б‡±V в‡U  г‡DК д‡g е‡ђ з‡ЖЁ и‡Ж  й‡Џ) к‡¦› л‡Е  м‡2Й н‡у( о‡HZ п‡ћ р‡9X с‡­0 т‡ѓц
 ф‡VГ х‡нѕ ц‡lj ч‡H€ ш‡pd
 щ‡& ъ‡`ѕ ы‡>Т
 ь‡їj ю‡ц+ я‡®W Ђ€дъ ‚€Э  ѓ€дЏ „€X …€ъу †€b’ ‰€пЗ
 Љ€o
 ‹€}k Њ€р| Ќ€+Љ Ћ€ў- Џ€Јм ђ€zт ‘€К| ’€Єз “€g4 •€Yѓ –€S* —€пќ €-\ ™€h љ€#  ›€з њ€љ? ќ€aЊ ћ€(  €к Ў€д© ў€эv Ј€o ¤€Ќj	 Ґ€pN ¦€&Ж	 §€_ Ё€й5 «€Ч¦ ®€S
 Ї€Љ °€З ±€еШ  І€ ¤ і€L;
 ґ€ъш µ€ю
 ·€'ї ё€u† №€€t є€)­ »€c

 Ѕ€ЇІ ѕ€ЫЬ ї€:ї А€б Б€AВ В€ХT  Г€м} Е€cЬ  Ж€Ў З€г. К€' Л€ј) М€Ц$
 Н€шк  О€¬© П€Д% Р€<ѓ С€{Э Т€G` У€Ъ, Ф€3k
 Х€oІ Ц€Iс Ч€ф
 Ш€bФ Щ€mч Ъ€и5 Ы€Ъ  Ь€Ьї Э€‹T Ю€{
 б€ѕА в€'џ г€d· д€®К е€­¤
 ж€I. з€‚s и€	y й€t° к€(s л€хВ
 м€шV н€¤‡  о€кџ п€ђy  р€oя с€Ўф т€Рн у€Ь¶ ф€Ѕ” х€G€ ч€Ен
 ш€[р щ€› ъ€<А ы€џ ь€{* я€кp Ђ‰Дw	 Ѓ‰Dд ‚‰п ѓ‰‡ „‰„Ђ …‰сq †‰LБ ‡‰g:
 €‰Гс ‰‰ѕП
 Љ‰(Г ‹‰PO
 Њ‰д_ Ќ‰КЃ Ћ‰лz Џ‰ИС ђ‰Ў ‘‰¬ ’‰ЋЁ “‰Й
 –‰шј —‰ЈЃ ‰ґл
 ›‰_z њ‰m‡
 ќ‰GЎ џ‰F‰  ‰`
 Ў‰е‡ ў‰2  Ј‰® Ґ‰”  ¦‰‰т §‰“Л Ё‰T— ©‰°Щ  Є‰Љk «‰™ ¬‰%0 ­‰mХ	 ®‰FЯ Ї‰u  °‰Зe і‰В ґ‰Ѓ µ‰ЏЌ ¶‰+Ї ·‰/9 ё‰\
 є‰›7 »‰X® ј‰ Ѕ‰иs ѕ‰”  ї‰sП Б‰‘- В‰dN Г‰ Д‰ u Е‰W} Ж‰:S И‰”6
 Й‰Vo К‰(‚ Л‰пN  М‰S@ Н‰ П‰›ф
 Р‰Чh С‰ќ¤ Т‰lН У‰тR Ф‰ЫQ Ц‰Ьа Ч‰б’ Ш‰/ Щ‰±‡	 Ъ‰х  Ы‰ав Э‰В­ Ю‰sV
 Я‰<# а‰О б‰ЁЈ в‰^Љ
 д‰nЎ  е‰xЕ ж‰‚ђ з‰XУ и‰ЪP	 й‰ІF с‰2‚ т‰6Т у‰и  ф‰‘J х‰с ц‰3T
 ч‰< ш‰uF щ‰@ ъ‰…‹ ы‰<j ь‰q# э‰ьE ю‰оa ЃЉЙ(
 ‚Љвт ѓЉУ „ЉH: …ЉQЊ †Љи\  €Љp ‰Љёl ЉЉcЙ ‹Љџь ЊЉя	  ЋЉЬЈ ЏЉј“ ђЉЦ ‘ЉЄќ ’ЉЇН
 “Љ Т ”Љю% •Љt… –Љ1З —Љ–V ЉЖ» ™ЉщЉ љЉМu ›Љ›g њЉ©. ќЉс: ћЉХb ЎЉшЫ ўЉИu
 ЈЉЙ~ ¦ЉЬА §ЉbБ
 ЁЉжг ©Љu ЄЉ,n	 «ЉБX ¬Љ¶) ­Љшћ ®Љ
 °ЉГЎ ±ЉйS ІЉА іЉ2П ґЉє” ¶Љ–¤ ·Љ!•
 ёЉв №Љ єЉQЮ »ЉЙ
 јЉEя ЅЉяQ ѕЉВ їЉњ9 АЉЊЛ БЉpр	 ВЉЅ, ГЉuм ДЉЦe ЕЉxћ ЖЉЦS ЗЉЌ­ ИЉ€ј ЙЉVж КЉ:Ь НЉ7! ОЉoш ПЉk‚ ТЉф УЉњ	 ФЉ4‹	 ЧЉЫ‘ ШЉИ ЩЉ+1 ЬЉzњ ЭЉ‰
 ЮЉ; бЉмы вЉK гЉл
 жЉ„#
 зЉид иЉ	 лЉф_ мЉ<	 нЉG… рЉN” сЉ‘“ тЉЃb хЉня
 цЉґ& чЉ]Н шЉњш щЉ€М ъЉ•Б ыЉ„ђ ьЉ­y эЉЮџ юЉnD  яЉђP	 Ѓ‹-і	 ‚‹Ц	 ѓ‹Ђ] „‹ПЯ …‹IZ †‹щ ‡‹' ‰‹Ж Љ‹ф ‹‹w¶ Њ‹‰b Ќ‹еЎ Ћ‹ $ Џ‹’ ђ‹IЛ ‘‹Э€ ’‹тЋ
 “‹ў‘ ”‹лe •‹xL –‹  —‹Иk
 ‹<† ™‹wP љ‹*ф ќ‹	C ћ‹о
 џ‹я ў‹Е Ј‹с3 ¤‹Х3 Ґ‹<Ћ ¦‹йL §‹m Ё‹ќK ©‹е® Є‹§4
 «‹k ¬‹©ї ­‹h– ®‹•6 Ї‹иЊ
 °‹Г€ ±‹Љ] І‹7А і‹·s ґ‹ї µ‹ ¶‹ђ 
 ·‹АQ ё‹еЙ №‹]Љ є‹џГ »‹xл ј‹} Ѕ‹Э^ ѕ‹B» ї‹ЕN А‹‹J Б‹{ В‹B Г‹¤ Д‹сx Е‹‹
 Ж‹V З‹к„ И‹qo Й‹v®	 К‹щ[ Л‹І
 М‹ђ% Н‹3¤ О‹м©  П‹›j Р‹‹ С‹5g Т‹\и У‹ї  Ф‹^x Х‹qџ Ц‹#F Ч‹ы# Ш‹>ч Щ‹е% Ъ‹Ъ Ы‹Мя Ь‹Ѕ Э‹jь Ю‹‚ Я‹х а‹V б‹Д® в‹?ђ г‹)– д‹Ѕ% е‹fЛ ж‹иЄ з‹°& и‹Y6 й‹Щ& к‹+` л‹Ъ
 м‹\· н‹•В о‹“ п‹ж р‹Ук с‹}ј  т‹y	
 у‹iК ф‹Q\ х‹Sх ц‹S4 ч‹¦є ш‹ ы‹МЖ ь‹3­ э‹	ў ю‹е© я‹ж  ЂЊ{~ ЃЊКЁ ‚Њµ«	 ѓЊEµ „Њ1y	 …Њљъ †Њow ‡ЊЯ  €ЊЫМ ‰Њy ЉЊйё ‹ЊЈ ЊЊOЄ ЌЊі ЋЊсF ЏЊЏЦ ђЊkA ‘Њ} ’ЊђE
 “ЊхЎ
 ”Њыі
 •ЊqТ –ЊoЕ
 —Њ1д ЊЭп ™Њ^‘ љЊцЏ ›ЊФ‰  њЊя0 ќЊ…ш  ћЊЙQ џЊ„Ћ  ЊI ЎЊu ўЊпO ЈЊд ¤ЊІP ҐЊ‹y ¦Њ7 §ЊЭ ЁЊНЦ ©ЊW$ ЄЊ‡” «ЊіЧ ¬Ња 
 ­Њ, ®ЊѕТ ЇЊ_™ °Њiж
 ±Њ¶F ІЊ іЊа§ ґЊHУ µЊ…( ¶Њы© №Њ"Џ єЊЃD	 »Њ7f
 јЊ•т ЅЊWџ ѕЊF їЊ± АЊ\ БЊlў ВЊ0 ГЊB“ ДЊ}­ ЕЊњA ЖЊъЏ ЗЊ?І ИЊ%Є ЙЊЋ}
 КЊд~ ЛЊ 2	 МЊЃё НЊ@ ОЊ¶ ПЊИ§ РЊБК СЊfm ТЊ*И УЊo
 ФЊЇё ХЊ"Ы ЦЊ”3 ЧЊaЋ ШЊi2  ЩЊПГ ЪЊњV ЫЊgF
 ЬЊq‹  ЮЊ»‘ ЯЊ‡# аЊ3Г бЊ—
 вЊ» гЊЕЌ
 еЊ жЊўF
 зЊпµ
 иЊf] йЊMb кЊЇ) мЊ“) нЊбЂ оЊВ1 пЊЭ рЊA7 сЊ¦* тЊџґ уЊЅk фЊQ  хЊµЩ	 цЊ}; чЊ’с  шЊ‚] щЊ
o
 ъЊTi ыЊ ьЊьд эЊи6 юЊЛ8 яЊd†	 ЂЌ=—
 ѓЌХА „ЌтЏ …ЌЇz €Ќ,Ђ ‰Ќе< ЉЌ3§  ЌЌ§~ ЋЌ‘ц ЏЌ>З ђЌu	 ‘Ќ8Щ ’ЌЂЇ “ЌE¤ ”Ќ[N •ЌҐU ЌА ™Ќe љЌщц ќЌЏы  Ќ–@ ЁЌN. ©ЌУ} ЄЌ_ «Ќ¶  ¬Ќ–Ч ­Ќуд ±ЌНЊ ІЌ	Ґ  іЌCЏ ґЌѓЩ  µЌcX ¶ЌЂ‰ ·Ќпю №Ќ*‚ єЌPL  »ЌЬ јЌаИ ЅЌCе ѕЌаШ	 їЌЛ АЌЈ” БЌ{Ѓ ВЌy ДЌЦ ЕЌ4o ЖЌ'Э ЗЌ< ИЌаЌ ЙЌњЙ  КЌ„М  ЛЌ‘ МЌ	х НЌ~Ў ОЌмx ПЌ%^ РЌчP
 СЌНi ТЌЫљ ФЌ¬h ХЌб>
 ЦЌКp ЮЌИ ЯЌКq  аЌшn бЌ#`	 вЌVB гЌў:	 дЌ1« еЌ`Щ жЌ‡) зЌШ иЌУІ йЌхa кЌ·% лЌ¦ѓ мЌ"з нЌ* оЌЦљ	 пЌJj рЌюЖ сЌ©ц тЌ}Ц уЌ„ фЌ
‹ хЌ
д цЌЇ‚ чЌy• шЌ*ќ щЌв… ъЌP( ыЌ	х юЌ" яЌд\
 ЂЋІ: ЃЋ™4 ‚Ћ¤~ ѓЋџџ
 †ЋPЧ ‡ЋK
 €Ћw°
 ‰Ћы% ЉЋIЂ ‹Ћ„F ЊЋM ЌЋkо
 ЏЋЦЌ ђЋX ‘Ћже ’ЋДо	 “Ћ]К ”ЋПЗ •Ћнv —ЋW¬
 Ћ ™Ћz љЋ<@
 ›ЋБc ћЋ…Ц џЋ­  ЋЁы ЎЋл­ ўЋЙ ¤Ћ&»
 ҐЋ]X ¦Ћ~д §ЋпQ ЁЋёэ ©Ћ® «Ћ[ ¬ЋЈ ­Ћdѕ ®Ћ°Ћ  ЇЋK[ °ЋЦу	 ±Ћ¦@
 ІЋ¶Л ґЋЯ µЋйр ¶ЋҐ;	 ёЋЭH №ЋS	 єЋ0‰ »Ћ јЋdЄ ЅЋ¦Л АЋ—И БЋv
 ВЋл· ГЋY ДЋ°Ш ЕЋјо ЖЋ·R ИЋІF  ЙЋНв КЋ-
 ЛЋУЈ МЋ|ф НЋT¬ ОЋ+й  РЋ™F СЋ
ы ТЋ ФЋн' ХЋї ЦЋ„ ЧЋЯІ ШЋА ЪЋ}Е ЫЋf— ЬЋbш ЭЋ&Є ЮЋ9 ЯЋйІ бЋшВ вЋ«°
 гЋО4 дЋЏQ еЋќ жЋ2 зЋAъ иЋo йЋ™ў кЋ9+
 лЋ®- мЋ‹°
 нЋуХ оЋЭ пЋ|‘ сЋX9 тЋЯ уЋsИ
 фЋqf
 хЋ
| цЋqB чЋUЇ шЋ›ј щЋ5 ыЋJс ьЋzЏ эЋйТ ЂЏшU
 ЃЏ8м  ‚Џh ѓЏэ" „Џsм …Џц– †Џ¶X ‡Џc| €Џ ‰ЏnQ ЉЏD ‹Џє ЊЏЋ ЌЏ%I	 ЋЏж. ЏЏЧи ђЏ!Д ‘ЏKя ’Џхћ “ЏNQ ”Џn¤ •Џ› –ЏWg —Џдљ Џђ ™Џa% љЏpn ›Џi њЏо( ќЏ. ћЏ” џЏ‹у  ЏЮ¦ ЈЏЎ ¤ЏоБ ҐЏ_Ъ ¦Џ®ѕ §ЏHБ ЁЏG ©ЏKЫ ЄЏJp «ЏЧ» ¬Џ® ­ЏЄ° ®ЏЕS ЇЏY† °ЏҐ¶ ±ЏуF ІЏ0 іЏ\Ђ ґЏјe µЏіq ¶ЏАv ·ЏA	 ёЏr< №ЏЩI єЏі®
 »Џнэ јЏѓ' ЅЏкq ѕЏB їЏЂ… АЏN¤ БЏс ВЏaп
 ГЏ ДЏ ЕЏ,  ЖЏ­d ЗЏФк ИЏ[с ЙЏ! КЏ¬|
 ЛЏOр МЏ€ НЏUC ОЏ%W ПЏ«b РЏeR СЏ
Щ ТЏАт УЏ°е ФЏД> ЧЏ  ШЏN± ЩЏ› ЪЏЭО ЫЏB  ЬЏO® ЭЏЇ ЮЏM ЯЏм  аЏdР бЏpГ вЏв гЏЦ~ дЏ
c еЏҐE жЏ–и зЏ# иЏ{
 йЏ‘, кЏL(  лЏkX мЏ:. нЏш' оЏUґ пЏF рЏђ( сЏ;ѓ фЏж хЏЖ\ цЏК щЏф
 ъЏ…m ыЏAЊ юЏ«„ яЏЕ° ЂђK• ѓђc
 „ђЮ¦ …ђY> €ђщл ‰ђb  ЉђОђ Ќђ;Ь ЋђЙ№	 Џђ¦г ’ђf “ђI« ”ђґ*	 •ђ9¦	 –ђxЫ —ђез ђA„ ™ђҐt љђVТ ›ђY+	 њђы¬ ќђL ћђрб џђЩF  ђ38 Ўђ—	 ўђш¦ Јђ№ ¤ђK­ Ґђ\f ¦ђ€Т §ђхП Ёђ­o ©ђєf Єђ «ђ:l ¬ђeш ­ђ75 ®ђ  Їђз °ђ!   ±ђ5 Іђъ іђ…‰ ґђ=ш µђ ¶ђїЎ ·ђH ёђТ¤ №ђ
. єђЦ€ »ђj јђ[& ЅђЪц ѕђ¤г їђd9 ИђЌ ЙђЗД
 Кђ…г Лђњw  Мђ@м Нђм† ОђсC ПђЂ¤ РђNљ Сђqз ТђEЌ УђЊЏ Фђ_6
 ХђфV Цђџ" ЧђиД ШђГ© ЩђЗz ЪђЖА Ыђа Ьђ«Ш ЭђЃ	 Юђќі Яђmd ађ бђћм вђМ гђІВ  дђИЈ еђ`j жђН‰ зђ: иђi. йђ{П кђi лђю$ мђ9r нђm– ођWЯ
 пђр рђџ
 сђИЋ тђ3ю уђ54 фђ‘¤ хђЌа цђ±І чђЮѓ шђ щђ€[
 ъђЮЂ ыђ% ьђEо эђЪ
 юђ’ яђ8 Ђ‘‘k Ѓ‘Их ‚‘s ѓ‘- †‘о) ‡‘h €‘U ‰‘6І Љ‘$® ‹‘V
 Њ‘
ь
 Ќ‘ђF	 Ћ‘ЬЯ
 Џ‘ЮШ ђ‘‹ ‘‘_g ’‘¶j “‘K ”‘@Z •‘{‰ –‘мj ™‘”Е љ‘p
 ›‘шN њ‘тb ќ‘J ћ‘кЊ џ‘sC  ‘X
 Ў‘ё
 ў‘;К	 Ј‘m8 ¤‘@v Ґ‘аа ¦‘;К §‘?Љ Ё‘Zv ©‘«B Є‘д «‘яZ ¬‘»
 ­‘u( ®‘© Ї‘}  °‘Q$ ±‘Ѕi І‘aв і‘–}  ¶‘E ·‘]ў ё‘…¬ №‘Ты є‘жЎ »‘б
 ј‘!• Ѕ‘x9 ѕ‘|H ї‘]I А‘Z- Б‘ХЩ Д‘±{  Е‘ѕ†  Ж‘Fz
 Й‘Н» К‘з Л‘6у М‘ьГ
 Н‘Ѓp О‘°y  П‘L	 Р‘"а С‘™Н Т‘$« У‘ґш Ф‘™¤ Х‘n Ц‘a' Ч‘ЏК	 Ш‘В^  Щ‘?g Ъ‘±K
 Ы‘V
 Ь‘в Э‘j' Ю‘FT Я‘в. а‘vQ б‘‡Й	 в‘мo г‘k д‘[Ђ е‘ѕ4 ж‘уы з‘w и‘.g й‘їҐ
 к‘~о л‘¤ м‘ н‘Г о‘шХ	 п‘ѓК р‘-Ћ с‘Zш т‘fќ у‘o 	 ф‘г х‘й€
 ц‘/ ч‘юУ ш‘F щ‘S

 ъ‘Ю/ ы‘‘Л ь‘Av э‘)я ю‘€њ я‘яП Ђ’5 Ѓ’
x ‚’@µ ѓ’Lь „’gf
 …’~0
 †’Xр ‡’мх Љ’а© ‹’Їw Њ’мЈ Џ’Нр ђ’I
 ‘’т¤ ”’/Ю •’pЪ –’;Л ™’ љ’UР ›’Ѕѓ ћ’  џ’}  ’r
 Ј’‹ ¤’б< Ґ’ж Ё’–+ ©’т7 Є’"Ў і’Ё” ґ’Жд µ’г ¶’„ ·’Б- ё’F\ №’ є’—љ
 »’€ ј’Ш¬  Ѕ’+ ѕ’“X ї’§П А’
Р Б’о В’<Є Г’Еч Д’r+ Е’Чф Ж’&Х
 З’Г	 И’ЂЎ Й’>џ  К’*; Л’iэ М’#‰ Н’их П’{	 Р’эR	 С’.. У’ц, Ф’¶Ћ
 Х’Љ Ц’E* Ч’@ђ Ш’'м Щ’ЕM Ъ’та Ы’eN
 Ь’iS Э’‘ Ю’E‘ Я’pЈ а’ѕB
 б’о› в’‡Ѓ г’›“ д’#о	 з’®Л
 и’uё й’, к’fц л’Э м’и-	 н’#Њ о’йЖ п’ї@ р’¤Z с’po т’Чз ц’» ч’е
 ш’Ф„ щ’©… ъ’( ы’ ь’tм э’Ѓg ю’ЋD я’K№ Ђ“м …“MЉ †“ќ  ‡“т €“Ѕ? ‰“zЧ Љ“Ћ ‹“{“ Њ“иъ Ќ“J Ћ“Sz Џ“x ““I§ ”“T< •“Њ
 –“pЅ —“г “Є ™“ЦТ љ“UT ›“O¤
 њ“fХ ќ“c# ў“L8 Ј“^€ ¤“А; Ґ“rџ ¦“±С §“" Ё“ й ©“F  Є“ «“J ¬“ц  Ї“ћ3 °“ш  ±“+
 І“5Ђ	 і“ф“  ґ“RЉ µ“!Ф ¶“чЭ ·“пЗ ё“¶№ №“hћ є“Х
 ѕ“йё ї“B А“Йs Б“ґN В“Ж# Г“ір Д“Sі Е“ѓh Ж“Л  З“З И“,Ь М“яC Н“¦Є О“oѕ  П“Ч= Р“П С“©с
 Т“Ы[ У“Кµ Ф“r Х“xX Ц“ЬЮ Ъ“fq Ы“j Ь“Ъ3
 Э“mm Ю“3 Я“}H
 а“ѓ б“E$ в“†_
 г“Шl д“ь< й“Ћп
 к“µ. л“їс м“ЪD н“~Й о“%i п“Бё р“@T с“­В т“:»  у“T« ц“Ћ ч“¤
 ш“щ` щ“ѕэ ъ“fС ы“Тѕ ь“J э“Ь® ю“Ѕ?
 я“с- Ђ”лJ
 Ѓ”	K †”
W ‡”ї €”“"	 ‰”C Љ”¶Ы ‹”Hё Њ”J… Ќ”с( Ћ”В- Џ”аЯ ђ”–’  •”Ё
 –”юi —”ВН ”жг  ™”§a љ”lµ ›”Я- њ”Џ~ ќ”Kв ћ”рD џ”"ђ ¤”мy	 Ґ”џ® ¦”+V §”¦ђ	 Ё”€В ©”†j Є”њ’	 «”IД ¬”Оl ­”н¦	 ®”» і”м ґ”:Y	 µ”Њ·  ¶”Zy ·”_© ё”D №”:D є”—/ »”QШ ј”Т%
 Ѕ”Іь А”t_ Б”<Т В”.` Г”q( Д”or Е”Ћo
 Ж”Хђ З”Jb И”Ђ Й”-Ѓ К”Iъ Л”.m	 П”\¬ Р”ъ‚ С”R	 Т”АП У”

 Ф”kе Х”ЫЎ Ц”Цp Ч”F Ш”т Щ”:Е  Э”®? Ю”‡– Я”ѓэ а”m б”{~ в”П г”sK д”[¶ е”b ж”ЭҐ	 з”›Г л”Р­ м”` н”*u о”@± п”Њ р”D: с”n™ т”4! у”ЂO ф”гМ х”ы& щ”ч ъ”v ы”vз
 ь”®C э”?у ю”њ< я”
™ Ђ•ў= Ѓ•ќb ‚•П~ ѓ•ЭЋ †•| ‡•м€ €•4  ‰•]­ Љ•йі ‹•MЂ Њ• °
 Ќ•­ Ћ• ^ Џ•Vї ђ•Ша ‘•|Б ’•Eр
 “•‡w ”•Y ••}f –•гЕ —•юG •ы’ ™•vН
 љ•ї ›•Џ© њ•s¦ ќ•с ћ•дK џ•БU
  •ГЅ Ў•N ў•8: Ј•RU ¤•±¤ Ґ•=Е ¦•<Ф
 ©•Љз Є•XU «•$1 ¬•ИW	 ­•~љ ®•zљ Ї•—Ч °•ўу ±•4в І•Tќ і•йЕ ґ•» ·•їr ё•ЖC №•–ч
 є•ТJ
 »•#Ш ј•И ї•Јb А•tИ Б•ѕґ В•Б( Г•qЂ Д•ИЖ Ж•Џ З•єЮ И•ЬO Л•>g М•$¶ Н•Є Р•YЉ С•з Т•^ У•оm Ф•.p Х•ЬВ
 Ш•CЂ Щ•e; Ъ•ѓ/ Ы•ѓB Ь•ѓ   Э•IЮ Ю•ьї Я•мы б•0K в•p• г•Uk з•бK и•jр й•9
 м•Я н•№ђ о•!D	 п•яц р•ґт с•м· ф•х х• ц•ћ ч•ія ш•Aв щ•’ ь•° э•rч ю•§/ я•:Ђ Ђ–й Ѓ–2 „–Ют …–b— †–бс ‡–І- €–р# ‰–Вл Њ–h" Ќ–7U Ћ–!° Џ–R\
 ђ–6 ‘–Цт ”–ах •–Тk  ––L¤ —– –:
 ™–Bз
 њ–<4 ќ–Лq ћ–r џ–БЛ  –ќr Ў–ш9 Ґ–+®  ¦–I† §–ыM Є–
Џ «–B ¬–Д	 ­–ф^
 ®–ЉШ Ї–1 І–Eр і–;Я ґ–мЄ ·–
ф	 ё–Ўх №–дС ј–ТR
 Ѕ–ЯJ ѕ–8[  ї–X А–j Б–V·	 Д–L! Е–†x Ж–°В	 О–а	 С–џ¦ Т–zЏ У–
a Ф–‰ Х–	Й	 Ц–8Z
 Ч–_5 Ш–Q Щ–г6 Ъ–ь‘ Ы–wI Ь–сa Э–Х© Ю–kL Я–/Ї б–Й0 в–Nн г–n« д–єC е–FЇ з–" и–Ц й–· л–]b м–Ґв н–?S о–В‚ п–<к с–чd т–д™ у–Pi ц–M4  ч–St ш–LЋ щ–ьN ъ–E” ы–_ ь–µ э–‹!	 ю–BЁ Ђ—њz Ѓ—­ ‚—Д­ ѓ—‰' „—vО …—ь ‡—AЯ
 €—®П ‰—џ?
 Љ—№` ‹—iX Њ—М Ќ—ЭЮ	 Ћ—›O Џ—P  ђ—Рв ‘—hG ’—Yш “—Ю*	 ”—Yъ	 •—ЅВ –—Qi ——Т{ —Z7	 ™—йо љ—|B ›—ч^  њ—a ќ—И: ћ—`p џ—р€  —K… Ў—© ў—,U Ј—З¶ ¤—·b ¦—џ §—Dћ Ё—)C ©—/‰ Є—F «—ь@ ¬—љ± Ї—оh °—^щ	 ±—ЃЙ І—уХ і—+Ц
 ґ—V|  µ—ў ·—?> ё—ДЉ	 №—бО
 є—х™ »—ЄV  ј—"Ы Ѕ—њ  ѕ—°© А—ж’ Б—_‘ В—P   Д— Е—КE Ж—пХ З—7е И—‰– Й—’ќ К—Йo М—;® Н—_х О—зЩ П—Ѕ‡ Р—Јє Т—fa У—Я4  Ф—u Х—7? Ц—!Ћ Ч—‘У Ъ—А­  Ы—ЖЕ Ь—"Ц Э—9
 Ю—ћ Я—d‰ а—Ж
 б—x в— o г—)я д—му
 е—5
 ж—ґХ
 з—ьi и—L
 й—n к—ґ л—э
 м—Ь н—^ь о—ћk п—O р—s¤ с—§И т—ад у—q ф—э/ х—чк ц—2B ч—;n ш—Б щ—X ъ—ІQ ы—­Ј ь—В э—g
 ю—Ы  я—1;
 Ђѕ Ѓ?` ‚T ѓю» „жи …н} †lS ‰т Љ?ў ‹?Q ЊЋ¤ Ќѕ Ћ#G
 Џbћ ђЦ  ‘-Е ’{› “€ў  ”©®	 •тV –]o —! lњ ™’! љ$ ›f; њv ќ?
 ћђ#  џw  ^ Ў‚“ ўЉ8 Ј)> ¤; Ґ?а
 ¦У‡ §Х?
 ЁД‘
 ©_ ЄbZ «џ‹ ¬nе ­¦Ќ ®и+
 Ї±[ °XW ±ъA  Іґ ірM	 ґG  µљ ¶b› ·№Ъ ё™‰ »3  јИY Ѕї ѕ¤„ їшh АЃь БЉМ ВЊa  Гэ„ Д»є	 ЕзС	 Ж_ ЗтЄ Иъ= ЙAщ К…‚ Лm М9Ц Н
 О
 П7| Р¤> СИm ТЋ УюЂ Фф= Х(  ЩЁБ ЪЧ‹ ЫmК	 Ьic Э–9
 ЯХЩ аu
 б…С в; г? 
 дз жz з3" и	¤  йr кнЮ лІ¤ м3 о}Ћ п
’ рў тѕЏ у6
 фЬ• хЇd цИ• шМ7 щц5  ъMэ
 ы_* ьЋ эB яЦn Ђ™ЮЅ  Ѓ™oa ‚™Шш ѓ™Ў. „™Дr …™lж  ‡™=М  €™»+ ‰™Э7 Ќ™1х	 Ћ™OЂ Џ™E' ђ™6ю ‘™ДI “™бn ”™ђ •™ў6 –™Џ
 —™S> ™!Н ™™?Ў  ›™e  њ™фћ ќ™d<  ћ™^ џ™ѓd  Ў™; ў™Qs Ј™·р ¤™­n Ґ™7F ¦™цє §™'њ Є™K$ «™· ¬™Ў
 ­™2Ґ ®™:y °™Ay ±™‚ь І™Jе і™о» ґ™w µ™Qц ·™?  ё™Ќ8 №™†г  є™‚C »™¦d ј™ЇЦ Ѕ™с_	 ї™ыЩ А™Rь Б™'S Г™<P
 Д™С Е™Р Ж™џ З™d~ Й™У” К™ДФ Л™1ч М™‡ў Н™RЏ О™р  Р™uщ С™± Т™e— У™  Ф™ЃУ Х™^У Ц™5ў Ш™Ц# Щ™ї! Ъ™ИQ Ю™6Y Я™•Ґ а™–х б™$ в™YЉ д™4¤ е™Ыу ж™рy з™ад и™l й™t  к™|з м™,џ н™ќЮ о™#‹ п™Ъ
 р™Р т™1ѓ у™Ў\ ф™6- х™6ґ ц™зњ ч™Хп ш™ъX ы™"т ь™b э™» ю™т; я™6“ Ђљ
4 ЃљЕ­
 ‚љDe
 ѓљ%ь „љ}у …љ'f  †љ~ ‡љHё €љЮ ‰љё± Љљ;ы ‹љ~Ј
 Њљ=ю  Ќљ. ЋљЎV Џљ¶ ђљ,W ‘љ
л ’љl “љ3p ”љЂ‚ •љ –љSї  —љѓ5 љNЅ ™љU@ љљ‘ј ›љdА њљя ќљљ ћљфz џљК		  љжШ
 ЎљµА ўљч Јљµ™ ¤љ"ъ  ҐљLД ¦љ$
 §љ  Ёљї ©љП  Єљ‹ь  «љџЦ ¬љйК ­љ°№ ®љаe ЇљDЖ °љ
ј ±љЌ Іљ­3 іљG µљс8  ¶љџ› ·љq ёљѕ— №љA	 єљ‚‹ јљ;Й
 ЅљЏЇ ѕљЁ— БљO Вљќс Гљ‘я Жљґ ЗљХѕ
 Иљ0ц
 Лљы МљЌ Нљ? РљHј СљrЅ Тљpl ХљПg ЦљМч Чљ,Ъ Ъљµ
 ЫљЁ ЬљЕ? Яљ”  аљoQ бљ¦¬ вљeю гљ3љ дљ>% ељъЙ
 жљЮ  зљЦµ иљхњ йљE* кљ†i нљќЎ ољР
 пљ" тљВ уљѕ·
 фљБШ
 хљНм цљ S чљy9 шљы® щљsИ ъљ+Я ыљНу ьљUЫ юљйк яљe¶  Ђ›4D Ѓ›дж ‚›:H „›%· …›hи †›\n ‡›/Г €›с	 ‰›щ#
 Љ›r ‹›E« Њ›[G Ќ›j	 Ћ›ћ3 Џ›oу ђ›E· ‘›
! ’›~Ю “›r= ”›KЇ •›Т” —›Z ›Ћх ™›"a љ›ШЎ ››r’ њ›ї—  ћ›Лc
 џ›2  ›ДN Ў›в ў›g- Ј›2ћ  ¦›§· §›yЖ Ё›y ©›; Є›”l «›c)
 ¬›ЕQ ­›6+ Ї›¬Л °›ђ< ±›Яг І›#w і› » ґ›.Љ µ›нў ¶›p №›ѓ›	 є›і »›ЩC ѕ›Pж ї›	В А›†Ь Б›d_ В›• Г›ѕя Е›В Ж›–M З›4 И›Р Й›$§ К›=	 Л›[Ь Н›VA
 О›•Њ П›ѕ2	 С›3Ђ Т›ГЉ У›C	 Ф›ъЫ Х›5Њ Ц›» Ш›Жf
 Щ› Ъ›;o Ы›oR Ь›  Э›†! Ю›З#
 а›Р б›Хy в›лP д›~И е›Й€ ж›бM з›ъ… и›`
 й›М к›eР л›. м›GО н›у† о›(w п›iФ р›Аv с›x т›э у›2 ф›Ђы х›Ёr
 ц›Фv ч›Ъ ш›ґ; ъ›„D ы›Cп ь›йp э›	—  ю›
Ы я›WM Ђњ€
 ѓњјЧ „њ&Р …њEj	 †њђ
 ‡њ‚к €њтЙ
 ‰њµ ЉњU№ ‹њkf ЊњыЛ Ќњ¦І Ћњгv	 Џњu ђњЇ ‘њЭГ ’њє “њ ”њn@ •њYL –њЎЎ —њMП љњ6К ›њp2 њњхв ќњXX ћњ¬ џњД6  њ Ѕ ўњш	
 Јњ› ¤њЯ Ґњћа ¦њч: §њтn Ёњ‡і ЄњФЁ «њ\К  ¬њјт ­њ
 ®њvb ЇњCщ °њ.Ё Іњ… іњъ  ґњеT µњ{C ¶њ‘  ·њ.) ёњ#›	 »њуј јњћк Ѕњ>„	 ѕњ.
	 їњЛ+ Ањrя Бњ>с  ВњЄ
 Гњлш ДњЙ‚	 ЕњђД
 Жњ€ѕ
 Зњи ИњЉ‘ ЙњґB Књёt Лњњ Мњч3 Нњщ' ОњT
 Пњ;Џ
 СњАq Тњ%! УњtГ ФњЈ Хњі© Цњ/т Чњ“
 ЩњЁ­ ЪњЯў ЫњҐ® Ьњ Эњьc ЮњZ ЯњґЄ ањДн  бњЋэ вњж гњЌ	 дњK¶ ењ‰ жњ’ зњ_ы ињ/ѕ йњ… књIЃ  лњd‘ мњ‰v нњ[ рњGg сњ2 тњ¦у
 уњ¶! фњЧ@ хњa· цњыБ щњ;! ъњъђ ыњкK
 ьњуў  эњЇы юњЮr яњ«’
 ‚ќ.Ђ ѓќћћ „ќE' …ќe †ќЋ ‡ќ;Ђ €ќпі
 ‹ќ[Ґ Њќ^m	 ЌќiI Ћќь—	 Џќ
| ђќ— ‘ќP‰ ’ќEC
 “ќр” ”ќbе •ќ_
 –ќ@S —ќ@\ ќЦа ™ќwD љќQ_ ›ќ+ъ њќе… ќќЏc ћќl  џќ< ўќэ:	 Јќ`§ ¤ќґа ҐќыЕ
 ¦ќ.:
 §ќg° Ёќ{Ж ©ќФ Єќ€/ «ќд¦ ¬ќЌЈ ­ќЎї ®ќјO ЇќфХ °ќ’F ±ќІѓ Іќ,N іќbП ґќхЇ µќ”/	 ¶ќ…З №ќG$ єќЃџ »ќNЫ јќ№н Ѕќ-Х ѕќШљ їќЗ	 Аќ‚z Бќ ВќМi ГќR~ Дќ–@ ЕќЕЬ Жќ& Зќn Иќ3ґ Йќ]‚ Кќ`И  Лќњ МќЖз Нќ ХќкЪ Цќґо ЧќО™ ШќЧ1 ЩќАу Ъќ°k  Ыќ‹ ЬќY1 ЭќU  Юќ џ ЯќР‘ аќxс бќ.ч вќrБ	 гќv¦ дќaж еќL# жќ7г зќЄЁ	 иќO йќGl мќµK нќ| оќ,f пќКM рќн› сќ‘m	 тќx
 уќz фќ°у хќќS цќЋc чќг‹ шќ8Ю щќd“ ъќ„Z ыќ=k ьќDy эќЇ& юќbЭ яќЕА	 Ђћ¦s  ѓћ  „ћљt …ћЈР †ћH ‡ћ¬‡ €ћх ‰ћ›U	 ЉћWv ‹ћ¬Ф
 Њћ§
 ЌћЅО ЋћTщ  Џћљ ђћh$	 ‘ћУ# ’ћVД “ћщ ”ћНА •ћп) –ћLg —ћ­Я	 љћB ›ћ¤S њћь2  ћћ›t џћYП  ћ…Ђ Ўћ^џ ўћд	 ¤ћ—{ ҐћЊ
 ¦ћїA §ћУЪ Ёћ.1 Єћc
 «ћ H ¬ћуm ­ћOЬ	 ®ћi  °ћW ±ћрЗ ІћbШ іћ?с
 ґћх9 µћР
 ·ћХЋ
 ёћsШ №ћЫ4 єћЏ„ »ћЭЊ јћ ѕћcs їћ3G Аћ-a Бћц­  Вћm§ Дћ}F Ећ ж Жћ°D
 ЗћHѕ Ић
Д ЙћI› Кћя° ЛћЗЏ МћШr НћфО Оћ¶ћ ПћnX РћuФ СћUa ТћkЊ
 УћЏ ФћЕ+ Хћe ШћEO Щћўp ЪћЁ	  Ыћc­ Ьћ, Эћ#‘ Юћ$. Яћ
± аћ>б
 бћЌM вћ<¬ гћпй  дћМё ећпщ  жћ=n кћ[X лћР: мћј	 пћY рћЋ< сћ`Й фћ хћ3О цћЫђ
 щћЩ» ъћ4j ыћtC ьћ S эћч\ юћ
™ яћяю Ђџжг ЃџDЌ ‚џ†
 ‹џO Њџв1 Ќџлы Ћџ. Џџэ– ђџЁ ‘џµЪ ’џИП “џ» ”џ‡A •џ
Ш –џ`~ џ’ ™џo љџїэ ›џf' њџЃ ќџь< џџRо  џу Ўџ_Л ўџѓЬ Јџѓ™	 ¤џ±u Ґџяэ ¦џt §џЕ№
 ЁџҐМ ©џq* Єџ­K «џ©Ш ¬џtП ­џH‡ ®џ‰"
 ЇџЁ °џ[< ±џ– ІџfЧ іџ`= ґџt
 µџ<Б ¶џЗe ·џ¤° ёџ
§ №џPl єџйд »џ2 јџџЛ
 Ѕџ„L ѕџWў їџЌ? Вџ¤ Гџ+ш Дџлe Еџ`м ЖџзИ Зџ$ ИџТЊ Йџ… КџЖо Лџ{ МџЬh Нџј Оџ„Ђ Пџбђ  РџM СџМ  Тџь УџJА ФџЋ Хџ€v Цџ—Х ЧџЗВ ШџU Щџвx Ъџvo ЫџW} Ьџед
 ЭџЙЛ	 ЮџЮо Яџб~ аџqH бџЈV вџР гџи° дџ•p  еџBH жџЖ	 зџШЛ иџH йџ‡ кџcw лџм мџЈњ нџ2Б оџ‘+ пџЯё шџћ@ щџЪD	 ъџPъ ыџ*/ ьџ<п эџоo
 юџЬ) яџгs Ђ џL
 Ѓ ЖM ‚ uл  ѓ †B
 „ с … KЈ † k ‡ ‡r € ‡я ‰ "T Љ `ч ‹ VШ Њ ZЎ Ќ /Y Ћ лх
 Џ з5 ђ 9 ‘ Ј  ’ \v “ 3
 ” Ґ$ • %	 – Ј+ — ЎЇ  х
 ™ т¶  љ Z	 › 5G њ вk ќ 
” ћ И џ ъч   ‰х Ў yЇ ў Н< Ј љ
 ¤ ”j Ґ U,	 ¦ Цџ § ; Ё ¬Е © Х
 Є "k « Іу ¬ еш ­ @— ® „= Ї л’ ° mR ±  #
 І …Э і й ґ _Љ  µ ¬¦ ¶ Јй · Њ ё – № џя є џь » –” ј (A	 Ѕ c ѕ ‘^ ї ·С А Єm Б 
q В R• Г ’В	 Д [[ Е =›
 Ж J	 З gm И ъi
 Й Џ К * Л qс М MC П 6Y Р µk У hэ Ф › Х К
 Ц tW Ч E( Ш Яs Щ уП
 Ъ 8h Ы /х Ь Ъj  Э 1 Ю ~‡
 Я Џщ а qЗ б Ђ		 в –э г Їц д рФ е пв ж l" з РЊ и Ы
 й ЛЙ к дЋ  л ъИ м ЕЄ н Su
 о H' п ё
 р  с G т У у ,s ф оQ х ¦¬ ц ±µ ч Э ш g– щ йГ ъ ¤‹ ы Ch
 ь cЃ э Vl ю >f я ќс ЂЎЛ6 ЃЎ W	 ‚ЎАn ѓЎa6 „ЎКЪ	 …ЎU/ †ЎЄp ‡Ў{^ €ЎН· ‰ЎС. ЉЎ T ‹Ў
6 ЊЎV# ЌЎ›€ ЋЎc$  ЏЎ ђЎS
 ‘ЎR ’ЎE •Ўь –Ў4 —Ў­% Ўќ” ™Ў¤i љЎTB ›ЎJЦ њЎЭ- ќЎЦ« ћЎpў џЎЃ  Ў9 ЎЎgх ўЎ¬J ЈЎbf ¤Ўћp ҐЎ‚в ¦Ўсу §Ў-… ЁЎ~±  ©Ўмa ЄЎш^ «ЎЁo ¬Ў‘ж
 ­ЎЅ· ®Ўзю ЇЎ€Z °Ў1к ±Ўђ® ІЎN“ іЎАD	 ґЎ§ µЎ‘k ¶ЎЃ— ·Ўpю ёЎ™А
 №Ўв" єЎзЇ »ЎКу јЎЃџ  ЅЎdE ѕЎвЧ їЎ`Т  АЎ БЎ; ВЎ–W
 ГЎlН  ДЎГы
 ЕЎXЋ ЖЎ±=
 ЗЎНс ИЎЩЏ ЙЎn КЎџ  ЛЎБ
 МЎбї
 НЎ‚И ОЎ®Q  ПЎЦ РЎё9 СЎ‰к
 ТЎYM УЎьJ ФЎПс ХЎE} ЦЎFS
 ЧЎБ ШЎйШ ЩЎ	Z ЪЎ‘Ж ЫЎ<  ЬЎx ЭЎл  ЮЎ)h ЯЎљ] аЎjЯ бЎЇ вЎуј гЎ{± дЎ\
 еЎVҐ жЎ©} зЎMT кЎI2  лЎ€  мЎс нЎ°»	 оЎЃ
 пЎx тЎЖЌ уЎ>>  фЎ]q хЎГц цЎ2У чЎМѕ ъЎCє ыЎ„ј ьЎЄЪ эЎ—€
 юЎ1c яЎюg ‚ўп	 ѓў
 „ў
 …ўµ †ўZx ‡ўx/ €ўЮ ‰ўLЮ
 ЉўЩ¦ ‹ўђЃ ЊўЋ‘
 ЌўES ЋўO Џўe:
 ђўФ9 “ўO ”ўgµ •ўЊћ  –ўгм —ўDа ўаD ™ўf* љўЊ ›ў4Ж њў.b ќўLb ћў8…
 џўQ}	  ўЁu Ўўб
 ўўґ Јў( ¤ўoЅ ҐўҐ ¦ўХO §ў[І Ёў>= ©ў›Ь Єўю" «ў№	 ¬ўТ ­ўfҐ ®ў=5
 Їўb °ў¦™ ±ў  Іўєў іўdУ ґўЉТ µўy ¶ўQ ·ўaѕ
 ёўSХ №ўЋи єў	я »ўц јў4П
 Ѕў›0 ѕў™ їўЩ
 Аў8† БўЊЫ ВўFR ГўЯ
 Дўя2 ЕўU°
 Жў0к ЗўT
 ИўЬѕ ЙўRY  Кў^ ЛўКу
 Мўо†	 Нў† ОўQы
 ПўВ Рў:о Сўґј Тўўё	 Уўyх Фў Хў\Ъ ЦўЛ ЧўцH
 Шўг ЩўH ЪўKw ЫўН ЬўVй ЭўЪN Юў " ЯўLY аўҐ бўL вўtё гў‹Я дўўљ еўж‚ жўhЛ	 йў  кў}
 лў»Г мў ц нўд] оў’з пўkЩ  рўД` сў]р тў»Г уў!$ фўе“ хў-… цўЉ<  чўЖ
 шўВж щў8у ъўѕ­ ыў" ьўъI эўCn юўҐ· яў  ЂЈ28 ЃЈьџ ‚Ј… ѓЈ
 „Јв …Ју †Јђ
 ‡Ј©ц
 €Ј8 ‰Ј`F ЉЈ ‹ЈЎ ЊЈ	@ ЌЈvЦ ЋЈ·Ч ЏЈ)Ѕ ђЈvO ‘Ј_ ’Јџ/  “ЈЃ" ”Ј]9 •Јc¬	 ЈK3 ™Ј C љЈђЖ
 ќЈ%@
 ћЈ°+ џЈЗl ўЈђю ЈЈ© ¤ЈАУ ҐЈ‚ ¦Ј—~	 §Јy6 ЁЈ'¶	 ±Јєл ІЈe1 іЈ>1 ґЈZ™ µЈЋr ¶ЈQц ·Ј€ ёЈ„ц №ЈwU єЈ№Ђ	 »Јцr јЈY ЅЈ{µ ѕЈ‘. їЈU± АЈg БЈW±
 ВЈ‰Ъ	 ГЈCФ ДЈPQ ЕЈн> ЖЈ
/
 ЗЈ6Й	 ИЈШ± ЛЈСЉ МЈ§ НЈЈ РЈ-й СЈ°ю ТЈВї УЈ0 ФЈ—Ж ХЈэІ ЦЈ,- ЧЈіI ШЈк ЩЈЯE ЪЈyЧ ЫЈYї ЬЈc† ЭЈ¤$ ЮЈЛF ЯЈ« аЈШ¶ бЈЩS вЈ^ гЈ	[  дЈ{ј еЈ•і
 жЈN‹ зЈE иЈ— йЈ•і кЈ;Ґ лЈа” мЈЩ нЈ№№ оЈљµ пЈр рЈїЋ сЈP тЈM уЈЂ	 цЈ# чЈFj шЈъ‚ щЈР<	 ъЈдК ыЈЛ ьЈ~H эЈЬь юЈ„№	 яЈЎ^ Ђ¤9Ј Ѓ¤Д? ‚¤FЊ ѓ¤v« „¤Ъ …¤_ю †¤_ ‡¤yа €¤ќ ‰¤45 Љ¤¬V ‹¤k‰ Њ¤Ю Ќ¤кч ђ¤rн ‘¤eЁ ’¤#w “¤±x ”¤z •¤H –¤«G —¤Xc ¤йЄ ™¤BҐ љ¤а> ›¤…| њ¤ъd ќ¤¶^ ћ¤ИT џ¤­Џ   ¤Зu Ў¤*љ ў¤Х Ј¤­F ¤¤ц Ґ¤Й" ¦¤8 §¤ F Ё¤5Љ ©¤:Ч Є¤fk
 «¤6ъ ¬¤«Ґ ­¤Ўк °¤j' ±¤DП І¤Э  і¤FЂ ¶¤Щ ·¤29 ё¤
G »¤ ^ ј¤Ћ1 Ѕ¤Бђ Б¤З=  В¤<
 Г¤ћA Д¤1Ђ Е¤хШ Ж¤· О¤‰!  П¤Рt Р¤‘ С¤iо Т¤x У¤’я Ф¤ґд Х¤ЬЇ Ц¤ћ	 Ч¤­{
 Щ¤’v Ъ¤ Ы¤Є\ Ю¤v8
 Я¤
b а¤Ця б¤n в¤Р
 г¤§D д¤i€ е¤ѓH ж¤<ѕ з¤‰: й¤‰ю к¤M< л¤¦G н¤% о¤Я+ п¤ЋР р¤Дj с¤№H т¤©Є х¤	 ц¤	С ч¤‚p ЂҐ"
 ѓҐ«р „ҐЇZ …Ґ
# †Ґ’% ‡Ґїi €ҐЁЌ ‹Ґ›Р
 ЊҐpј	 ЌҐ%Ы ЋҐвµ ЏҐFр ђҐ±г ‘Ґљю ’Ґ]x “Ґюњ ”ҐРЋ •Ґg –Ґњ^ —ҐнЁ Ґ«| ™Ґ¶э љҐџ_	 ›Ґl» њҐьP ќҐ]¦ ћҐJ8 џҐiЖ ўҐ·[  ЈҐM! ¤ҐХ ¦Ґjу §Ґ¤і ЁҐи ©Ґ‰
 ЄҐSС «Ґќ ¬Ґg ­Ґдќ ®Ґ@D ЇҐОМ °Ґqд ±Ґ« ІҐа іҐ Ю ґҐ°ѕ
 µҐЯѓ ¶Ґ\ ·Ґ5J ёҐwЪ №Ґ3— єҐ§@	 »Ґ1l	 јҐҐ ЅҐ§ ѕҐ!R їҐЩ» АҐ# БҐЎ ВҐµW ГҐЮo ДҐа§ ЕҐ ЖҐµ ЗҐFB
 ИҐMh ЙҐ=м	 КҐ ЛҐwЕ МҐЦ)
 ПҐЭ¶ РҐ8¤ СҐ7к
 УҐеЋ ФҐZO ХҐ=ї ЦҐ‹K ЧҐКї ШҐ>№ ЩҐон ЪҐ»[ ЫҐъ¦ ЬҐ5А ЭҐсэ ЮҐeї ЯҐ± аҐжЋ бҐтъ
 вҐоu гҐ«л дҐд] зҐC иҐ+З  йҐYf кҐc лҐUЙ  мҐа нҐS  оҐF, пҐЖ‘ рҐ—M сҐУ	 тҐ°Є уҐрl
 фҐ[ хҐGi
 цҐµ& чҐ1h шҐї_ щҐ±њ  ъҐ|Ь ыҐA’ ‚¦аd ѓ¦7Н „¦G …¦ь †¦ЫТ ‡¦gю ‰¦;љ Љ¦В ‹¦  Њ¦A Ќ¦h
 Ћ¦т© Џ¦
ю ђ¦Eс ‘¦<њ  “¦•»	 ”¦А¤ •¦{y –¦я4 —¦ї ¦сп
 ™¦ґi љ¦· ›¦›]  њ¦Ђ ќ¦Ej ћ¦с€ џ¦TA  ¦№л	 Ў¦°С	 ў¦ъK Ј¦mv ¤¦Ж" Ґ¦ V ¦¦шg §¦Лu ©¦ј“ Є¦‚	 «¦ў ¬¦€› ­¦”` ®¦ЭG Ї¦к— °¦w• ±¦ж€ І¦ть і¦Тq ґ¦p¶
 µ¦Oт
 ¶¦Mw	 ·¦цD
 ё¦†р №¦3| є¦ґ	 ј¦°6
 Ѕ¦b ѕ¦‚m ї¦а‘ А¦(p В¦^ Г¦A  Д¦й   Е¦z  Ж¦aЪ З¦#Ў Й¦ќa К¦±Р Л¦”b М¦нi Н¦oT Р¦5{ С¦‹ў Т¦bф У¦Јk Ф¦ҐД Х¦‹	 Ц¦A‰ Ч¦|Ю Ш¦fj Щ¦™Ш Ъ¦-І Ы¦ЮJ Ь¦Х  Э¦м°
 Ю¦Дc Я¦›к а¦Pв б¦Ы  в¦s• г¦Ёy д¦Р з¦Дч и¦ЅФ й¦йN к¦љЪ л¦Б м¦Шф н¦Tl	 о¦а) п¦ р¦DR с¦GH т¦:ќ у¦Ѕ ф¦H х¦ч‘	 ц¦њ ч¦•Х ш¦‹{ щ¦IV ъ¦хK
 ы¦¬т
 ю¦Хъ я¦K	 Ђ§ј° Ѓ§№9 ‚§‘› ѓ§[ґ „§/¦ …§}© †§ёF ‡§#у €§»б ‰§># Љ§щ ‹§Ѕg  Њ§ХО Ќ§Ґ Ћ§Кг Џ§єF
 ђ§гь ‘§Ї ’§ьЖ ”§]^ •§U‰ –§7S —§vP §ЈЧ ™§‡? љ§¬ ›§—
 њ§–џ ќ§у§	 ћ§ Ш џ§‘Е  §џw Ў§ЉЕ ў§Ши Ј§ox ¤§ Ґ§ l ¦§ўЋ §§Tј Ё§ЭВ «§®Х ¬§А‘ ­§ЌЃ °§aЬ ±§ћ І§кZ µ§єЉ ¶§жн ·§bЕ є§–с »§Н„ ј§ШЕ ї§Б­ А§qR Б§х% Д§Aп	 Е§Оґ
 Ж§*&  Й§чO  К§Ђ;
 Л§ч— О§gм  П§СЉ Р§ш С§ЋЇ  Т§u У§џN Х§g~ Ц§~р Ч§Є– Ш§Н Щ§ъю Ъ§ч Ы§ЎI Ь§Ґж Э§d# Ю§]г Я§ М а§ЪТ в§ѕE г§А‰ д§”¶
 е§TK ж§Љћ з§#› й§. к§S` л§8 м§зТ н§g‡ о§o п§цЁ р§] с§щТ т§kZ ф§t
 х§яя ц§іZ ч§h. ш§zK
 щ§+Ю	 ъ§Г ы§"u	 ь§JЈ  э§ыI ю§‘© я§Јж ЂЁn
 ЃЁQН ‚Ё!P ѓЁЖ` „ЁBв
 …ЁЃG †Ёd ‡ЁЭ €Ё- ‰ЁNЦ ЉЁњш ‹ЁY ЌЁСП ЋЁКm ЏЁЂр ђЁBF ‘Ё”v ’ЁоН “ЁџG ”Ёµ –Ёњz —ЁВШ ЁЌY ™Ё Ы
 љЁGШ ›ЁД§ њЁmє џЁ«+  ЁК ЎЁЩ¶ ўЁі* ЈЁT ¤ЁЮМ ҐЁЁ© ¦ЁЩ §ЁЏЂ ЁЁ¤© ©ЁW= ЄЁ­§ «Ё$… ¬ЁЬ ­ЁюЄ ®ЁС  ЇЁп/ °Ё­  ±ЁХi ІЁч\ іЁЫЮ ґЁ‹о µЁ[U ¶Ёhќ ·Ёyз ёЁ ю №Ё<  єЁЎ€  »ЁфS јЁІ ЅЁM- ѕЁ-х їЁ]* АЁQ^ БЁ/& ВЁ8Щ ГЁ­Ў ДЁЯ
 ЕЁ8Ґ  ЖЁґE ЗЁВс ИЁтз ЙЁйў КЁЕ> ЛЁN” МЁ–«	 НЁ®э ОЁ=% ПЁ>U РЁзН
 СЁ+Ў ТЁБ† УЁug	 ФЁЂњ ХЁ ш ЦЁmЛ ЧЁ‹} ШЁѓв ЩЁ ЪЁк ЭЁ&ч ЮЁМ`  ЯЁч% аЁ,Ь бЁЂe вЁш
 гЁX! дЁ9Ѓ еЁ† жЁE& зЁЩe иЁЖ« йЁ3г кЁЌ
 лЁ.П мЁC­ нЁjЌ оЁF- пЁо рЁ€° сЁе­ тЁё
 уЁwo фЁ›U хЁ™µ цЁЙ  чЁYЬ шЁ­Ъ	 щЁ“Р ъЁ!ъ ыЁеe
 ьЁt эЁь‚
 юЁзс яЁСw Ђ©В
 Ѓ©f± ‚©І5 ѓ©Yn „©–Щ …©о
 †©д­ ‰©љќ Љ©БФ ‹©я±  Њ©Pb Ќ©Ыз Ћ©—[ Џ©U– ђ©d%  ‘©Bn ’©oP “©¶ј ”©J •©e –©D› —©е“ ©нП ™©ў” љ©ч  ›©¬ј њ©lъ ќ©к6  ћ©X| џ©O'  ©vi Ў©=Ч ў©d Ј©M ¤©,— Ґ©7Х ¦©¬о §©ч› Ё©I€ ©©Ф Є©c$ «©фb ¬©*; ­©n ®©wц Ї©оp °©Dх ±©№е І©мu ґ©G— µ©ЪЙ ¶©№ѓ	 ·©I± ё©0 №©і: є©_Ў »©ѕ ј©Dџ Ѕ©ј ѕ©Пx ї©g‡ А©«
 Б©‚· В©у Г©б" Д©йµ Е©±„ Ж©pЋ З©C} И©  Й©zђ К©п Л©ЛВ М©ф Н©wc
 О© Z П©Ё Р©°n С©v; Т©‡Н У©xs Ф©H< Х©8= Ц©ЊM
 Ч© ¦ Ш©GX Щ©Ъц Ъ©*« Ы©XЧ  Ь©тБ Э©, а©!Ч б©L в©"ф е©®ю  ж©Й5 з©ВЧ к©Iк л©zї м©Щ п©eХ р©Д с©†‰ ф©TТ х©d ц©Cя щ©°Д ъ©–л ы©& ю©ҐR я©уh
 ЂЄx ѓЄ#г „ЄЂ@ …ЄШB €ЄJD ‰Є{(	 ЉЄ$ї
 ЌЄc№ ЋЄ’ ЏЄС ’Єd\	 “Єж. ”Єе •ЄэЂ –Єt —Є*  Єї2 ™ЄК љЄlB ›ЄЧД њЄkС ќЄ°ђ ћЄ‰Y џЄО  ЄpС  ЎЄдl ўЄюw ЈЄBc ¤Єx ҐЄм3 ¦Є[ §Єаі
 ЁЄ~M  ©ЄЅз  ЄЄxZ «Є/ж ¬ЄдA ­ЄИ} ®Є'є	 ЇЄ–б °ЄнЊ ±Єн ІЄ©r іЄFu ґЄВ µЄ< ¶ЄрЖ ·ЄO№ ёЄ&± №Єg¤ єЄ[a  »Є@’ јЄ" ЅЄG ѕЄГѓ їЄЫB АЄ™R БЄИ ДЄЉ ЕЄюЙ ЖЄЂ ЗЄc ИЄШE ЙЄm КЄтї
 ЛЄњ  МЄл« НЄџ; ОЄ	 ПЄц~	 РЄє  СЄ	E ТЄш" УЄі® ФЄЯf
 ХЄ^. ЦЄ  ЧЄfЉ ШЄ8Ы
 ЪЄ9 ЫЄ„” ЬЄiЌ ЭЄrЌ ЮЄћ0 ЯЄ4d аЄ¦+ бЄr« вЄСє	 гЄ»Ћ дЄT$ еЄю  жЄ& зЄИx иЄmм кЄ<8 лЄ¬… мЄ)Ё нЄТ8  оЄт8 пЄЈИ рЄВЂ сЄсО тЄЁ^ уЄлi фЄvq хЄHb цЄ±­ чЄ…М шЄРЇ щЄNѕ ъЄ# ыЄ6» ьЄWѓ эЄ‘Й
 юЄћП яЄШЦ Ђ«:`	 Ѓ«`p ‚«"Ѓ ѓ«;М „«ё †««(
 ‡«2! €«А{ ‰«ь Љ«=
 ‹«‘3 Њ«о` Ќ«kю Ћ«lВ Џ«ѓ_ ђ«ўЌ  ‘«ќ'
 ’«Fµ “«$s  ”«G• •«ѕ’ –«цg —«Єd «WЊ ™«lЙ љ«.Щ
 ›«¬_ њ«
 ќ«Њ9 ћ«§M џ«'K  «їі  Ў«[ ў«“Џ Ј«П0 Ґ«:U ¦«РL §«Jь Є«йэ	 ««”
 ¬«hI ­«V ®«№ Ї«ЬE °«o ±«YЏ І«ЖY і«U­ ґ«о9 µ«xа ¶«Ѕ@ ·«c ё«Ѕ„ №«w є«ЇO »«5 ј«Ї­ Ѕ«в ѕ«)+ А«џє	 Б«Уё В«†\ Г«4Є Д«се Е«ві Ж«– З«µР И«Щ Й«? К«zѕ Л«Х М«“A Н«Ћљ О«g Р«ћ С«ВZ Т« У«ь0 Ф«¶¬ Х«U Ц« Ч«Ё^ Ш«%S  Щ«»W Ъ«Эс Ы«lК Ь«о Э«TB Ю«¶и	 Я«d9 а«µ	 б«E в«К‡ г«љ0 д«Шќ е«сЃ
 ж«T. з«Т и«Щ) й«є› к«'Р м«q= н«z
 о«єП п«м| р«.ъ с«,М т«Лр у«УЫ ф«Ї±  х«Э ц«4¶ ч« ш«.! щ«>« ъ«ИВ ы«Х ь«¤ э«’ ю«ЄВ я«i‹ Ђ¬5- Ѓ¬о• ‚¬юФ ѓ¬зъ „¬ЩO …¬Ћё †¬0& ‡¬”° €¬і ‰¬тћ ‹¬Ћ“ Њ¬d Ќ¬"  ‘¬\
 ’¬«ы “¬#[ ”¬e; •¬?ж –¬o^ —¬йX ¬™Ё ™¬t± љ¬ђ@ ›¬°
 њ¬е	 ќ¬7® ћ¬-w џ¬бЬ   ¬вї Ў¬xЩ ў¬%А Ј¬ћА ¤¬%ю Ґ¬'t
 §¬P‚ Ё¬ю¦ ©¬g Є¬| «¬	‘ ¬¬L¤ ­¬Ф  ®¬i Ї¬Нї °¬$ ±¬Є`
 І¬fr і¬~f ґ¬•P µ¬jх ·¬4у ё¬v7 №¬rЋ є¬F: »¬ђ ј¬N© Ѕ¬-Ъ
 ѕ¬§2
 ї¬б* А¬‘] Б¬ЌД В¬	d Г¬€a Д¬О Е¬f‚ Ж¬ыў З¬Ц И¬t7 Й¬®‰ К¬Ч Л¬#  М¬s Н¬Eё	 О¬bb П¬H• Р¬c С¬Ё€ У¬XP Ф¬Њ	 Х¬ТQ Ц¬аы Ч¬z Ш¬єP Щ¬Ых Ъ¬/a Ы¬=· Ь¬т• Э¬тV	 Ю¬Ф# Я¬Ў2 а¬cF
 б¬хв в¬, г¬аK д¬Ф^ е¬3  ж¬; з¬АИ	 и¬В` й¬}+
 к¬ф/ л¬аG м¬P н¬иь о¬\µ п¬>7 р¬г% т¬ь у¬u{ ф¬:- ч¬Л ш¬гN	 щ¬+ж ъ¬РЅ ы¬’Ґ ь¬Ќs э¬%
 ю¬рј я¬»  Ђ­aC Ѓ­  ‚­
4 ѓ­X „­•  …­kј †­W­
 ‡­)° €­д ‰­U¦ Љ­©а
 ‹­RВ
 Ќ­ п Ћ­g• Џ­ша ђ­{ ‘­Ш ’­O§ “­†k ”­Ї( •­”s –­щъ —­† ­pп ™­zш љ­ю ›­ќї ќ­Я ћ­Г§
 џ­ЦЬ  ­l Ў­_ ў­’  Ј­"П ¤­М Ґ­t— ¦­Ћщ §­|[
 Ё­°Ў ©­°A Є­lл «­ПG ¬­У; ­­! ®­ZH Ї­ °­сщ ±­¬‚ І­s і­2 ґ­]± µ­Йћ ¶­O ·­  №­ҐҐ є­тo  »­Eз ј­цz Ѕ­$B ѕ­АР ї­Ѕ^ А­р_ Б­N/ В­kЧ Г­M( Д­ХЫ Е­ѓЄ Ж­Ў3 З­-n И­ео Й­к К­”В Л­Yю М­t‚ Н­ў О­ФМ П­ћИ Р­Њ С­Аї Т­hа У­<u Ф­4§ Х­Ѓk Ц­Лq Ш­D^ Щ­nў Ъ­ЖE Э­ОЎ Ю­Kъ Я­_M а­хm б­,Е в­u3 г­hЯ д­Ѕ” е­ц? ж­jE и­HЗ
 й­|5
 к­„ л­Ѕн м­/‘
 н­Ь’
 о­vэ п­†Й р­>t с­`| у­Lї ф­Ё< х­ОЙ
 ц­jQ
 ч­Іq ш­Ыу щ­q0 ъ­Ји ы­  ь­N ю­н  я­†Ж Ђ®J8
 Ѓ®36 ‚®І+	 ѓ®T		 „®_ …® †®ћ
 ‡®,Ч ‰®пГ Љ®НL ‹®g2 Њ®p
 Ќ®ћ Ћ®Ir Џ®Ќ` ђ®v< ‘®|н ’®з •®hз –®Г
 —®)ц ®( ™®! љ®­_ ›®…¤ њ®ЃP ќ®©Х ћ®Ик  ®ак Ў®ьT
 ў®uд Ј®VІ ¤®ЪP Ґ®Yа ¦®*џ §®j… Ё®ё ©®ђЪ «®Tж ¬®7 ­®Xщ ®®„L	 Ї®.- °®е- ±®Л<
 І®ѕ§ і®X& ґ®Ћ> ¶® ц ·®лр ё®ђ\ №®ь=  є®m	 »®hA ј®њ  Ѕ®ьЭ ѕ®и] ї®n Б®-X В®)2 Г®E€ Д®і­ Е®?? Ж®­h З®Э	 И®@ Й®= К®
 Н®ОН О®`% П®ЫC	 Р®s С®5ћ Т®d/ У®гТ Ф®№ Х®К Ч®* Ш®Ы— Щ®Н Ъ®Ы Ы®[W Ь®Т< Э®ъZ Ю®э Я®»г а®Т= б®­¬ в®К8	 г®PУ д®Нi  е®з”  з®>) и®oщ й®ёЛ к®Ў л®ж м®ЂC н®єщ о®±°
 п®Oќ	 р®лC с®qф т®юU у®ІT ф®ж^ х®ђв ц®М% ч®®S ш®–T
 щ®™t ъ®"] ы®¤є ь®Dѓ
 э®iS ю®љё  я®Z ЂЇ­9 ЃЇЎз ‚ЇЛ„ ѓЇ¶д „Ї:} ‡ЇJ €ЇЃ… ‰ЇMа ЉЇЬЦ ‹Їіh ЊЇ‰E ЌЇ†Y ЋЇ#? ЏЇdw ‘ЇeО ’Ї.D “ЇеН ”Ї ] •ЇЏЌ –ЇА
 —ЇѕД Їш ™Ї« ›Ї¶‡ њЇX	 ќЇDT
 ћЇwo  џЇ
#  Ї6Е ЎЇs ўЇфъ ЈЇY	 ҐЇFў ¦Їхь §Ї“В ЁЇЇш	 ©Ї+
 ЄЇ·5
 «Ї›h
 ¬ЇАХ ­Ї6
  °ЇmV ±ЇLY ІЇОm іЇкЛ ґЇиў µЇ,О ¶Їm[ ·Їж ёЇЂю  єЇ.№ »Їуj јЇ‘— ЅЇZў ѕЇ”	
 їЇcК АЇ;7	 БЇџл ВЇё* ДЇ‰- ЕЇ03 ЖЇAъ ЗЇН7
 ИЇН‹ ЙЇbЧ
 КЇґО ЛЇђА МЇ	М ОЇэс ПЇ] 
 РЇ}C СЇК– ТЇSX УЇ¤Ъ ФЇ і ХЇ§‡ ЦЇg ЩЇсО ЪЇј ЫЇ}} ЬЇЛЇ ЭЇAf ЮЇа§ ЯЇP7 аЇГl бЇ¦: гЇдъ дЇ”! еЇ~Б жЇxе зЇuт иЇйQ йЇЇz	 кЇЮ лЇ‚њ нЇDО оЇ® пЇїХ рЇp сЇ
4 тЇ0b уЇНX  фЇЃ: хЇ­ чЇ¦n
 шЇіу  щЇЦЋ ъЇЁ ыЇуЄ	 ьЇ›І эЇъ¬ юЇф« яЇКJ ‚°ќ	 ѓ°ь „°·Y …°й— †°pї
 ‡°|Њ  €°б ‰°wВ Љ°c!
 Њ°ыЩ Ќ°ыг Ћ°a Џ°ЬЛ ђ°ж! ‘°J9 ’°jv “°ЎY ”°кР –°ѕ —°YZ °Њk ™°дF љ°П№ ›°C€  њ°Фњ  ќ°Ё
 ћ°™0
  °Љ= Ў°В ў°°g Ј°6	 ¤°A  Ґ°љ  ¦°=  §°cT Ё°І-
 «°;™ ¬°Ж• ­°к$ ®°PI Ї°cq °°Л ±°7в	 І°¶Y і°…я µ°^Б ¶°т8 ·°{  ё°ЏЛ
 №°Yо є°ю »°9c ј°ђЦ	 Ѕ° М ї°Эх А°< Б°зP  В°D Г°б[ Д°=И Е°`Њ Ж°H З°‘ Й°o К°Ц•
 Л°Фы М°¦e	 Н°ј& О°a. П°»Р Р°d2 С°0Э Ф°тЋ Х°x\ Ц°6m Ч°мџ Ш°H Щ°ћы Ъ°ГF	 Ь°Є Э°_«	 Ю°Бе Я°cH а°%Ы б°yH г°Я© д°o е°ш& ж°FЦ  з°Џ и°gё  й°X  м°le н°•· о°_
 п°№# р°D с°Їя  т°ЋЏ  у°X$ ф°Љ] х°%0 ц°/§ ч°eѕ ш°:ш щ°EB ъ°±й ы°ђB ь°У э°b ю°ЬM я°» Ђ±Ы Ѓ±Н ‚±ъї ѓ±.p
 „±Ї‹ …±tщ †±V ‡±ч§  €±жЫ	 ‰±X` Љ±Я† ‹±‘Ж Њ±
 Ќ±c Ћ±Ќ™ Џ±Х ‘±q† ’±ѓ “±/ю ”±dµ •±ЊВ –±Ы} —±Я& ±ќ ™±Фљ
 љ±	 ›±"$ њ±5  ћ±µ® џ± ,  ±t Ў±i¬ ў±±Ќ Ј±ц  ¤±“у Ґ±Йо ¦±1п
 §±“, Ё±X ©±=ц «±тЊ ¬±l ­±A~ ®±ґЮ Ї± a °±ъ ±±И± І±9j і±„< ґ±c®  µ±ч ¶±G&	 ё±%F	 №±Nх є±&‚ »±
z ј±M‡ Ѕ±,W ѕ± ї±xЁ А±[‚ Б±ЙТ В±cќ Г±<o	 Е±{у Ж±ОИ З±…Q И±P Й±ёm К±Џo Л±Tb М±€M Н±№µ О±«у П±Ћй Р±єі	 У±=¬ Ф±ир Х±i»  Ц±ЉD Ч±шц Ш±3Ё Щ±е Ъ±О† Ы±яp Ь±­і Э±Ж2 Ю±W-
 Я±¶Ю а±	З
 б±Xє в±t) г±ё] д±э# е±РE ж±‰х з±Х и±M4 й±Юx к±Въ
 л±©љ м±х»  н±‘Ф о±ч– п±R р±Nl с±Ґќ	 т±Пк у± ф±Б. х±€§ ц±РЦ ш±9’
 щ±„ ъ±Ли ы±Ю=  ь±#џ э±X
 ю±д< я±ы ЂІЊ¤ ЃІћ ‚Іb
 ѓІBИ …Ів0 †Іg© ‡Іэs €ІдX ‰Іd` ЉІЮЩ ‹ІУъ ЊІ"8 ЌІат ЋІ„C ЏІl= ђІ° ’І7$
 “ІЋѓ ”ІЖ •ІЪ7 –ІM6
 —ІTд І<Я ™ІЇн љІ—6 ›І—Ъ њІ
} ќІ9U џІP0  І-r ЎІЅг ўІ ЈІю ¤ІЁ7 ҐІ]?	 ¦ІKо	 §Іљ ЁІ–ь ©І8- ЄІ¬; ¬І±я ­І+ ®І1^ ЇІЛ °ІJм ±І.B ІІЂw	 іІeЪ ґІгР µІХc ¶І§€ ·І;€
 єІ8V »І=
 јІHЙ ЅІљ
 ѕІтq
 їІr« АІЩ’ БІ•± ВІR? ГІC+ ДІѕ  ЕІ€ ЖІOL	 ЗІЩ& ИІ$C ЙІУ  КІй ЛІљъ МІЁ НІ” ПІv. РІщE СІ9Э ТІуУ УІ№	 ФІЙG ХІЂE ЦІq; ЧІ$8 ШІ‹	 ЩІA‰ ЪІЕj ЬІ‚S ЭІK2 ЮІs’ ЯІ¶' аІOђ бІЦ9 вІфГ гІ«& дІКU еІVф жІA зІО8 иІ„л	 йІЌ5 кІЃ лІчg мІJЪ нІc— оІI: пІЇ тІАЎ уІ)K  фІT хІ©ћ цІе чІЛС шІ<k щІы ъІ) ыІ“Ђ
 ьІdG	 эІBю юІсn яІ±м Ђі¤Э
 ЃіЦr ‚іX1 ѓі™• †іж‚ ‡іФ>  €іт	 ‰іФu Љіd5 ‹іey Њі† Ќіmу ЋіУ
 ЏіРЯ ђіоз ‘іђУ ’і€ “іТЦ ”іѓt •і•я –ієц —іМ і’c ™і+· љі¬k ›і ® њі6О ќіN¬ ћі¤ш џіУ   іюЫ
 ЎіъД ўії« Јіkп  ¤і0Л ҐіOј ¦іь© §іЃ Ёіh~
 ©іА! Єі w «іЎV ¬і ­іж[
 ®іЮ Їі 2 ІіэБ ііE®	 ґі4 µіh. ¶ішТ ·іЈ	 ёіГz №із єіц »і3 јі"п  Ѕіt> ѕіAШ	 їіђz Аі БідR Ві
T ГіAю
 ДіСП ЕіС‰ ЖіЎЃ ЗіЋ ИіЦ Йі„ КіЕл ЛіGї МіР^
 Ніo/ Оі[A Пін+	 Рі9 СіЕ?	 Ті2 Уі ФіvВ Хіл  Ші`е	 Щі<Ѕ  ЪіAК ЫіКД Ьі? Эі4? Юі[V
 Яіc аіСЁ бі)7 ві¶; гіv/ ді4Ш
 еіњА жіG зіM© иіО  йі› кіт¬ ліРК мі­ піРi
 ріDЎ сімd ті”Ъ
 уіпt  фіXJ хі$5
 ці…¬	 чі%+ шіoь щіПя ъіЫ±  ыі 
 ьіgг эіY© юіоЌ яівІ Ђґ9u Ѓґ… ‚ґ– ѓґ:! †ґ>м ‡ґ…H €ґ[S ‰ґщЧ Љґ` ‹ґ„ ЊґћY ЌґГЧ Ћґъ ЏґЫQ
 ђґџl ‘ґўn
 ’ґ‰г “ґaп ”ґц •ґ9Х –ґуЩ —ґ{
 ґФн ™ґl_	 љґMc ќґ~
 ћґЬ9  џґвЫ  ґ…Ѕ Ўґ ўґvП ЈґE ¤ґХY  Ґґњъ ¦ґе6 §ґ=a Ёґяk ©ґРм Єґ	Ћ  «ґ	Ќ ¬ґ–м ­ґрЂ ®ґФC Їґ`ф °ґ°®  ±ґ‘; ІґуҐ іґ$ґ ґґЪУ µґO ¶ґ«е  ·ґkµ ёґ!+ №ґx єґхm Ѕґуљ ѕґ”G їґ|л Аґ» Бґэ	 Вґ

 Гґ‰v Дґ! Еґ>… Жґy5 ЗґМи ИґЂ) ЙґT? Кґ3я  ЛґV Мґ0
 Нґг ОґЧ Пґљь Рґ4 Сґ№ф ТґS Уґn Фґо	 ХґИЎ Цґт Чґѕ@ ШґHќ Щґ»‰
 ЪґХM Эґ*C
 Юґ7q Яґ7 аґоc бґ·ы вґЪ' гґмг дґbў еґ“ жґ  зґи иґь­ йґ5‘ кґ8Ф лґ;] мґЉ нґ|g оґ7Ч пґU рґфч сґ>I тґPХ  уґЪ‡ фґ–И хґ;Љ цґ1, чґѕ шґ)К щґЕБ ъґE эґБd юґ¦о яґюо Ђµ• ЃµN  ‚µ<‚ ѓµ‘Q „µБШ …µЪа †µ ‡µЭk €µгю ‰µe ЉµВ ‹µ ™ ЊµXf  Ќµh6 Ћµ2а
 ЏµиЖ ђµХэ ‘µ4I ’µFl “µXm ”µЧЕ •µ]x –µЮL —µxj µМ	  ™µІт љµэi ›µjљ њµ‚• ќµOґ ћµ|l џµZ¦  µ‘Њ	 ЎµЕE ўµЫЕ ЈµЋ ¤µ
f Ґµ“г
 ¦µ¦- §µЫ< Ёµg€ «µ°2 ¬µаж ­µщ ®µЄе Їµ‰Е
 °µ¦ы ±µг2 ІµуЄ іµy ґµдW  µµog ¶µ2№ ·µ7H ёµ¦  №µїд
 єµ »µ2K	 јµz& Ѕµ*ј ѕµ‡щ їµ9€ АµЂ^ БµЕ
 ВµЬ„ Гµ!—
 ДµФ Еµ- Жµlн Зµ^ Иµ!7 Йµ* КµГ Лµ™Є МµёM НµМH Оµh Пµ0  Рµщц СµLК Тµ}w УµЊь ФµгZ ХµuЅ Цµв Чµэ Шµ ЩµоJ ЪµБ¦ ЫµвЗ	 ЬµдJ Эµ¬A ЮµяB Яµћ° аµQК
 бµ«љ вµ‘Д гµ& дµ· еµ}‡ жµUЗ зµЉП иµG" йµуХ кµvv лµvњ  мµ¶ нµЕn
 оµЇw пµ” рµ>і
 сµ_Њ тµюЃ уµЂ¤ фµO„
 хµl цµi2	 чµнМ шµнB щµYx ъµqї ыµµЏ ьµV эµІP юµ яµХh
 Ђ¶hД Ѓ¶ЭB ‚¶Uf ѓ¶ЬЪ „¶W …¶ь’ †¶Б ‡¶Џ„ €¶Hк ‰¶4r Љ¶BT Ќ¶Є/
 Ћ¶ Џ¶Vя ’¶hi “¶E ”¶ю —¶i}	 ¶ЮЬ ™¶^f љ¶Юы ›¶]э њ¶± ќ¶@  ћ¶M џ¶·ё  ¶БЈ Ў¶ ў¶ч§ Ј¶ ¤¶Ыз Ґ¶ЩЁ  ¦¶“ Ё¶Ь
 ©¶ Є¶n «¶tU ¬¶ХЄ ­¶`M ®¶Yч  Ї¶ОV °¶®= ±¶їк  І¶тУ і¶nю ґ¶К< µ¶&i ¶¶—/ ·¶б‹ №¶1} є¶  »¶€s ј¶FR Ѕ¶	н ѕ¶ЏO ї¶+W А¶Ьн
 Б¶Іp В¶- Г¶4Џ Д¶=4 Е¶uА Ж¶ћѓ  З¶c  И¶и К¶i Л¶ё М¶P†  Н¶з О¶MC П¶ ы Р¶к— С¶ЫЃ Т¶G9 У¶ѓs
 Ф¶`т Х¶
l Ц¶іР Ч¶эX Ш¶јw Щ¶‘
 Ы¶=h Ь¶	< Э¶Ј} Ю¶X Я¶ґq а¶Ќ б¶• в¶g г¶ЭA	 д¶>P е¶Ћ	 ж¶†ў з¶A
 и¶—t
 й¶IT к¶Ф‘ н¶дb о¶G п¶!† р¶‘Я с¶Жм т¶2” у¶,¦ ф¶js х¶^­ ц¶M\  ч¶‹б ш¶ф/  щ¶™ ы¶h` ь¶§ э¶б
 ю¶±4 я¶F4 Ђ·T­ Ѓ·Я ‚·УX	 ѓ·;§ „·LҐ …·АП †·Lq ‡·АФ ‰·Лr  Љ·јѕ ‹·XЊ Њ·›w Ќ·к… Ћ·—& Џ·vК ђ·бю ‘·›° ’·gб “·4ф ”·а •·O —·Fy ·Ёї ™·F љ·TЬ ›· Б њ·“ю ќ·d ћ·o• џ·У|  ·	л
 Ў·& ў·›E Ј·’U Ґ·„n ¦·'B  §·э№ Ё·«• ©·ф	 Є·В"
 «·‰ѓ ¬·Сl ­·+­ ®·Ш Ї·S¶ °·sM	 ±·рю ґ·ц‹  µ·Ћ ¶·еп ··!s ё·! №·lа  є·;ф »·§‚  ј·Ѕ”
 Ѕ·€= ѕ·“Р ї·v А·Тњ Б·1K В·pГ Г·Z„ Д·жB Е·{д Ж·ЕE
 З·lѕ И·Zu Й·Ћ¶ К·(x Л·К0 М·1х Н·й: О·яШ П·б‡ Р·QХ С·W- Т·PЉ У·п Ф·'e Х·ҐD Ц·’	 Ч·иf Ш·Ч\ Щ·-i
 Ъ·т	 Ы·RС Ю·№а Я·)L а·k%	 б·ыХ в·cь г·јѓ  д·j е·=М ж·:H з·M[ и·ЫЏ й·€„ к·гҐ л·зљ м·‡8 н·<Q о·UЃ п·iG р·Л— с·•ђ т·ґ  у·іК ф·®a х·k% ц·Ф ч·ћЏ ш·aЊ щ·EZ ъ·јш  ы·5M ь·сb э·> ю·i я·–5 ЂёЬл ЃёШ ‚ёс| ѓёАб „ё: …ёT. †ёпV ‡ёq €ёДЮ ‰ёяi Љё=X ‹ёЇ± ЊёЙM
 ЌёqЃ  ЋёОм ЏёМ< ђёц^ ‘ёбф
 ’ё3 “ё№Г
 ”ёМЎ •ём· –ёТ —ё.C ёmF ™ё§# љёЗИ ›ёК‹ њёOш ќёl8 ћёWx џёM	  ёФ ЎёѓO ўёнЇ ЈёґЫ ¤ёТ#
 Ґёµ# ¦ёЩ §ёВ:	 Ёёыб ©ёW
 Єё!g «ёђW ¬ёАЪ ­ёЙI ®ё3" Їё ¶ °ёj2
 ±ёўA ІёЦ
 іё» ґёu: µёГ ¶ёx¤ ·ё№ ёёшд №ё!њ
 єё.
 »ёV[ јёЎ ЅёПћ
 АёРЧ БёIк ВёНй ГёЌЦ Дёи›
 ЕёE– Жё'o ЗёЧZ ИёU Йё\ КёФ Лё5‹ МёЬі Нёє/ Оё& Пётt РёGn СёO4 Тё®k УёЉi Фё5
 Хё%л Цёжд Чёk/ Шё?в ЩёЌE	 ЪёЧ Ыё
 Ьё} Эёz* Юёё† ЯёjЈ аёЪЮ
 бёУг вёE›
 гёЃR дё•в еёіЌ жёЙ зё°	 иё.
 йё­Щ кёs® лёуо мё¬е нё;Ѕ
 оёфВ пёеќ рё—‘ сёJЇ тё . уё’‡	 фёZ хё) цёћ“ чё5П шёK щёmf ъёЕО ыёnД ьёxЃ эёУ° юёѓ яёT> Ђ№Ѕ
 Ѓ№хK ‚№)Ъ	 ѓ№„A
 „№)џ …№†Є
 †№ ‡№СY
 €№С› ‰№Ў Љ№Zѕ ‹№Gч Њ№6ф Ќ№Я0  Ћ№¤ Џ№¬† ђ№ОЈ
 ‘№	 ’№г6 “№ґВ ”№° •№z. –№јy
 —№ќ_ №‰T ™№рЋ	 љ№4( ›№¬* њ№j¤ ќ№ЕЯ ћ№уК џ№ж
 ў№Љ  Ј№„L ¤№‹Ґ Ґ№®ќ  ¦№ч §№^ Ё№ђЉ ©№-С Є№ўЖ «№Nг ¬№‹ ­№O- ®№oм Ї№v °№)6  ±№/^
 І№f і№КІ ґ№Ы¶ µ№€[	 ¶№ЅL ·№ж№ ё№L
 №№џu є№1 »№НО ј№кe Ѕ№ё/ ѕ№Љ> ї№2э А№G6 Б№њS В№ђ Г№ж7 Д№) Е№Ђї Ж№Н! З№
 И№њ Й№ЅD К№a Л№Є. М№ЬG Н№$ О№x2 П№ѓ© Р№Р# С№Y Т№№~ У№0 Ф№В Х№Єж Ц№# Ч№LЃ Ш№­З Щ№За Ъ№S Ы№єk Ь№І· Э№Э¤ Ю№BК
 Я№кa
 а№BX б№!І в№™e г№Ѓ д№™ е№Q ж№кђ
 з№йп и№j# й№XЄ
 к№1њ л№7І м№Y® н№`д о№+“ п№п6 р№Є
 с№ї‚ т№“ у№DЖ ф№_Ь х№> ц№Ћn  ч№Иt ш№ЌГ
 щ№O¶ ъ№µё ы№ТЄ ь№Єm э№Tx ю№(ц я№gm Ђє ¤ Ѓєчp „єtM …єй’ †єau ‡єиЅ €єш@ ‰є  ЉєЋ™ ‹єFb Њє¶‹ Ќє‚7 ЋєvҐ  Џєиє ђє‚ ‘єS%
 ’єЛ– “єc^ ”єВ •єl¤ –єc' —є•i
 єрa ™єЊШ љєcѓ ›є‚с њє
U  ќєлe ћєB џєaє  є: ЎєРя ўєё•
 ЈєЙ ¤єЉ: Ґєm ¦є–w §є, ЁєМі ©є ЄєйЌ «єФ* ¬є- ­єlX ®є+> Їєт °є± ±є@  Іє°
 іє¦5 ґє«> µєр± ¶єЈy ·є ёєљX №єЏ±
 єєF »єР јє%· ЅєПj ѕє”с їє– Аєю Бєбл Вєя’ ГєЪЈ Дє F ЕєЊ& ЖєE Зєzг Иє!
 ЙєХ“ КєMф  ЛєЖё  Мє*” НєУ Оє  Пєm— РєоН СєЗ ТєR# Ує› Фє+® ХєqА Цє5Ђ ЧєWѓ Шєp ЩєoА ЪєФ- ЫєГы Ьєж	 Эєf‡	 ЮєН	 ЯєU4 аєњь бєhr вєОё гєи жєf™	 зє-j иє“µ йєЈа кє№Б
 лєћ“ мєE” нєH# оє+ѓ	 пєЅS рє
 сє тєп~ уєтж
 фє9% хє¶t  цєcЏ чєm? шєM№ ъє[» ыєб: ьєі+ эєt
 юєi яє•Ф Ђ»Шv Ѓ»Ї ‚»†6 ѓ»fЃ	 „»©Т …»`Щ †»eА ‡»hА €»ДR	 ‰»ьR Љ»с
 ‹»rТ
 Њ»)S Ћ»эy
 Џ»+ї ђ»ыu ‘»
H ’»=Ъ “»‰G ”»Ф№ •»ДC –»Ёv —»¤‚ »~E ™»ґв љ»ЭН ›»СЈ	 њ»I ќ»HG ћ»ъ џ»ШV  »(Ґ ў»Nъ Ј»„ ¤»Hи Ґ»h ¦»s  §»
¦	 Ё»г ©»жѓ  Є»x1	 «»Z\ ¬»п· ­»ЌP ®»›Г Ї»ња °»Р,
 ±»·=	 І»/ і»Ом ґ»*O ·»h: ё»=8 №»TЖ є»Ћљ »»К” ј»ы‰ Ѕ»6ї ѕ»оФ ї»м
 А»LX Б»рЬ В»0( Г»z Д»п Е»эЯ Ж»µо З»@
 И»Ыу Й»с/
 К»с—
 Л»зЏ М»ўм Н»Ф§
 О»”! С»Љљ Т»„d У»ХЪ Ф»ю Х»en Ц»Ф­ Ч»Ф Ш»8ё Щ»ы Ъ»@ Ы»® Ь»uЎ Э»…Б Ю»йч Я»Ќ& а»љњ б»*¤ в»Љ« г»2, д»ЂЪ е»b ж»_ з»” и»!3 й»‘Ј к»ћC л»О¦ м»џЋ н»B о»эн с»фќ
 т»шф у»† ф»ј" х»Вv
 ц»¦	 ч»¤
 ш»U щ»” ъ»H ы»ЮW ь»р€ э»j ю»'а я»m‘ Ђјѕ= ЃјД0 ‚ј§! ѓј8|  „јr …ј»T †ј ‡ј_Ё €ј¬ђ ‰ј0© ЉјЮ ‹јъ ЊјCЌ ЌјO ЋјЖ Џјc ђјji ‘јєЎ ’ј<{ “јl/ ”јЋФ •ј"& –јµa —ј<8 ј&Ж ™ј љјП&
 ›јtb њјuP ќј;" ћј„ џјГї	  ј­э Ўј‰q ўј·Ї ЈјЗ" ¤ји\ Ґјў} ¦јw
 §јG8 Ёј=– ©ј2| ЄјUп «јf” ¬ј‡ ­јG> ®јі
 Їј2‘ ІјИ іј‰– ґј#Я  јјПj Ѕј†
 ѕјGЮ їјpP Ај¬Б Бј>E Вј9џ ГјЃз Дј]®
 Ејџs ЖјЩ# Зј+П Кј;
 Лј*h МјVҐ Нј$ ОјЁщ ПјЌ  Рј ѓ Сј Тј- Уј° ФјПХ Хјkі ШјФ Щјw… Ъјзѓ	 Ыј’ Ьј¶п ЭјЖw
 Юјќ
 Яј^ј ајвщ	 гјњќ дј‹E
 еја ијяю йј¶К кјo	 нј0{ ој® пјЖi тј‚\ ујzм фјі ьј# эј	 юјВМ яјхs
 ЂЅБ ЃЅҐ” ‚ЅЙ ѓЅХЩ „Ѕі …Ѕ.Д †Ѕ2* ‡ЅЩЦ €ЅСћ ‰ЅУ!	 ЉЅ= ‹Ѕ„Т ЊЅ
w	 ЌЅ@Ј ЋЅд ЏЅќз ђЅ„ї ‘Ѕ
и ’Ѕэњ •ЅЗ –Ѕni —Ѕ¤Ч Ѕ7“ ™ЅЗN љЅЫI	 ›Ѕiљ
 њЅЎ?
 ќЅуж  Ѕьп ЎЅ™µ	 ўЅZp
 ЈЅЦ
	 ¤Ѕ ҐЅ«‹ ¦ЅXх §ЅаK ЁЅ‚ °ЅвЈ ±Ѕ:  ІЅђъ
 іЅОґ ґЅдЯ µЅї ¶Ѕ=к ·Ѕ9w ёЅc„ №Ѕзѕ єЅњЬ »Ѕв јЅcZ ЅЅDі ѕЅе їЅДf
 АЅН! БЅ3ѓ ВЅЙ> ГЅ‡- ДЅгN ЕЅ'
 ЖЅаE ЗЅlЈ ИЅhv ЙЅЮЇ КЅ'Ѕ ЛЅхq  МЅМТ НЅПp ОЅШW ПЅ‘С
 РЅЛ/ СЅBї ТЅ™€ УЅ’– ФЅР“ ХЅ6@
 ЦЅ
r ЧЅк‡ ШЅ'	 ЩЅAґ ЪЅщф ЫЅ¶: ЬЅV5	 ЭЅИ  ЮЅ2ф ЯЅ
2 аЅЪ< бЅ}‘ вЅНД
 гЅ”w
 дЅ°™ еЅlm йЅX	 кЅЩb	 лЅЅа мЅlѕ нЅЉЭ оЅX! пЅ‘J рЅЪ% фЅ°• хЅ‡< цЅ‰	 чЅ}№ шЅ­. щЅk8 ъЅ‘  ыЅZE эЅю— юЅr яЅмл
 Ђѕљ   Ѓѕ”{ ‚ѕ—п ѓѕІг „ѕд …ѕБЖ †ѕ| €ѕ Ґ	 ‰ѕR@  Љѕx6 ‹ѕ^O Њѕћi Ћѕ}k Џѕ0Z ђѕЄ_ ‘ѕШИ ’ѕN •ѕHЮ –ѕ0№ —ѕ.° ѕ`C ™ѕаЖ љѕY ›ѕ–и  њѕКД ќѕЋ  ѕ®
 Ўѕ; ўѕє ЈѕтD ¤ѕЅ< Ґѕы
 ¦ѕ[ћ	 §ѕ< Ёѕ/p ©ѕЬу Єѕ•у	 «ѕ†0 ¬ѕ'† ­ѕ   ®ѕ1ь  ЇѕWћ °ѕ}z  ±ѕЌf ґѕj µѕЯ
 ¶ѕ­с ·ѕзњ ёѕ»t №ѕn єѕ‡A »ѕX"	 јѕ\ч ЅѕЮЖ ѕѕ"Н їѕ"j Бѕf№ Вѕ9I Гѕ‘o ДѕҐЫ ЕѕНЂ
 Жѕ?‚ ЗѕОr
 Иѕэл  ЙѕQ; КѕLК Лѕ”&
 Мѕр	 Нѕє* Оѕ Пѕь‘ Рѕ|)  Сѕ®W
 Тѕ& УѕЊТ ФѕЩЫ Хѕ№; ШѕУ“ Щѕ‰х Ъѕц[ Эѕм[ ЮѕЪ7	 ЯѕX№	 аѕАФ бѕLМ вѕЏ  еѕo жѕґ зѕІR
 йѕЫi кѕ•Ж  лѕР мѕп нѕвК оѕl пѕґT рѕг сѕW‘ тѕ†m уѕx цѕ„х
 чѕ3Ы шѕЮл ъѕ”ј ыѕзв ьѕ#/ эѕsМ юѕ0К яѕј	 Ђї"ё ЃїТ! ‚їжV
 ѓї[ „їГ …ї¬О †їJ ‡їNк €їЋ~ ‰їЗЫ ЉїL Ћїa] Џї‰
 ђїЖР ‘їHг ’ї#g
 “їЄ ”їФ« •їf, –їоГ —їB ї¬ї ™їuП љї ›їщў њї ђ ћї72 џїНH  ї
¤ Ўїјd ўїшЄ Јї,2 ¤їџ_ ҐїDО
 ¦їщ6
 §їТN Ёїњз	 ©їЮЌ ЄїDu «їЦэ ¬їp ­їZџ ®їc– Їїс °їvВ ±їю
 ІїpT
 іїћљ ґї[	 µї$ ¶ї%R ·їЬэ ёї/Z №їдз єїП9 »ї]‹ јїЩ› Ѕїb— ѕї=› їїSD	 АїЙи
 Бїћo Вї>О Гїс ДїјS Еїѕ…  ЖївР ЗїyF Иїѕ… ЙїТд Кїo# Лїзњ
 Оїpo Пї¶Y РїL» Сїт Тїt
 Уї7ё  Фїё" Хї’X ЦїA„ ЧїЎЁ  Шї’W Щї:з	 Ъїі" ЫїI ЬїSt  Юї.¤ Яї!џ аїі
 бїs вї„` гї‰§	 дїьФ еїГ« жїьТ зїі·	 иї йїюЇ кїY… лїОJ ої« пїX рїу‘ сї,R тїФІ
 уїµТ фїѓ хїМк цїѓ8 чїЕд шїя щїГ/ ъїМ
 ыїє„ ьїҐ эїф юїuЫ яїк ЂА|2 ЃА\в ‚АТ ѓА6
 „А$© …Аѕb €Аk ‰АК  ЉАх‰ ЊАює ЌАqё ЋАµ ЏА
њ ђА8{ ‘АѕS ’Аo4 “Аza ”А	Ћ •А№y –АP АeЧ ™АW љА—<
 ›АDѓ њАO> ќАйi ћАЙ џА­ќ  Аж№ ЎАCФ ўАщn ҐАВѓ ¦Ап№ §АnА ЄА «А·” ¬А=
 ­А(Х ®Аf> ЇАZ7 °А“ ±АS0 ІАѕ8 іАл ґА і µА¬
 ¶А
І ·А|Г
 ёАШЉ  №Аz‹ єАy »АБш јА0U ЅААE ѕА9	 їА63 АА\c БА¬А ВАы ГА#Ю
 ДА(% ЕАU+ ЖАдL ЗА6Ё ИАУ8 ЙА
Ц КАbц	 ЛАEХ МАо НА РА”
 САv  ТАєw УАЈ… ФАWk ХАЊ{ ЦА>Б	 ЧАиJ  ШАЈ ЩА,Ь ЪА|…	 ЫА6Ї ЬАшш ЭА{j ЮА0‰ ЯАc“ аАR
 бАdv вАЁЃ гАчj дА6 еАij	 жА/  зА'/ иАцZ йАщM кАђt лАO мА7 нА= оАGr пА.Ш рАЮH сА’  тАMг
 уА®B
 фА™ хАEk цАѕї
 чАк© шАvZ щА
‡ ъАЎ"
 ыА‚с ьАМ}  эА,|
 юАxЭ  яА§? ЂБ’Ъ ЃБё  ‚БbO ѓБР$ „Б№` …Б;o †БЧ ‡БXє	 €Бг ‰Б ЉБЕЛ ‹ББ¬ ЊБIЩ  ЌБXЦ ЋБЩ+ ЏБN9 ђБwЮ ‘Б» ’Бp› “БYG ”БљЪ •Б}Y –БФb —Бµк Б¦н ™Б¦З љБлЃ	 ›Бa_ њБ…™ ќБ™„ ћБ[ џБО1  Бпа
 ЎБ”Џ ўБДЃ
 ЈБsy
 ¦Бeё §Б"ћ ЁБ
 ©Б]Z ЄБш «Бѓ ¬Б°ъ ­Б#@ ®БЬ~ ЇБОя °Б"= ±Б'р ІБЁЯ іБф  ґБЋ[ µБЯМ ¶БPЪ ·БўУ ёБ:х №БѕQ єБЄT »БЋ` јБXБ ЅБ%F ѕБu їБгР АБhЉ	 ББу…
 ВБ+6 ГБ^е ДБ‰ђ ЕБ™H ЖБa8 ЗБ:f ИБ%5 ЙБмЕ КБ2 ЛБЩf МБЩЖ
 НБРЌ ОБ? ПБEq РБ= СБ¬g ТБ›H УБЋі ФБW ХБ| ЦБЕ ЧБ‚ ШБV+ ЩБЗb
 ЪБб5 ЫББ ЬБT ЭБн  ЮБhП ЯБд аБЊ. бБ§‹ вБ1ц гБеY дБ2Р еБ‘» жБЅ зБС иБ^ йБР_ кБN лБэ мБTe нБt оБј+ пБ›d рБі сБ д тБос уБЮ" фБM– хБ
† цБ–® чБcђ шБbL
 щБ©x	 ьБјк
 эБхО юБП
 яБ2о
 ЂВj  ЃВ „Вг^ …В$і †ВЗк ‰В†І ЉВz ‹ВSП ЊВ•ђ ЌВи+ ЋВ†б
 ЏВФј ђВr ‘ВE3 ’В± “В2И ”Вг —В
6 В^< ™В•ы љВS® ›В#M њВ°V  Вш ЎВЉЮ ўВG¤ ЈВЇЊ ¤В† ҐВЏ ¦В;o §ВЅu ЁВ" ©В Ж «ВЇ\ ¬ВС
 ­ВИ
 ®Вg’ ЇВЩё ±Вї‹
 ІВюг іВмM ґВЖ µВҐ  ¶В={	 ·ВCё №ВЅ єВs »ВnЅ јВ}m ЅВ4Ў ѕВўЄ	 їВ"ђ БВ·н ВВЁ# ГВуј ДВз ЕВК« ЖВN ЗВ!^ КВX ЛВЧ МВ¬% ПВ`! РВ: СВd ФВ:` ХВЯ ЦВTD ЧВ$& ШВMН ЩВ¬ґ
 ЪВЦЏ ЫВBП ЬВiФ
 ЭВћB ЮВr ЯВК вВѕw гВj* дВq" зВжx
 иВ3‡ йВщы  лВ"к	 мВ€ў нВ»ж оВєҐ пВУ рВўй сВdK тВ1 уВ'
 фВ*^ хВХ; чВЂ„ шВAk щВ±C ъВLо ыВ„  ьВµЦ эВTl
 юВџю яВ_) ЂГьМ ѓГа¤
 „Грn …ГчЦ †Г3C ‡Г 
 €Г № ЉГGс ‹Г‘Љ  ЊГ}у  ЌГ9 ЋГ>ґ	 ЏГ$c ђГ–у ‘Гќg ’Г•С “ГЪ©	 ”Г|' •ГIв –Г'U  —Г}R Ггu љГeЮ ›Г-x њГ° ќГ@ш  ћГPы џГ,’  ГА@ ЎГ9Ю ўГџ,	 ЈГ^ ¤ГЎф ҐГ”( ¦ГЄК §ГWA ЁГЕK «Гn3 ¬ГCг
 ­Гџ( °Гіђ ±Г& ІГ	s іГћM ґГ_ µГВР ёГR¤ №Г#З єГD »Гди	 јГ›’ ЅГ3* ѕГН  їГ1© АГkу БГрМ ВГ<• ГГв8 ДГ  ЕГюv  ЖГ©І
 ЗГ: ИГўЊ ЙГY\ КГїв ЛГ–" МГ„к НГЦэ ОГЏЬ ПГ±; РГй СГy ТГќп УГ¬] ФГ№µ ХГЦЁ ШГ^п	 ЩГnќ ЪГ—С ЫГr ЬГx» ЭГљо аГЬ бГ‹u вГdЌ гГф™
 дГъY
 еГ…C	 иГUЎ йГ| кГK†
 нГ’С  оГ¶ пГц‰ рГ®J сГ9^ тГUф уГ—f фГn
 хГz— цГs чГЧG
 шГ(A  щГ¤Ф ъГ`Љ ыГ5	 ьГvс эГe юГєa яГD ЂД‚> ЃДчУ ‚Діg ѓД`h „ДЮ"  …ДЋ« †ДU—
 ‡Д2о €Д4. ‰Д ЉДm©  ‹Дk~ ЊД‡T ЌДщ
 ЋДgE ЏДxж ђДџ5 ‘Д
 ’ДN “ДЛµ ”ДQ› •Дgђ –ДДЈ
 —ДђЇ ДSЕ ™Д < њДЯ ќДs+
 ћД№Ґ џДP  Дяi ЎДЯ ўДР
 ЈД ¤Д°Ш
 ҐД) ¦Двj
 §Д~
 ЁД# ©Д
ъ ЄД±b «Дљ— ¬ДыЌ ­ДЁ	 ®Дh  ЇДrИ
 °Д?Р
 ±Дq ІДF іДb ґД•µ µД“	 ¶Дi: №Д>E єДza »Др=	 јД‹K	 ЅД,ш ѕД/ їДA АДчИ БДrЪ ВДЄ ГД‚	 ДДЇo
 ЕД ЖД3I
 ЗДZp ИДE!
 ЙДт) КДё ЛД< МДv› НДЂC ОДL6 ПДмQ РД=B СД’y ТДВк УДr ХДШў ЦДе‰ ЧД{Я ШД)т ЩДЫЩ ЪДcк ЫДЈ‚ ЬДЊj ЮДьџ
 ЯД•Н аДj бДпb вД­l гД| дДќO жДИ\
 зДx± иДwё йД$L кДЋЇ нДЈ„ оДЂО
 пДыЇ рДL	 сД№ тД©t уДК- фДSЮ хДЂ‹ цДР№ чД‚к шД¦I щДce ъДУґ ыДG ьДpJ эД
2 юДљ яДKГ ЂЕЃ ЃЕD ‚Е3 ѓЕСъ „ЕR …Е‘:
 †ЕkЊ ‡ЕV« €Е#ь ‰ЕО… ЉЕ± ‹Е ћ ЊЕ®Э ЌЕ8Н ђЕVВ ‘ЕЄ¦ ’Е®И “Е™ ”ЕV •Ес  ЕҐ9 ™Еj)	 љЕЊ… ›ЕЕ$ њЕHT ќЕ1М ћЕ
B џЕXK  Еlє ЎЕЗ ўЕTэ ЈЕУQ ҐЕж* ¦Еу· §Еc, ЁЕYј ©ЕОO ЄЕU «ЕUЛ ¬Еиw
 ®ЕћN ЇЕќ4 °ЕЧ ±Е~ѓ
 ІЕМщ іЕ ґЕl µЕ”з ¶Ейh ·ЕQ ёЕ~* №Ек' єЕ?Й »Еф@ јЕ€Z	 ЅЕ)6 ѕЕs] їЕ9 АЕK„ БЕЧн ВЕЩ	 ГЕ`­ ДЕТ/ ЕЕiv ЖЕзN ЙЕЃ©	 КЕt4	 ЛЕЋI НЕ¶ћ	 ОЕ‘ ПЕ л РЕ‹µ СЕЩ ТЕџ† УЕVl ФЕ
T ХЕp’ ЦЕд ЧЕ=  ШЕac ЩЕhы ЫЕdц
 ЬЕ=‘ ЭЕSy ЮЕо= ЯЕIл бЕCВ вЕЦ? гЕ™¦ дЕкЭ еЕЬ} зЕKF  иЕX йЕnb кЕ» лЕРС мЕ^  нЕх оЕk	 пЕ§† рЕ4u сЕ~° тЕ6 уЕџ фЕv™ хЕXx цЕєј чЕТЮ шЕ?A щЕ‚а эЕb‹ юЕ.’ яЕСx ЂЖµt
 ЃЖШЌ ‚Ж+° ѓЖBњ
 „ЖЕ± …Ж·\ †Ж€k
 €Ж2Љ ‰Ж‰З ЉЖ3„ ‹ЖПs ЊЖќ¶ ЌЖS
 ЋЖeY ЏЖ•	 ђЖҐ
 ‘Ж7 “ЖS° ”Ж •Жўі –Ж–Ы —Жи
 ЖB  ™Жu
 љЖ
Ъ ›Ж"љ њЖс"	 ќЖо  Ж±O
 ЎЖЌf
 ўЖwл ЈЖbO	 ¤Ж­A ҐЖДO ¦Жц” §Ж ЁЖ1k ©Жµњ ЄЖаЪ «ЖЬ_ ¬ЖGЈ ­Ж™Ў ®ЖT
 ЇЖу
 °ЖHь ±Жт! ІЖг
 іЖ! ґЖY& µЖT ¶Ж\С ·ЖЊЩ ёЖа  №Жд  єЖю« »Ж¬ јЖИ* ЅЖї4 ѕЖwЖ  їЖo^ АЖ ГЖ ДЖЦ~ ЕЖЪ’ ЖЖќз  ЗЖрЙ ИЖѕҐ ЙЖ" КЖI‡ ЛЖОV МЖЇ НЖ¬' ОЖ~~ ПЖ¶
	 РЖ†к СЖ(с ТЖЏ УЖзУ ФЖx
 ХЖ= ЦЖ	 ЧЖГ¶ ШЖ©¶ ЩЖ ЪЖnЙ
 ЫЖ›И ЬЖжf ЭЖ\( ЮЖq ЯЖ^Щ
 аЖ
® бЖJ вЖ'a гЖй№
 дЖAЯ еЖmп жЖid зЖі  иЖkЖ йЖу“ мЖQ( нЖШ¤ оЖI} пЖ]7 рЖ‰ сЖ.ф
 тЖяЅ уЖф фЖпя хЖъ› цЖМє чЖo¶ шЖс“ щЖX ъЖWэ ыЖ“\ ьЖЌ% эЖp^ юЖ  яЖЮ0 ЂЗзu ЃЗH ‚Зy* ѓЗw „Зz. …ЗВк †З@± ‡З_8 €ЗЮ± ‰ЗК] ЉЗ„, ‹ЗQ	 ЊЗ– ђЗЈ0
 ‘З„ѕ ’ЗqЂ “З‘Ў
 ”ЗН€ •ЗкI –З№Ю —ЗЖ-
 З~©
 љЗюх  ›ЗАї њЗБФ ќЗ9т ћЗЯ џЗl$
  ЗЃы ЎЗнk ўЗ.а ЈЗ‚і ¤Зfh ҐЗтж ¦ЗЛp §З-' ЄЗuА «З’
 ¬Зq„ ЇЗ*G °ЗA ±Зz§ ґЗyг µЗУ ¶ЗqЉ №З єЗw# »З°| јЗcw ЅЗнs	 ѕЗnР ВЗдw ГЗ 
 ДЗµ+ ЕЗvЈ ЖЗЇ}
 ЗЗTY ИЗJљ ЙЗ<' КЗЌл ЛЗiС МЗi НЗц: ОЗИY	 ПЗМp РЗгn
 СЗ&. ТЗ» УЗДК	 ФЗР»	 ХЗ/= ЦЗ!— ЧЗХ· ШЗ;¬ ЩЗ|s ЪЗWЫ ЫЗЃ	 ЬЗкЯ ЭЗБя ЮЗlо ЯЗрi аЗlа
 бЗvо вЗйW
 гЗд] дЗH еЗ%– жЗ№a  зЗ кЗ‹љ лЗ*› мЗ¶D нЗf« оЗ‹ц пЗ|J рЗцl сЗд тЗЮ уЗш
 фЗ(" хЗЁЫ цЗ^ф
 чЗ•Ј шЗНЋ щЗ»с ъЗ–( ыЗЕ4 ьЗ°Y
 эЗ4Ш юЗґ– яЗ! ЂИШ} ЃИ¦" ‚ИУЬ ѓИHЋ „Ииd …ИБ© †Иo_ ‡Ищ© €ИOЁ
 ‰ИЯђ ЉИУV ‹Ивя ЊИНШ ЌИ§Е ‘ИЫГ
 ’ИFµ “И	э ”ИЬ •ИZ{ –И№ ИяЪ ™Ик" љИМЭ
 ›И0 њИє9 џИКЮ  ИЎw ЎИЯ8 ўИЂ ЈИHE
 ¤ИРм  ҐИcГ ¦Иy §И- ¶Иv| єИТ јИЋ> АИЩ[  ГИXџ
 ЕИђ ЙИёґ МИ°Ь	 ОИИЊ СИRm ХИша ЪИFz гИp сИ>v ‹ЙЦю •Йе ЇЙ… №Й=ў ЛЙЮч
 ЭЙм6 пЙХi тЙ*u
 „К ‡К№; ЉК2h	 ЌКБ" љКSY ћК[— ЎКО
 ўКn­ ЈКZ” ¤К)’  ¦КьР	 §К}з ©Кoћ ЄК<¦ ¬К	 ­К©C
 °КB|	 ¶К8 јКр0 їК]  ДКм ЗКи{ КК¶ НКђ СК±д ШК”Л ЭК‡
 аКдП зК°l лКЛ2 ыКyR ‰ЛШ› “Лm% ›ЛЬ ЈЛё ¦Лm> ЄЛє °ЛўЊ №Лm
 ЖЛ СЛ% ЪЛe вЛJћ кЛiФ	 уЛuy ъЛG †МЭ„  ђМнх ”Мtx џМЭ– ¦МК ®МWВ  ±М«‚ пМnQ	 чМ}џ ыМе ђНпД ™Н›Ц ЎНа ­Н\С №НoЂ ВН  ЛНRc ЦН№ бНъ зНSџ мНн сН‚Ю ъНпv эНЅЏ
 ѓО ? ‰ОVр “ОТ	 ќОO: §ОaI ІОѕ= ЅОV
 ИОяВ ТОpР ЭОiG
 зОj нОПК рОW= тОkv хОґК чО†э ъОL^
 эОW  ‡Пќщ ЉП[~  ЌПґч ђП v ”П'є  П ЎПУd	 ўПY ЈП+ ¤Пьр ©П@& ЄП} «П3G ¬ПЪ_ ­ПБ± °П%    ѕЩk О ‚ Рсm Т¶8 ФПБ Ц(• ШТ Ъй Ь…s а`ч	 йњО тMt ы&¶ „=L Ќ0a    ф  #<Н $F
 %Ќ &±Ю '6: 7ќц  8”t 9Уµ :л. ;E‡ <:` =а"
 >С” ?/ы @§•	 AГS B(	 Cіџ Dњљ EдM FIJ G#
 HA_ IС) J@у KФ’ Lpк MШЂ Nи

 O‚® P# QЅ· RХ S;u T@® UЯ V‡о WV Xbё Yјю Z®% [ыz \іж
 ]oO ^”: `ўЈ ae
 bb" cr' dй} eѓ f}± iКЕ yГп ‚L: ѓг™ „ќ …ъU †K“ ‡Ђр €ъ: ‰3d	 ЉvW ЋОц ЭЪ) мvў н} чN™ шќL ‚°» ѓ0‡ „љ• … †VW ‡m8
 €ЇЪ ‰Џн ЉЏ¬ Ќ’	 ЋМ ћY‹ џй… ©Ќ+ Єµ_
 «(ы
 ¬ч› ­"\ ®{ Ї, °і‚ ±мі ІФи  іz? ґм µъ, ¶гr ёA?
 №m¬ єХ& рТХ	 сqэ
 уњ ф—‰ ц9 чПy шt  щk+ ъ.2 ы
I ь$f эB#
 яЇх Ђє  Ѓ»| ‚®ю ѓ3] „№Н …‚L  †п ‡!Ѓ €V± ‰“э Љ– ‹P
 ЊGZ
 ЌP ЋЧ'	 Џ~w ђ№® ‘ъж	 ’џ? “9 ”‘L •G^ –Л —оЄ T ™рл љИB ›ІV њ«I
 ћж¬ џg  Џ€ ЎОн ЈDХ
 ¤‰П ҐюA §.Й Ё3Љ
 ·ЫЗ ёйЙ №Я є#ц »Ђ	 ј„ё Ѕ$B ѕµ† ї¤  Ад{ Бbэ Вj Гп	 Дгы
 Е·г Жn   Зmr Ищ Йы
 К+„ Лц0 М*± НLS О"В
 П“ч Рђж СРў Т‰+ У† ФЙ Х Ц1 Ч¦, ШЦх	 Щкj Ъђ  Ы-… Ьв_ ЭµВ
 Ю‘В
 Яа аPz бЃ€ вп	 гМ д9­
 еDW жjю з{@	 иЮт йт/ к	Ъ
 л2­ м6a  нc	 от  п. рЗ	 с	¬ тБ
 уЧ9	 фЪV х«{ ц› чћ> ш­Њ щЫ ъkз ы5Ќ ьhЁ э  ‚‡ ѓЙ †йk ‡ €ЄЈ ‰6n ЉbЧ ‹ў ЊЅ ЌМх ўX ЈВ- ¤qJ ҐД ¦о% §ЏІ ІНў і—е ґШg µх“ ¶® ·&Ь ёкb №(— єЙЦ
 °чB ±ЙЪ І‘У і`Џ ВФe ГµЛ ЛHб МіW Ю^?
 ЯќЃ  аC б6' в "	 г>ъ з/> и|Ь йФР н\  оsB
 пФL тє>	 у‰Ї фt¦ х:—  …Ы ›µ! њ(ь ќЙ ћDљ џК…	  э†
 ЎI> ўЧX
 Јя	 Ґ/ж
 ¦^7
 §юД Ёњђ ©LФ ЄtZ «чэ ¬8q є"~  »
Ї јJ· Ѕ]§ ѕЏщ	 їК_ А{Б
 Б4% ВЊґ Гл Д•G Е©° Ж‘
 ЗЊ ИЬ Й=d К‡Ь Л/ МM6 НPO  ОЩ@ П;” РНђ СЂЃ Тђ0 Уur ФвВ Хќ ЦР]
 Чg• Ш} ЩнM ЪAњ Ый· Ь€э ЭМх
 Юi° Яг° а{F бn† вA3 г>Ь д енС
 ж5 зэє и›е йЁ§ к§Ь лЫ мPЇ н“4 оѕ8 пОb сF¬ т  ус‰ фYM хК цgЃ чmы шЃW щ€Ч ъ ыmч ьHЬ эBС	 юЎ яjU Ђh‹	 ЃОф ‚K_
 ѓES „і} …K †сV ‡зё €џ©	 ‰Я© ЉfI ‹[И ЊNl  ЌK¦ Ћ Ґ Џї› ђx ‘4г	 ’AЋ “>Я ”w- •~ –о —@| м ™m1 љж± ›ЯЂ њ±х ќ^R ћ#ж џА  2Х	 Ў
" ўжУ ЈЫн ¤'• ҐЮъ ¦Џ% АИѓ БК
 Вв ГXЦ ДЃS Е¬Z ЖsС ЗP8 ЧШс
 Шѕ бn& в¤ гЁy д‚ нr›
 оњ‹ п	б рC] тТ“ ув ф цµу чз ш%
 щј¶ э·, юу% яя …Ы
 –`- —¤0 р  ™Еd ›ХЫ ќІЭ ћо џВ_  yЮ ЎЦ, ©шE Є
* «•* ¬’¤ ­=· ЇuT °lЏ №ч§ єџТ »*, ј<% ѕЅy
 їvи Ак БШ~ Г
Ц ДTЄ ЖE ЗЋ9 Й·Ѓ
 КяЅ МЯ~
 Ое ПХ§ Р'· Угq Фуд д°ь з¶У и
 к.Ё лq ъс3 ыѓ ьжy э¦b
 юія яО Ђ	Ј­  Ѓ	qI ‚	я" …	¬“ †	ј… ‡	:И €	¦N Љ	~ ‹	vь Њ	®1 Ќ	\— Ћ	ЃЩ —	¬х 	±p љ	$О ›	µa њ	i ќ	v9 џ	ХT  	`э Ў	‡ ў	tj Ј	Р] Ґ	п ¦	Йj §	GV  Ё	•> Є	qп «	¦™ ¬	8s ®	@a Ї	a! °	ы і	№ћ ґ	€P ¶	lК ·	П• ё	^p №	j Д	¦µ Е	} З	ѕ1 И	ЕУ	 Й	ю К	'D
 М	Аm Н		 П	­d Р	1 Щ	І' Ъ	\ц Ы	X	 Ь	«/ Э	me Ю	SЂ	 Я	хt
 а	уL б	ћ« в	?[ г	у л	f| м	F о	љП п	_§  с	Рє т	™_ ц	Oж ч	зЦ щ	†а ъ	HЮ ь	4 э	›b ю	ё] я	ї Љ
иь ‹
MO Ќ
6Т Ћ
O Џ
B" ђ
ы ‘
Їў ’
ф “
пу
 ”
ПЄ	 •
»– –
y —
Ќ  
дR ™
Yц љ
9 ›
‚Ђ	 њ
ыґ ќ
} ћ
pЯ џ
Ю  
ЛЮ Ў
і†
 ў
hz
 Ј
Б	 ¤
П Ґ
Є ¦
5Џ §
Л3 ©
ШЉ Є
8 «
rн  ¬
ЩЫ ­
нд
 ®
ҐІ Ї
2. °
(
 ±
R) і
5є ґ
Їб µ
ђщ ¶
н	 ·
М‹ ё
9: №
ЮC є
µ »
cр ј
у Ѕ
‹ ѕ
$Б
 ї
: А

a Б
ЯS В
_: Г
Ф
 Д
Пм Р
h§ С
Y  Т

i У
л1 Ф
Ь– Х
~c Ц
ъb Ч
sL Ш
>Л	 Щ
 Ъ
ЧЕ Ы
=W Ь
Z Э
=д Ю
Y м
hj н
©С х
r) ц
Yp ч
}; ш
n ъ
JЄ ы
vД  э
0  ю
НX я
	  Ђag ‚  ѓs« „Ѓ¬ …Pе ‡ё»  ‰Іё ЉСь •vd –J* ёЊ
 ™ђµ  ЎkИ Є	Ш «рd ¬шб ­©_ ®Эв Ї¦v °№O ±‘ ІЃD іЅ‡
 ЅPъ ѕjі ї?Ф А!е Б»M ВІв Гѕ ДB Ж’ш З€ќ
 ИЮ Йќ1 КwХ ЛЄ­ М¦) НV>
 О*„ ПЎў РР— Тr У|  ФЊH ХzЃ ЦыI Ч9_ ШcT Щm/	 ЪЎ Ы5ї Ь(Ђ
 Эъ
 ЮЁ^
 Я—M аIЗ б-џ
 в( еы§ жЪk з3Ѕ й  кЫ™ лбч мж н!e о§7 п¤ шh, щi
 ън ыјв эg юјb яЮ5 ‹  Њ¶ ЌК ЋRђ ЏR( ‘Sх ’»% “`о ”cN •:! –дM —Й @ђ ™¬9 љ€4 ›_ё §Юь ј ы Т2є Ы‚Y Ь‰ ЭжE ЮE… Яйж а¶"
 днa еШH жmV зЮ йҐ к„ мn­  н1т сЦЂ тхО уCъ ф®ў цy> ч-‚ шTt щV ыЬ# ь°Е	 эt ю;'  Ђ
»| Ѓ
„_ ‚
њи ѓ
u» Ќ
·J Ћ
=* Џ
·Ъ ђ
S	 ‘
i ’
[Ю “
c •
ЂЛ –
"8 ™
8 ›
Щ§ њ
>и ¬
2i ­
Т8 ®

… Ї
мт °
Iy ±
€ І
{$ »
јй	 ј
џ	
 Ѕ
П ѕ
±	 А
Ю
 Д
‘/ Е
Г Ж
…« З
J!	 К
Рл Л
Аж М
жў
 Н
95
 и
/О й
є к
вЗ л
q м
БO н
c€ о
(·  п
r0 р
Э с
L т
L† у
t`
 ф
„C х
tи ц
µЬ ч
Е„ щ
™K ъ
Са ы
©ы ь
с
 э
аq ю
„§ я
i· ЃAю ‚п“ ѓ‹G „7^
 †ў ‡VА €pм ‰† Љuб ‹Т[ Њ)N Ќ„ы Ћъ1 ЏLк ‘ы/	 гЇш дФ„
 ев нЫШ х	_ цcё чЕт шf ъЋ ыћ ь=Х э[є юgЂ яшҐ
 €]Q ђР ‘-· ’Јz
 “№Ф ¦
Г §E ЁЎН °у ±a ІXА і° ґ( µП ¶фµ ·ЕЃ ёы №'A є|y »НЯ ј¬s Ѕ ї6‡ АХ Б9 В5
 Г Нс— Оъ\ ПC 	 РBљ С%• Т'S У1 Ф:
 Хяr Ц6 Ч2
 Шџ† Щ Ыо
 Ь ч Э\ Ю;ь ЯR аьl б; вµЬ г¤ д·ф
 еJЩ ж5Б з“  иЮ  йn1 коЩ лr3 мдќ	 нЗ— о¦љ р
›  сA! т”8 уЇй фIS х”3 цt! чcB шw· щГQ ы-x ь»М эй	 юЏA  яП
 ЂИ* Ѓ3R ‚_я „‰ …y †Ю: ‡8
 € ‰FЄ ЉџW ‹]_ Њ,ж Ќњѕ Ћ’’ ЏDЁ ‘сЗ ’Z “гЬ	 ”fи •z –я —e± т\ ЎЧ ўR ЈцV ¤џЁ ­РЎ ®нв Їu °µ¤ ±~- Іw і?П ґyЪ µЄ ¶б=
 ·ҐE ёўH №›Ї єR »LБ ј>Х ѕІR ї' А/† БKд ВМ ГшJ Д` ЕЄў Ж| З»F И± Й°\ К‚ф ЛфЩ  Оч€  Пн РВ Сб Т]L УC® Фшv Х!¦ Чф ШЄ~ Щ,B Ъ 2 бЛS
 вКь
 гнq дО
 еm” жIЋ
 зуZ
 иos йзФ кп~  лv_ мwС ѓ„ђ …Тт ‡љ 
 ‰„љ ‹Х7 Ќ5| Џй« ‘®Ь •“‹
 ±Њ  ЅЙ  ѕєч
 їі) А%Ј Бс ВЬd М7 НDј СNE
 УЬњ Ф’ Х· Цf­ Чµ* ШЖг	 ЩПЧ Ъ›Т ЫЖЯ ЬҐр Э™Ћ ЮOg зђ	 иб
 лАч цш
 чБ= щ/ ъ¦И ы” ь[› юPщ ‰J» Љ6к ”л1
 •ии –D7  ”Ђ Ў„ ўЁi Ј) ¤Н Ґш ¦ч— §Ґy Ёєќ ©жO Є¬¶ «DТ ¬;з ¶Ѓ; ·—у ёЉф №@ єЈ}	 »‰
 ј|Џ ЅН ѕ‘
 їнѕ Ањ$ Б’x ВЗб ГБ^ ДЁ@ Е	y ЖGг ЗЪ	 Иxґ ЙtЗ КЩ Лпp
 М€S НZў ОSХ ПІс	 Рv\ С† ТФГ Улu Фp/  Хо Ц(3 ЧЦk Ш®r бТл вє; гЙХ д— е.~ р°5 с у…	 фЛW чІ шCљ щ$і ът¤ ыV· ь® эРЏ ю яgp  ЂЎ- Ѓъ	 ‚ЮЭ ѓ–Ж „µЩ …©p
 †ОW ‡iё €чd
 ‰Tс Љ:л ‹ЂЙ ЊСЩ Ќ	 Ћ\Ъ Џжz
 ђI
 ‘°ю ’tб “}Ъ ”Є •$@  –§e —“d D ™ж	 љ~Ш ›:9 њвс  ќрч ћo џҐЈ  wъ Ўх ўЧJ Јф ¤п Ґы ¦Иќ §§І Ё$m ©¶\ ЄF «ьb ¬s ­| ®ѓ\ Їою °bЋ  ±ЙЦ І,э іДЃ ґI‘ µ©g ¶л ·EЌ ёs. №Ю єk6 »8в јѓы Ѕ№џ ѕ+ їu§ АwЬ БЁC В? ГMЧ	 ДК= ЕіЪ ЖS
 ЗЙp ИЭ Йb К~ ЛE МTФ НЧЪ
 ОуЃ ПB[ Р¶Я С   ТС@  У”ђ ФL* ХМR ЦН ЧЛ( Ш Ш Щ¦ Ъ@І ЫV
 Ьљs Эњ Ю7· ЯЄџ а€ б;T  вШG гz© дѕ± еЪ ж#U з‘>
 иҐ йШщ к·њ лШљ мmb н

 оЂе
 п·¦	 рњ сpF тУС уиа фЩ хTµ  цяћ ч(Ј ш5g щRU ъ»– ып' ьB/ эх/ ю¬ яVi ЂZ ЃР ‚Ж ѓ,; „lќ …©» †[7 ‡й‘ €›Ц ‰Ц Љa) ‹bЦ Њqа ЌТ Ћ. Џg; ђСp ‘Є ’5° “NE ”*Y •з –  —kь
  ™mu љеГ
 ›Ы–	 њшњ
 ќ”P ћ) џхС  ™5 ЎЙK ўГ№ ЈЊ ¤Ю Ґ] ¦Ьђ §% ЁТщ ©&В ЄРw «В± ¬z­ ­И ®й ЇRD °K# ±? І	 іьа ґ-Ю µЖ  ¶Ww ·I ё5Ж № | єљf »Юч
 јУТ Ѕx1 ѕё їL· А
 Б^Љ В\ Г(З ДUЙ Е џ Жµѕ З‹g И ЙО‚ К,  ЛЖ” М8 НЮc ОQй
 ПЂ,
 РЫи Сѕ—	 ТЄ У§„ Фз
 ХХЧ Цє‡
 ЧЯЎ Ш'
 ЩХ Ъо Ы!З Ь–• Э¦н Юж) Я?Z а б/	
 выЪ гђц	 д[! еVб
 жЉ·
 з9Ј иЄ йOт кt лњf мАR нQF он п­
 рЇ| сgд тщC урр
 фLЈ хш+ ц3« ч}-  шё( €! ‰и	 ЉbЈ ‹СТ ЊХh ЌњД Ћ Џ[8 ђh ‘~f	 ’0 “Б›
 ”Ѕ  •ѕ’ –@T —© @ ™XР ља
 ›е њФП ќхЯ
 ћшР џQ  c’ Ў	 ўіќ Ј`· ¤kЗ ҐШ  ¦E
 §‰F Ё
- ©/< Є<V «МУ ¬ЎГ ­а} ®. ЇЗЦ  °°Ф
 ±њ!  ІN№ іъ ґП	 µ–Ђ ¶O
 ·щA ё¤ №tQ  єЂ3 »с> јє" Ѕ№9 ѕ9н їчq Ал( Бk ВЖ? Г*ѓ Дcе ЕЭє Жz< ЗЁ Иe‹ Й›‘ Кіђ  Лe Мґ) Н!) Ођм ПКЏ Р»e С@& Тќ7 УZР ФР
 ХЏ Ц1Ќ Чne Шec ЩЈ Ъ+Ы  Ы(M ЬM± ЭUt ЮR‘ Яu‘ а¶) б‡Ъ в% г5¬ дZф еVf жNn зџм иЁ* йъ· кn@ л›ћ
 ма±	 нOH
 о7` пНЗ  р=“
 с[й тКш уТ   ф@* хL ц(’ чҐ шЭФ щ ъК• ыг% ьч эпс
 ю„f я Д Ђ@  Ѓйї ‚Х ѓО „2Џ …сW † ‡d €Щў ‰…Ї Љцц ‹кЩ ЊhЊ ЌJс Ћ‡С Џeю
 ђжЭ ‘6h ’d- “p>  ”Р •у+ –=] —ю	 Ї
 ™ s љР  ›gk њ	· ќmљ ћКњ
 џ’  zИ Ў8 ўњ ЈFi  ¤ря Ґ ¦·–  §u Ё+ ©‘N ЄаЭ «з  ¬Ћ= ­~ђ ®b• Їбо °Ё ±” І
` і†ј ґс+ µ· ¶Џ ·ЫZ ёKм №ыa	 єњ$
 »)
 ј<Ћ ЅКК ѕKЉ їI А^О Б8— В€# Гс  Дiъ ЕЭ Жъ
 Зvђ  И@Д Йµr КdU ЛЊ? М)9 НБЙ Оµ П‚U Р№n Сm Т:f УZs ФЊФ Х‰m Ц
 ЧrТ
 ШЅ— Щi№  ЪЌ ЫJъ Ь  ЭbО Ю`‰ Я™s в‘– гТ ді‰ есJ	 зlТ и{У лAт мЖ пY| р-0 сN7 тЩQ уМД ф3 цЮ) ч7m
 шЃц щФ~ ъяЄ
 ыЂЙ ь8” э”e ю 9
 я–Z ЂsЗ ЃЫ' ‚[Ь ѓЂ. „ґ– …+c †Ї¦ ‡¬K €>ъ ‰ї™ ‹ук Њ О Ќіg Ћют ЏВ} ђЫQ  ‘»Х ’оч “Ї ”ІД  •·3 –x} —?
 xЃ ™Љь љвў ›n њцъ ќ	 ћР« џђХ  ЩI ЎФ` ўйѓ ЈЌҐ ¤Ў’ Ґџ3 ¦¤~ §с Ё(Ч ©p2 Є„ «ЕЙ ¬ ­Цђ	 ®вє ЇыЎ  °‡ч ± Іё|  і%q ґђ µ,ѕ	 ¶”п ·гЫ ёnj №ЈУ є}- »rH ј3 ЅE ѕfћ їUЖ АEГ БMD В{® Г)€ Дїb ЕЂ Жв› ЗG†
 И|¦ Й-1
 Кћ
 Лmѕ М4ш Нh! О{L ПP РYQ СHY Т(z УВZ Ф! Х¬§ Ц}C Ч«з ШЊЮ Щ6№ ЪЩм ЫYy Ь¬€ ЭЄV
 Ю<°	 Яю аFШ б”Ј вШЄ гJ дНЭ е/9 ж,у	 зќ— и%Ы йJq  кР л№t м€м н’$ оM° пЅ3 ргф сЧ т ™ угч ф)D х?L цЄ` чз шh_ щ ъxх ы% ьљС эA§ юJl яфU Ђ"Џ
 ЃЅҐ
 ‚ѕц ѓg „Ѓу …а †VШ ‡Ї« €Z ‰Ў ЉБ ‹o
 Њ(K ЌЕd
 Ћвч ЏЊе ђ g ‘¶6 ’фЫ “Ґs ”Ђ •л= –µ. —qН ё  ™•? љ+ ›еu њpж ќ§  tµ Ўсс ЈЏ^ ¤Є ҐЊ* ¦ЏЈ §l ЁR№ ©И Єэ «~ ¬Kl ­·¬ ®…а Ї}™ °к? ±‘™ Іkщ іq€  ґбќ µe<
 ¶Ёи ё8‡ №‚ єМf »в„ јj
 ЅФб ѕЃЬ
 їхѕ А¤ БЕ В1« ГуQ Д1К Е2 ЖT4 З^` И4 Й7< К[N ЛІЮ Нл Ођ Пw( Р. Сћ- Т)п Уu ФЇo Х	 Цx› ЧЇЕ Ш:l Щр«	 Ъ Ыrг Ьђ( Э•№ Ю# Я
h аr бMА вў гл6 д еґџ жРI зЋ\ и©< йџЙ кэ{ лЭ( мw нЮ оШД п%N р)є сzщ
 тй у5Я ф[Ю х=I цO9	 ч„Ц
 ш`Ю
 щЯr ъa ыІ] ь9y эзs ющ яцљ ЂНi Ѓ­ї
 ‚( ѓ«н „‹! …уо	 †їР ‡лf €aћ ‰1A Љѓ	 ‹X Њv, ЌЎT  Ћ;у
 ЏQш ђ&¬ ‘zZ
 ’ёА “З8 ”ЪY •Tњ –}† —› y| ™g љ‹6	 ›4э њ*M ќ
 ћт џљЯ
  • ЎА· ўЊ† Ј ¤rћ ҐЯi ¦b® §fъ Ё¬ф ©Б Єnи «и  ¬g5 ­Fk  ®
 ЇЙВ °№µ ±ёU	 ІJЙ іOm ґ 5 µЩ* ¶ 
 ·O- ёњж № є|) » јк ЅЖЧ ѕg"  їИе Аi сЙз тџП у¤ћ фТЎ х/В цЛu чDб шsе щut ъ¤] ь!p эte
 юЖ® я’r ЂJ‡ ЃG ‚¦«
 ѓ^ „-‚ … €†¶ ‰*F ‹_	 Ќ„ Ћ Џ' ђ:‘ ‘“w “Џ« •„џ –¤Ъ э! ™¶: љ†]
 ›m) њ[Е ќЮH	 ћ›Љ џ†  y­ ўYR Јcї ¤“) ¦ЈУ  §+Л Ё’¦
 ©¤З ЄНH «Э ¬ц” ­Еы ®ь ЇД °›B ±m› Іу- іЮ2 ґо µ8ћ ¶‡\ ·СІ	 ёЩњ №о єЖi »Д Г~П Ж•Ш
 Збw Ин ЙЯT КD Лк МС» Н[Ч ПИђ Риg СhR Т	 УЌ& ФЋ Х8z ЦҐ{ Ч/© ШЛ Щ Ђ ЪN? Ыµ< ЬS Э9ѕ Юп= Яс а$Л бк в‰і гкФ
 д=Я еН® жNТ зФ иYё йP кб– лp.
 м/ нюЏ о Ь рс1 с/э тх» у"› ф;± хћѕ  ц~и чі  шjd щqћ ъћ' ыЬд ьAs э юИќ яk  Ђ№ ‚Мэ ѓ9 „9и
 …”ќ †O €ЮЎ
 ЉзВ  ‹њс Ќ­« Ћ}9 ЏЩY ђ)A ‘єЁ ’bv ”ћ •ЬK –ѓ& —K  rb ™LЕ	 љµ ›gU  њA  ќT ћЮ: џйt  ^{ Ў§Я
 ўБѓ Ј)p ¤Me ҐЃ ¦ђЧ §+g  ©й Єш~ «§[
 ¬`· ­E ®ќ° Ї"{ У­ Ю0«	 аJA б1В о~Є с­? фТ ч}Х ъ5 яN	 Ђґ‰  ЃK3 ‚ ѓ“щ „¶p …Щ †З ‡9  €РЦ ‰3] ЉЛэ ‹>  ЊЎ
 ЋЙѓ Џ1ћ ќЃy ћр'  Ў@h ўПA ЈU Ґkђ ¦Рp ЮЭY Я|
 а¤i бЮЈ еiA ж
O
 з иLK
 йб кш	 л
 мjЌ нg] чOњ ш‘) щ†л ъ'о ыНЇ ьЮ юV’ я ЃТ& Љ‡8 ‹?7 Њ•E Ќ¤b Ћоо ЏРA ђҐ) ‘9Y
 љDЯ ›‹S њкн ¦¶С §Р¤
 Ё›? ©"_ «P ­…й ®qМ №›‚ є…*
 »Z' јC| ѕ їіm П&   Сф Тщт УcJ ФM
 Ц° Чmќ Ш.‚ Щ
 Ы‚n Ь6 Эч Ю®д ЯzT а}z б8› гчФ дФq еЗS	 жф з‹M и©8 й%/ к–И м< нD† оЪ¬ п©L рЋЅ сЖЖ тЏl уp хR  ціщ ш^ щЭП Ѓ G ‚ў[ „@й …н9 ‡ЂХ ‰1B ЉђІ ‹Фя ЊЄ3 Ќ‡ ЋjГ ЏнA ђ©1 ‘Сh ’I)  “® ”иЮ –zА џ№©  »: Ўж ўr ЈЋB ¤lЭ	 Ґ2М
 §S ЁЇє ©R1 ±l„ ІМ)  єкП »j-
 јk Ѕpџ ѕ·  ї' АО· БЂЛ В“’ ГЄћ Д•і Е№ Ж~/
 З-ч Рў
 Сf Тжb Ь#в Э.N	 ЮiЧ Я™ аќi б п лЇЇ    '
h (f *eЎ
 ѓМN „ѓє …в• †  ‡-N €“Ф ‰H ЉDW ‹^я ›_› µЃ& ¶УA
 ·™‘ ё^b №Я єщn	 »jщ јpМ Ѕь3 ѕФ• ї, АХ­ Б· ВЏW	 Гсл Дmі Л<	 зЇ8 „|C
 …ј6 †ґ¦ ‡k› €HС ‰њЮ Љ
_ ‹О Њпћ ЌK5 Ћр
 Џў
 ђы ‘M@ ’@+ џ»б Ф¬Щ †Uи ‹гЩ  ‘Hь –тГ ›§\    ›‚ "І• %Ѓ! +Ъd 5DЋ 9ч <‡п ?¦G B
ё QЗЖ Tй \nэ _Вv    MLЪ
 R [ю
 уA¤    аD ж3 кm_ ъё` ю …чi ‹Ѓ R    r   ®д !Н %^p
 +. E”% I™љ J‡Ш    ґЃ ђX ”„    ›_› зЇ8 Ф¬Щ Щљ аµґ †Uи ‹гЩ  ‘Hь –тГ    W ’IM ”ґО іdн »B	 АbO ЕCo    Єп Y    Ћd	 #џ  %€a 'g? *Ќ| ,y .дћ 0tр 2^о 4R• 6оo 8‚‰ ;SB
 =Х#    MЕc `ИЬ m`d Їлр ЅG™ ѕ«о їФЄ Акњ Б]Ы ВюА Гзд	 Пx/ Рд СћG УК{ н·y    д TX Ў  - ј    шГF ‚WО ‹рE Џґ
 ”ђM џGd ўб ЁeЫ «P(
 ®f ДQЖ ЗWF К"Ц ЛD МДИ Н?Џ ОЯ5 Пq1 Р- С(Њ Т
Э	 Уч• ФѓЖ Х]ћ ЦВ Ч%ґ ШYд  ЩП Ъ&© ЫЫ6 Ьkп Э»  ЮЂ% Я}| аЮ бИц  
 ЁЈ °ґМ Ау„ ГF- Зъt    1ч. 2і+ 3kр 6Я	 9Аs :гќ <k® =’ >’Х ?—Э Bm. CаF DБђ NЖъ Q3Ѓ ^Є6
 _sљ
 kЃо
 ld_
 pY; q’Ц r€; u&d x®ф с
 ЂС Ѓ¶	 …Ђ  Њм¬ ђL. ‘э« ”E —ЈЬ ъћ
 ™ё ›VК њ„™ ћа  NЂ ±- І3ь і(: ґт µҐґ ·_[ ёЂS №T
 жс§ ућъ фW§ хHЗ цЛ чA¶ ш~Р  щБ( ьG. эРЊ ѓм Ьэ9 о=5	 фj= х‡э ь—ц ‚"с €py
 ‰H• ђв
 ‘b( µ¬ ћ Іђг
 Уa Ф€° Ы¦C ЬН; Я±M йЄ@ кХ ф.§ Љкб Њ9и  Ћюx Џ[s ‘*Р ›ђњ  (g Ґз¬ Ёxе	 ¬=ъ ®v Сґо
 ХР ЩE; Э‚ б{8 еЇ  йцT нФ@ ф6± х цҐт ч ј ш—й ЌAо  Ћ_–  ,« ¦DR
 ©ђ‰ «Тњ Ї
э ±f№ µ:Н ё+а єРP ѕѓ А7I  ВeA ЖГє  Сћm Т7i ЦTО Ч]f    
щЬ
 4­ kь 7 l #Њ® ‘WЯ ’\ Ёљ’ «b ¬2#	 ­W] ®Ь’ ЇC© ІЗЯ µру №ц. ј
Ћ ВЛ` ЕO& Й©ж Эз®  бЁЁ дA: зbњ й¬R  юКm  Ћ\{ Џv ђ‚л ‘?G  ’oH “, ЧU
 ѕ
 ВвZ Йo_ ЛМђ М» Нф> ОАм П5
 Р’T	 С` ТА{ У‡M ФH0 Х¦B ЦЊЅ ЧEи Э„б Ю/K ЯЛГ аҐq бkO
 вRЄ	 гћД дEц е$Z    :о› <L =С{	 ?
 E±Ц  Vpo
 [O+ gџТ  w=‰	 ‰ё" Њ
d ќ[Z  А( ЛОР     ёЃ Ў)< ў53 ЈЊ ¤[А
 Ґ¬@  ¦­  ЇВ °–e
 ±“Ю Ѕ“_ ѕю ї’Ћ Лgй М
 Об ПУЉ РcФ СО ФћD Ьў
 Э П ж¦\ з9U рџќ
 сq¦ уЪX ыђc ьзЁ эtл ‡A€	 €PЙ ‰1 ЉW± ’шm “gG ”n( џCѕ  Ќ
 Ўi#
 ўqO ­љ/ ®°Ж
 ё·
 №* 
 єЏЋ
 »RR
 јg	 Ѕ1 Ж‹F З3 И_ј ЙвL ТЊ У‘Z  Фщ« Х|A ЮІЭ Я—Х а№\ б2Љ вVЇ г$ д‚Н еЉ# жb# ыt‘	 ь›ї
 ээє	 ющ+ яДЂ Ђ¶§ Ѓ9q ‚)¶ ѓ^" —@у LЖ ™`t љX- › «Ё† ¬Кu	 ­Mґ ®уY ЇФі Аї“ БшF	 Вс5 ГкR Д^m Фз  Х$ ЦЫН ЧЁZ Шп зЉз иBр йIк к\· л•ѕ мФ@ нљж оэЗ пР^ рe  с4 т–$  уЁ фХw хђѕ	 цБ… ч™м шьа щ  ъЪn ы:Ы ьРЈ э%У  юi- яо2 ЂS2 ЃаЎ ‚ЮY ѓAl „O6 …z † ‡† €‹ ‰/Њ Љ–- ‹2› ЊЈ Ќ–$ ЋGџ Џc
 ђР- ‘ґ% ’vк	 “| ”Uљ •Ѕ= –ФБ —по °р ™щ љYъ ›6 њ}e	 ќ|ґ ћMЦ џ_   о Ў=” ўА Ј¤D ¤зџ Ґ
 ¦Йn §РТ І[Ќ іЎъ  јК  ЅXї ѕФ› ї†Љ А,к ЙМЗ КІ ЛХµ М|н Нйн ОБ8 ЧrX Ш•Ы Щb+ Ъ"И
 ЫGt Ь^™  Э3Ѕ ЮбК ЯJ аЫ8 б– вZФ г„–	 дD
 еJH п¦n р
* с“3 тR у)) фл хл» цW‹ чћe шИж щЙЯ ‰ѓб Љ•њ ‹вѕ ЊҐЏ Ћ…B ”ЅГ ™ћ# љ« ›шА њu@ ћч) Ўю  Ґ3 ©I№ ®м °Х  ±Qs	 ІхЛ і_‹ ґыA µЦ! ¶™ ·€6
 Клэ Лий МWТ Н°N ХxТ  Ц–J Яu¬ а·і иНх й€ф  кj лA э¤|
 …= Ћ–< —0W  ў Ю—Я зН иСК
 к л мdб
 п¶7 чsЏ
 ‹Ћ, Њти Ћ¦H ђ(№ ’Й2 љ/g ЁќR ©ћM «xu ­љ Ї|_ ±љ" Кµ: ТМc Ъ‚_ ч

 яLГ  ‡л› ђЧы :X
 Ўu» ©xu  ІПэ іПЉ ґ†f јVУ
 ЅTi ѕ  А>Д
 БД Г`’ Д}~ Н¶@ О' ПГ‹
 ЧNj Шїf Щ+~ Ы<n ЬвЉ Ю@т  Яxb	 вПЊ  г1Р  д„Х м’ нu оGX	 рЃK сR у¦F фrІ
 €	Iт Ґ	л« ­	3	 К	ЕЩ Ь	ая о	h Џ
‰K —
ъ 
њ  
7	 Ґ
„# Є
» Ѕ
ѕ5 Е
ґг Ж
ZT О
ЧЩ	 У
*Q Ш
Я› е
Жв н
6 о
ё¤  ц
ђЁ ы
'щ
 Ђfѓ Џ±‰ —ЅЕ џsџ §7л
 Їj¤ ·X.
 ї©з ЗyS РY+  Щµ(	 бЗ кИ юЕ[ €rА
 ’Dњ ҐT ®ќ Їѓ“ °т
 ±µµ Іею іеґ ґЊ µЯн ·'B №Fй єBТ јЎх В`K  ЕЫ2 ИГZ НЄ ЦШФ
 ЧV Ш:В ЩIп ЪuЛ Ы®р Ь‰¦ ЭЇ	 ЯО б$ вnl	 дм’ к'« н»d рЫ| хяV  чїл ш32 щ» ъхР ыв…
 ьЧЬ эўe ю>Г
 Ђ
цн ‚
‘ ѓ
1% †
< Њ
A Џ
‡М ’
wr —
! Ў
Ё’
 ґ
ґе
 Ѕ
М2 В
D Л
у, Р
e Т
ўа
 Ч
ыv а
­t и
яй р
ЙB ш
fё Ђ[Ђ €є ђЃ“ (–  
 ЁЇf є§¬ Вvт	 КББ Тz  ЪС вґ^ кІD тT’ ъЧ* ‚&$ ”6   њ/	 ¤>ъ
 ¬р ґЩ ј7j ДbЙ МЌ	 ФJѓ р`Я сOґ тrќ уМ фт8 хo цaЅ	 чP  шЛ
 щ T я}?	 Ђpe Ѓіp	 ‚М  ѓЛЩ „Д€ …ДЧ	 †F”
 ‡ўЊ €ЎЌ ЊР° ЌкЇ ЋїЩ
 Џa> ђ1Э ‘e2 ’—О
 “щЁ ”± ЈЮч ¤R™ Ґn¶ ¦–A §Є Ё} ©7ж ЄЯ «9 ¬‡P
 °z} ±EД
 Іњ іІv ґіс µyp ¶сЈ ·±х ёҐЏ №ѓ¦ Ѕ¦Щ ѕ“2 ї"н  АзЇ Бю„ ВIС ГД§ Д#Ё ЕНз Нѓ4 ОP	 П¤N РX СЅ`	 ТњЪ Уя Ф`" ХЬ Ц …
 Ъ.J Ыqм Ьµ Э%Є ЮЯc ЯM0 аюЈ
 б:: вшЂ гт зCе ик‡
 йPЁ  кХє
 лЫy м/q нўЃ оf п•f юп †в		 Ћ+Џ –@m І+П  єЖУ ВЭr Кµ Тk¤ Ъx
 вбґ л# хТf юС ‡¬ч ђC‚ ‘2« ’'У “Іп љыN ›71 њgё ќНЦ	 ћd џЄ  LN ўЩ¤ Ґ8
 §Фп ©{‘
 Іч• і¤Ђ ґL< µ¬ї јаё Ѕ’

 ѕ”р їМД АЬЗ Блх ВУЉ ДДG ЗЌ# Й9ђ ЛДУ
 О‡Є ПNИ Р'Ѓ С¶® ШWЎ Щz_  ЪнЅ Ы=… ЬqЖ Э&ѓ
 ЮVZ аMm гоS  е}‹ з® рц шp Ђ@Џ €пѕ	 ђф» aґ  Ў1  «4г ѕ‡А Ж.±	 П: Шф фа‹ х0з ц7G ч‰r шЮ& щќ ыНЫ юѕІ ѓЮЃ „ ф	 …Ъo ‡cѕ –A¤ —( і ™†ѕ љЪґ ›Ћ” ќЇя  aє ҐJҐ ¦Мm
 §!т ©0 І;e іб ґ"
 µдг ¶я” ·Qк №» јЛщ Б>’ Вй ГZЫ Еѕ” ·$Шо Ѕ$Єe ѕ$Њ7
 А$2д В$	 Д$7J Й$тI Ъ$рР Ы$Kѕ Ь$wЫ Ю$M а$е°	 в$“Ќ з$ье э$ЇҐ  ѓ%B „%ў
 …%yZ Ќ%Лg Џ%ѕ
 ‘%Ш ”%Ѕџ •%­A –%‘‰
 —%'D џ%› Ў%D— Ј%d¦ ©%‘v і%ЛЃ »%Џў ј%Н3	 К%¶И
 П%Ѕ‚ Ч%Е Ш%п“ л%\І  с%—к т%ї© у%з§ ф%UЃ х%O6 ц%Ѓh ч%‡Ц ш%«ћ ъ%Ћ ь%Э” э%ЉЋ я%Јџ …&іо €&†Ќ
 ‹&1 Ћ&“ Џ&]л ђ&Л3 ‘&Ь$ ’&BX “&Ь ”&ОО •&”[ –&Б &kт љ&еm ›&ki ќ&…я Ј&qЗ	 ¦&гm ©&ЫO Ї&DР ґ&0*
 є&­Я ј&А
 Е&¬H
 К&8	 О&Эc П&…У Р&к™ С&о	 Т&ЎН У&ЈE Ф&5W Х&бї Ц&Дж Ч&Дћ Ш&л  Щ&Ђ Ъ&an Ы&¬, Ь&ґ— Э&'  Ю&лі Я&% а&3_ б&ѕИ е&лќ  ж&ы з&~— и&¦б й&ъў к&Й л&Ю" м&)м н&M х&M ц&f† ч&xЎ ш&­™ щ& д ъ&P ы&>э ь&gЕ э&~ю ю&sv я&f8 Ђ'L'
 Ѓ'‡Љ ‚'Р ѓ'·Ђ „'№­ …'кє †'WИ ‡'@  €'Rя ‰'E Љ'HP Ћ'®
 Џ'†­ ђ'‚ё ‘'vд ’'ГЛ “'нХ ”'ЄЄ  •'h[  –'& Ў'y
 §'Ґџ Ё'Zк ©''ў  Є'"ч ±'ЯX І'mш і'й ґ'2д µ'"^ ¶'­b ·'* №'*М ј'xo ѕ'ш?	 А'" Г'Уљ  Д'	у Е'9Ћ Ж'Мщ З'~ О'‰б П'ЯЬ Р'_' С'( Т'і У'6` Ф'bQ Ц'ЙЦ Щ'b Ы'\	 Э'Д¤ д'К к'жф	 л'ЃП
 м'Р’ н'џ№ о'„Ї п'‹љ с'€ч ф'†w щ'DД ъ'Ёі
 ь'>Ђ …(ЉU †(s	 ‡(u €(Ам ‰(2h Љ(H	 ‹(јц Ќ(¤Е  ђ(z
 •( –(Jт (AЄ ©(·Ї Є(ф·	 ¬(1 ®(•Д Ї(F ±(Ў_ і(Uu	 М(™“	 Н(` О(Еш Р(ЈЯ С(ФЉ Ч(№	 Ш(µ‰ Ъ(Џc Ь(№e Э(µ
 Я(у б(B ъ(ОЅ ы(Ї| ь(]ж
 ю(k% я(
‘ Њ)rz Ќ)+“ Џ)ќґ ‘)ҐБ	 ’)™ ”)»v –)'Ц Ї)°G  °)1D ±)! і)ф ё)e №)ЖC
 »)о Ѕ)Юg ѕ)On А);Ћ В)х? Ы)© Ь);W
 Э)C Я)‡ л)с; м): н)(Ж т)Фя ш)тн щ)X• ы)bа ь)Xd ю)х'
 я)лЎ ‚*®* ѓ*Ќл „*<Ґ
 ‰*F	 Џ*»$ ђ*A[ ’*\i “*ЉГ •*O –*ы   *„m Ў*вY ў*№К  §*(ћ
 ­*v§
 ®*$ф °*ш« ±*S і*ѕA ґ*•( ·*кR ё*TЩ №*ыт ѕ*WU Д*и Е*нЅ З*Іq И* К*]Ѓ
 Л*+j Ъ*Љ в*TЇ г*µЁ о*е у*ЄТ ш*NУ  я*џ‡ ‡+”M €+ќй
 “+дџ +YE ќ+<w
 «+zu і+¶¤ ґ+еЁ ї+ьЈ
 Д+/„ Й+тђ Р+%E Ш+ Ь+mH д+Pr  й+џё о+s щ+џd ъ+Э ы+еС ь+Пo	 э+e ю+2Ь я+-“ Ђ,л3 ‚,Ѓ  „, ‹ …,9, ‡,ЌЙ Ќ,c· ђ,њб ’,уw —,В5 љ,BШ  ›,ц4 њ,’O ќ,О^ ћ,¶ џ,№Н  ,ЦS Ў, И Ј,Ьђ Ґ,~ ¦,цШ Ё,М& ®,_{  ±,Њт і,° ё,Vв  Г,g Д,Њ' Е,Zћ Ж,ЉE З,-+ И,*\ Й,
I К,iк М,©ф О,Q
 П,x С,©
 Ч,tD Ъ,	Ш Ь,С! б,dЋ д,ЯF
 е,L‡ ж,Ѓ¦ з,jl и,љC й,!є  к,И– л,s н,О  п,: р,vє т,щ
 ш,Е9
 ы,§ш э,·
 ‚-і Ћ-nњ
 “-@ –-іС ›-Х ¦-[ш «-m( ®-U9 і-H Ѕ-8П ѕ-Й_ ї-Ех А-°? Б-–c В-Ию Г-де Д-° Е-ЫЬ Ж-о М-sђ Н-пК О-y| П-„л Р-^П С-«¬ Т-Ђљ  У-N Ф-“ Х-ЅЩ
 Щ-V
 Ъ-¤
 Ы-n© Ь-Іf Э-№ Ю-:г Я-с™ а-)й б-¬X к-Я л-	I м-Ќn н-Шв о-‹ п-5 р-mЗ с-ќ т- у-v* щ-—О ъ-9« ы-Z‰  ь-і’ э-
А ю-Йя я-d” Ђ.‡4 Ѓ.кЧ ‚.»z †.Y ‡.!T	 €.ч] ‰.ъИ Љ.Ђ' ‹.Ї< Њ.Л Ќ.юl Ћ.– ћ.—: џ.Оs  .vЁ Ў.Ой ў.А' Ј.oN ¤.} Ґ.ьс ¦..Ш §.h «.Щ ¬.y ­.m@
 ®.г† Ї.!3 °.}Q
 ±.~n І.JЗ і.K‹ ґ.n ё.Ъ; №.1н є.Џ= ».89  ј.щ Ѕ.ц ѕ.7Я ї.ТX А.ч™ И.LF Й.¦K  К.є§ Л.s М.A Н.з}
 О.Ќo П.®C Р.Ьt С.ю‰  Х.’“ Ц.„]	 Ч.­‰ Ш.ї, Щ.VЧ Ъ.©€ Ы.Жї Ь.G
 Э.“‚ Ю.гЏ в.wq г.ЊЗ
 д.»5 е.(ў ж.ј3 з.k5 и./ й.—] к.¦Н ъ.чд ы.i ь.х+ э.Cr
 „/і …/б †/q• ‡/у €/ЂЉ ‰/F
 Љ/f\ Њ/ЬО Џ/C“ ‘/}: “/~ –/ж”	 —/Wц /ЖА ™/|у  /gФ Ў/*
 ў/&Д Ј/	Љ ¤/O Ґ/ѓ?  ¦/АБ Ё/зћ «/·x ­/Ы& Ї/ф. є/МP »/ХX ј/іЭ
 Ѕ/пЁ Д/Q4
 Е/Фo Ж/4°  З/fѓ И/5Ё
 Й/В† К/жЧ М/к  П/qµ С/­9 У/лА Ц/¶Є Ч/Ґ~ Ш/
Џ Щ/sJ
 а/YН б/_a в/З г/X; д/CУ е/§Щ ж/юґ	 и/&P л/”= н/њ	 п/ае щ/Юп ъ/Й{  ы/a  ь/з! э/тz ю/С Ђ0Ц~ ѓ0$
 €0Оэ ‰0yЂ Љ0^C Њ0й!
 •0RЌ –0la —0tз 0pz ™0!# љ0 њ0rф џ0Яј	 ¤0ѓ Ґ0&µ ¦0€В Ё0“џ №0ЌЦ є0ЧE »0.t ј0X… Ѕ0Ќ» ѕ0;E А0п= Г0|Q И0ў1 Й0k К0]] М0~
 Х0ь	 Ц0є5 Ч0S- Ш0ҐG Щ0! Ъ0Шn Ь0XЈ Я0Ял д0« е0	— ж0УЅ и0|й О5[o С50Ю Ф5’µ Ч5ђ^	 Ъ5чC Э5#¤ а5I  г5—ґ ж5ї й5 L м5Ђc п5sл
 т5•› х5‚Ќ
 ы5, ю5љ— °6n і6Єђ ¶6©Ы
 №6о  ј6е| ї6ЗQ В6џЉ Е6bf И6(Ѕ Л6.Ц	 О6S	 С6¦6  Ф6эE Ч6З` Э6+0  а6е Ы73B з7чЧ  ш7і щ76й ѓ8Љґ Ј8Ф@ ¤8%— ®8лЅ °8fc	 В8Зњ Г8’t М8d› п8‰< р8’› ы8kљ ь8х µ9:  ‹:‚k
 Є:п“ «:ЎW В:Б Е:¦) Й:rї С:HЪ	 Т:(І Ы:q­
 Ь:Ћь
 п:'п с:» щ:Ґю ы:5 §;эГ ·;ZJ К;- Ц;ЛН д;Ѓ с;.¦ э;i  ‡<¬ѓ ™<…Ћ ©<A
 А<Эѓ
 Ч<ЊК в<—\ ч<™© ‡=©P =Н" Є=+Ј
 ®=LШ
 †>ѓ ‡>УҐ Џ>Иђ    В$	 ћ†ѓ йR° к;* л·x
 нм‹ пЖ рЇт сY' тҐ
 у„ фэК хѓй  ц  яО4 Ђ/y ЃН- ‚d „LЉ €ќХ ‰Ў? ЉХж	 ‹ыb Ќt* ђРй ’і' ”©В •¶€ –Ge џaі  ›b
 ў
Т ЈeГ ¤ґЮ Ґ€р ¦Ґт §њп ЁwZ ©д{ Єќ «\Щ ¬УJ ­ЪЫ ®йщ Її
 °Ъ
 ґљК µ& ¶Ь/ ёA Ѕ
¤	 ѕ€_ Аф Гсj ЕСF ЖT
 Ри— СМь ТєE
 Ы:[ Ьt2 ЭP™ жѕЇ зЁ иu й>© уЩB фЭe э^ж юr	 яIG Ђћe ЉFk ‹њ •Z( —ЧО ™! ™.N љцА
 ›јЋ њmЅ  Кь± Л- Му¤ Нч ОЇ§ ПIe Ч•  ШшЧ Щђ‹
 ЪSљ ЫЄ ЬY, „}J †ШЛ ‡
f €CЉ ‰ЮЃ Љ°u ‹§ ћ2J џгD   Йr Ўў 	 ўЬ ЈYи ¬/ ­іШ ®сш Ї3ѓ °У- ±F є2Ъ »Pc јZ Ѕ…л ѕј| їLE ИзЈ ЙГҐ К`Я Лvп М"Ґ Н®…
 ЦH Ч
C Ш“ћ Щ Ъ& Ы‡ дЛ е	Х жЦь з+) и+Ш йЇ у1¬ х?Х ц:‚ чх шbB  щbЪ
 ъш? Ћњi Џ™Е
 ђрё ‘y& “,Ѓ ”¬Ђ •…
 –' »>| јьд	 ЅЈТ ѕ@ О У ПЮ

 РСк С^* бm в¶R гm7 дh>	 п(е р^G сНC тТ ‘Шр ’Џ› “’‚ ”;i ¤J1 ҐґБ
 °>p ±ўх І? Б9Ф	 Вљl
 Гг¦ Д5Q
 Е’Ў ХЗт Цk4  Чк( ШЖ9 Щ• бЪK в^M г‘ дЇ9  еКє оГa пlф
 р$r с€	 ту[ ›aЄ њ¬) ќш ћ&(
 џ— 
 ®яљ ЇIЂ °є ±;‹ ІЃ)
 »1В ј›µ Ѕ]n ѕ№”  їЬR ИVI	 ЙќШ КTЏ Лйе М}О ЦН“ ЧАў Ша{ Щy9 Ъщ ЫіO	 ЬЧt	 пц= р  ск	 т,% у„Ѓ	 фЅ э<Х юЦА я~~ Ђ	'« Ѓ	mо ‚	М Њ	• Ќ	ѕґ Ћ	$R Џ	\~ ђ	№р  ‘	%¦ ’	бц ©	>з Є	$A «	-І  ¬	(G ­	б– Ѕ	i‡ ѕ	Ћ" ї	Ћ А	—ю
 Б	€ Р	8з  Т	9_ У	°  Ф	 Ї Х	Q Ц	Б
 Ч	xз
 м	Дp о	i2 п	 ] р	%‡  с	рt т	:Б у	Кј ‡
: ‰
 Љ
™
 ‹
н
 Њ
яo Ќ
ЅЎ Ћ
§k	 Ў
А¬ ў
¬” Ј
vЊ ¤
тc Ґ
c ¦
>Ќ Ї
]4 °
©Ш ±
”§  І
µ” і
г ґ
№Ю ѕ
мЁ	 ї
»Д А
Рт
 Б
лµ В
ЪФ Г
HЁ О
љЈ П
Аю Р
Й№ С
уЦ  „»X …}‡ †а§ ‡)О €uИ ›s‡ њ =	 ќ{ ­« ®{7 јю ЅП… ѕFp МйН  НwI ЬeЇ Эпє щp¬
 ъZВ ыоQ ьц• ‹ъШ Њ· ЌйT њыS ќЦ ћi’ «Зю ¬] ПгI Ъґ5 в#Ф г“Т д°@ е®Ђ
 жVE зй и%+ рРl с
ё тЃ¬ уи4 эп5
 юЊO
 яъp Ђ
  Ѓ
„3 ‚
%W ѓ
;2 „
iП Њ
f
 Ќ
ДC
 •
*V ћ
•B ¦
‘> °
Я ±
Ф №
aЖ є
	D »
ѓY ј
B
 Ѕ
Кс ѕ
Р› ї
„ И
™Щ
 Й
`= К
ЏK Л
ѕc М
Хч Н
Vc О
H> е
A
 ж
;т	 ш
Ic ъ
u^ ЃКЮ ѓ3К Ґ	B јC  И—G ЦЙ; ЯО аях зҐ‡ йЬ[ ыWJ э)T џ‚i ·O ВЖG РМЃ ЯJФ п¤l Ђ—І  Њ8P ћ,ђ	 ©З2 ·Jd Б|k П*Њ ЩЯл ¤‹Ь ЇсГ їP
 КТу ЩЄ0 пГў „еM ‘jл  М 
 ­Т	 јыб ЙGР Цg< еЂ— ђИн Єz БЎJ ТAВ вдu нр_
 ъ®b …» ’ХА ќЈ‹	 Є¦7 µ + В+X НИ  Ъx е& т%p э·† Љ!е •чю  Ч6О и+” щ¶f	 Љр  ›Ћ> ¬;њ ј°а НFЮ Ьж} зC! фГ Ђ}
 Ћ"3  љL„ ¦Nq	 ±
Ё р·  я%Ч Њјт  љM §I µГ Бій ОZ ЪD	 зI;	 ‡оЬ •vМ ўP
 °щ ѕK— М№X аЇ(
 р]Э ЃУ° ‹CD ™LY ЈI‰ ±/‰ »—э
 Л ЬЭб	 оБч щ` €„B “0Щ Ё№Ѓ єўf Ж№o РT€ ЯЏ
 о„N ъїЙ ‚щ” Џ —Х/ ќНы	 Јк# ©їq
 Йb РЄ9 ЧМЛ
 Эtи гю\ нІм чiё э· ђОЅ њпь
 Ё„’ і•q Бp ГС_ Ы&Q нfй пcэ ‚w €[Ы Џ§, •ї‚
 Ў№E цҐ2 ъGѕ я¶d  ’Vґ
 ўєЬ ©©… °л¦ ·s\
 ѕ8ц Е«H МШ Умј мр™ ыдС Ѓ 5  † B ‹ Цъ	 ђ oW њ Вў ў  ¦ 5„ Є k—
 І цп
 № ъ/ Б ¶ Э 9Я д е‘ л ™o т ва  щ ј Ѓ!Б! ‰!ез ’!lU Ґ!B‚ ¬!МЁ ґ!-b
 µ!« ¶!=ч ·!/ђ ё!пА є!0Ъ »!_ ј!з! Ѕ!] ѕ!qф А!sш Е!кd К!z	 Н!"† Р!љ‹ Ч!Є Ю!wd е!ољ н!w&	 ц!Ў	 я!я= ”"И ›"]н Ў"рЛ Ґ"(j ©"`к ¬"№T
 ґ"о•  №"ЎЧ Ѕ"я‘ А"zн Н":' С"8џ Ц"C Ы"Лп Ю"– а"G… в"\i д"ъ
    К>~Б Л>шз М>Ђt Н>µ О>eq П>®Ѕ Р>' С>ў› Т>	 б>*b н>Љ  х>JE щ>ш э>њ— я>’ Ѓ?иm ѓ?‰6 †?ї$  ‹?И ђ?џ` ’?o  ”?Э? –?6b љ?›у ›?=Ћ њ?Ьf ћ?‰х ў?%Л ¤?‘Г ©?Ќ¤ °?9«
 ¶?H
 є?Ёъ ј?[| А?) Д?эЬ И?T К?·- л?Ь
 н?s` с?Їw х? ‘@І# ­@}' ®@bф °@€ і@&З    Ш U' Vп1 W“µ XИh
 YПh  Zu+ [*ё \уЇ  ]Tm ^в  _+» `иt aОq b”Ъ c“Љ
 dF eѕ g uЎ vРw wGІ
 x‡h yC‡ zo¤ {·У |фЪ	 }ѕЂ  ?s Ђ m ЃК© Љ_ ‹‰* Њl» ЌЧ –o —|у ј ¬PT
 ґ! јAя Д‹Z
 ооl     s 42Т 5ґЯ 6Д
 7¦2  8є] :ує ;‹#	 <rё =O GOv H+I IК· J”” K'ф M­s P§ы RЏ‡ Xн®	 Ya$ Z° [б} \fк ^K8 `® hџ i†А j:v kЪѕ lу[ mґ» n=У tд' v‚r {&y |(С }Б0  ~Й5 ‚Еќ	 ѓ „a …Ѓ™ ‰‰ ЌЦi Р ™Jа љ›	 ›f њГ1  ќv[ ћи
 ¦Т
 §ѕK
 Ё|? ©к$ ­Cк ®e іc	 јЬ/
 Ѕ7t ѕГ їЇК А6  БН3 ВЊ} Гb ДНk ЙЫ ЛсЎ НfЅ О^„ ПQж Р&Ў С{ Тґ@ Ф/і ЪлУ Ыцъ ЬЬ™
 Эf  ЮН Ялю а”Э б·† г+{
 ж7‰ сYL уF№ хљ	 ч
> шX ъќ ьЃ№ юp

 ЃПИ †W® ЉG  ‹­Щ ђc©	 ‘ І ’ЛН “лx ”еЮ  •Я° –’p —) мА ™‰N  ¤И€ §T® °фЧ ±‚0
 Ій іћ ґҐН
 µ? ¶щ4 ёЗ
 »ыy Дђє ЕЗ Жхс ИшД Р№[
 Шx® Щ}r б6 гџб ‰¤i ЉuV ‹7  ЊОу Ќ¶ ЋЊЩ ЏФ» ‘a ”ue
 Ѓ љ{э
 ¬3я    ќ•d ћ+ы џШћ  і? ЎЮ
 ў\ Ј)Ф ¤Иь
 Ґ&• ¦В §­‚
 Ё4О ©R“  ЄМ «Ј  ¬<; ­±№ ®O] Ї±Щ ёзј №Т­ »и| З‰]
 Кй
    7ъ Еѓ] ЖЕ­ ЗWW Иf Йж КRj ЛcЛ Мђ0 Нk. ОЦ[ ПВ] Ъ—ь ЬҐD Э3q Ю!¬ Я•
 а'в бА> вќ¶ гРЇ е„С жБ и
џ йЫ к‰Ш л% мі
 нW о/ р­	 сљ‘ тп уєO  фѓ“
 цЛ ч‘џ ш·я щГщ ъ}f ыьр э€, юП®
 яю` Ђwщ ‚r[ ѓqN  „ы© … A ‡њ‡ €fд ‰e Ље ЊА< Ќ Ћ– ЏЦ ђЪД ‘Ц№ “&©	 ”‘ •ґ6 –	 —мм Щ ™У3 ›ї њюЏ ќѓђ ћЈ	 џG  УІ ўfЄ Јx« ҐяЄ ¦ф
 §y… Ёй Єс

 «jї ­ЪV ®З& °­z ±Ў іАў ґмЄ єь Ѕ¦R ѕ›“
 АќФ В?D Г› Д
  Еаќ ЗS И>Ч Йpж Кs‘ МюП Н3Ф Р Г	 С*¶  Ф3г Хv Ч-і Шjы Ы	\ Ь+Й Эє ЮD	 Я'( а• гW’
 дa еФ жиx иb| йTi кxР л‘Щ нцN оFХ рѓ	 с]ъ  фш хЪУ щђT Ё2!	 ©§ ЄTW «Љт ¬Го ­‘{ ®ґ
 ЇD] °‘G ±iп ІGЬ  іuЏ  ґ&  µ‚‘ ¶Ъj	 ёИ{ №ѕ јpЙ Н­Ф ОX0 П» ШкН ЩЧЇ
 внn г±: мЁ±
 н‰Ђ о? чJ
 шТ№  щ:і ‚Џ ѓх: „Dт …Ц€	 †е. Џм¦ ђ#^ ‘Э ’P ›ВД њс ҐI
 ¦€ §гщ Ё{с ±c) І	_ і&Ќ ґ'M ЅЙL ѕК їЁ… АB ЙVZ
 Кkд	 ЛtЋ Мўq Н¦m Цеp ЧбЩ ШWV ЩСU ЪРї ЫB® Ь®H Э†¦ ЮTЦ Я> аћ' бA5 вц= гтZ дUc е‚S
 ж;] з#  и0Ё йmЙ т–Ћ уn0 фић х\Ё цV~ чl
 шьІ щ + ъhv
 ырф ь.ю	 эЉш	 юou яdл ЂЃН Ѓ*ё ‚@Ъ ѓЅ „…њ …юы †Щ" ‡4ё €6њ ‰A  ЉX ‹Jw ЊZЊ Ќ‹Ф
 ЋlУ Џ ђґє ‘Л
 ¤Сp ІcЕ №Ш— В` сP¶ ¶a¶
 ыЄ• њ¶1 ґ‘‡ а;P Ѓэs ќ.Ч ¤Чл ЇцК ІI Б_¶ ЖcБ ИТЃ Ч9O ЬМњ Юј оёo ѓ	»ў
 Ќ	'z    ђ@ ma
 ni or p3С qв r– s$ў tцu vѕZ  wЬ x y$Ю z…¦
 {0W |ћ‹ }# ~X. еИ Ђйt Ѓ   ‚…v  ѓ( „› …± Џє© ђ" ‘A ’· ќь ћМы џ›  йВ ЎСZ
 ў»( Јvю ¤Є ¦єR §  ЁЇ? ©7Щ
 Є~т «юD ¬‡? ­zw ®шW ЇЉK °ЌX ±а І7Ы
 ґЕ ·N$ №.Ґ єDѓ »Т™
 јКЄ ЅХґ ѕщi їёт Ањж БЩЉ Вщ  Г[	 Е‹$ Жiy ИDЭ Й%ю
 ФYЯ Х—Ј Ци®
 Ч@0 ѓ‹‘ „›Е †мE €ЗT	 Ќйi
 ЏEC
 ’Pw “;¬ •3Щ —Uј    Ш	4 Ю	м- г	H
 з	.[ й	lj м	ьЦ
 п	Ќ¶ у	З> ч	hЌ э	ѕ[ ‚
™ …
1 Љ
уµ Џ
ьр    =	 ‚Т‘ ѓй' „љ  …я †ew
 ‡1Ґ €Ќ  ‰µW Љ°9 ‹@R –Y4 —з± Љ, ™ў љЩP
 ›¬ц њ•ф ќщ® ћ€m џHf  ‡э	 ЎµЭ ўz`
 Ј01 ¤ЂЋ Ґ†| §,
 ЄйЮ «gb ¬FС ­ЭШ ®o µsZ ¶LЬ ёў© №м? єD? Б:Е Г
Д Дљ± Л‘e ХС.  Ц}Ђ ЧД Шц вО гВ д\є е»A р)  сґз т+є уOK э}° юЇ¦ я¤н Ђі« ЃrR	 ‚л	 ѓнЮ „ь- …эl ЏЏ± ђx§ ‘э.
 ’` “~p ”X­ •Ъ> –x› —5| ЎIх ўЕЂ Ј%J ¤вb ®О Їђm  °¦ ±Љв »юg	 Ѕц“ ѕ
 АqT  КСb
 ЛП
  Мщк Нna	 ОЃP П°Џ Рbў С: ЫЇI Ьe[ Эѓ Юµ» ЯЗП аHА бЙё вЯЗ маa нТ` о‰Е	 пЏ‰ рe† ъ;с ыW ьn э$
 юУІ яx ”^Ы
 ›±% ЄЏD ё”x ЖЎ: ФF б9/ й р„I	 ждЯ м$э сtН ъg©
 э,Є
 ‡eю
 ‘Х –"З ›yB	 Ў! «+с ґќЅ №“М »ОЭ Ѕч\ ї+     \І ] ! ^2з _в  `В¦
 aк
 bОf cV§ d eХв  f43 g}Ю
 h Љ
 i­  j]Я	 kL’	 lf mE? nЅY odt
 p7Р qлЮ rC sц9 tЭ  uљА v[# w^^ x3E y"а z.	 {ХЮ |r{ }к[ ~кС Ћa Ђю} Ѓ"o ‚«‡ ѓЦЩ „?  …oч †м ‡жБ ‹°Ы  ЌQR ‘Пь “
ш ”_V •o –DІ —Q@ ™гc
 ћГ‚ ўhа	 Ј‘ј ¤йB ¦ф¶ ЄЄ ¬Э¦  °¦ ±•! Іґћ іµw
 ґb µчЁ ¶Ьж ·ЭЪ ё9~
 №’! єЭЙ »35 ј'… ЅГp ѕ.’
 Аx Ехk П Р«= Сss
 Т?  Фu% Ш7K ЪцЬ Ю_о аkя в	х жRQ ыњЃ
 ьІј  эйz ‹|Ћ Њ$ ЌС Ћw‰ —Вм ФI
 ™Eг љa&
 ›zе њЂљ
 ќ¶» ћЭО  Цd ўй ЈцЪ ­> ®i ЇBЋ	 ±,ѓ ¶|‚ Тvi Уjѕ Фs® Хxѓ ЦШu ЧЮ
 Ь5х Эћ Юf* гЃ^ дм е% жч з( и Я нYQ ойC п э рыЕ ц©‘ чZО щ	 ЃЬ_ ‡ЖD ‘Н4 њL· ҐТю	 ©к ЇK` ±зЅ і9 ·ZЪ  єЫ:  Т6 Ф8&    
 Y7— [ќ_ ]х _’†  aE@ jГ k‰% uЫ	 vyђ
 wЪ	 xА  ЂІ„
 ЃяЭ ‰?b ЉKa ’Ъа “ЈЉ
 ›ю  њх ¤Ъ) Ґs7 ­ЕU ®к( Ї<	 ·Nе  ёЖУ  №!‰ єtТ »" јFs Ѕ™ы ѕц їuA	 А:
 Бp
 Вшt Г›
 ДiЈ ЕqZ ЖК› З«j И›т Й°b КЯђ Л;­ М*4 НПa ОО П Р‘о СH" ТґД ЪP^ ЫVЛ ЬТ  Э0Э
 ЮЩS Я¬n  з и3ї йHi кяО лYk мЎё нРр оЕL рc сЦA т‰Ќ уcЄ ф	
 хFУ ц™• ч  ’ІЇ У” ЩЊx Ы‚¦	 ЭєK Я6 гG жр й3В мGЭ п,R тUч ц­c юГ ™w ¶¬«    RJ
 ђПm 6  гu ЎЁ>  ©_Э Є= ІЛa
 і%И ґД¬ µї|	 Ѕ_i ѕ7Ш ї  А5 М«Ё Н<¬	 Оu ПxK бQ] иЕ’  рЩї щ~‰	 ЃоП Њ“V
 Џ,С ’сm —TW    оO
 /іа 0l! 1Ы@ 2Т” :M‹ ;Иq N°г U®Д ]PY h m№З    вn	 \Кќ  ^ЄЊ _ђ5
 `‚$ a{
 cB"  eм/ fнђ gЕ h{‘ i»\ kД
 lF0 mn- nЁж  pЏ° rWг sЙО
 tЇ uб vѓш xDt yКф zщ* {}N
 }f wp
 Ђ4ћ Ѓ
· ‚}+ ѓzm
 …КC  Ќ_М ™€ъ	 љgn ›K’ њ~е
 ќ1t ћ:E џР7  ТE ЎЪ ЈУ, ҐЅ ¦К6 §&: Ё — ©Ю6 ЄKч ¬&: ­9• ®ћc Ї° °ѕ ±0® Іo іц ґdТ ¶СX ёЛо №ла єЬ{ »Dы ј~
 ЅМ А«-  НD ТбЇ
 УШ¤ ФBџ ХЭ% ЦYS ЧЎ¤ Ш§› Щ·g
 ЪоГ ЬЗѓ ЮR‘ ЯЎ абW б4° вЮ г6K жHџ у(' яVв	 Ђ©К
 Ѓс™ ‚ ѓШС …Іn ‡ЉX €е
 ‰Ы Љэ ‹Y
 Њ€Ю ЏЦі ћ)N џZ  C Ўтч ў5ч ¤Щ ¦AЪ
 §™‘ Ё
х ©Хѓ ЄkЎ «1p ®ўF Д f ЕNИ ЖўЌ Зоі СјW Т-ѓ УBъ  ФX  ЬБ• Эхй ЮкЭ Яд= а4 бs…
 вCI г~м рЎA шZ
 ќHд џ ўЊ¦ Нµm П2ќ
 Тпz ‚Lъ „Џy ‡,µ іb9 µФw ёM$    Yм їе€ Ац
	 Йг] К| Л|Љ
 МоА ХВШ Ц_ Юmѕ Я‡A а— бN• вt< гЌЬ йЋ•  ‚Гl ЌNЄ ЋuT Џ№› ГЈ  ™ЇE Ўm ўп Є°Р «eс іx+ ґ”n јА Ѕђ4 Еvq ЖЏ’ ЗЖ Иµј ТдM Уёт ФКM Хф Цб\ ЧжR ШYМ аи! бV	 вЦ4 гЂ дЕѕ еsЩ	 жФ7 зН† к<њ л% м<
 нIќ оVП п|l рО, с/Џ щ I
 ыљ3 ь<E …qн ‡A ґЪъ µ†^
 ¶h, ·"Г
 ёўЂ  №Ѓй
 єУй  »ҐD  јЃю ЕџЇ
 ЖИl
 О ПWМ  Рё“ С‰= оЧ* пE) ‚уЉ	 ѓъH	 ‹Х= Њp® ©°Љ ЄxЄ іЪТ ґј’ ЯЗD а	# б/ вЙ% гшl д'е е“… жm–	 и—› ђЫ  tщ Ў“у
 ўі© Є
R ¬’С µтL
 ¶Е ·*Г ї1
 АOэ Б¤u ВT3  КYC Лyq МґF НOW  цм  „‰Ф ’%™
 ЎЉ&
 ЁUe Фh» ШqW ЮZР бЩ д~„ ж„ кv“ м; оy р? теP фћ  чиї  €¦H	 ‹d" ђњ2 “c —Hj љё°  е ¤а&  ¦3>
 Ё>
 Є% ¬ЏЄ Ї= ЖКP ЙЦN Нuы    ЌЩШ ђСЛ ’5¦ •gY —ац ›Б њN	 ЁЫБ
 µЕ ё »хЖ    РБ 0
ю <м H,м UЃЙ bзM
 o7© µо…  ·€ь №Ѓ їk}    6% ҐЌ ¦З §]f	 Ёј2 ©m ЄґA «тн
 ¬xЕ ­|” ±Њ¬ Ємг «Д0
 ¬/ч ­¦А ®* Їњ<	 ґV‡  µnЊ ЅРд ѕЎ ЖВъ Зє· ПљX Р0п С; ТЃ. У¶	 Ф7d ХЧ? Ц©є ЮX ЯJ зЛ\ и‘ р«м с`d щКJ ъ-ж ‚ФЌ ѓ?Ф „„н ЊN, ЌЧ• Ћљ ЏА[ љ|  ›NK њ=‹ ќHц
 ћ[¤	 џm*
  =и Ё7”	 ©Ы§ Є  «бИ ¬†Е ­л ®жЗ Ї]ћ °z> ±Oн ІsИ і¦Н ґя µ
b ¶Л ·pI С[D
 вmђ т<W ‚5t	 њ{ ќC ±Нћ №БЁ їV< Е>О    ь 
 /Љ	 0Іц 8Э 9Tи	 :а· ;&d <“д =qL >J  ?Ж @¶
 Dl	 ‰Э Њн= Ћm)    Ю¶ б,Q дU' нюф рz^ уd° ц  ъ\M яnй ‡Ц ЉrІ Џ]ђ ‘N “–ѕ ”{х	 •<Ї	 —т є' љмй њ”k ћq9 ¦µ– Ёc&    'h -Ы чы
 шѕ: щ.Ж ъ+н …ъѕ †›) ЋІ» Џ
т —йЎ Q+
  зc Ў5Ц ©!D
 ЄwU Іќ* іџФ »®т Г2$ Д
j МYе Но Х·5 Ц…Є  ЧC ШE  ЩЪ Ъ·Ё Ыјc ЬYу д. м;Њ
 нйг пЊI рL  шeу щЄ¬
 ъµ‘ ы2_ ѓ`Х „»« …`я †юч Ћ¬Т Џ э ЁеХ °3в ·ґ
  АлЎ К
\ Т;t Щ^w з9¤ ф>Т ЃJ/
 Ћґ‰ ›™c    …i	 €
 ‰Г( ‹Ѕў Ќч< ЏQ· ‘_Ш ’G@ “ЗШ ” •NP –ўЁ
 —CA
 °Г ™№Ц љ† ›Zc њ" ћ0j
  +и ЁЮь  ©кЮ Є*H «ґ†
 ¬'ч ­Д- ®1С Ї ѓ °VЉ ±‹    v H›Л Jс$ L9Н NЮў	 P1e R1# Tџ3
 V±· _©Ш `eЗ
 a!г bљЫ cФ d№Э  e3~	 m^з
 nґ
 vБ} wOt Zd ЂЧЗ Ћж€ ЏУ~ ђЮц ‘ E
 ›…ћ
 ќ©‰ ћию  Hc ©‘„ ЄЛЙ  «јt	 ¬( ­©z ®Un
 ІэE
 ·ВЦ ё±љ №я® єZ" »Њ— ѕчџ їl  АЁо Б•И
 В¬Љ Г- Л›И ѓНЉ ¤і зЁ „€„ ”Џ љлs Ё`‘ ¶ЖМ
 ДБ™ Тѓ Ш‰‘ ЮxЙ д.3 кdх фS юДЏ  ЊX“ љ]    БM g3‹ iF k m
 o€” p)b s> uП6 w r y03
 {јx  |_Н "h Ѓg ѓ8 …аL ‡в €Д ђ’ ‘7[
 ™й љЙd ›ю   ЈY‘ ¤дШ ¦B± Ёў Єи ¬ру  ®В­
 Зx&
 Й›– ЛфD Шр б¶t
 вF л№џ х8f ы0< …^p	 ‡c( ‰ЇХ ‹K› ”*‘	 •iJ  –а= —‡ж »{ ™д­ љ ўЅn Ј5Ї ¤Ё ¬З“ ­єt µь} ¶@ь
 ·Zр ї , А3/ Бe- ИЄq п_E э|  ‹§Т
 ™;Г	 §ФA ­э іi №Ѕ^ ї¤– Й‚  Ужl бш! п~W  яCk „%1 Љcy “Cc U єцд ѕ{S Д—$ Ф›Г Ъ09
 г<Џ	 жIB    Я со™ ы°k „ај €ч™ Њ¤ ђf     _u е…Х ж	 зv иaЎ йQ} фрв хжћ эуб
 юO я° Ђ’ Ѓ‹. ‚Bъ
 ѓЗз
 „a· Њ¤u Ќ]o
 •Э –И ћЊY џ&e §џ™ Ё"v ©Z  Єiѓ Іе^ іГ¬
 ґ8д µЊМ Ѕс” ѕ‚№ їоL АLц  ИЯ Йћd	 КҐ[ ЛТs Уу† Фї ХM‡ ЦЕэ  Юw, Яx абo бpо  й%— кЎJ тrh у­ ыћ/ ь7  „КI …а Ќ	\ Ћі –$Ь —  џ‡n
  59 Ў»х ў”Ћ  ЈB–
 ¤з ¬2  ­Ч*
 ®KЕ
 ЇR °»Њ №)Џ С©ъ Ш7М Юи л©ъ щAu †¬Д	 •
Ћ ЎOA Ѓ
 ѓMn …уJ €†, Љ’№ “д –
 ™±є њ(Ч
 ћЩМ Ј°V ЁКJ Єј~ Ї}s ґ> №7‚ ѕd Б±C ДЪ З­; ЙN) ЛЎ ОйЎ СҐ+ Ф3
    Q”
 ЈIU  ¤ЉЯ
 ¬нj ­Т ®oЌ Ї‡ю єgЋ »аv К‰ ЛпЫ М‡S  ж‡ж зб3 рU9 сњn щЖ’ ъ· ыи ѓ°O „E Њ&ѕ Ќбы •F– –Oн
 —"ю Zр ™? љK ›¤ј њјG ќТ4 ћѓ џ¬›  	 ©Ќ)
 Є<„ «_ч ¬K/  ­ЬП ®еx  Ї§| ёФ
 №)Г Вое
 ГC/ Дџ§
 Еmр  Ж
к З®7 ТЉ
 Уи ЬўI ЮUЏ аn) вЮr дЦB жP> иq@ кHЧ мС# оя& рлG т
м фјЦ цb шрд ъи ѓБн „]д ….Y †•ќ ЩHЌ  ЬЮ Я&Љ в_ е.Z ишf лЁГ о­› сі° ф6  чМ ъYЁ э‡ ЂҐ љ2b ўS| ­›њ »л¤ Ми
 Щ‘B аў§ зКЇ оk щ›ю „Yђ “cB џen	 №H Йб Тґ ЬФ жh» р;‹
 “Rј ™VЁ џV ҐrG «wѕ ґDЂ ѕiэ И Юm¶    Zб »н  ЗЄЖ Иii Й\њ
 Кs ЛxФ МY% НE  ОюR П6Ї Рр Се ТкE У|2 ФA› Х·• Ц·…	 Ч¤ 
 ШнX ЩЇ ЪCн Ы ї Ь
% ЭЈl Юзt ЯE{ аЊм бЁ– в+з гвd дЗP	 еT жIc у†ы фѕl ьч\ ”`K — љµи  ќ41 °~N і„о ¶Є єп »W ѓвЯ „є …Йє †Ј@ “Оњ –Сb ™±7	 њ%И «¬, ¬®z
 єТЁ Ѕѕ} А±› ГШЊ Тp; У^Ы бЗ5 д ‡ з€„
 к~&  Ѓ1б ѓmЭ …Уу ‡О ‰ж€ Ёo[ Є2љ ¬иr  ®ґ  °.~ Іch ґ&
 ¶~B ё4ш ПД» СІ& УЄ¦ ХHS Ч¤¦ з8	 и?¶ й° шс4 щЅг ъ± љ¬) ќVЏ   ›А ©›Ц Є7 ІВј і-* »є ј!… До  Е¤# ЖT ЗБО  Иы ЙЩu К|‰ ЛЉo Уљf Фі† ХҐД ЦX& Ч°‚ Ш‰5 Щ)П Ъ Ґ вњm щU ъmє ы&З ь†З э5Ы ющл Љ›— Њ
, Ћ_
 — љ±Ї Ј§° ¤зк ¬“¬  ­Щ–
 Е†Б МB ЦEх аLS о•  щЮ# ђЧ џ} ЇВ »ґњ ЗU УЉ4 Я92 лn# эбл Џ}1  рг
 І? Г;‚ Фр? и. ъЊ ‹	qЙ љ	N-	 ¦	ЬQ ­	<ш ·	АЖ Б	И‰ П	 Щ	.	 и	* ш	=Ґ	 Ђ
o€ ‡
) •

!  Ґ
*( ±
Њу Ѕ
kB М
=; и
Ан п
ќџ ц
X# э
п ‹VЌ —-=  a ЄоЉ ґpф ЅЛз ГB дЦ· кВo рЏ† цLC ь; †H
	 ђ“ћ љ† ЈєB ©ТЌ ЇЪ К ” Ф
ћ ЮY_ и«H Ћ
)  ”
}€ љ
шш  
ГЃ ¦
7ш Ї
т|
 №
Ўл Г
„У Ы
nж €АЈ ‰vR Њбe	 Ќх№  Yґ ¦Еґ ©ћЃ Ї“е ¶› јMд А<† Г%+ ЙщX МЪ… ОlҐ Х э ЩN} вB< зjn кС
 нt0 т!с ы‹М
 ЂЕб
 ѓ%V ‹ЁS “…Ё    ·_ »№
 їЉ† Жж$ Й'] ЛыИ
 б9џ зYE кЪ н‰I х© ш&	 ысв яф« ‚	EP …	П ‡	Ю ‰	®ж ‹	ХФ “	p  •	‹P ќ	‚  	Jт
 ў	и=
 Ґ	-Ѕ §	  Є	µ- ¬	Ні ®	Г °	„ І	zю ґ	…l    Лч Ѓж• ‚П ѓ" „±B  …К™ †Kх	 ‡\ € з ‰ї3
 Љ§5  ‹ж Њ–м Ќlz
 ЋЃЖ	 Џkт ђH  ‘‘ ’0 “•, ”Г/ •«  –= —&J є@ ™†x љBu  ›KJ њРП ќ$ ћРђ џ>  D„ ЎfВ	 ¦·	 §ђЁ ЁРЛ ©чE Єf0 «л ¬‰ ­К> ®в® Їз©
 °Уџ
 ±©  ІGЎ іњ ґA»
 µС ¶D ё–! №Нъ є+б »Oz  јW( Ѕ@К ѕлћ ї]• А9m Б  В у Гп}	 Д§Щ ЕУ{
 Жy ЗІ ИkD ЙЇN
 Кc~	 ЛВe Мњ¦ Н	 ОЬ3 Фн Хю‹ ЦMи ЧЗ_  ШS” ЩЋJ  Ъ§I Ы[ а',
 жф зёv и; й` кР лA мQь н  о/b п[a рAR	 хНэ
 ц№e чИD ш‘= щ)Ш ъ  ынЛ ь,Љ э{z юFb	 яO± ЂЕf Ѓґ ‚е
 ѓкҐ  „`Ё …GA †вД ‡4C €4` Ќ$й ЋVњ Џ&Т
 ‘К ’- “ю¬ ”гb •іБ –— —§O «Ґ ™Вm ›U¦	 ќі
 џr
 Ў·Э ўNy	 ЈЈ> ¦ОЯ Ё§4 ©@ъ ЄЙ— «ўv ¬aЌ ®!і Їа0 ґ ¶oW ·y 	 ё¦и Ѕ)* ѕrб АZs ЙЈ 	 К.ч Мdл Х
Б ЦeА Чlщ ЩЗ гf дђК е« жїе зуІ й9' цЄ  чY< щl@ ѓ‡c  ‹ж Њs­ ЌЊ• –wл ћ6 џ{ќ	  >9 ў: ¬№с ­  ®ў° °№7  є;r »Йб ЅЊч ЖM· З,Р И
 ЙЏ+ Лю Уl Фw ХtE Ц—ћ ЯЪС з)C иHО  йЩѕ к лє{ м®® нja оП` рЯ с— тpќ уm~ х«= цPO шMУ ыУ® ‘y… ’ьћ ”рL
 ќяХ ћGщ  Ta ©Ф  ЄmЇ ¬O{ µaп ¶y
 ёоh БєI В1К ГX‹ ДЦҐ Ей– Жђі З}о Иaщ Й)6 КtM ЛКј МF Н  Оіу П°Ћ Р}> СџІ Тл­ УS
 Ф„Ь	 Х`К
 Ц j Чц„	 ЯнІ а`K б•
 в)z гtГ дЕ: еЋи жg зЩi и& йш: к:	 л·П м#  нЂ оФ п“»  рYђ сСk тН» у\« ф{} х! ц: чэ3 шї щф‹ ъПЄ ыц эк% …Ґ2 €kR  :  Ёу¦ ­µr Іјў µҐ. ёD– аxЇ ЂЧx	 ¦хc Дю` дxЈ Ђ$B ‡“O
 ЋbA •ГЃ њ`З Ј‹© Є.T ±6  ён ї&П ЖзЛ
 Н*Ѓ Ф–

    ЭF 6№]  7u¶    FU$
 GҐ  HЯk IБѕ J&Ђ Kµ? LЬ MK— Nм
 V"Ђ  Wd9 °у) µВ€ ¶n ·о
	 ёТ5 №yV є^ »Tu јЩ( Ѕ	y
 їeв Ачш  БSЂ В› Д[ Ез Жј ЗўЫ
 И§Й ЙЎ' КШ
 Л±S  МЉb Нѓ‘ ОН„ Р[ СЎ: ТиE	 УЮ
 Ф.
 ХвЭ  Ц#ў ЧВф Ш‘а дe е	™	 ж¤T зF  и+ йХ7
 к(Ё
 уiж ф$q хЬ« шe6 щt ъ±Т ѓ@J „Жg ќ‹# ѕЃ Юњ „оы Ў¤Б Б]Й ЭbY    < *“Я .св 0Ы
 3ы† 6V™ ;жѕ
 ={Х
 A‰ C­­ E›Э G*Я IRЮ  KФф Mя
 OНя Pэм RдN T U}„ VDэ  WЪ X<Ѕ Yy®
 Zз [
 ^у	 _е aтъ cЦ… fwU lWъ m¤ nЇ om"
 pѕФ q3 reТ uч~
 x
W
 zЁ }‚	 ѓ3  ‚™k ‰њС Њсш ЌЪе Ћо ЏS  ђНм ‘ф  ’Й_ “qg ”B •IЮ –ь‡ —*љ ™J4 ќдЖ  p ўF) ±N< ІЉв
 іЭ  ґт; ¶ег ·КІ ёoK	 №ЩЦ МG НЇэ Оюя П• Ч•у ШШ аQ бD вЮы кюA л±[ м'D ф х q эU юХ †ЗК
 ‡‰† ЏІ№ ђа‰ Ш ™zи ЎсЕ ўЌR ЄX% «Ха іЉv ґЎ јВ[ Ѕ н ѕЬ їжт Бё  ЙrN	 КЏч Т€ Уе» Ь3R Эр жEЇ з№S иЪ^ й:u щ0ф  Ѓ+= ‚t  Љ? ’1 “"“ ›Лџ њ™У ¤ќ Ґ†Э
 ¦¦ў §Й™ Ёnз	 ©йП ё‡ч №ъ БЗ/
 Вљн  Г­Ц Дz
 МчФ Н  О=У	 Ц% ЧЖЗ Шщм а—ґ бA й ·	 к›† лЗ®	 у)s ф
М ьB  эѕ ющ` †8E ‡) Џ7ђ ђ‚^ ‘ѓ ™5н љ>ч ›лa њ™Б ќm‚ ћ’ џ2Є §дЊ ЁяЙ ©щ ±Тђ ІЕv іh Аѕ Бы В1 Гќ ЛЂ М5Ю Нe]
 ОЂm П«к РПK СЅИ
 жx м8Д шL  ЃдЕ ’Жс љ‘ч Їt4 » Йm` Ц– кЫљ фДЧ Ђd ЉYg    o= †ў^
 ‡¤¤ Џ¤ ђэ ‘•‡ ’Ѓй “pЏ ”њy
 •“K –џ —T	 dr ™гZ љC– ›„Ш ¦o¦ §яx ЇО, °@щ ±¬} І[ єµҐ »ХМ  ј†P ЅЃШ ѕb ї
M
 А'› БГц
 ВѓE ГIр Д2ш ЕР Ж© ЗгЁ ИЦЫ Йґl КДn
 ЛЄх МC НNc ОР П/ РХ С[Ч
 ТЌ УD‘ ФїВ Ххp Ц• Юbл Я4< з@x иэc рС сЅЗ те
 ъ’s ыл¶ ѓщј „ШC …®в  †Х ‡	 €F) ‰тЭ Љ ’СC “yA ›S§ њ® ¤Р] ҐХq ­9l ®O Ї@$  °оі ±џ$	 І‚з іJ) ґbѕ µс
 ¶Ь ·у ё-м №•» єѕ• »Ѕ јu ЅЕ: ѕЇЁ
 їЏ
 АX Бж$ ВB‚ Г”Т ДСw Ещ Жk« ЗЋг И<= Й/@ Кэ0 ТўД У#g ФC/ Х¤ Ц
‡ Чy Шї ЩЁІ	 ЪДз
 Ы|щ  Ьсe ЭP Юк Яџ€ а?в б^в й©= к тM  уўН ыT™ ьЗУ „њw …LQ	 Ќ5X Ћ‚u Џ	 ђгћ ‘- ’2њ “u  ”вO	 •пГ –  —\Г Э€
 ™‰$ љл•	 ›>в њU6  ¤0 Ґзј ¦s$
 §ЂV Ёqg ©®ь ЄB† «Gс ¬j  ­k; ®[0 Ї+ °µ4 ±±№ ІU іWЅ »Њ  ј;F
 ДUZ	 ЕKИ Ж&— Оaa ПK‰ Рi Шt¶ ЩEп ЪОЈ ЫW Ь
У  ЭҐb Ю,; Я^ ар№ б=  вФ гз; лyц м•O нAH оІї п0у  р[Ы  с	 тйХ
 уо” ф“‚
 хЫ цq? ч%– ш^Щ щь Ѓ± ‚у† ѓ|x „У‘ ћ=ј ґ– ЙRr Ю}L чЪ’ эe% ѓO
 ‰3x Џ®` •` ›ц6 ЎdH §cО ­эµ іЮ} №цР    ўе ©/- «d- ®+ і^x  µҐ8 №SU
 ЅuМ	 ЬїN нт рЯ» уХ  ч9 ъj> ѓ
Y
 †Рj ‰т ЊЖё Џ. ®Хd ±АГ µЊr    Й М?ѕ Нћ ХДё Цp— ЧЇc Ш­j ЩёY Ъ>H  Ы—® Ь8 Эwt Юуъ Я#‚ а. бG вQЄ г%T дҐф еЩ5  жц· з1$ иВ й$ кўл  лf нч! оДЌ р†D шЯ щ9 ъъ> ыш  ь№	 э!/ юBX
 я{ Ђа
 €ё ‰Oа Љf‘ ’ы “ Ф ›н њ›k ќ~v ћё« ¦^6 §— Ёµш ©–  ЄµG Іп. іЏ »0 јjы Ѕ Л Е!* ЖЦ ОµЫ П м Шуl ЩB бг_ вЎ кчЂ лt! уїё фЦ+ ьџч эПW
 …%· †t$ Ћд2
 Џ>. ђЗЁ щ. ™ґj ЎZЦ
 ў9m ЈФҐ «Аi ¬_R ­%Р ®ї- ¶р
 ·К– їZL АEЂ Бѓњ ЙY Кљ Л МП@
 Нљ… ОЂњ Пe9 РЌx Ш?Л
 ЩJм бцS вE~ гс¬ дй еb‘ ж8  зчZ пм рlЏ шc. щ¤. ъч[
 ыЊЈ  ь–\ э>~ ю¶z я ЂТ™ Ѓ[t ‚ъ ѓжg „Љъ …ч¶ †=ј ‡ђS Џ‡ф ђдv  ‘°] ’Ы “ѓи
 ”Ї	 •uж ќЫг ћpЫ џe1  ґH ЎЎч ўІX Ј…І ¤µ
 Ґ¦е ¦t §WЏ Ё.Ї ©'о Є8"
 «!& і›R ґJ‘ µІ« ¶Ц+ ·Ь ї±k Аy© Бg Вя К2 ЛН‚ Ум" ФW Х %	 ЦйE  Ю•џ Яи© з<G
 иЅ¦ пё± р†\ сtс тy
 ъЛk ыlв ѓЊz
 „hi —p± рџ  ·I  ЎMТ ґ­ µyё ЅѓҐ ѕцђ їuв
 Аze И'= ЙhФ  КЪц  ЛЃК М5я Нњ 
 О*М ПLЪ Ч97  ШІ7 Щ¶S Ъ·Џ Ыі, ЬMњ Э* Ю,	 ЯТ аЉ  б
	 в•! гИ д9Ґ еµH жЏp оґG пю• ч­c ш…* щуw ъЪп ыЎ„ ь	Ѕ  „@ …sщ †¤#  ‡Ђ­ €ю ‰лэ Љ¬ ‹©ѕ
 Њ°X Ќ&¦ Ћa
 Џ@ ђХћ	 ‘чҐ ™XМ љУФ  ›0‘ њ§ ќ© ћ-‘ џ]  У Ўз' ўё Ј\Ў ¤9а ҐЁ ¦ъg §¦ю Ё‹g ©ѕЙ	 Єµн «Б‘
 іњ™
 ґ#
 µEА	 ¶(N
 ·oJ їw\ Ат~ Б7н Вѕ  КЕћ Л±H У»Я Фж‹ Х`[ ЦяP Ч@Ќ Шю
 ЩH›  Ъ•Е Ы	-
 ЬЇп Эж Ю«€	 Я•б аЖі бШ вXй  гд) дy 	 м4s нон о0ї пэр р;/ с}q т­ ъ|: ы$Џ ьх­ э°и …	I& †	sТ ‡	ќ{	 €	Qм №	П§ О	8 Х	•­ Ь	xK о	s  я	^Э Џ
¶2 џ
z/ ®
‰ Ѕ
T3 Х
Qв н
ҐM ю
h± ЏNЏ ™kО ЎoЇ ©Њ І єL Еђ¦ МВі ФZH  Я¬ лЭи ъ^Ђ
 ЋNЋ Јy* ·sp Мър бЃэ цЋ1
 Џ
Л° Ё
b;
 ё
`l Е
СВ Ц
d д
‰ т
<ц у
щЕ э
є ЂрЙ љќС њжф  ўа Ґмл ©ђq ¬9= ЇaЏ
 ІчХ µђ  ёо%
 »Jё ѕж В1ч Жим ЛqЅ ОGК ТнЧ Фµ ЬЯЅ Я гЪx отU фЛN щш• ы9ё
 юz ѓй  …¶‡ €ц ‹	* ђли
 “"% –ђF џш ўЊ
 «ј ®бf  °У
 №<Z ЛЩd ОЄР
 Хв  ЬѓЎ еYт хEи ‚¦W €~Ґ ЌEц Џ±9 ’ЮЙ Ґз” §м> ©€Ф «†0	 °_• і'U №бЕ їё¬	 ЕЮ Лјd УЪо Ыїн кЬщ р6c
 ц    Дђ [юь	 \ґъ ]CА ^жh
 _Ѓ„  `мp aёe bЊЖ
 cјз e­Н fш^ gэљ hNm iёu j§т khЮ lДЙ mLЦ oБJ pTЙ quД rµы sіх t… v”| wшH y(a z=Р {м7
 |«Ѕ }шk #	 ЂkX ЃЫW ѓ­
 „] …]x
 †юG ‡B~ ђЯ$ ‘GG ™Фg љЌ  ›с њ
 ¤€ ҐЕ› ­р}
 ®М3 ·ЇУ ё:
 єXь »—< ЅwЦ ѕЬ* їNб А9ь В[і
 Г
 Дv ЕТ~ З– Иµ ЙЄ	 ЛCb М?	 ОШ[
 П“c РЫѕ Сnп Тй УUi
 ФоР  ЦЂ Ч7 ШH  ЩЯ+ Ыб— ЬOK Э}G Ю‚к аП› бјё	 вёU гіD еU) жџ· з1 иБч к’е лќъ мПя н¤i
 …c1
 €	 ЌOЯ  ђј “їа АUї    ЎП Е(2 З† ЙB= Л†M
 НЬЎ П%` Ттr ФіП Э€7 Ю,! Я\ґ аЈҐ бґ втЬ гВu пђй рҐё сј“  тGГ ъx
 ыс	 ьѓО „Yg …¬" †Ѓ` ‡ѕf ЏЬҐ ђѓц  ‘ЌI ™ЛЕ
 љ… ў-$ Ј`№ «Ы2 ¬ќи
 ґv7 µъЦ ¶!~ ·«b ёа©
 №ы9	 єЧg »ГK	 јр Ѕ› ѕFЅ їzь ЗФў ЙЮ.	 Лb[ Н`Ї ЦbЛ Чk ЯHЎ
 аs3 иDЄ йБ
 сў7 тi ъjо ы™ў
 ѓ€F „ Њ;/ Ќ< •аz –$ь —БЛ
 А	 ™>Љ	 ЎTs ўЄq ЈцЉ ¤!, Ґ=€ ¦dУ §Ц| Ё^е ©ўх
 ±Н> ІQ
 є9| »±Ђ Гзg ДA МЊ. НђГ ХЬЬ Цз® ЮЅ Ячй зc	 иqv р6^ тҐЂ ыLr ьзѓ „ …‡/ ЌЦw •:” –k± —БD  Дѓ ЎбЗ ©^ І
 »‚ Гќе НhБ ОМЬ ПNж Р СOa ТҐч Уa
 ФУй ХцA ЦЛN ЧG6 ШђO Щл Ъ9ш Ы'в ЬдЛ  ЭS Ю- Яшa  аРЭ бµЫ в"l гю» д7Е е=H жі" зј юТ якg	 Ђк; Ѓoь ‚{І ѓќ „ѕ# …zg
 †к» ‡ѕ• €‘~ ‰ўW Љqл ‹Jн ЊP- ЌO) ЏМs  ‘9h ’•& “gm
 ›ЎE њ’р ќ{  ћАВ џqэ  YМ ЎС' ў·J ЈЪ ¤h Ґ…	 ¦zІ ®nZ Їшж °Џ ±ИЗ ЛЧо ХS  н6. уЇ
 щя яЮ} …Їа ‹PД	 ‘у і^} Мѕ»
 н‡ Ћ;j  ЁЃ
 Гт	 Р>( Ці‹ Ьт, в€L иН чИИ Љ	ЌЉ ќ	Ld °	ЩZ	 Б	(4 Х	,
 а	·,  й	Љђ р	" ш	:љ	 ю	Z „
НO
 ‹
ѕЂ •
у† ќ
«® ¦
  ±
„с ё
2ћ А
\L И
¶$ Р
ЊT Ъ
€З в
ј< й
л	 с
Lб	 щ
yґ ЃҐZ ‰ ‘”^ ™Чp
 ¤ѓш ілѕ »—Ї	 ГЃ ЛМ Уд Ыфя	 дph мЃХ  ф)^ ь%O „@Т	 Ќ±С  •Џи
    ГЧ G¶і HD§ I° Qнј Rељ [ћ \о	 ekD fYІ gh( hBg iv› jД	 sy tИ• uрu	 vгC w“0 xr	 ъЏ
 я6 ­ё· ¶щ( ѕ~^ КxВ    х з® и{  р  сМ3 т>› ъy  ыјй ь*ѓ э_1 юк! †хР
 ‡8л €.e
 ђц¦ ‘‡щ љkп
 ќдф ћсљ §Dё Ё(‚ ©њь ±Wб ІЮ{ іd° »д јQv	 ЅЗќ ѕ{i ЖҐv ЗJ И{a Йж\ С*T Тр† У_ў ЫЌ Ьde
 Эл4 Ю‡3 ЯЦ
 з;w и€? йo кыN
 лoК уcщ фE: хСЕ эЂ юї
 я0r „ММ …&Q
 †i® ‡— ‰8Z ЉВд ‹пе	 ЊШ5 ЋЅc Џь# ђ›Ь ‘Cў “‘ ”$ •&й –Aу —v!
 ™}ы  љGK њ7Ф ќщє  б+ Јык	 Ґvo ¦Еч ¬Ce Їб
 єёS »Ю Ѕ( ѕѓЇ
    ›!№ њ‘0 ќЮ­ Ґd
 ¦№х §з Вн& ГЛ,
 ЕH; И{ Йiњ ЛЈI ОДq	 С» ФК Х~ ЦЌ‰ Чx%
 юбВ яT    ;~ <Рт
 =е+ >;Ѕ G8С HY® IЉ· JГґ M‡= ZКv [‹ ]- `–р	 —›( C љЌm ҐB; ¦б* §Xу Ёь\ ­ВА ®” Ї.
 °[N ± І«A іи' ґDш єny АJІ Н–“ О7э РШ У: Э¶j ЮсW
 аЇ`
 г,е	 р‹w с0c тьz у<i хЛU ц*K
 ш*° що ъл ыЃ ьУ
 э'‹ юМЊ
 я? Ђ…з ЃЁЃ ‚њ ѓ”­ „M* …ю; †О« ‡{ €ч ‰H! Љz‘ ‹<u ЊСc Ќ	В Ћ» Џ§x ђЦК ‘h‹ ’A “ёY  ”LG •‡b –	I —f гs ™ШЎ
 љыc › Ё
 њѕ ќЉe ћ{Ќ џй  ЎНZ ў
 ЈC© ¤Bо Ґ6” ¬Їи ­3i ®¦ Їп °zM ±· І
o іУЁ
 ґБ  µ>s ¶h ·Иљ ё“ №f' єЙ‚ »ЅЮ
 ј“2 Ѕв ѕЕY їk› А.’ Б6® ВУы Г8{ ДEf ЕЦо
 ЖхВ ЗПt И»і ЙЄ б0› вОУ гќЉ дщъ  еFB жїQ зм щ^/ µQI Њ?Б х…‚ –ЭУ — ‚ ™(
 ћI• Је(
 ±ЖЧ І& іУ
 µ4} аў) з¦ о}	 хуЕ ь y ѓ] ЉUЗ ‘ЋA є џS) ¦@Ќ
 Иµб КK 
 Лґg
 МVє
 НЈ	 ОSs П”Ж РШO С–u Т®П УV7 ФСT Х9¦
 ЦЩ
 Ы Q еЙ‚ жѕХ зV1 иџ` йЈ к>" мЗ7 н* о—‘ пZy р§… сВ- тGћ хHѓ ч%a
 ш–д щїН ъ`` ыхG ьa/ э"р юoм яЪР ЂN Ѓ¶ ‚“ц ѓЅh €2м
 ’ШЕ “/ќ ”Гr	 •G
 –NM —н ™	 љГr ›нP њ,н	 ќNk ћѓш џf сѕX  ­   л	  ы
      ../Drivers/STM32H7xx_HAL_Driver/Src ../Drivers/CMSIS/Device/ST/STM32H7xx/Include c:\st\stm32cubeide_1.10.1\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.10.1\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Include ../Drivers/STM32H7xx_HAL_Driver/Inc ../Core/Inc c:\st\stm32cubeide_1.10.1\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.10.1\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy c:\st\stm32cubeide_1.10.1\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\newlib-nano  stm32h7xx_hal.c   stm32h743xx.h   _default_types.h   _stdint.h   core_cm7.h   system_stm32h7xx.h   stm32h7xx_hal_def.h   stm32h7xx_hal.h   stm32h7xx_hal_cortex.h   stm32h7xx_hal_rcc.h   stm32h7xx_hal_conf.h   stm32h7xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   stm32_hal_legacy.h 
  stddef.h   math.h 	  reent.h   _ansi.h 	  newlib.h   config.h   ieeefp.h   _types.h   _types.h   lock.h   assert.h 	  cdefs.h   stm32h7xx_hal_rcc_ex.h   stm32h7xx_hal_gpio.h   stm32h7xx_hal_gpio_ex.h   stm32h7xx_hal_dma.h   stm32h7xx_hal_dma_ex.h   stm32h7xx_hal_mdma.h   stm32h7xx_hal_exti.h   stm32h7xx_hal_crc.h   stm32h7xx_hal_crc_ex.h   stm32h7xx_hal_flash.h   stm32h7xx_hal_flash_ex.h   stm32h7xx_hal_hsem.h   stm32h7xx_hal_i2c.h   stm32h7xx_hal_i2c_ex.h   stm32h7xx_hal_ltdc.h   stm32h7xx_hal_ltdc_ex.h   stm32h7xx_hal_pwr.h   stm32h7xx_hal_pwr_ex.h   stm32h7xx_hal_qspi.h   stm32h7xx_hal_rtc.h   stm32h7xx_hal_rtc_ex.h   stm32h7xx_hal_sd.h   stm32h7xx_ll_sdmmc.h   stm32h7xx_ll_delayblock.h   stm32h7xx_hal_sd_ex.h   stm32h7xx_hal_sdram.h   stm32h7xx_ll_fmc.h   stm32h7xx_hal_spi.h   stm32h7xx_hal_spi_ex.h   stm32h7xx_hal_tim.h   stm32h7xx_hal_tim_ex.h   stm32h7xx_hal_uart.h   stm32h7xx_hal_uart_ex.h   stm32h7xx_hal_pcd.h   stm32h7xx_ll_usb.h   stm32h7xx_hal_pcd_ex.h         †<@M<j.H<…..BC].=.v.(.<6@J02
1!      »0=>KLYLKLKLKLYLKLKM
1!      д2      п2      †L.0	28.6<	Jf02>g
D*%
      З
/
<Y
      Т
//      Ы
//      дY3.@??u?
@!      „
//      ”K=1
L
<	?   <	 .?      ®0g      ѕ0g      И	/!      С/.!      Ъ/./      г
//      м
//      х
//      €Nѓ      Nѓ      ¤Nѓ      °?i?	"<.0	*J
6!      К/g      ШNѓ      ц]‘      €/g      ”/g      ¤\B¬Ї      ‡/g      ’/g      џ0j      Ї0j      АMѓ      С\­      •/g      ћ/g      Ё/g      ±/g      є/g      Г/g      ®Mѓ      є
/K      Л^Y><00<0>      еN=      фMј      —	k<0	?j@<0?_?
      х	m?j?..L0S.> .L2S.> ."L MDMA_GISR0_GIF10 MDMA_GISR0_GIF10_Msk USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE TIM_SMCR_MSM TIM_SMCR_MSM_Msk TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) ETH_MACWTR_WTO_7KB ((uint32_t)0x00000005) CRS ((CRS_TypeDef *) CRS_BASE) FMC_BCRx_ASYNCWAIT FMC_BCRx_ASYNCWAIT_Msk HRTIM_RSTDR_TIMECMP2_Msk (0x1UL << HRTIM_RSTDR_TIMECMP2_Pos) I2C_CR1_TCIE_Pos (6U) DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) SYSCFG_EXTICR2_EXTI4_PI ((uint32_t)0x00000008) TIM_TISEL_TI4SEL_Msk (0xFUL << TIM_TISEL_TI4SEL_Pos) USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) TPI_FFSR_TCPresent_Pos 2U HRTIM_RST2R_TIMEVNT2 HRTIM_RST2R_TIMEVNT2_Msk I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) PWR_CR1_ALS_0 (0x1UL << PWR_CR1_ALS_Pos) IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || ((INSTANCE) == SAI1_Block_B) || ((INSTANCE) == SAI2_Block_A) || ((INSTANCE) == SAI2_Block_B) || ((INSTANCE) == SAI3_Block_A) || ((INSTANCE) == SAI3_Block_B) || ((INSTANCE) == SAI4_Block_A) || ((INSTANCE) == SAI4_Block_B)) HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006) IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) MDMA_LITTLE_ENDIANNESS_PRESERVE ((uint32_t)0x00000000U) CRS_CFGR_SYNCDIV_Pos (24U) RCC_D2CFGR_D2PPRE1_DIV4 RCC_D2CFGR_D2PPRE1_DIV4_Msk RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI2RST) SYSCFG_CFGR_PVDL SYSCFG_CFGR_PVDL_Msk EXTI_SWIER1_SWIER3 EXTI_SWIER1_SWIER3_Msk USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_MCO1SOURCE_HSI (0x00000000U) FDCAN_TTOST_SPL_Pos (31U) FDCAN_IR_TC_Msk (0x1UL << FDCAN_IR_TC_Pos) HRTIM_BMTRGR_TBREP_Pos (12U) SPI_NSS_POLARITY_LOW (0x00000000UL) RCC_APB1LLPENR_SPI3LPEN RCC_APB1LLPENR_SPI3LPEN_Msk USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) ETH_MMCCR_CNTPRSTLVL ETH_MMCCR_CNTPRSTLVL_Msk DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos) ETH_MACTFCR_FCB_Pos (0U) FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos) __GNUC_VA_LIST_COMPATIBILITY 1 CRS_ISR_SYNCOKF_Pos (0U) __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE MDMA_CBRUR_DUV MDMA_CBRUR_DUV_Msk __ARM_FEATURE_CMSE LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos) ADC_OFR1_OFFSET1_15 (0x0008000UL << ADC_OFR1_OFFSET1_Pos) RCC_PLL1DIVR_P1 RCC_PLL1DIVR_P1_Msk LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk HRTIM_BMCR_TABM_Msk (0x1UL << HRTIM_BMCR_TABM_Pos) SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos) HRTIM_RSTR_TIMECMP4 HRTIM_RSTR_TIMECMP4_Msk MDMA_CLAR_LAR_Msk (0xFFFFFFFFUL << MDMA_CLAR_LAR_Pos) SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk FDCAN_IR_RF1N_Pos (4U) MDMA_SOURCE_BURST_2BEATS ((uint32_t)MDMA_CTCR_SBURST_0) RCC_RTCCLKSOURCE_HSE_DIV17 (0x00011300U) __DIV_SAMPLING16 UART_DIV_SAMPLING16 SAI_xCR2_FTH SAI_xCR2_FTH_Msk __CMSIS_GCC_OUT_REG(r) "=r" (r) ETH_MACSTNUR_ADDSUB ETH_MACSTNUR_ADDSUB_Msk SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos) FDCAN_CREL_YEAR FDCAN_CREL_YEAR_Msk RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos) EXTI_EMR3_EM79_Pos (15U) TIM_BREAKINPUTSOURCE_COMP1 0x00000002U FMC_BCRx_MTYP_1 (0x2UL << FMC_BCRx_MTYP_Pos) RCC_APB1LRSTR_TIM14RST_Msk (0x1UL << RCC_APB1LRSTR_TIM14RST_Pos) RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) SPDIFRX_DR0_PE_Pos (24U) GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) ETH_MACTTSSSR_TXTSSHI_Pos (0U) __HAL_LTDC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR &= ~(LTDC_GCR_LTDCEN)) SPI_MASTER_SS_IDLENESS_09CYCLE (0x00000009UL) FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos) EXTI_D3PMR1_MR21_Msk (0x1UL << EXTI_D3PMR1_MR21_Pos) RCC_CFGR_MCO1PRE_Pos (18U) RCC_AHB4RSTR_GPIODRST_Pos (3U) HRTIM_OUTR_CHP1_Msk (0x1UL << HRTIM_OUTR_CHP1_Pos) USB_OTG_MODE_DEVICE 0U ADC_CCR_DAMDF_0 (0x1UL << ADC_CCR_DAMDF_Pos) I2C_FASTMODEPLUS_I2C2 SYSCFG_PMCR_I2C2_FMP SAI_PDMCR_CKEN4_Msk (0x1UL << SAI_PDMCR_CKEN4_Pos) FDCAN_NDAT1_ND19 FDCAN_NDAT1_ND19_Msk TPI_FIFO1_ITM_bytecount_Pos 27U RCC_APB4ENR_SAI4EN_Pos (21U) USB_OTG_HCINTMSK_NYET_Pos (6U) HRTIM_DTR_DTR_2 (0x004UL << HRTIM_DTR_DTR_Pos) TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 FDCAN_IE_RF1FE_Msk (0x1UL << FDCAN_IE_RF1FE_Pos) DMAMUX_RGSR_OF5_Pos (5U) USB_OTG_GCCFG_SDET_Pos (2U) EXTI_LINE39 ((uint32_t)0x27) EXTI_EMR3_EM69_Msk (0x1UL << EXTI_EMR3_EM69_Pos) QSPI_SIOO_INST_ONLY_FIRST_CMD ((uint32_t)QUADSPI_CCR_SIOO) PWR_WKUPCR_WKUPC1_Msk (0x1UL << PWR_WKUPCR_WKUPC1_Pos) DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos) MDMA_CCR_HEX_Msk (0x1UL << MDMA_CCR_HEX_Pos) SCB_AHBSCR_CTL_Msk (3UL ) IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0u) && ((DATE) <= 31u)) FMC_PAGE_SIZE_1024 FMC_BCRx_CPSIZE_2 EXTI_LINE_24 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) HRTIM_SET2R_EXTVNT7_Pos (27U) RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) ETH_MAC_TXFIFONOT_EMPTY 0x01000000U __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET ADC_OFR1_OFFSET1_Msk (0x3FFFFFFUL << ADC_OFR1_OFFSET1_Pos) __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 RCC_APB1LENR_I2C1EN RCC_APB1LENR_I2C1EN_Msk SPI_RXCRC_RXCRC_Msk (0xFFFFFFFFUL << SPI_RXCRC_RXCRC_Pos) DMA2D_BGCOLR_RED_Pos (16U) __HAL_RCC_FMC_CONFIG(__FMCCLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__)) DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) DAC_MCR_MODE1_Pos (0U) RCC_APB4LPENR_LPTIM5LPEN RCC_APB4LPENR_LPTIM5LPEN_Msk RCC_D2CCIP2R_USART28SEL_2 (0x4UL << RCC_D2CCIP2R_USART28SEL_Pos) IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) SAI_PDMDLY_DLYM3R_1 (0x2UL << SAI_PDMDLY_DLYM3R_Pos) __SIZEOF_SHORT__ 2 SPI_IT_MODF SPI_IER_MODFIE FLASH_OPT_KEY2 0x4C5D6E7FU HRTIM_FLTINR1_FLT4P_Msk (0x1UL << HRTIM_FLTINR1_FLT4P_Pos) BDMA_ISR_GIF6 BDMA_ISR_GIF6_Msk EXTI_IMR3_IM85 EXTI_IMR3_IM85_Msk HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b DMA_FLAG_TEIF3_7 ((uint32_t)0x02000000U) __FMC_NORSRAM_ENABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] |= FMC_BCRx_MBKEN) HRTIM_TIMISR_UPD HRTIM_TIMISR_UPD_Msk DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) __LFRACT_MIN__ (-0.5LR-0.5LR) RCC_RSR_LPWRRSTF RCC_RSR_LPWRRSTF_Msk USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB RCC_APB1LLPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM2LPEN_Pos) MPU_REGION_NUMBER15 ((uint8_t)0x0F) USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) USB_OTG_CORE_ID_310A 0x4F54310AU HRTIM_SET1R_PER_Msk (0x1UL << HRTIM_SET1R_PER_Pos) TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos) RCC_D3AMR_BKPRAMAMEN_Pos (28U) TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) ETH_MACHWF0R_GMIISEL_Msk (0x1UL << ETH_MACHWF0R_GMIISEL_Pos) __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) SPI_IFCR_UDRC SPI_IFCR_UDRC_Msk USART_ICR_TCBGTCF_Msk (0x1UL << USART_ICR_TCBGTCF_Pos) FDCAN_NDAT2_ND37 FDCAN_NDAT2_ND37_Msk __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) FDCAN_ILS_ELOE_Pos (22U) EXTI_PR1_PR16 EXTI_PR1_PR16_Msk QSPI_IT_TO QUADSPI_CR_TOIE BDMA_ISR_GIF2 BDMA_ISR_GIF2_Msk COMP2 ((COMP_TypeDef *) COMP2_BASE) USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) ETH_MACTSCR_TSENMACADDR ETH_MACTSCR_TSENMACADDR_Msk RCC_AHB3LPENR_DTCM2LPEN RCC_AHB3LPENR_DTCM2LPEN_Msk TIM_DMA_COM TIM_DIER_COMDE __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); } while(0U) GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN); UNUSED(tmpreg); } while(0) __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN); UNUSED(tmpreg); } while(0) HRTIM_MCR_PREEN HRTIM_MCR_PREEN_Msk __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) WWDG_CR_T_Pos (0U) __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE ETH_MACL4AR_L4DP ETH_MACL4AR_L4DP_Msk CEC_CR_CECEN CEC_CR_CECEN_Msk ADC_CR_LINCALRDYW3 ADC_CR_LINCALRDYW3_Msk HAL_FLASH_ERROR_OPE FLASH_FLAG_OPERR __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED RCC_RSR_BORRSTF RCC_RSR_BORRSTF_Msk RCC_D3AMR_COMP12AMEN_Pos (14U) USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk HRTIM_SET2R_TIMEVNT7 HRTIM_SET2R_TIMEVNT7_Msk HSEM_C1ISR_ISF2 HSEM_C1ISR_ISF2_Msk ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) TIM_SR_BIF_Pos (7U) TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) ETH_MACPFR_DAIF_Pos (3U) RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk SPI_CRC_LENGTH_5BIT (0x00040000UL) USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) RCC_RTCCLKSOURCE_HSE_DIV10 (0x0000A300U) IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_CSI) || ((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_NONE) || ((SOURCE) == RCC_PLLSOURCE_HSE)) HRTIM_TIMDIER_CMP3IE_Msk (0x1UL << HRTIM_TIMDIER_CMP3IE_Pos) DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos) FDCANCCU_CSTAT_CALS FDCANCCU_CSTAT_CALS_Msk BDMA_REQUEST_SPI6_TX 12U HRTIM_MCMP1R_MCMP3R HRTIM_MCMP1R_MCMP3R_Msk ETH_MACACR_ATSEN1 ETH_MACACR_ATSEN1_Msk RTC_TAMPER_X_MASK_FLAG (RTC_TAMPER_1_MASK_FLAG | RTC_TAMPER_2_MASK_FLAG | RTC_TAMPER_3_MASK_FLAG) IS_OB_STOP_D1_RESET(VALUE) (((VALUE) == OB_STOP_NO_RST_D1) || ((VALUE) == OB_STOP_RST_D1)) HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART4RST) BDMA_IFCR_CHTIF5 BDMA_IFCR_CHTIF5_Msk SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS TIM_EGR_B2G TIM_EGR_B2G_Msk DMA_SxCR_CIRC_Pos (8U) SPI_IFCR_MODFC_Msk (0x1UL << SPI_IFCR_MODFC_Pos) RCC_D1CFGR_D1CPRE_DIV16 RCC_D1CFGR_D1CPRE_DIV16_Msk GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL) DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER USB_OTG_DCTL_CGONAK_Pos (10U) ETH_MACHWF2R_PPSOUTNUM ETH_MACHWF2R_PPSOUTNUM_Msk __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG RNG_SR_CECS RNG_SR_CECS_Msk FDCAN_ILS_RF1LL_Msk (0x1UL << FDCAN_ILS_RF1LL_Pos) SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk FDCAN_TTIE_SWEE_Pos (6U) __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) EXTI_EMR3_EM77 EXTI_EMR3_EM77_Msk __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN); UNUSED(tmpreg); } while(0) __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE SAI_xCR1_OUTDRIV_Pos (13U) ADC_OFR4_OFFSET4_7 (0x0000080UL << ADC_OFR4_OFFSET4_Pos) ETH_MACWTR_WTO_12KB ((uint32_t)0x0000000A) UART_DIV_SAMPLING8(__PCLK__,__BAUD__,__CLOCKPRESCALER__) (((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)])*2U) + ((__BAUD__)/2U)) / (__BAUD__)) EXTI_RTSR1_TR13_Msk (0x1UL << EXTI_RTSR1_TR13_Pos) __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET FLASH_FLAG_ALL_ERRORS_BANK1 (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | FLASH_FLAG_INCERR_BANK1 | FLASH_FLAG_OPERR_BANK1 | FLASH_FLAG_RDPERR_BANK1 | FLASH_FLAG_RDSERR_BANK1 | FLASH_FLAG_SNECCERR_BANK1 | FLASH_FLAG_DBECCERR_BANK1 | FLASH_FLAG_CRCRDERR_BANK1) MDMA_BUFFER_TRANSFER ((uint32_t)0x00000000U) __ARM_FEATURE_LDREX HSEM_C1ISR_ISF22_Pos (22U) EXTI_SWIER3_SWIER82_Pos (18U) RTC_WEEKDAY_THURSDAY ((uint8_t)0x04) __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 USART_ICR_CMCF USART_ICR_CMCF_Msk GPIO_MODER_MODE8_Pos (16U) FDCAN_GFC_RRFS_Pos (1U) HRTIM_EECR2_EE6SNS_0 (0x1UL << HRTIM_EECR2_EE6SNS_Pos) __HAL_RCC_BKPRAM_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BKPRAMAMEN) RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk GPIO_AF4_I2C3 ((uint8_t)0x04) HRTIM_ADC2R_AD2TDC4 HRTIM_ADC2R_AD2TDC4_Msk __HAL_RCC_LPTIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN); UNUSED(tmpreg); } while(0) GPIO_AF5_SPI5 ((uint8_t)0x05) ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos) SAI_PDMCR_MICNBR_0 (0x1UL << SAI_PDMCR_MICNBR_Pos) USART_BRR_DIV_FRACTION_Pos (0U) SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos) GPIO_AF0_LCDBIAS ((uint8_t)0x00) EXTI_D3PMR1_MR12_Msk (0x1UL << EXTI_D3PMR1_MR12_Pos) LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk __HAL_RCC_LPTIM5_CONFIG __HAL_RCC_LPTIM345_CONFIG FLASH_CRC_BURST_SIZE_256 FLASH_CRCCR_CRC_BURST IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2)) HSEM_C1ISR_ISF27 HSEM_C1ISR_ISF27_Msk TIM_CR2_CCPC_Pos (0U) HSICFGR RCC_SAI23CLKSOURCE_PLL2 RCC_D2CCIP1R_SAI23SEL_0 ETH_MACHWF1R_TXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_TXFIFOSIZE_Pos) TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) HSEM_C1MISR_MISF2 HSEM_C1MISR_MISF2_Msk GPIO_ODR_OD3 GPIO_ODR_OD3_Msk OPAMP1_OTR_TRIMOFFSETN_Pos (0U) BDMA_IFCR_CTCIF5_Msk (0x1UL << BDMA_IFCR_CTCIF5_Pos) SDMMC_ERROR_ERASE_SEQ_ERR ((uint32_t)0x00000100U) TIM_DMABASE_CCR4 0x00000010U TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) HRTIM_ADC3R_AD3MPER HRTIM_ADC3R_AD3MPER_Msk SPI_MASTER_SS_IDLENESS_15CYCLE (0x0000000FUL) RCC_APB2ENR_HRTIMEN_Pos (29U) PMCR __HAL_RCC_CRC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_CRCAMEN) HRTIM_TIMDIER_CPT1IE HRTIM_TIMDIER_CPT1IE_Msk GPIOC_PIN_AVAILABLE GPIO_PIN_All TIM_TRGO2_RESET 0x00000000U TIM14_BASE (D2_APB1PERIPH_BASE + 0x2000UL) ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) IS_SDMMC_WAIT(WAIT) (((WAIT) == SDMMC_WAIT_NO) || ((WAIT) == SDMMC_WAIT_IT) || ((WAIT) == SDMMC_WAIT_PEND)) FDCAN_IE_TEFLE_Msk (0x1UL << FDCAN_IE_TEFLE_Pos) RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) HRTIM_SET1R_TIMEVNT2_Pos (13U) TIM_CNT_CNT_Pos (0U) IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) != 0U) BDMA_ISR_HTIF4_Pos (18U) RCC_SAI2CLKSOURCE_PIN RCC_SAI23CLKSOURCE_PIN HRTIM_OENR_TA1OEN_Msk (0x1UL << HRTIM_OENR_TA1OEN_Pos) CLKCR_CLEAR_MASK ((uint32_t)(SDMMC_CLKCR_CLKDIV | SDMMC_CLKCR_PWRSAV | SDMMC_CLKCR_WIDBUS | SDMMC_CLKCR_NEGEDGE | SDMMC_CLKCR_HWFC_EN | SDMMC_CLKCR_DDR | SDMMC_CLKCR_BUSSPEED | SDMMC_CLKCR_SELCLKRX)) IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || ((__PORT__) == EXTI_GPIOB) || ((__PORT__) == EXTI_GPIOC) || ((__PORT__) == EXTI_GPIOD) || ((__PORT__) == EXTI_GPIOE) || ((__PORT__) == EXTI_GPIOF) || ((__PORT__) == EXTI_GPIOG) || ((__PORT__) == EXTI_GPIOH) || ((__PORT__) == EXTI_GPIOI) || ((__PORT__) == EXTI_GPIOJ) || ((__PORT__) == EXTI_GPIOK)) OPAMP2_HSOTR_TRIMHSOFFSETP_Pos (8U) TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) ETH_MMCTIR_TXLPIUSCIS_Pos (26U) FMC_PATT_ATTWAIT_4 (0x10UL << FMC_PATT_ATTWAIT_Pos) __INITIAL_SP __StackTop FLASH_OPTSR_IWDG1_SW_Pos (4U) EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) ADC_CSR_EOS_SLV_Pos (19U) FLASH_SCAR_DMES_Msk (0x1UL << FLASH_SCAR_DMES_Pos) SWPMI_OR_TBYP_Pos (0U) HRTIM_CPT2CR_TA1RST_Pos (13U) HRTIM_EEFR2_EE9FLTR_Pos (19U) IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE DEFAULT_POLYNOMIAL_DISABLE ((uint8_t)0x01U) HRTIM_CR1_MUDIS_Msk (0x1UL << HRTIM_CR1_MUDIS_Pos) EXTI_LINE_40 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI5LPEN) ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) HRTIM_ADC4R_AD4TBC3_Pos (15U) __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) __LLFRACT_MIN__ (-0.5LLR-0.5LLR) RCC_OSCILLATORTYPE_CSI (0x00000010U) __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET BDMA_FLAG_TE5 ((uint32_t)0x00800000) USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk EXTI_RTSR1_TR10_Msk (0x1UL << EXTI_RTSR1_TR10_Pos) __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL) TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos) HRTIM_EECR2_EE10SRC_Msk (0x3UL << HRTIM_EECR2_EE10SRC_Pos) RCC_LPUART1CLKSOURCE_HSI (RCC_D3CCIPR_LPUART1SEL_0 | RCC_D3CCIPR_LPUART1SEL_1) SDMMC_ERROR_CMD_RSP_TIMEOUT ((uint32_t)0x00000004U) DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos) EXTI_IMR3_IM71_Pos (7U) DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) RCC_D3AMR_LPTIM2AMEN RCC_D3AMR_LPTIM2AMEN_Msk PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) HAL_FLASH_ERROR_OB_CHANGE FLASH_OPTSR_OPTCHANGEERR CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) FDCAN_NDAT2_ND52 FDCAN_NDAT2_ND52_Msk SDMMC_DCTRL_DTMODE_0 (0x1UL << SDMMC_DCTRL_DTMODE_Pos) OB_WRP_SECTOR_7 0x00000080U SCnSCB_ACTLR_DISBTACALLOC_Pos 14U RCC_USART2CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 LTDC_PIXEL_FORMAT_ARGB1555 0x00000003U ETH_MMCRIR_RXALGNERPIS_Pos (6U) ADC_CR_LINCALRDYW4_Msk (0x1UL << ADC_CR_LINCALRDYW4_Pos) TICK_INT_PRIORITY (15UL) ETH_MMCTLPIMSTR_TXLPIUSC ETH_MMCTLPIMSTR_TXLPIUSC_msk TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 SYSCFG_EXTICR1_EXTI3_PH ((uint32_t)0x00007000) USB_OTG_HCCHAR_DAD_Pos (22U) DMA2D_OCOLR_BLUE_4_Pos (0U) ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) SPI_CFG2_MIDI_Pos (4U) RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) OPAMP1_CSR_PGGAIN_1 (0x2UL << OPAMP1_CSR_PGGAIN_Pos) long unsigned int islessequal(__x,__y) (__builtin_islessequal (__x, __y)) ADC_OFR3_OFFSET3_4 (0x0000010UL << ADC_OFR3_OFFSET3_Pos) __HAL_RCC_DTCM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) != 0U) FDCAN_NDAT2_ND38_Pos (6U) FDCAN_TTRMC_XTD_Pos (30U) TIM_DMABASE_EGR 0x00000005U __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0) TPI_ITATBCTR0_ATREADY1_Msk (0x1UL ) EXTI_PR1_PR16_Pos (16U) __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos) TIM_BREAK2POLARITY_LOW 0x00000000U RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) RCC_AHB2LPENR_D2SRAM3LPEN RCC_AHB2LPENR_SRAM3LPEN DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk PWR_AVD_MODE_IT_RISING (0x00010001U) SDMMC_CMD_SD_APP_SEND_SCR ((uint8_t)51U) ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) HRTIM_FLTR_FLT1EN_Msk (0x1UL << HRTIM_FLTR_FLT1EN_Pos) __HAL_RCC_BDMA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMAEN) __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) == 0U) LTDC_LINE_NUMBER LTDC_LxCFBLNR_CFBLNBR EXTI_SWIER1_SWIER1_Pos (1U) PLLCKSELR DLYB_CFGR_UNIT_Msk (0x7FUL << DLYB_CFGR_UNIT_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT ETH_MACMDIOAR_MOC_PRDIA_Pos (3U) SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos) DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos) EXTI_EMR1_EM12_Pos (12U) HRTIM_DTR_DTRSLK_Msk (0x1UL << HRTIM_DTR_DTRSLK_Pos) RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos) ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) EXTI_EMR2_EM58_Pos (26U) DMA_REQUEST_I2C1_TX 34U GPIO_AF11_I2C4 ((uint8_t)0x0B) FLASH_PRAR_PROT_AREA_END_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_END_Pos) SAI_PDMDLY_DLYM2R_0 (0x1UL << SAI_PDMDLY_DLYM2R_Pos) ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 EXTI_IMR2_IM55_Msk (0x1UL << EXTI_IMR2_IM55_Pos) DMA_REQUEST_TIM2_CH4 21U LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk HRTIM_MCMP1R_MCMP4R_Pos (0U) TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk FDCAN_IE_TFEE_Pos (11U) FDCAN_IE_TFEE_Msk (0x1UL << FDCAN_IE_TFEE_Pos) RCC_APB1LENR_TIM2EN_Msk (0x1UL << RCC_APB1LENR_TIM2EN_Pos) ETH_MACWTR_WTO_Msk (0xFUL << ETH_MACWTR_WTO_Pos) HRTIM_RSTER_TIMCCMP1 HRTIM_RSTER_TIMCCMP1_Msk SDMMC_MASK_ACKFAILIE SDMMC_MASK_ACKFAILIE_Msk BDMA_ISR_TEIF2_Msk (0x1UL << BDMA_ISR_TEIF2_Pos) __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup RCC_AHB1RSTR_ADC12RST RCC_AHB1RSTR_ADC12RST_Msk EXTI_RTSR3_TR84_Pos (20U) I2C_CR1_ERRIE_Pos (7U) isnormal(__x) (__builtin_isnormal (__x)) FDCAN_SIDFC_FLSSA_Pos (2U) GPIO_BSRR_BR10_Pos (26U) FDCANCCU_CREL_REL_Pos (28U) HRTIM_RST1R_TIMEVNT3 HRTIM_RST1R_TIMEVNT3_Msk EXTI_RTSR1_TR19_Pos (19U) ETH_MACPFR_IPFE_Pos (20U) RTC_ALARM_OUTPUT_TYPE RTC_OR_ALARMOUTTYPE HAL_SD_ERROR_CID_CSD_OVERWRITE SDMMC_ERROR_CID_CSD_OVERWRITE __HAL_RCC_SAI3_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) == 0U) __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET APB2ENR MDMA_DATAALIGN_LEFT ((uint32_t)MDMA_CTCR_PAM_1) __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos) HRTIM_ADC4R_AD4EEV9_Pos (8U) USB_OTG_DTHRCTL_RXTHREN_Pos (16U) RTC_HOURFORMAT_24 0x00000000u __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE FDCAN_CCCR_BRSE_Msk (0x1UL << FDCAN_CCCR_BRSE_Pos) I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos) RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 ADC_CFGR2_RSHIFT1_Pos (11U) GPIO_MODER_MODE13_Pos (26U) TIM_SMCR_TS_1 (0x00002UL << TIM_SMCR_TS_Pos) I2C4_ER_IRQn FDCAN_NDAT2_ND52_Pos (20U) __HAL_RCC_BKPRAM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) != 0U) FLASH_PROGRAMMING_DELAY_3 FLASH_ACR_WRHIGHFREQ __HAL_PWR_AVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_AVD) ETH_MACTSAR_TSAR_Pos (0U) HRTIM_BMTRGR_MSTCMP1_Pos (3U) HRTIM_CHPR_STRPW_3 (0x8UL << HRTIM_CHPR_STRPW_Pos) ETH_MMCTIR_TXLPITRCIS_Msk (0x1UL << ETH_MMCTIR_TXLPITRCIS_Pos) EXTI_IMR3_IM85_Pos (21U) RCC_AHB1LPENR_USB2OTGHSLPEN_Pos RCC_AHB1LPENR_USB2OTGFSLPEN_Pos HRTIM_RSTCR_TIMDCMP4_Pos (27U) ETH_DMADSR_RPS_TIMESTAMP_WR_Msk (0x3UL << ETH_DMADSR_RPS_TIMESTAMP_WR_Pos) DWT_CTRL_LSUEVTENA_Pos 20U USART_ISR_SBKF_Pos (18U) RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) ETH_MACTSCR_TSEVNTENA_Pos (14U) EXTI_LINE27 ((uint32_t)0x1B) HRTIM_OENR_TB1OEN_Msk (0x1UL << HRTIM_OENR_TB1OEN_Pos) QSPI_ADDRESS_24_BITS ((uint32_t)QUADSPI_CCR_ADSIZE_1) SPDIFRX_CSR_USR_Pos (0U) ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32))) RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI HAL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT 0U RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) SWPMI_ISR_TXE_Msk (0x1UL << SWPMI_ISR_TXE_Pos) SYSCFG_UR16_FZIWDGSTP SYSCFG_UR16_FZIWDGSTP_Msk __HAL_RCC_MDIOS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_MDIOSRST) DBGMCU_APB3FZ1_DBG_WWDG1_Pos (6U) IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || ((INSTANCE) == COMP2)) ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk HRTIM_EECR2_EE6SNS_Msk (0x3UL << HRTIM_EECR2_EE6SNS_Pos) RCC_APB4ENR_LPTIM2EN RCC_APB4ENR_LPTIM2EN_Msk FMC_BWTRx_DATAST_7 (0x80UL << FMC_BWTRx_DATAST_Pos) SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) DMAMUX_RGSR_OF4 DMAMUX_RGSR_OF4_Msk HRTIM_MCR_SYNCSTRTM_Pos (11U) DLYB_MAX_UNIT ((uint32_t)0x00000080U) PWR_WKUPEPR_WKUPPUPD6_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD6_Pos) MDMA_CMAR_MAR_Msk (0xFFFFFFFFUL << MDMA_CMAR_MAR_Pos) ETH_DMACIER_RSE ETH_DMACIER_RSE_Msk RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) PWR_WKUPFR_WKUPF1_Pos (0U) QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk ETH_DMACSR_TPS ETH_DMACSR_TPS_Msk FDCAN_TTILS_TXUS_Pos (10U) FDCAN_TTOCN_ESCN FDCAN_TTOCN_ESCN_Msk __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) == 0U) SDMMC_CMD_SD_APP_OP_COND ((uint8_t)41U) DWT_FUNCTION_MATCHED_Pos 24U DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) ETH_MACHWF0R_TXCOESEL ETH_MACHWF0R_TXCOESEL_Msk FDCANCCU_IE_CWEE FDCANCCU_IE_CWEE_Msk SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos) HRTIM_TIMICR_CMP1C_Msk (0x1UL << HRTIM_TIMICR_CMP1C_Pos) EXTI_IMR3_IM85_Msk (0x1UL << EXTI_IMR3_IM85_Pos) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE HRTIM_DTR_SDTF_Msk (0x1UL << HRTIM_DTR_SDTF_Pos) TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) UART_FLAG_TXFNF USART_ISR_TXE_TXFNF ADC2 ((ADC_TypeDef *) ADC2_BASE) CEC_IER_LBPEIE_Pos (5U) FDCAN_TXFQS_TFQF FDCAN_TXFQS_TFQF_Msk DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos) RCC_APB4RSTR_LPTIM4RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM4RST_Pos) PWR_CR1_PLS_LEV0 (0UL) I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) RCC_AHB4ENR_GPIOAEN RCC_AHB4ENR_GPIOAEN_Msk FDCAN_CCCR_TEST FDCAN_CCCR_TEST_Msk IS_SDMMC_CLKDIV(DIV) ((DIV) < 0x400U) FMC_BCRx_ASYNCWAIT_Msk (0x1UL << FMC_BCRx_ASYNCWAIT_Pos) RCC_AHB3ENR_MDMAEN RCC_AHB3ENR_MDMAEN_Msk ETH_DMACTDLAR_TDESLA_Msk (0x3FFFFFFFUL << ETH_DMACTDLAR_TDESLA_Pos) ETH_DMAMR_INTM_2 (0x2UL << ETH_DMAMR_INTM_Pos) TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) IS_RCC_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART16CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART16CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART16CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART16CLKSOURCE_CSI) || ((SOURCE) == RCC_USART16CLKSOURCE_LSE) || ((SOURCE) == RCC_USART16CLKSOURCE_HSI)) RCC_D2CCIP1R_DFSDM1SEL RCC_D2CCIP1R_DFSDM1SEL_Msk GPIO_AF9_TIM14 ((uint8_t)0x09) TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) HRTIM_BMCR_BMPRSC HRTIM_BMCR_BMPRSC_Msk GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) ETH_MACHWF0R_RWKSEL ETH_MACHWF0R_RWKSEL_Msk IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 BDMA_ISR_TCIF2_Msk (0x1UL << BDMA_ISR_TCIF2_Pos) ETH_MACVTR_VL_CFIDEI ETH_MACVTR_VL_CFIDEI_Msk HRTIM_MDIER_MREPIE_Msk (0x1UL << HRTIM_MDIER_MREPIE_Pos) FMC_SDTRx_TMRD FMC_SDTRx_TMRD_Msk USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) ADC_JDR3_JDATA_12 (0x00001000UL << ADC_JDR3_JDATA_Pos) DMA_SxNDT DMA_SxNDT_Msk GPIO_PIN_4 ((uint16_t)0x0010) DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE SCB_SHCSR_BUSFAULTENA_Pos 17U RCC_CIFR_HSECSSF_Pos (10U) FDCAN_TXBCR_CR_Pos (0U) HRTIM_RSTR_MSTCMP4_Msk (0x1UL << HRTIM_RSTR_MSTCMP4_Pos) SPI_MASTER_INTERDATA_IDLENESS_08CYCLE (0x00000080UL) __HAL_UART_GET_IT(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET) FMC_SDSR_MODES2_Pos (3U) USART_CR2_LBDL_Pos (5U) RCC_APB2RSTR_SAI3RST RCC_APB2RSTR_SAI3RST_Msk GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED RTC_DR_DT RTC_DR_DT_Msk SPDIFRX_IMR_SBLKIE_Pos (4U) LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk SYSCFG_UR10_PAEND_BANK2_Msk (0xFFFUL << SYSCFG_UR10_PAEND_BANK2_Pos) TIM15_AF1_BKCMP2P_Msk (0x1UL << TIM15_AF1_BKCMP2P_Pos) HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 SPDIFRX_VERR_MINREV_Pos (0U) ETH_MACIER_PHYIE ETH_MACIER_PHYIE_Msk JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) EXTI_RTSR1_TR9 EXTI_RTSR1_TR9_Msk DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) MDMA_DEST_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_DSIZE_0) signbit(__x) ((sizeof(__x) == sizeof(float)) ? __builtin_signbitf(__x) : (sizeof(__x) == sizeof(double)) ? __builtin_signbit (__x) : __builtin_signbitl(__x)) BDMA_IFCR_CTCIF0 BDMA_IFCR_CTCIF0_Msk HRTIM_ADC3R_AD3TEC2_Pos (28U) MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) RCC_AHB1ENR_USB2OTGHSEN_Pos RCC_AHB1ENR_USB2OTGFSEN_Pos IS_RCC_PLLFRACN_VALUE(VALUE) ((VALUE) <= 8191U) BDMA_Channel5 ((BDMA_Channel_TypeDef *) BDMA_Channel5_BASE) HRTIM_RSTR_TIMDCMP2_Pos (26U) JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk HSEM_C1ICR_ISC9_Pos (9U) HRTIM_RST2R_EXTVNT1_Msk (0x1UL << HRTIM_RST2R_EXTVNT1_Pos) ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET COMP_CFGRx_INPSEL_Pos (20U) DMA_HISR_FEIF6_Pos (16U) RCC_D1CFGR_HPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_HPRE_DIV64_Pos) RCC_AHB4LPENR_ADC3LPEN_Msk (0x1UL << RCC_AHB4LPENR_ADC3LPEN_Pos) __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE EXTI_IMR3_IM78_Pos (14U) JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos) SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) USB_OTG_GOTGCTL_HNPRQ_Pos (9U) _BEGIN_STD_C  RAMECC2_Monitor3_BASE (RAMECC2_BASE + 0x60UL) __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) == 0U) FDCAN_XIDFC_LSE_Pos (16U) HRTIM_EECR2_EE8SRC_Pos (12U) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 RTC_TAMPCR_TAMPFREQ_1 HRTIM_SET1R_EXTVNT5_Msk (0x1UL << HRTIM_SET1R_EXTVNT5_Pos) RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) RCC_PLLCFGR_DIVR3EN_Pos (24U) LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk UART_IT_ERR 0x0060U ETH_MACMDIOAR_CR_DIV12AR ETH_MACMDIOAR_CR_DIV12AR_Msk RCC_APB1LENR_DAC12EN_Msk (0x1UL << RCC_APB1LENR_DAC12EN_Pos) USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) HRTIM_FLTINR1_FLT1F_3 (0x8UL << HRTIM_FLTINR1_FLT1F_Pos) HRTIM_ICR_FLT2C_Msk (0x1UL << HRTIM_ICR_FLT2C_Pos) ETH_MACVIR_VLT_CFIDEI_Pos (12U) SDMMC_ERROR_INVALID_VOLTRANGE ((uint32_t)0x01000000U) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN); UNUSED(tmpreg); } while(0) RCC_AHB4LPENR_GPIOKLPEN_Pos (10U) RCC_CIER_HSIRDYIE_Pos (2U) HAL_DMAMUX2_SYNC_COMP1_OUT 12U ETH_MACA3LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA3LR_ADDRLO_Pos) TIM_CHANNEL_2 0x00000004U USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) ETH_MACIER_TXSTSIE_Pos (13U) DMAMUX2_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel0_BASE) QUADSPI_CR_ABORT_Pos (1U) ADC_OFR4_OFFSET4_11 (0x0000800UL << ADC_OFR4_OFFSET4_Pos) EXTI_EMR3_EM84 EXTI_EMR3_EM84_Msk OPAMP_CSR_CALSEL_Pos (12U) FDCAN_ILS_WDIE_Msk (0x1UL << FDCAN_ILS_WDIE_Pos) IS_SPI_DIRECTION_2LINES(MODE) ((MODE) == SPI_DIRECTION_2LINES) RCC_CFGR_SW_CSI (0x00000001UL) PWR_WAKEUP_PIN2_HIGH PWR_WKUPEPR_WKUPEN2 RTC_WEEKDAY_SATURDAY ((uint8_t)0x06) ETH_MTLRQMPOCR_MISCNTOVF ETH_MTLRQMPOCR_MISCNTOVF_Msk HRTIM1_TIMA_BASE (HRTIM1_BASE + 0x00000080UL) JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos) RCC_D1CFGR_D1CPRE_DIV64_Pos (10U) HRTIM_MCR_MREPU_Pos (29U) TIM2 ((TIM_TypeDef *) TIM2_BASE) SDMMC_CMD_WRITE_DAT_UNTIL_STOP ((uint8_t)20U) USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) BDMA_ISR_HTIF0_Pos (2U) ADC_OFR2_OFFSET2_7 (0x0000080UL << ADC_OFR2_OFFSET2_Pos) RCC_AHB2RSTR_SDMMC2RST RCC_AHB2RSTR_SDMMC2RST_Msk RCC_APB1LENR_I2C3EN_Pos (23U) __HAL_RCC_BDMA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMALPEN) QUADSPI_DLR_DL_Pos (0U) __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPUART1LPEN) I2C_IT_ERRI I2C_CR1_ERRIE HRTIM_BDTUPR_TIMCMP1_Pos (6U) TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos) EXTI_FTSR2_TR51_Msk (0x1UL << EXTI_FTSR2_TR51_Pos) __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET ITM_TCR_TraceBusID_Pos 16U __FLT64_MIN__ 2.2250738585072014e-308F64 RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) ETH_MACVIR_VLT_VID_Msk (0xFFFUL << ETH_MACVIR_VLT_VID_Pos) QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos) USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk EXTI_D3PMR1_MR9 EXTI_D3PMR1_MR9_Msk HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || ((INSTANCE) == OPAMP2)) RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET HRTIM_CPT1CR_TB1RST HRTIM_CPT1CR_TB1RST_Msk SD_InitTypeDef SDMMC_InitTypeDef GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk FLASH_ACR_WRHIGHFREQ_0 (0x1UL << FLASH_ACR_WRHIGHFREQ_Pos) OB_WRP_SECTOR_4 0x00000010U GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) FMC_BWTRx_ADDSET_Msk (0xFUL << FMC_BWTRx_ADDSET_Pos) TIM8_AF2_BK2CMP1P TIM8_AF2_BK2CMP1P_Msk HRTIM_ADC1R_AD1TBC2 HRTIM_ADC1R_AD1TBC2_Msk GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 __FLT32X_MIN_10_EXP__ (-307) RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) __HAL_PWR_AVD_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE(); } while(0); HRTIM_EECR3_EE7F_Pos (6U) RCC_D1CFGR_D1CPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_D1CPRE_DIV4_Pos) FDCAN_TTOST_SPL_Msk (0x1UL << FDCAN_TTOST_SPL_Pos) RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) RCC_D1CFGR_HPRE_DIV1 ((uint32_t)0x00000000) HRTIM_EECR1_EE3FAST_Pos (17U) HRTIM_ADC1R_AD1MC2 HRTIM_ADC1R_AD1MC2_Msk HRTIM_FLTINR1_FLT4SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT4SRC_Pos) ETH_MACHWF0R_TSSTSSEL_BOTH ETH_MACHWF0R_TSSTSSEL_BOTH_Msk FDCAN_IE_RF1NE FDCAN_IE_RF1NE_Msk TIM_TIM1_ETR_ADC1_AWD2 (TIM1_AF1_ETRSEL_2) DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos) IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk IS_HSEM_SEMID(__SEMID__) ((__SEMID__) <= HSEM_SEMID_MAX ) DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) HRTIM_EECR1_EE4SRC HRTIM_EECR1_EE4SRC_Msk BDMA_ISR_GIF7_Pos (28U) NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004) QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos) RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) RCC_LPTIM2CLKSOURCE_PLL3 RCC_D3CCIPR_LPTIM2SEL_1 I2C_OTHER_FRAME (0x000000AAU) RCC_AHB4LPENR_CRCLPEN RCC_AHB4LPENR_CRCLPEN_Msk SAI_xSR_CNRDY_Pos (4U) DMAMUX_RGSR_OF7_Pos (7U) ETH_MTLTQUR_UFPKTCNT ETH_MTLTQUR_UFPKTCNT_Msk USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) HRTIM_RSTDR_TIMCCMP2 HRTIM_RSTDR_TIMCCMP2_Msk __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE HRTIM_TIMISR_RST1_Pos (10U) ADC_OFR2_OFFSET2_22 (0x0400000UL << ADC_OFR2_OFFSET2_Pos) __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPDIFRXLPEN) IS_ALARM_MASK IS_RTC_ALARM_MASK SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) == 0U) USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) SDMMC_MASK_DABORTIE SDMMC_MASK_DABORTIE_Msk FDCAN_IR_HPM FDCAN_IR_HPM_Msk ETH_MACPPSCR_PPSEN0_Msk (0x1UL << ETH_MACPPSCR_PPSEN0_Pos) HRTIM_EECR3_EE6F_Pos (0U) IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE)) HRTIM_RSTDR_TIMACMP2 HRTIM_RSTDR_TIMACMP2_Msk RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) == 0U) RAMECC_CR_ECCDEBWIE RAMECC_CR_ECCDEBWIE_Msk RTC_FLAG_RECALPF RTC_ISR_RECALPF HSEM_C1MISR_MISF20_Msk (0x1UL << HSEM_C1MISR_MISF20_Pos) HRTIM_SET1R_EXTVNT4_Msk (0x1UL << HRTIM_SET1R_EXTVNT4_Pos) ETH_MACHWF0R_PCSSEL ETH_MACHWF0R_PCSSEL_Msk HRTIM_OENR_TC1OEN_Msk (0x1UL << HRTIM_OENR_TC1OEN_Pos) FDCAN_TSCC_TCP FDCAN_TSCC_TCP_Msk __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET QSPI_FLAG_FT QUADSPI_SR_FTF SPI_CFG1_CRCSIZE_0 (0x01UL << SPI_CFG1_CRCSIZE_Pos) USART_CR2_CPOL USART_CR2_CPOL_Msk USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk FLASH_SCAR_DMES FLASH_SCAR_DMES_Msk RTC_FLAG_TAMP2F RTC_ISR_TAMP2F BDMA_REQUEST_SPI6_RX 11U HRTIM_CPT1CR_EXEV1CPT_Pos (2U) SWPMI_IER_RIE_Pos (5U) __HAL_PWR_PVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) == PWR_EXTI_LINE_PVD) ? 1UL : 0UL) DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk RCC_D1CFGR_HPRE_DIV128_Pos (0U) __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET COMP_CFGRx_WINMODE_Msk (0x1UL << COMP_CFGRx_WINMODE_Pos) TIM_TISEL_TI4SEL_1 (0x2UL << TIM_TISEL_TI4SEL_Pos) DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos) __GNUC__ 10 __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) RCC_AHB1ENR_ETH1RXEN_Pos (17U) USB_OTG_GINTSTS_ENUMDNE_Pos (13U) HSEM_CR_COREID_CURRENT (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos) I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) SYSCFG_EXTICR3_EXTI8_PK ((uint32_t)0x0000000A) __HAL_CRC_DR_RESET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_RESET) BDMA_IFCR_CHTIF6 BDMA_IFCR_CHTIF6_Msk SysTick_VAL_CURRENT_Pos 0U EXTI_IT (0x1uL << EXTI_MODE_Pos) GPIO_BSRR_BR7_Pos (23U) JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos) UART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) FDCAN_TTOCF_GEN FDCAN_TTOCF_GEN_Msk GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk FLASH_CR_BER_Pos (3U) BDMA_IFCR_CTEIF3 BDMA_IFCR_CTEIF3_Msk RCC_SPI2CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN HRTIM_RSTR_MSTCMP4 HRTIM_RSTR_MSTCMP4_Msk __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) OPTIONBYTE_BOOTADD 0x40U RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk HSEM_C1MISR_MISF12_Pos (12U) IS_RCC_SPDIFRXCLKSOURCE(SOURCE) (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL2) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL3) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_HSI)) __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk TIM1_AF1_ETRSEL_0 (0x1UL << TIM1_AF1_ETRSEL_Pos) GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk RCC_PLLCFGR_DIVR3EN RCC_PLLCFGR_DIVR3EN_Msk SDMMC_OCR_WRITE_PROT_VIOLATION ((uint32_t)0x04000000U) SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0) RCC_MCODIV_6 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) FLASH_SR_RDSERR FLASH_SR_RDSERR_Msk RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) HRTIM_RSTDR_TIMECMP2 HRTIM_RSTDR_TIMECMP2_Msk DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART5LPEN) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) FDCAN_TTIE_ELCE_Pos (14U) RCC_D2CCIP1R_SPI123SEL_0 (0x1UL << RCC_D2CCIP1R_SPI123SEL_Pos) EXTI_IMR2_IM57_Pos (25U) TIM_SMCR_TS_3 (0x10000UL << TIM_SMCR_TS_Pos) HRTIM_MCR_HALF HRTIM_MCR_HALF_Msk SCS_BASE (0xE000E000UL) HRTIM_BMTRGR_TDCMP1_Msk (0x1UL << HRTIM_BMTRGR_TDCMP1_Pos) DBGMCU_APB4FZ1_DBG_IWDG1_Pos (18U) HRTIM_RSTDR_TIMCCMP4_Pos (27U) DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos) RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) SYSCFG_EXTICR1_EXTI1_PB ((uint32_t)0x00000010) HRTIM_ADC3R_AD3MC2_Pos (1U) HAL_FLASH_ERROR_NONE 0x00000000U __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_CECRST) TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk RCC_HSICFGR_HSITRIM_5 (0x20UL << RCC_HSICFGR_HSITRIM_Pos) USART_ISR_PE USART_ISR_PE_Msk ADC_JDR1_JDATA_19 (0x00080000UL << ADC_JDR1_JDATA_Pos) FDCANCCU_CCFG_OCPM FDCANCCU_CCFG_OCPM_Msk ETH_MACRFCR_RFE_Msk (0x1UL << ETH_MACRFCR_RFE_Pos) SYSCFG_PMCR_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB9_FMP_Pos) USART_CR3_DDRE_Pos (13U) RCC_D2CFGR_D2PPRE1_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE1_DIV4_Pos) FDCAN_ECR_RP FDCAN_ECR_RP_Msk FMC_BCRx_WAITCFG FMC_BCRx_WAITCFG_Msk SPI_I2SCFGR_FIXCH SPI_I2SCFGR_FIXCH_Msk ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) SYSCFG_UR2_BORH_1 (0x2UL << SYSCFG_UR2_BORH_Pos) PWR_CR1_FLPS PWR_CR1_FLPS_Msk __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE PWR_PIN_PULL_DOWN (0x00000002U) CoreDebug_DHCSR_S_LOCKUP_Pos 19U TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) SAI_PDMDLY_DLYM4R_Pos (28U) ETH_MACPPSTTSR_TSTRH0_Pos (0U) FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk ETH_DMACTCR_OSP_Pos (4U) DMA2D_BGCMAR_MA_Pos (0U) __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART1RST) CEC_ISR_TXBR_Pos (8U) TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) __FP_FAST_FMAF 1 EXTI_PR1_PR0_Pos (0U) LTDC_ISR_FUIF_Pos (1U) TIM3_AF1_ETRSEL_0 (0x1UL << TIM3_AF1_ETRSEL_Pos) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk HRTIM_TIMCR_TAU HRTIM_TIMCR_TAU_Msk RCC_PLLCFGR_DIVQ3EN_Pos (23U) TIM_FLAG_CC3 TIM_SR_CC3IF __INT64_TYPE__ long long int OB_IWDG_SW OB_IWDG1_SW BDMA_CCR_PSIZE_0 (0x1UL << BDMA_CCR_PSIZE_Pos) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk ETH_MACTSCR_TSIPV6ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV6ENA_Pos) FDCAN_TURCF_ELT FDCAN_TURCF_ELT_Msk __NO_RETURN __attribute__((__noreturn__)) __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) == 0U) DLYB_CFGR_SEL_Msk (0xFUL << DLYB_CFGR_SEL_Pos) HRTIM_TIMISR_RST HRTIM_TIMISR_RST_Msk BDMA_ISR_TCIF0_Pos (1U) HRTIM_ADC4R_AD4MC4_Msk (0x1UL << HRTIM_ADC4R_AD4MC4_Pos) __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0x0A00C023U) SDMMC_OCR_CID_CSD_OVERWRITE ((uint32_t)0x00010000U) HRTIM_BMTRGR_MSTCMP2_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP2_Pos) FDCAN_TDCR_TDCF FDCAN_TDCR_TDCF_Msk RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) FDCAN_NDAT1_ND23_Msk (0x1UL << FDCAN_NDAT1_ND23_Pos) EXTI_LINE_59 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE RCC_LPTIM4CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 DLYB_QUADSPI ((DLYB_TypeDef *) DLYB_QSPI_BASE) HRTIM_CPT1CR_EXEV8CPT_Pos (9U) ADC_AWD3CR_AWD3CH_19 (0x80000UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) == 0U) USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) RTC_CALR_CALM_Pos (0U) HRTIM_EECR1_EE1FAST_Msk (0x1UL << HRTIM_EECR1_EE1FAST_Pos) SDMMC_CMD_VOLTAGE_SWITCH ((uint8_t)11U) EXTI_IMR1_IM22_Pos (22U) __INT_FAST64_WIDTH__ 64 USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk ETH_DMACSR_RPS_Msk (0x1UL << ETH_DMACSR_RPS_Pos) SPI6_IRQn __FLT32_DIG__ 6 SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk SDMMC_HARDWARE_FLOW_CONTROL_DISABLE ((uint32_t)0x00000000U) GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) LTDC_PIXEL_FORMAT_RGB888 0x00000001U __HAL_RCC_OPAMP_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_OPAMPRST) ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) PWR_CR1_ALS_LEV2 PWR_CR1_ALS_LEV2_Msk ETH_MACACR_ATSEN0_Pos (4U) RCC_APB2ENR_SAI3EN RCC_APB2ENR_SAI3EN_Msk RCC_CIER_LSECSSIE_Pos (9U) ETH_DMACRCR_RPBL_16PBL ((uint32_t)0x00100000) DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos) ETH_MACTFCR_PLT_MINUS256_Pos (6U) RCC_AHB2ENR_SRAM3EN RCC_AHB2ENR_SRAM3EN_Msk RTC_SHIFTADD1S_RESET 0x00000000u FDCAN_TTOCF_ECC FDCAN_TTOCF_ECC_Msk SYSCFG_PMCR_I2C4_FMP_Pos (3U) ETH_MMCCR_RSTONRD ETH_MMCCR_RSTONRD_Msk EXTI_LINE_13 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0DU) HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY CF_STATUS_CMD ATA_STATUS_CMD TIM_DIER_UIE_Pos (0U) EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) SYSCFG_UR12_SECURE_Pos (16U) DFSDM_FLTCR1_RCH_Pos (24U) HRTIM_CPT1CR_TIMCCMP2_Pos (23U) SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos) HRTIM_OENR_TD1OEN_Msk (0x1UL << HRTIM_OENR_TD1OEN_Pos) fpclassify(__x) (__builtin_fpclassify (FP_NAN, FP_INFINITE, FP_NORMAL, FP_SUBNORMAL, FP_ZERO, __x)) RCC_APB2LPENR_TIM17LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM17LPEN_Pos) HRTIM_TIMCR_CK_PSC_0 (0x1UL << HRTIM_TIMCR_CK_PSC_Pos) ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) GPIO_PIN_7 ((uint16_t)0x0080) ETH_MTLRQMPOCR_MISCNTOVF_Pos (27U) __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) != 0U) HSEM_C1MISR_MISF1 HSEM_C1MISR_MISF1_Msk RCC_APB1LLPENR_I2C3LPEN RCC_APB1LLPENR_I2C3LPEN_Msk EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk DFSDM_CHCFGR1_CHINSEL_Pos (8U) __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB ) USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) HRTIM_RST1R_EXTVNT3 HRTIM_RST1R_EXTVNT3_Msk HRTIM_ICR_FLT4C HRTIM_ICR_FLT4C_Msk HRTIM_TIMDIER_CMP1IE HRTIM_TIMDIER_CMP1IE_Msk RCC_SAI4ACLKSOURCE_PLL3 RCC_D3CCIPR_SAI4ASEL_1 __HAL_RCC_AHB4_FORCE_RESET() (RCC->AHB4RSTR = 0x032807FFU) __HAL_RCC_SPDIFRX_CONFIG(__RCC_SPDIFCLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__)) ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk SAI3_Block_A ((SAI_Block_TypeDef *)SAI3_Block_A_BASE) RCC_PLLCFGR_PLL1RGE_Pos (2U) ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos) HRTIM_SET1R_EXTVNT9 HRTIM_SET1R_EXTVNT9_Msk MDMA_CDAR_DAR MDMA_CDAR_DAR_Msk RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_1) __HAL_RCC_LPTIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN); UNUSED(tmpreg); } while(0) EXTI_SWIER1_SWIER18_Msk (0x1UL << EXTI_SWIER1_SWIER18_Pos) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE USARTNACK_DISABLED USART_NACK_DISABLE FDCAN_TTOCF_OM_Pos (0U) RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) EXTI_IMR3_IM73_Pos (9U) DLYB_CR_SEN_Pos (1U) DMA_REQUEST_SAI2_B 90U FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) RCC_AHB4ENR_GPIOGEN_Pos (6U) DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE) USART_CR1_WAKE_Pos (11U) SAI_STREOMODE SAI_STEREOMODE HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor ADC_OFR1_OFFSET1_CH_Pos (26U) SWPMI1_IRQn SYSCFG_EXTICR3_EXTI11_PC ((uint32_t)0x00002000) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) __PACKED_STRUCT struct __attribute__((packed, aligned(1))) USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk HRTIM_CHPR_STRPW_2 (0x4UL << HRTIM_CHPR_STRPW_Pos) HRTIM_RSTR_EXTEVNT8 HRTIM_RSTR_EXTEVNT8_Msk HRTIM_ADC4R_AD4TDC2 HRTIM_ADC4R_AD4TDC2_Msk SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos) HAL_DeInit RCC_PLL3DIVR_R3_Pos (24U) FDCAN_TTTMK_TM_Pos (0U) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE RCC_APB1LRSTR_TIM4RST_Pos (2U) EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) HRTIM_SET1R_CMP2_Pos (4U) __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) == 0U) ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) FDCAN_NDAT1_ND25_Pos (25U) __no_lock_analysis __lock_annotate(no_thread_safety_analysis) _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state) SYSCFG_EXTICR2_EXTI7_PJ ((uint32_t)0x00009000) HRTIM_CPT2CR_SWCPT HRTIM_CPT2CR_SWCPT_Msk SDMMC_FLAG_TXFIFOF SDMMC_STA_TXFIFOF __DIV_LPUART UART_DIV_LPUART EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk HRTIM_CPT2CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV7CPT_Pos) ADC_CALFACT2_LINCALFACT_24 (0x01000000UL << ADC_CALFACT2_LINCALFACT_Pos) SDMMC_STA_CKSTOP_Msk (0x1UL << SDMMC_STA_CKSTOP_Pos) EXTI_MODE_INTERRUPT 0x00000001U HSEM_C1MISR_MISF3_Msk (0x1UL << HSEM_C1MISR_MISF3_Pos) TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 HRTIM_ISR_FLT1_Msk (0x1UL << HRTIM_ISR_FLT1_Pos) RCC_USART16CLKSOURCE_LSE (RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_2) __HAVE_SPECULATION_SAFE_VALUE 1 TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos) HRTIM_OUTR_FAULT1_Msk (0x3UL << HRTIM_OUTR_FAULT1_Pos) ETH_MACVHTR_VLHT ETH_MACVHTR_VLHT_Msk SYSCFG_EXTICR2_EXTI5_PC ((uint32_t)0x00000020) CSR_LSION_BB RCC_CSR_LSION_BB EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk ADC_CALFACT2_LINCALFACT_13 (0x00002000UL << ADC_CALFACT2_LINCALFACT_Pos) RAMECC2_Monitor4_BASE (RAMECC2_BASE + 0x80UL) TIM_CCER_CC3P_Pos (9U) FMC_PATT_ATTHIZ FMC_PATT_ATTHIZ_Msk RCC_D2CCIP2R_LPTIM1SEL_Pos (28U) HSEM_C1MISR_MISF25_Msk (0x1UL << HSEM_C1MISR_MISF25_Pos) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL) IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) QUADSPI_CR_FTHRES_3 (0x8UL << QUADSPI_CR_FTHRES_Pos) RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN RCC_AHB3LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB3LPENR_DMA2DLPEN_Pos) __HAL_RCC_ETH1TX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN); UNUSED(tmpreg); } while(0) RCC_D1CFGR_HPRE_Msk (0xFUL << RCC_D1CFGR_HPRE_Pos) RTC_ISR_ITSF_Pos (17U) DMAMUX_RGCFR_COF7 DMAMUX_RGCFR_COF7_Msk __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE RTC_ALRMAR_SU_Pos (0U) ADC_JDR3_JDATA_23 (0x00800000UL << ADC_JDR3_JDATA_Pos) SYSCFG_EXTICR4_EXTI12_PK ((uint32_t)0x0000000A) DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) __HAL_RCC_LPTIM4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM4RST) RTC_BKP12R_Pos (0U) SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos) ADC_CSR_JEOS_SLV_Pos (22U) CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk USB_OTG_HCINT_DTERR_Pos (10U) USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) RCC_D2CCIP2R_CECSEL_1 (0x2UL << RCC_D2CCIP2R_CECSEL_Pos) ETH_MACPFR_PR ETH_MACPFR_PR_Msk DBGMCU_APB4FZ1_DBG_I2C4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_I2C4_Pos) EXTI_SWIER1_SWIER0_Msk (0x1UL << EXTI_SWIER1_SWIER0_Pos) HSEM_C1IER_ISE10 HSEM_C1IER_ISE10_Msk __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE __HAL_RCC_GET_UART5_SOURCE __HAL_RCC_GET_USART234578_SOURCE SCB_AHBSCR_INITCOUNT_Pos 11U TIM17_AF1_BKCMP1P TIM17_AF1_BKCMP1P_Msk CRS_ISR_TRIMOVF_Pos (10U) GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) HSEM_C1ISR_ISF7_Msk (0x1UL << HSEM_C1ISR_ISF7_Pos) DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) TIM12 ((TIM_TypeDef *) TIM12_BASE) DBGMCU_APB4FZ1_DBG_LPTIM2_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM2_Pos) DLYB_CFGR_LNG_2 (0x004UL << DLYB_CFGR_LNG_Pos) PWR_FLAG_AVDO (0x0CU) RCC_CR_CSIKERON_Msk (0x1UL << RCC_CR_CSIKERON_Pos) USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) TIM_TISEL_TI3SEL_Msk (0xFUL << TIM_TISEL_TI3SEL_Pos) FLASH_CR_CRCENDIE FLASH_CR_CRCENDIE_Msk __HAL_RCC_ADC12_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) != 0U) ETH_MACTFCR_PLT_MINUS36_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS36_Pos) DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk RCC_PLLCFGR_PLL2RGE_2 (0x2UL << RCC_PLLCFGR_PLL2RGE_Pos) ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) UART_FLAG_CTSIF USART_ISR_CTSIF RCC_D3AMR_ADC3AMEN_Msk (0x1UL << RCC_D3AMR_ADC3AMEN_Pos) TIM_CCMR1_OC2CE_Pos (15U) OB_ST_RAM_SIZE_4KB FLASH_OPTSR_ST_RAM_SIZE_0 DLYB_CFGR_LNG_3 (0x008UL << DLYB_CFGR_LNG_Pos) MDMA_CISR_TCIF MDMA_CISR_TCIF_Msk SPI_DATASIZE_5BIT (0x00000004UL) RCC_PLLCFGR_PLL3RGE_1 (0x1UL << RCC_PLLCFGR_PLL3RGE_Pos) DMA_HISR_DMEIF5_Pos (8U) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk RCC_SWPMI1CLKSOURCE_D2PCLK1 (0x00000000U) HRTIM_ISR_SYSFLT_Msk (0x1UL << HRTIM_ISR_SYSFLT_Pos) SDMMC_DATABLOCK_SIZE_2B SDMMC_DCTRL_DBLOCKSIZE_0 ADC_CALFACT2_LINCALFACT_0 (0x00000001UL << ADC_CALFACT2_LINCALFACT_Pos) RTC_ATAMP_ASYNCPRES_RTCCLK_8 (TAMP_ATCR1_ATCKSEL_1 | TAMP_ATCR1_ATCKSEL_0) RNG ((RNG_TypeDef *) RNG_BASE) __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) HSEM_C1ICR_ISC27_Pos (27U) __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) == 0U) __aligned(x) __attribute__((__aligned__(x))) ADC_IER_JEOSIE_Pos (6U) FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos) TIM_TIM15_TI1_RCC_MCO2 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1) DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE) HRTIM_DTR_SDTR HRTIM_DTR_SDTR_Msk USB_OTG_GLPMCFG_LPMEN_Pos (0U) IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || ((__POLARITY__) == UART_DE_POLARITY_LOW)) HSEM_C1ISR_ISF31_Msk (0x1UL << HSEM_C1ISR_ISF31_Pos) USART_CR3_DEM_Pos (14U) RCC_STOP_WAKEUPCLOCK_HSI (0x00000000U) __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0) RCC_D1CFGR_D1PPRE_DIV8_Pos (5U) SPI_IT_TXTF SPI_IER_TXTFIE RCC_RTCCLKSOURCE_HSE_DIV21 (0x00015300U) __HAL_RCC_D2SRAM3_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM3LPEN)) IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE MPU_REGION_SIZE_64B ((uint8_t)0x05) RCC_D1CFGR_HPRE_DIV512 RCC_D1CFGR_HPRE_DIV512_Msk ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) PWR_WKUPFR_WKUPF3_Pos (2U) TIM_TRGO_ENABLE TIM_CR2_MMS_0 ETH_MACDR_TPESTS_Msk (0x1UL << ETH_MACDR_TPESTS_Pos) RCC_CFGR_MCO1_Pos (22U) TIM_TS_ITR1 TIM_SMCR_TS_0 DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk HRTIM_MISR_MREP_Pos (4U) OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk HRTIM_ODSR_TD2ODS_Pos (7U) RTC_CR_OSEL_Pos (21U) IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE)) TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) HRTIM_CHPR_STRPW_0 (0x1UL << HRTIM_CHPR_STRPW_Pos) ETH_MACVR_USERVER_Msk (0xFFUL << ETH_MACVR_USERVER_Pos) UNUSED(x) ((void)(x)) __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE RCC_QSPICLKSOURCE_CLKP RCC_D1CCIPR_QSPISEL __SIZEOF_SIZE_T__ 4 FMC_BWTRx_ACCMOD FMC_BWTRx_ACCMOD_Msk HRTIM_TIMDIER_DLYPRTDE_Pos (30U) RTC_WUTR_WUT RTC_WUTR_WUT_Msk FDCAN_NDAT1_ND8_Msk (0x1UL << FDCAN_NDAT1_ND8_Pos) VREFBUF_BASE (D3_APB1PERIPH_BASE + 0x3C00UL) __HAL_RCC_GET_HSI_DIVIDER() ((uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV))) __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOALPEN) PWR_CR2_BREN_Msk (0x1UL << PWR_CR2_BREN_Pos) DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos) DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos) USB_OTG_GINTSTS_HPRTINT_Pos (24U) USART_ICR_NECF_Pos (2U) DLYB_CFGR_SEL_0 (0x1UL << DLYB_CFGR_SEL_Pos) SAI_PDMCR_CKEN2_Msk (0x1UL << SAI_PDMCR_CKEN2_Pos) NULL ((void *)0) __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos) IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00UL) BDMA_ISR_HTIF1_Msk (0x1UL << BDMA_ISR_HTIF1_Pos) RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) HRTIM_MISR_SYNC HRTIM_MISR_SYNC_Msk __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET SPI_FLAG_UDR SPI_SR_UDR ETH_MACHWF2R_RXCHCNT_Msk (0x7UL << ETH_MACHWF2R_RXCHCNT_Pos) EXTI_LINE_44 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE) BDMA_REQUEST_LPUART1_TX 10U SAI_xSLOTR_SLOTEN_Pos (16U) ETH_MACCR_IPG_Msk (0x7UL << ETH_MACCR_IPG_Pos) GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) HRTIM_SET2R_CMP2 HRTIM_SET2R_CMP2_Msk SAI_xCR2_COMP_Pos (14U) GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) PWR_PVD_MODE_EVENT_FALLING (0x00020002U) HAL_SD_ERROR_UNSUPPORTED_FEATURE SDMMC_ERROR_UNSUPPORTED_FEATURE GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE)) DMA_LIFCR_CFEIF3_Pos (22U) GPIO_AF11_DFSDM1 ((uint8_t)0x0B) SDMMC_ICR_TXUNDERRC_Pos (4U) HRTIM_BDMADR_BDMADR HRTIM_BDMADR_BDMADR_Msk IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) FDCAN_IE_EPE_Msk (0x1UL << FDCAN_IE_EPE_Pos) USB_OTG_HCINT_BBERR_Pos (8U) ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos (26U) GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 HRTIM_EECR3_EE6F_2 (0x4UL << HRTIM_EECR3_EE6F_Pos) ETH_MACCR_SARC_INSADDR1_Msk (0x3UL << ETH_MACCR_SARC_INSADDR1_Pos) IS_RCC_SPI3CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PIN)) DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) EXTI_LINE_3 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x03U) __HAL_RCC_D3SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR &= ~ (RCC_AHB4LPENR_D3SRAM1LPEN)) SPI_BAUDRATEPRESCALER_8 (0x20000000UL) EXTI_LINE_9 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x09U) HSEM_C1IER_ISE28_Pos (28U) DWT_FUNCTION_DATAVADDR0_Pos 12U USART3 ((USART_TypeDef *) USART3_BASE) TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk ADC_CFGR_AWD1CH_Pos (26U) RCC_PLL3DIVR_Q3 RCC_PLL3DIVR_Q3_Msk SYSCFG_EXTICR3_EXTI9_PD ((uint32_t)0x00000030) AHB3RSTR USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state) ETH_MTLTQOMR_TTC_Pos (4U) RCC_D2CFGR_D2PPRE2_2 (0x4UL << RCC_D2CFGR_D2PPRE2_Pos) ETH_MACHWF1R_TSOEN_Msk (0x1UL << ETH_MACHWF1R_TSOEN_Pos) ETH_MACHWF1R_TXFIFOSIZE ETH_MACHWF1R_TXFIFOSIZE_Msk MPU_REGION_SIZE_32B ((uint8_t)0x04) GPIO_IDR_ID15 GPIO_IDR_ID15_Msk EXTI_EMR3_EM76_Pos (12U) HRTIM_OENR_TE1OEN_Msk (0x1UL << HRTIM_OENR_TE1OEN_Pos) ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos) SPI2 ((SPI_TypeDef *) SPI2_BASE) TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos) signed +0 HAL_FLASH_ERROR_INC_BANK1 FLASH_FLAG_INCERR_BANK1 __FP_FAST_FMA 1 RCC_HSICFGR_HSICAL_1 (0x002UL << RCC_HSICFGR_HSICAL_Pos) ITM_TCR_BUSY_Pos 23U RCC_LPTIM1CLKSOURCE_D2PCLK1 (0x00000000U) USE_SPI_CRC 0U SPDIFRX_CR_CKSBKPEN SPDIFRX_CR_CKSBKPEN_Msk USB_OTG_DIEPINT_EPDISD_Pos (1U) HRTIM_DTR_DTRSLK HRTIM_DTR_DTRSLK_Msk GPIO_IDR_ID13 GPIO_IDR_ID13_Msk __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) USB_OTG_PCGCR_PHYSUSP_Pos (4U) RTC_TAMPER_3 RTC_TAMPCR_TAMP3E HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 FDCAN_ECR_TEC FDCAN_ECR_TEC_Msk SPI_CFG2_MIDI_3 (0x8UL << SPI_CFG2_MIDI_Pos) TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U RCC_PERIPHCLK_UART8 RCC_PERIPHCLK_USART234578 GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 OB_WRP_SECTOR_6 0x00000040U LPTIM_CR_COUNTRST LPTIM_CR_COUNTRST_Msk __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != 0U) GPIO_IDR_ID11 GPIO_IDR_ID11_Msk RCC_AHB1ENR_ETH1TXEN RCC_AHB1ENR_ETH1TXEN_Msk HRTIM_EECR1_EE2SNS_Msk (0x3UL << HRTIM_EECR1_EE2SNS_Pos) SAI_xIMR_MUTEDETIE_Pos (1U) HRTIM_CR2_TERST HRTIM_CR2_TERST_Msk DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) TIM_DMABASE_CCR5 0x00000016U PWR_CR3_LDOEN PWR_CR3_LDOEN_Msk ETH_MACCR_DO ETH_MACCR_DO_Msk USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) SPI_IER_RXPIE_Msk (0x1UL << SPI_IER_RXPIE_Pos) HRTIM_TIMCR_CK_PSC_Pos (0U) FDCAN_GFC_ANFE_Pos (2U) FDCAN_TTOCN_RTIE_Msk (0x1UL << FDCAN_TTOCN_RTIE_Pos) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk BKP_REG_NUMBER RTC_BKP_NUMBER __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) != 0U) TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 FMC_SDRAM_COLUMN_BITS_NUM_9 (0x00000001U) TIM8_AF2_BK2CMP2E_Msk (0x1UL << TIM8_AF2_BK2CMP2E_Pos) ETH_DMACTCR_TPBL_16PBL ((uint32_t)0x00100000) TPI_FFCR_EnFCont_Pos 1U __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  QSPI_DATA_4_LINES ((uint32_t)QUADSPI_CCR_DMODE) RTC_ISR_WUTWF_Pos (2U) I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) PWR_WKUPEPR_WKUPP4 PWR_WKUPEPR_WKUPP4_Msk HRTIM_CR2_TCSWU_Msk (0x1UL << HRTIM_CR2_TCSWU_Pos) GPIO_ODR_OD2_Pos (2U) HRTIM_CR1_ADC2USRC_2 (0x4UL << HRTIM_CR1_ADC2USRC_Pos) LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos) FDCAN_DBTP_DTSEG1_Msk (0x1FUL << FDCAN_DBTP_DTSEG1_Pos) __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL))) RTC_ALARMMASK_MINUTES RTC_ALRMAR_MSK2 DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15_Msk RCC_SPI6CLKSOURCE_HSI (RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_1) ADC_CALFACT_CALFACT_S_2 (0x004UL << ADC_CALFACT_CALFACT_S_Pos) TIM8_AF1_BKCMP2E_Pos (2U) RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) IWDG_SR_WVU_Pos (2U) SDMMC_MASK_ACKTIMEOUTIE SDMMC_MASK_ACKTIMEOUTIE_Msk EXTI_D3PCR1L_PCS6_Pos (12U) __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET ETH_MACL3L4CR_L3HSBM ETH_MACL3L4CR_L3HSBM_Msk __HAL_RCC_USB2_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) != 0U) FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS __HAL_RCC_USB_CONFIG(__USBCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL, (uint32_t)(__USBCLKSource__)) SPI_FLAG_TXTF SPI_SR_TXTF EXTI_RTSR1_TR11_Msk (0x1UL << EXTI_RTSR1_TR11_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk HRTIM_RSTCR_TIMECMP1_Msk (0x1UL << HRTIM_RSTCR_TIMECMP1_Pos) PWR_WAKEUP_FLAG6 PWR_WKUPFR_WKUPF6 RCC_AHB4ENR_ADC3EN_Pos (24U) FMC_NAND_BANK3 (0x00000100U) HRTIM_ADC4R_AD4TDC2_Msk (0x1UL << HRTIM_ADC4R_AD4TDC2_Pos) HAL_RCC_REV_Y_HSITRIM_Msk (0x3F000U) __WINT_MIN__ 0U ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) MDMA_CCR_TEIE_Pos (1U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) SYSCFG_EXTICR1_EXTI3_PK ((uint32_t)0x0000A000) QSPI_INSTRUCTION_4_LINES ((uint32_t)QUADSPI_CCR_IMODE) UART_MODE_TX USART_CR1_TE ADC_RESOLUTION12b ADC_RESOLUTION_12B FMC_BCRx_WREN_Pos (12U) TIM_TRGO_UPDATE TIM_CR2_MMS_1 EXTI_SWIER1_SWIER17_Pos (17U) HRTIM_TIMDIER_UPDIE HRTIM_TIMDIER_UPDIE_Msk unsigned int SPI5_IRQn HRTIM_EECR1_EE2POL_Msk (0x1UL << HRTIM_EECR1_EE2POL_Pos) DMA2D_OCOLR_RED_2 DMA2D_OCOLR_RED_2_Msk EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) FMC_PATT_ATTWAIT_0 (0x01UL << FMC_PATT_ATTWAIT_Pos) TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) SDMMC_ICR_DABORTC_Msk (0x1UL << SDMMC_ICR_DABORTC_Pos) HRTIM_ADC1R_AD1EEV5_Msk (0x1UL << HRTIM_ADC1R_AD1EEV5_Pos) HAL_SD_ERROR_BAD_ERASE_PARAM SDMMC_ERROR_BAD_ERASE_PARAM FMC_BTRx_ADDHLD FMC_BTRx_ADDHLD_Msk LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk SPI_FIFO_THRESHOLD_10DATA (0x00000120UL) DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk ETH_MACSTNUR_ADDSUB_Pos (31U) LPTIM_CR_RSTARE_Msk (0x1UL << LPTIM_CR_RSTARE_Pos) TIM_CCER_CC4P TIM_CCER_CC4P_Msk FLASH_OPT_KEY1 0x08192A3BU DMA_REQUEST_TIM17_UP 112U ADC_CR_LINCALRDYW1 ADC_CR_LINCALRDYW1_Msk RCC_MCO2 (0x00000001U) DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE) EXTI_LINE88 ((uint32_t)0x58) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) USBx_PCGCCTL *(__IO uint32_t *)((uint32_t)USBx_BASE + USB_OTG_PCGCCTL_BASE) RCC_APB2ENR_SPI5EN_Pos (20U) __SCHAR_MAX__ 0x7f USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk HSEM_C1ICR_ISC26 HSEM_C1ICR_ISC26_Msk TIM_CCER_CC5E TIM_CCER_CC5E_Msk GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) IS_LTDC_ALPHA(__ALPHA__) ((__ALPHA__) <= LTDC_ALPHA) EXTI_RTSR1_TR8_Msk (0x1UL << EXTI_RTSR1_TR8_Pos) IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 255U)) RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos) QSPI_ALTERNATE_BYTES_4_LINES ((uint32_t)QUADSPI_CCR_ABMODE) MPU_ACCESS_CACHEABLE ((uint8_t)0x01) ETH_MAC_ADDR1 (0x00UL) TIM_CCER_CC2P TIM_CCER_CC2P_Msk VREFBUF_TIMEOUT_VALUE (uint32_t)10 HRTIM_RSTBR_TIMACMP4 HRTIM_RSTBR_TIMACMP4_Msk HRTIM_PER_PER_Pos (0U) SAI_xCR1_MCKDIV_4 (0x10UL << SAI_xCR1_MCKDIV_Pos) __HAL_RCC_GET_UART8_SOURCE __HAL_RCC_GET_USART234578_SOURCE HRTIM_ODISR_TC1ODIS_Msk (0x1UL << HRTIM_ODISR_TC1ODIS_Pos) ADC_CALFACT_CALFACT_S_Msk (0x7FFUL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_CPT1CR_UPDCPT HRTIM_CPT1CR_UPDCPT_Msk ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2 DMA2D_FGCOLR_RED_Pos (16U) ETH_DMACIER_RSE_Pos (8U) ADC_OFR3_OFFSET3_11 (0x0000800UL << ADC_OFR3_OFFSET3_Pos) __STDC_UTF_32__ 1 USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) HRTIM_SET2R_MSTCMP2_Pos (9U) __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY MDMA_CCR_CTCIE_Pos (2U) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) BDMA_CNDTR_NDT BDMA_CNDTR_NDT_Msk USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) RTC_ALRMBR_DU_Pos (24U) __USES_INITFINI__ 1 CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) ETH_DMACIER_RIE_Pos (6U) __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) TIM_CCER_CC1E TIM_CCER_CC1E_Msk TIM_CHANNEL_4 0x0000000CU DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE) USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk INFINITY (__builtin_inff()) FMC_CONTINUOUS_CLOCK_SYNC_ONLY (0x00000000U) RCC_AHB1LPENR_USB1OTGHSLPEN RCC_AHB1LPENR_USB1OTGHSLPEN_Msk SYSCFG_CFGR_SRAM1L SYSCFG_CFGR_SRAM1L_Msk SPI_CFG1_MBR_0 (0x1UL << SPI_CFG1_MBR_Pos) RCC_APB1LRSTR_UART5RST_Pos (20U) __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) != 0U) HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE TIM_CCER_CC6P TIM_CCER_CC6P_Msk HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop SYSCFG_PWRCR_ODEN_Pos (0U) HRTIM_CHPR_CARDTY_Pos (4U) DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) __HAL_RCC_RTC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN); UNUSED(tmpreg); } while(0) QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos) QSPI_ADDRESS_NONE 0x00000000U EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) LTDC_CPSR_CYPOS_Pos (0U) FMC_NORSRAM_BANK1 (0x00000000U) HRTIM_RSTBR_TIMECMP4 HRTIM_RSTBR_TIMECMP4_Msk ETH_MACTSSR_TXTSSIS ETH_MACTSSR_TXTSSIS_Msk MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 CEC_CFGR_OAR CEC_CFGR_OAR_Msk ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL ) HSEM_C1ISR_ISF13_Msk (0x1UL << HSEM_C1ISR_ISF13_Pos) HSEM_C1IER_ISE23 HSEM_C1IER_ISE23_Msk FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) ADC_OFR2_OFFSET2_8 (0x0000100UL << ADC_OFR2_OFFSET2_Pos) FLASH_IT_CRCEND_BANK1 FLASH_CR_CRCENDIE GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) BDMA_REQUEST_GENERATOR5 6U USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk FDCAN_IR_RF1W_Pos (5U) DMA_REQUEST_USART1_TX 42U TIM_DMABASE_ARR 0x0000000BU SYSCFG_EXTICR1_EXTI1_PI ((uint32_t)0x00000080) IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ETH_DMACSR_TI_Msk (0x1UL << ETH_DMACSR_TI_Pos) MDMA_CTCR_DSIZE MDMA_CTCR_DSIZE_Msk EXTI_D3PCR1L_PCS1_Pos (2U) RCC_D3CFGR_D3PPRE_0 (0x1UL << RCC_D3CFGR_D3PPRE_Pos) SDMMC_CMD_CMDTRANS_Pos (6U) RCC_PLL2DIVR_Q2_Pos (16U) RCC_APB1HRSTR_SWPMIRST RCC_APB1HRSTR_SWPMIRST_Msk ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk FLASH_CRC_BURST_SIZE_4 0x00000000U RCC_PERIPHCLK_CKPER (0x80000000U) SPI_CFG2_MSSI_Msk (0xFUL << SPI_CFG2_MSSI_Pos) DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE) ETH_MACHWF1R_HASHTBLSZ ETH_MACHWF1R_HASHTBLSZ_Msk ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos) DFSDM_CHAWSCDR_AWFORD_Pos (22U) SYSCFG_EXTICR4_EXTI13_PD ((uint32_t)0x00000030) ADC_OFR1_OFFSET1_24 (0x1000000UL << ADC_OFR1_OFFSET1_Pos) HRTIM_SET2R_TIMEVNT7_Msk (0x1UL << HRTIM_SET2R_TIMEVNT7_Pos) RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) ADC_OFR1_OFFSET1_22 (0x0400000UL << ADC_OFR1_OFFSET1_Pos) I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) SPI_I2SCFGR_FIXCH_Msk (0x1UL << SPI_I2SCFGR_FIXCH_Pos) HSEM_C1IER_ISE25_Msk (0x1UL << HSEM_C1IER_ISE25_Pos) FDCAN_IR_TEFL_Msk (0x1UL << FDCAN_IR_TEFL_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) SDMMC_CMD_SD_APP_GET_MKB ((uint8_t)43U) FDCAN_NDAT2_ND55_Msk (0x1UL << FDCAN_NDAT2_ND55_Pos) IDCODE I2C_CR2_START I2C_CR2_START_Msk DMA_HISR_TEIF6_Pos (19U) SYSCFG_PMCR_PA1SO_Msk (0x1UL << SYSCFG_PMCR_PA1SO_Pos) SPI_CR1_SPE_Pos (0U) RCC_MCO_DIV4 RCC_MCODIV_4 DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk PWR_CSR1_AVDO PWR_CSR1_AVDO_Msk ETH_MACA1HR_MBC_Pos (24U) EXTI_FTSR1_TR6 EXTI_FTSR1_TR6_Msk HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT 2U USART_ISR_WUF_Pos (20U) SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) RNG_SR_CEIS_Pos (5U) RCC_D1CCIPR_SDMMCSEL_Pos (16U) SCB_SHCSR_USGFAULTPENDED_Pos 12U __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos) __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) == 0U) SWPMI_ISR_SRF_Pos (8U) HRTIM_BDMUPR_MCNT_Msk (0x1UL << HRTIM_BDMUPR_MCNT_Pos) RCC_APB1LLPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM5LPEN_Pos) ETH_MACVTR_ERSVLM_Msk (0x1UL << ETH_MACVTR_ERSVLM_Pos) TIM_EGR_CC3G TIM_EGR_CC3G_Msk HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk __HAL_RCC_LPUART1_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) == 0U) TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk __ATFILE_VISIBLE 1 RTC_TAMPCR_TAMP2E_Pos (3U) RCC_AHB1LPENR_USB2OTGHSLPEN RCC_AHB1LPENR_USB2OTGFSLPEN __HAL_DMA_STREAM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR & (__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (__INTERRUPT__))) IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3)) __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET EXTI_PR1_PR13_Pos (13U) GPIO_BSRR_BS14_Pos (14U) RCC_APB4RSTR_LPTIM3RST RCC_APB4RSTR_LPTIM3RST_Msk DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE) DCMI_IER_VSYNC_IE_Pos (3U) ETH_MACRXTXSR_EXDEF_Pos (3U) RCC_CFGR_MCO1_2 (0x4UL << RCC_CFGR_MCO1_Pos) QUADSPI_PSMKR_MASK_Pos (0U) HRTIM_ADC4R_AD4TAPER_Msk (0x1UL << HRTIM_ADC4R_AD4TAPER_Pos) HAL_RCC_REV_Y_CSITRIM_Pos (26U) ADC_JDR2_JDATA_24 (0x01000000UL << ADC_JDR2_JDATA_Pos) __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED EXTI_REG3 (0x02UL << EXTI_REG_SHIFT) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5) || ((DIV) == RCC_MCODIV_6) || ((DIV) == RCC_MCODIV_7) || ((DIV) == RCC_MCODIV_8) || ((DIV) == RCC_MCODIV_9) || ((DIV) == RCC_MCODIV_10) || ((DIV) == RCC_MCODIV_11) || ((DIV) == RCC_MCODIV_12) || ((DIV) == RCC_MCODIV_13) || ((DIV) == RCC_MCODIV_14) || ((DIV) == RCC_MCODIV_15)) SPI_CFG1_UDRDET_1 (0x2UL << SPI_CFG1_UDRDET_Pos) ETH_MACTSSR_ATSSTN ETH_MACTSSR_ATSSTN_Msk EXTI_RTSR3_TR86 EXTI_RTSR3_TR86_Msk HRTIM_MICR_MREP_Msk (0x1UL << HRTIM_MICR_MREP_Pos) EXTI_EMR2_EM55_Pos (23U) RCC_APB1LENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1LENR_SPDIFRXEN_Pos) __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start)) HRTIM_EEFR2_EE6FLTR_Msk (0xFUL << HRTIM_EEFR2_EE6FLTR_Pos) FMC_BWTRx_DATAST_2 (0x04UL << FMC_BWTRx_DATAST_Pos) ETH_MACTSSR_TSSOVF_Pos (0U) __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE __HA_IBIT__ 8 USART_ISR_UDR_Msk (0x1UL << USART_ISR_UDR_Pos) FLASH_CCR_CLR_STRBERR FLASH_CCR_CLR_STRBERR_Msk SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos) RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) RTC_BKP_DR10 0x0Au USB_OTG_CHNUM_Pos (0U) USE_HAL_SRAM_REGISTER_CALLBACKS 0U I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk FDCAN_TTIR_SMC FDCAN_TTIR_SMC_Msk DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) ETH_MTLRQDR_PRXQ_Msk (0x3FFFUL << ETH_MTLRQDR_PRXQ_Pos) __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14U) DMA_SxCR_MSIZE_Pos (13U) EXTI_LINE17 ((uint32_t)0x11) RCC_AHB2ENR_SRAM2EN_Msk (0x1UL << RCC_AHB2ENR_SRAM2EN_Pos) RTC_TSTR_MNU_Pos (8U) TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_I2C4LPEN) RCC_D1CFGR_HPRE_DIV256 RCC_D1CFGR_HPRE_DIV256_Msk SYSCFG_UR9_WRPN_BANK2_Pos (0U) DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos) HRTIM_BDTUPR_TIMICR_Pos (1U) BDMA_FLAG_GL5 ((uint32_t)0x00100000) USART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF_Msk DMAMUX2_RequestGenerator4_BASE (DMAMUX2_BASE + 0x0110UL) SYSCFG_EXTICR1_EXTI2_PK ((uint32_t)0x00000A00) ADC_CALFACT_CALFACT_D_4 (0x010UL << ADC_CALFACT_CALFACT_D_Pos) RTC_ALARMSUBSECONDMASK_SS14_8 RTC_ALRMASSR_MASKSS_3 FMC_SDTRx_TWR_2 (0x4UL << FMC_SDTRx_TWR_Pos) LTDC_BLENDING_FACTOR1_CA 0x00000400U SDMMC_ICR_ACKTIMEOUTC_Msk (0x1UL << SDMMC_ICR_ACKTIMEOUTC_Pos) RCC_RTCCLKSOURCE_HSE_DIV37 (0x00025300U) __IM volatile const EXTI_PR1_PR7 EXTI_PR1_PR7_Msk PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1 DMA_REQUEST_TIM1_CH4 14U DFSDM_FLTCR1_RDMAEN_Pos (21U) JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos) GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 RCC_UART7CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE KR_KEY_RELOAD IWDG_KEY_RELOAD RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk SDMMC_STA_ACKFAIL_Pos (23U) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_CRCLPEN) IS_RCC_SYSCLK_DIV IS_RCC_HCLK IS_RCC_SCOPE_WWDG(WWDG) ((WWDG) == RCC_WWDG1) FLASH_CRCCR_CLEAN_CRC FLASH_CRCCR_CLEAN_CRC_Msk CLOCKSWITCH_TIMEOUT_VALUE (5000U) IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) RCC_AHB3LPENR_SDMMC1LPEN RCC_AHB3LPENR_SDMMC1LPEN_Msk HRTIM_FLTINR2_FLT5F HRTIM_FLTINR2_FLT5F_Msk SAI_xCR1_SAIEN_Pos (16U) QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk RCC_APB1HENR_OPAMPEN RCC_APB1HENR_OPAMPEN_Msk __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE CEC_ISR_TXEND_Pos (9U) FDCAN_TTLGT_GT_Pos (16U) RCC_UART8CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE ALL_CHANNELS ADC_ALL_CHANNELS LPTIM_IER_DOWNIE_Pos (6U) IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3)) PWR_D3CR_VOS_0 (0x1UL << PWR_D3CR_VOS_Pos) JPEG_CONFR6_VSF_Pos (8U) DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk HRTIM_OENR_TE2OEN_Pos (9U) I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT EXTI_IMR3_IM82_Pos (18U) FDCAN_NDAT1_ND10_Pos (10U) __SHRT_MAX__ 0x7fff __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART1LPEN) _NEWLIB_VERSION "4.1.0" HSEM_C1IER_ISE16_Msk (0x1UL << HSEM_C1IER_ISE16_Pos) FDCAN_TTLGT_GT FDCAN_TTLGT_GT_Msk LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos) USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) IS_BDMA_REQUEST(REQUEST) (((REQUEST) <= BDMA_REQUEST_ADC3)) RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) TIM12_BASE (D2_APB1PERIPH_BASE + 0x1800UL) ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) FDCAN_CCCR_NISO_Msk (0x1UL << FDCAN_CCCR_NISO_Pos) UART_WAKEUPMETHOD_IDLELINE 0x00000000U DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) HAL_FLASH_ERROR_RDP FLASH_FLAG_RDPERR __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET FLASH_OPTSR_SWAP_BANK_OPT_Msk (0x1UL << FLASH_OPTSR_SWAP_BANK_OPT_Pos) FDCAN_NDAT2_ND40 FDCAN_NDAT2_ND40_Msk SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos) HRTIM_CPT2CR_TB1SET_Pos (16U) MPU_RASR_S_Pos 18U __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_JPGDECLPEN)) I2C3_EV_IRQn __WINT_WIDTH__ 32 LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION __INT_LEAST64_TYPE__ long long int HRTIM_RST2R_TIMEVNT8_Msk (0x1UL << HRTIM_RST2R_TIMEVNT8_Pos) __FLT64_MAX__ 1.7976931348623157e+308F64 RCC_LPTIM2CLKSOURCE_PCLK4 RCC_LPTIM2CLKSOURCE_D3PCLK1 DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE ADC_CALFACT2_LINCALFACT ADC_CALFACT2_LINCALFACT_Msk ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOBRST) DMA2D_OCOLR_GREEN_1 DMA2D_OCOLR_GREEN_1_Msk ETH_MTLTQUR_UFPKTCNT_Msk (0x7FFUL << ETH_MTLTQUR_UFPKTCNT_Pos) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) == 0U) RTC_MONTH_SEPTEMBER ((uint8_t)0x09) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOBLPEN) PWR_CR1_ALS_Pos (17U) MDMA_CCR_BEX_Msk (0x1UL << MDMA_CCR_BEX_Pos) RCC_APB1LENR_SPI3EN_Pos (15U) ETH_MACCR_BL ETH_MACCR_BL_Msk HRTIM_PER_PER_Msk (0xFFFFUL << HRTIM_PER_PER_Pos) DMA_SxFCR_FS DMA_SxFCR_FS_Msk RTC_BKP19R RTC_BKP19R_Msk HRTIM_EEFR1_EE4FLTR_Pos (19U) DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk DMAMUX1_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator5_BASE) OPAMP1_CSR_TSTREF_Msk (0x1UL << OPAMP1_CSR_TSTREF_Pos) __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE RCC_D3AMR_BDMAAMEN_Msk (0x1UL << RCC_D3AMR_BDMAAMEN_Pos) HSEM_C1ISR_ISF20_Pos (20U) ADC_JDR2_JDATA_1 (0x00000002UL << ADC_JDR2_JDATA_Pos) HAL_SYSCFG_VREFBUF_TrimmingConfig ETH_DMACRDLAR_RDESLA ETH_DMACRDLAR_RDESLA_Msk SCB_DCCSW_SET_Pos 5U ETH_MACA0LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA0LR_ADDRLO_Pos) ETH_DMADSR_RPS_WAITING_Pos (12U) __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 RCC_D3CCIPR_SAI4BSEL RCC_D3CCIPR_SAI4BSEL_Msk EXTI_EMR2_EM43_Msk (0x1UL << EXTI_EMR2_EM43_Pos) ETH_DMADSR_TPS_WAITING ETH_DMADSR_TPS_WAITING_Msk EMR1 FLASH_CR_CRC_EN_Msk (0x1UL << FLASH_CR_CRC_EN_Pos) HRTIM_ADC4R_AD4TAC2 HRTIM_ADC4R_AD4TAC2_Msk RCC_PLLMUL_4 RCC_PLL_MUL4 ADC_OFR2_OFFSET2_Msk (0x3FFFFFFUL << ADC_OFR2_OFFSET2_Pos) ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) __RCSID_SOURCE(s) struct __hack SYSCFG_UR2_BORH_Msk (0x3UL << SYSCFG_UR2_BORH_Pos) TIM_CCMR1_OC1PE_Pos (3U) USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk RCC_AHB4ENR_GPIOHEN_Msk (0x1UL << RCC_AHB4ENR_GPIOHEN_Pos) USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) SDMMC_HARDWARE_FLOW_CONTROL_ENABLE SDMMC_CLKCR_HWFC_EN TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU) USB_OTG_GINTMSK_IEPINT_Pos (18U) FLASH_CR_EOPIE_Pos (16U) RTC_WPR_KEY_Pos (0U) __MISC_VISIBLE 1 STM32H7xx_HAL_SPI_H  EXTI_IMR3_IM75_Pos (11U) ETH_DMACRIWTR_RWT_Msk (0xFFUL << ETH_DMACRIWTR_RWT_Pos) OB_STDBY_RST_D1 0x00000000U DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL) EXTI_EMR3_EM71_Pos (7U) SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) EXTI_FTSR1_TR16 EXTI_FTSR1_TR16_Msk IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC12_COMMON) || ((INSTANCE) == ADC3_COMMON)) SWPMI_CR_DEACT SWPMI_CR_DEACT_Msk RCC_PLLCKSELR_PLLSRC_HSI ((uint32_t)0x00000000) FDCAN_ILE_EINT1 FDCAN_ILE_EINT1_Msk DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk HSEM_C1MISR_MISF30 HSEM_C1MISR_MISF30_Msk __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk CRC_INPUTDATA_INVERSION_HALFWORD CRC_CR_REV_IN_1 FDCAN_TTIR_GTW FDCAN_TTIR_GTW_Msk FDCAN_TTTS_EVTSEL_Msk (0x3UL << FDCAN_TTTS_EVTSEL_Pos) __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__)) SYSCFG_SWITCH_PC2_CLOSE ((uint32_t)0x00000000) CEC_CFGR_BREGEN_Pos (5U) MDMA_CISR_TCIF_Msk (0x1UL << MDMA_CISR_TCIF_Pos) HRTIM_RST2R_EXTVNT2_Msk (0x1UL << HRTIM_RST2R_EXTVNT2_Pos) I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) FTSR1 USB_OTG_TX0FD_Pos (16U) FTSR3 SAI4_Block_B_BASE (SAI4_BASE + 0x024UL) GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) LPTIM_CFGR2_IN1SEL LPTIM_CFGR2_IN1SEL_Msk HRTIM_BDMUPR_MCMP3_Msk (0x1UL << HRTIM_BDMUPR_MCMP3_Pos) ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos (2U) BDMA_CCR_DBM_Pos (15U) FDCAN_TURNA_NAV FDCAN_TURNA_NAV_Msk FDCAN_RXF1C_F1S_Pos (16U) ETH_MACMDIOAR_C45E_Msk (0x1UL << ETH_MACMDIOAR_C45E_Pos) __HAL_MDMA_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CISR & (__FLAG__)) RCC_PLL3FRACR_FRACN3 RCC_PLL3FRACR_FRACN3_Msk __GNUCLIKE_BUILTIN_MEMCPY 1 EXTI_RTSR1_TR2 EXTI_RTSR1_TR2_Msk D2CCIP1R IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HOURFORMAT_12) || ((FORMAT) == RTC_HOURFORMAT_24)) __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__,__FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) GPIO_PIN_15 ((uint16_t)0x8000) RCC_AHB3ENR_MDMAEN_Msk (0x1UL << RCC_AHB3ENR_MDMAEN_Pos) FMC_PATT_ATTWAIT_Pos (8U) GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk FMC_BWTRx_BUSTURN_Pos (16U) ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) ETH_MTLRQDR_RRCSTS_FLUSHING_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_FLUSHING_Pos) DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk HRTIM_TIMCR_PREEN_Msk (0x1UL << HRTIM_TIMCR_PREEN_Pos) SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) HRTIM_RSTER_TIMCCMP4_Msk (0x1UL << HRTIM_RSTER_TIMCCMP4_Pos) DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos) ADC_JDR3_JDATA_14 (0x00004000UL << ADC_JDR3_JDATA_Pos) __BKPT(value) __ASM volatile ("bkpt "#value) FDCAN_TTLGT_LT FDCAN_TTLGT_LT_Msk __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM3LPEN) QUADSPI_FCR_CTOF_Pos (4U) RCC_SWPMI1CLKSOURCE_HSI RCC_D2CCIP1R_SWPSEL __HAL_PCD_UNGATE_PHYCLOCK(__HANDLE__) *(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE) &= ~(USB_OTG_PCGCCTL_STOPCLK) DBGMCU_APB1LFZ1_DBG_TIM7 DBGMCU_APB1LFZ1_DBG_TIM7_Msk DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos) I2C_DIRECTION_TRANSMIT (0x00000000U) D2CCIP2R ETH_MACHWF1R_PTOEN ETH_MACHWF1R_PTOEN_Msk ADC_JDR4_JDATA_3 (0x00000008UL << ADC_JDR4_JDATA_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RCC_AHB1ENR_USB1OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSEN_Pos) SYSCFG_CFGR_DTCML_Pos (13U) __HAL_RCC_VREF_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_VREFAMEN) FMC_PCR_ECCEN_Pos (6U) TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 __HAL_SPI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) FLASH_ACR_LATENCY_12WS (0x0000000CUL) RCC_APB3RSTR_LTDCRST RCC_APB3RSTR_LTDCRST_Msk FLASH_BASE FLASH_BANK1_BASE HRTIM_ADC4R_AD4MC1_Pos (0U) _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0) RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE RNG_SR_SEIS RNG_SR_SEIS_Msk RCC_AHB4LPENR_GPIOILPEN_Pos (8U) TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) RTC_Alarm_IRQn HRTIM_RST1R_EXTVNT9_Pos (29U) DMA_SxCR_DIR_Pos (6U) LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos) HRTIM_EECR1_EE5SNS_Msk (0x3UL << HRTIM_EECR1_EE5SNS_Pos) SDMMC_DCTRL_FIFORST_Msk (0x1UL << SDMMC_DCTRL_FIFORST_Pos) FMC_BTRx_ADDHLD_1 (0x2UL << FMC_BTRx_ADDHLD_Pos) ETH_DMACIER_AIE_Pos (14U) GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) EXTI_SWIER1_SWIER10 EXTI_SWIER1_SWIER10_Msk ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk)) __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE PWR_WKUPFR_WKUPF5_Pos (4U) USB_OTG_DIEPMSK_EPDM_Pos (1U) FMC_PMEM_MEMHOLD_0 (0x01UL << FMC_PMEM_MEMHOLD_Pos) ADC_OFR4_OFFSET4_9 (0x0000200UL << ADC_OFR4_OFFSET4_Pos) SPI_CFG2_MSSI_3 (0x8UL << SPI_CFG2_MSSI_Pos) HRTIM_CR2_TESWU_Pos (5U) ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos) __UDQ_IBIT__ 0 TIM15_AF1_BKDF1BK2E TIM15_AF1_BKDF1BK2E_Msk TIM_DIER_TDE TIM_DIER_TDE_Msk GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) HRTIM_FLTINR1_FLT1F_Pos (3U) ETH_MACISR_MMCIS ETH_MACISR_MMCIS_Msk __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_LPTIM1EN) RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) OB_RDP_LEVEL_1 0x5500U RCC_APB1LLPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LLPENR_LPTIM1LPEN_Pos) GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) HRTIM_BDTUPR_TIMDIER_Msk (0x1UL << HRTIM_BDTUPR_TIMDIER_Pos) FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos) HRTIM_EECR1_EE2SRC_0 (0x1UL << HRTIM_EECR1_EE2SRC_Pos) EXTI_SWIER1_SWIER3_Pos (3U) FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) HRTIM_MCR_SYNC_SRC HRTIM_MCR_SYNC_SRC_Msk ADC_OFR1_OFFSET1_19 (0x0080000UL << ADC_OFR1_OFFSET1_Pos) DMA_LISR_TEIF1_Pos (9U) SDMMC_MASK_DABORTIE_Pos (11U) FLASH_CR_LOCK_Pos (0U) FDCAN_IR_RF1F FDCAN_IR_RF1F_Msk HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 TIM_CCER_CC2NP_Pos (7U) FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP __INT16 "h" RTC_CR_WUTE RTC_CR_WUTE_Msk HRTIM_ADC1R_AD1TDC3 HRTIM_ADC1R_AD1TDC3_Msk OPAMP2_CSR_PGGAIN_Pos (14U) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) ETH_MACTFCR_DZPQ_Msk (0x1UL << ETH_MACTFCR_DZPQ_Pos) ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) LPTIM_CMP_CMP_Pos (0U) RCC_MCODIV_1 RCC_CFGR_MCO1PRE_0 FDCANCCU_CCFG_BCC FDCANCCU_CCFG_BCC_Msk __SCB_DCACHE_LINE_SIZE 32U __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != 0U) USART_CR1_TXEIE_TXFNFIE_Pos (7U) RCC_APB1LRSTR_CECRST_Msk (0x1UL << RCC_APB1LRSTR_CECRST_Pos) HRTIM_TIMCR_UPDGAT HRTIM_TIMCR_UPDGAT_Msk EXTI_EMR3_EM65_Msk (0x1UL << EXTI_EMR3_EM65_Pos) EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos) FDCAN_TTILS_SE1S_Msk (0x1UL << FDCAN_TTILS_SE1S_Pos) DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) EXTI_EMR2_EM58 EXTI_EMR2_EM58_Msk HAL_SPI_ERROR_UNKNOW (0x00000200UL) HRTIM_DTR_DTPRSC_2 (0x4UL << HRTIM_DTR_DTPRSC_Pos) RCC_PLL3_DIVP RCC_PLLCFGR_DIVP3EN RCC_D2CFGR_D2PPRE1_DIV8 RCC_D2CFGR_D2PPRE1_DIV8_Msk RCC_APB1LLPENR_TIM4LPEN_Pos (2U) CoreDebug_DHCSR_C_DEBUGEN_Pos 0U ODEN_BitNumber ODEN_BIT_NUMBER RCC_CR_HSIDIVF_Pos (5U) DMA_REQUEST_HRTIM_MASTER 95U ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos) FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos) WWDG_CR_WDGA WWDG_CR_WDGA_Msk DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos) RTC_TIMEOUT_VALUE 1000u CICR BDMA_REQUEST_GENERATOR6 7U unsigned +0 SPI3_IRQn HSEM_R_PROCID_Pos (0U) LPUART1_BASE (D3_APB1PERIPH_BASE + 0x0C00UL) DFSDM1_FLT2_IRQn FMC_BCRx_WREN FMC_BCRx_WREN_Msk FDCAN_TTTMC_TMSA_Pos (2U) HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk SYSCFG_CFGR_CM7L SYSCFG_CFGR_CM7L_Msk FDCAN_IR_RF1N FDCAN_IR_RF1N_Msk HRTIM_RSTR_EXTEVNT5_Msk (0x1UL << HRTIM_RSTR_EXTEVNT5_Pos) __INT_FAST16_WIDTH__ 32 RCC_LPTIM1CLKSOURCE_PCLK1 RCC_LPTIM1CLKSOURCE_D2PCLK1 USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) HRTIM_IER_FLT2_Msk (0x1UL << HRTIM_IER_FLT2_Pos) GPIO_BSRR_BR4_Pos (20U) SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk RCC_D3CCIPR_LPTIM345SEL_Pos (13U) FDCAN_TTRMC_RMPS_Pos (31U) TIM_CR2_OIS1_Pos (8U) BDMA_Channel1_BASE (BDMA_BASE + 0x001CUL) FMC_SDRAM_CLOCK_PERIOD_3 (0x00000C00U) HRTIM_CPT1CR_TC1RST_Msk (0x1UL << HRTIM_CPT1CR_TC1RST_Pos) SDMMC_CMD_SD_APP_CHANGE_SECURE_AREA ((uint8_t)49U) EXTI_LINE_35 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x03U) MDMA_IT_TE ((uint32_t)MDMA_CCR_TEIE) RCC_AHB2ENR_D2SRAM2EN RCC_AHB2ENR_SRAM2EN SDMMC_CMD_SD_APP_SECURE_ERASE ((uint8_t)38U) FMC_BCRx_WREN_Msk (0x1UL << FMC_BCRx_WREN_Pos) FDCAN_IR_RF1L FDCAN_IR_RF1L_Msk SPI_SR_RXWNE_Pos (15U) RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) HRTIM_ADC1R_AD1TAC2_Pos (10U) HRTIM_CPT1CR_EXEV10CPT_Pos (11U) RCC_D1CFGR_HPRE_DIV4_Pos (0U) SPI_DATASIZE_23BIT (0x00000016UL) __INTMAX_TYPE__ long long int LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) _ATEXIT_SIZE 32 HRTIM_CPT2CR_TIMECMP2_Pos (31U) __SDMMC_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != 0U) _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var))) USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) TIM_CR1_UIFREMAP_Pos (11U) GPIO_AF6_UART4 ((uint8_t)0x06) PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4 I2C_CR1_DNF I2C_CR1_DNF_Msk SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE RCC_PLL3VCIRANGE_3 RCC_PLLCFGR_PLL3RGE_3 COMP_OR_AFOPG4 COMP_OR_AFOPG4_Msk RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) ADC_CDR2_RDATA_ALT ADC_CDR2_RDATA_ALT_Msk __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED SPI_FIFO_THRESHOLD_02DATA (0x00000020UL) LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) SYSCFG_EXTICR1_EXTI0_PH ((uint32_t)0x00000007) DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED RTC_TAMPCR_TAMPPUDIS_Pos (15U) FMC_BCR1_FMCEN FMC_BCR1_FMCEN_Msk __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOFRST) FLASH_CCR_CLR_EOP FLASH_CCR_CLR_EOP_Msk EXTI_RTSR2_TR49_Msk (0x1UL << EXTI_RTSR2_TR49_Pos) FPU_FPDSCR_FZ_Pos 24U __GCC_ASM_FLAG_OUTPUTS__ 1 __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE __HAL_RCC_PLL3_CONFIG(__PLL3M__,__PLL3N__,__PLL3P__,__PLL3Q__,__PLL3R__) do{ MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM3) , ( (__PLL3M__) <<20U)); WRITE_REG (RCC->PLL3DIVR , ( (((__PLL3N__) - 1U ) & RCC_PLL3DIVR_N3) | ((((__PLL3P__) -1U ) << 9U) & RCC_PLL3DIVR_P3) | ((((__PLL3Q__) -1U) << 16U) & RCC_PLL3DIVR_Q3) | ((((__PLL3R__) - 1U) << 24U) & RCC_PLL3DIVR_R3))); } while(0) CIER SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos) __GXX_ABI_VERSION 1014 __HAL_DBGMCU_UnFreeze_LPTIM5() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM5)) RCC_D2CCIP1R_SAI23SEL_0 (0x1UL << RCC_D2CCIP1R_SAI23SEL_Pos) HRTIM_BMCR_BMCLK_1 (0x2UL << HRTIM_BMCR_BMCLK_Pos) TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk FMC_PMEM_MEMHIZ_6 (0x40UL << FMC_PMEM_MEMHIZ_Pos) ETH_MACDR_TFCSTS_WAIT_Pos (17U) DMAMUX_CxCR_DMAREQ_ID_7 (0x80UL << DMAMUX_CxCR_DMAREQ_ID_Pos) DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) SPI6_BASE (D3_APB1PERIPH_BASE + 0x1400UL) SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk HRTIM_ADC3R_AD3TEPER_Pos (31U) ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk FDCAN_TTOST_AWE FDCAN_TTOST_AWE_Msk ADC_SQR1_SQ4_Pos (24U) __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOJRST) ETH_MTLOMR_CNTPRST ETH_MTLOMR_CNTPRST_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos) TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) FMC_PCR_TAR FMC_PCR_TAR_Msk SPI_CR1_SPE SPI_CR1_SPE_Msk WWDG1_BASE (D1_APB1PERIPH_BASE + 0x3000UL) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) COMP_CFGRx_PWRMODE_Msk (0x3UL << COMP_CFGRx_PWRMODE_Pos) __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) RCC_USBCLKSOURCE_PLL RCC_D2CCIP2R_USBSEL_0 MDMA_Channel9 ((MDMA_Channel_TypeDef *)MDMA_Channel9_BASE) RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) DMA_FLAG_FEIF0_4 ((uint32_t)0x00000001U) GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) CIFR HSEM_C1ISR_ISF5_Msk (0x1UL << HSEM_C1ISR_ISF5_Pos) FLASH_PROGRAMMING_DELAY_1 FLASH_ACR_WRHIGHFREQ_0 PWR_EXTI_LINE_AVD EXTI_IMR1_IM16 SYSCFG_UR11_SAEND_BANK2_Msk (0xFFFUL << SYSCFG_UR11_SAEND_BANK2_Pos) HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT 2U DMA2D_OCOLR_RED_1_Pos (16U) RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) __HAL_RCC_HSEM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) == 0U) TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos) SWPMI_CR_TXMODE_Msk (0x1UL << SWPMI_CR_TXMODE_Pos) FMC_SDRAM_WRITE_PROTECTION_DISABLE (0x00000000U) __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET FDCAN_NDAT1_ND6_Pos (6U) __INTMAX_MAX__ 0x7fffffffffffffffLL ETH_MACA0HR_AE_Msk (0x1UL << ETH_MACA0HR_AE_Pos) __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->ISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET FDCANCCU_CREL_DAY FDCANCCU_CREL_DAY_Msk QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) HRTIM_FLTINR1_FLT3SRC HRTIM_FLTINR1_FLT3SRC_Msk HRTIM_FLTINR1_FLT2SRC_Pos (10U) __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC FDCAN_IR_TFE_Msk (0x1UL << FDCAN_IR_TFE_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk HRTIM_BMTRGR_TBCMP1_Pos (13U) SYSCFG_ETHInterface HRTIM_BMTRGR_TDCMP2_Msk (0x1UL << HRTIM_BMTRGR_TDCMP2_Pos) SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos) HRTIM_DTR_DTPRSC_0 (0x1UL << HRTIM_DTR_DTPRSC_Pos) FLASH_SR_WBNE_Pos (1U) HRTIM_BMCR_MTBM_Msk (0x1UL << HRTIM_BMCR_MTBM_Pos) RCC_D3AMR_CRCAMEN_Pos (19U) RCC_APB1LLPENR_UART7LPEN RCC_APB1LLPENR_UART7LPEN_Msk COMP_CFGRx_PWRMODE_Pos (12U) SPI_MODE_MASTER SPI_CFG2_MASTER __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) != 0U) HRTIM_MCR_SYNC_IN HRTIM_MCR_SYNC_IN_Msk HRTIM_ADC4R_AD4TBC4 HRTIM_ADC4R_AD4TBC4_Msk HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos) DMAMUX_CFR_CSOF14_Msk (0x1UL << DMAMUX_CFR_CSOF14_Pos) RCC_APB1LLPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM14LPEN_Pos) GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) ADC_OFR2_OFFSET2_6 (0x0000040UL << ADC_OFR2_OFFSET2_Pos) MDMA_CCR_PL_1 (0x2UL << MDMA_CCR_PL_Pos) FDCAN_RXF0A_F0AI_Pos (0U) M_PI_4 0.78539816339744830962 DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ (1U << 1) USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__) do{ (__HANDLE__)->Instance->WPR = 0xCAU; (__HANDLE__)->Instance->WPR = 0x53U; } while(0u) __HAL_RCC_HSEM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) != 0U) LTDC_SRCR_IMR_Pos (0U) DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE RCC_AHB1LPENR_ETH1MACLPEN RCC_AHB1LPENR_ETH1MACLPEN_Msk SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos) UART_PRESCALER_DIV4 0x00000002U HRTIM_CPT1CR_TC1SET HRTIM_CPT1CR_TC1SET_Msk SDMMC_DATABLOCK_SIZE_2048B (SDMMC_DCTRL_DBLOCKSIZE_0| SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3) __HAL_RCC_LPTIM4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM4LPEN) HRTIM1 ((HRTIM_TypeDef *) HRTIM1_BASE) FDCAN_TTRMC_RID FDCAN_TTRMC_RID_Msk CEC_ISR_RXEND_Pos (1U) SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ ETH_MACHWF1R_ADDR64_48 (0x2UL << ETH_MACHWF1R_ADDR64_Pos) FMC_BTRx_ADDSET_Msk (0xFUL << FMC_BTRx_ADDSET_Pos) DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk FDCAN_TXEFS_EFFL FDCAN_TXEFS_EFFL_Msk HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) __has_feature(x) 0 ETH_MTLRQOMR_RSF ETH_MTLRQOMR_RSF_Msk HSEM_C1ISR_ISF18_Pos (18U) SYSCFG_PMCR_PC3SO_Pos (27U) SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos) ETH_MMCTLPIMSTR_TXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCTLPIMSTR_TXLPIUSC_Pos) TIM_DMABASE_PSC 0x0000000AU USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) ETH_MTLTQOMR_FTQ ETH_MTLTQOMR_FTQ_Msk SCB_ABFSR_DTCM_Pos 1U RTC_ATAMP_5 4u HRTIM_ADC3R_AD3TDC4_Msk (0x1UL << HRTIM_ADC3R_AD3TDC4_Pos) SWPMI_ICR_CRXBFF SWPMI_ICR_CRXBFF_Msk IS_LTDC_CFBLNBR(__CFBLNBR__) ((__CFBLNBR__) <= LTDC_LINE_NUMBER) DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos) SCB_CTR_ERG_Pos 20U __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC)) ETH_MACIER_PHYIE_Msk (0x1UL << ETH_MACIER_PHYIE_Pos) USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk FMC_PMEM_MEMSET_Msk (0xFFUL << FMC_PMEM_MEMSET_Pos) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk HRTIM_MCMP1R_MCMP1R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP1R_Pos) RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) HAL_BUSY ADC_OFR2_OFFSET2_11 (0x0000800UL << ADC_OFR2_OFFSET2_Pos) SDMMC_TRANSFER_DIR_TO_CARD ((uint32_t)0x00000000U) RTC_BKP25R_Pos (0U) FMC_BCRx_CPSIZE_1 (0x2UL << FMC_BCRx_CPSIZE_Pos) DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 SWPMI_ISR_TXUNRF_Pos (4U) EXTI_IMR3_IM86 EXTI_IMR3_IM86_Msk __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING DMA_LISR_DMEIF3_Pos (24U) IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_2)) RCC_APB1LENR_I2C3EN_Msk (0x1UL << RCC_APB1LENR_I2C3EN_Pos) DMA_REQUEST_SPI1_RX 37U ETH_MACL3L4CR_L3HDBM_Pos (11U) TIM_SR_CC1OF TIM_SR_CC1OF_Msk ETH_MMCTMCGPR_TXMULTCOLG_Pos (0U) ETH_MACCR_GPSLCE_Msk (0x1UL << ETH_MACCR_GPSLCE_Pos) SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos) GPIO_OSPEEDR_OSPEED7_Pos (14U) USART_CR2_RTOEN_Pos (23U) HAL_InitTick HAL_SD_ERROR_NONE SDMMC_ERROR_NONE RCC_CSICFGR_CSITRIM_5 (0x20UL << RCC_CSICFGR_CSITRIM_Pos) FDCAN_TTIR_SOG_Msk (0x1UL << FDCAN_TTIR_SOG_Pos) TIM15_AF1_BKCMP2E_Pos (2U) SWPMI_ICR_CRDYF_Pos (11U) SPI_I2SCFGR_WSINV SPI_I2SCFGR_WSINV_Msk EXTI_RTSR1_TR EXTI_RTSR1_TR_Msk QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 SDMMC_OCR_COM_CRC_FAILED ((uint32_t)0x00800000U) USB_OTG_FS_PERIPH_BASE USB2_OTG_FS_PERIPH_BASE MDMA_CISR_CTCIF_Msk (0x1UL << MDMA_CISR_CTCIF_Pos) DMAMUX1_RequestGenerator6_BASE (DMAMUX1_BASE + 0x0118UL) GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk STM32H7xx_HAL_RCC_H  PWR_WAKEUP_PIN6 PWR_WKUPEPR_WKUPEN6 RCC_IT_PLL2RDY (0x00000080U) RCC_AHB1ENR_ETH1MACEN_Msk (0x1UL << RCC_AHB1ENR_ETH1MACEN_Pos) __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) FDCAN_TTOCN_ESCN_Msk (0x1UL << FDCAN_TTOCN_ESCN_Pos) SWPMI_ICR_CTXUNRF_Pos (4U) HRTIM_ADC1R_AD1EEV4 HRTIM_ADC1R_AD1EEV4_Msk EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk WINT_MIN (__WINT_MIN__) HAL_I2C_ERROR_NONE (0x00000000U) ETH_MACCR_GPSLCE ETH_MACCR_GPSLCE_Msk RCC_MCO1 (0x00000000U) HRTIM_SET1R_MSTCMP1_Pos (8U) ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk ETH_MACTFCR_PLT_MINUS36_Pos (5U) I2C_RELOAD_MODE I2C_CR2_RELOAD ___int32_t_defined 1 USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk ADC_OFR4_OFFSET4_3 (0x0000008UL << ADC_OFR4_OFFSET4_Pos) FMC_PCR_PWID_Pos (4U) RCC_AHB1LPENR_USB2OTGHSLPEN_Msk RCC_AHB1LPENR_USB2OTGFSLPEN_Msk RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) MDMA_CIFCR_CBTIF MDMA_CIFCR_CBTIF_Msk DMA_LIFCR_CTEIF3_Pos (25U) RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) HAL_SPI_ERROR_FRE (0x00000008UL) FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos) TIM_CCMR1_CC2S_Pos (8U) USB_OTG_TX0FSA_Pos (0U) FLASH_CR_START FLASH_CR_START_Msk OPAMP2_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETN_Pos) DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 I2C_CR1_TXIE I2C_CR1_TXIE_Msk DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk SYSCFG_UR5_MESAD_BANK1_Msk (0x1UL << SYSCFG_UR5_MESAD_BANK1_Pos) TIM3_AF1_ETRSEL_Msk (0xFUL << TIM3_AF1_ETRSEL_Pos) TIM_TS_ITR5 (TIM_SMCR_TS_0 | TIM_SMCR_TS_3) PWR_WAKEUP_FLAG1 PWR_WKUPFR_WKUPF1 SPI_CFG2_SSM SPI_CFG2_SSM_Msk DMA_REQUEST_TIM2_CH2 19U RCC_D2CFGR_D2PPRE1_0 (0x1UL << RCC_D2CFGR_D2PPRE1_Pos) FMC_BTRx_BUSTURN FMC_BTRx_BUSTURN_Msk SDMMC_DCTRL_RWMOD_Pos (10U) USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __UINT_FAST64_MAX__ 0xffffffffffffffffULL USB_OTG_GCCFG_PDET_Msk (0x1UL << USB_OTG_GCCFG_PDET_Pos) INJECTED_CHANNELS ADC_INJECTED_CHANNELS ETH_DMACSR_TPS_Pos (1U) EXTI_IMR2_IM51_Msk (0x1UL << EXTI_IMR2_IM51_Pos) APSR_C_Pos 29U GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk TIM_SR_B2IF_Pos (8U) FDCAN_NDAT1_ND6_Msk (0x1UL << FDCAN_NDAT1_ND6_Pos) SysTick_CTRL_ENABLE_Pos 0U RCC_PLLCKSELR_DIVM1_1 (0x02UL << RCC_PLLCKSELR_DIVM1_Pos) LTDC_CPSR_CXPOS_Pos (16U) EXTI_D3PCR1L_PCS10_Pos (20U) DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk PWR_WAKEUP_PIN2 PWR_WKUPEPR_WKUPEN2 RCC_LPTIM3CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 FDCANCCU_CCFG_SWR FDCANCCU_CCFG_SWR_Msk SPI_DATASIZE_32BIT (0x0000001FUL) FMC_BCR1_BMAP_Pos (24U) SCB_CPUID_IMPLEMENTER_Pos 24U EXTI_EMR3_EM78 EXTI_EMR3_EM78_Msk HRTIM_BMCR_TBBM HRTIM_BMCR_TBBM_Msk CEC_CFGR_LSTN_Pos (31U) DFSDM1_FLT1_IRQn RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 HRTIM_SET2R_EXTVNT4_Pos (24U) RCC_MCODIV_11 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) USART_CR2_SWAP USART_CR2_SWAP_Msk TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) HSEM_RLR_PROCID_Pos (0U) EXTI_EMR2_EM46_Msk (0x1UL << EXTI_EMR2_EM46_Pos) TIM2_BASE (D2_APB1PERIPH_BASE + 0x0000UL) FDCAN_ILS_PEDE FDCAN_ILS_PEDE_Msk ETH_MACTSCR_TSIPV6ENA_Pos (12U) ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) USB_OTG_DCFG_DAD_Pos (4U) FMC_NORSRAM_FLASH_ACCESS_ENABLE (0x00000040U) JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos) DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk HSEM_C1ICR_ISC24_Pos (24U) EXTI_SWIER1_SWIER19_Msk (0x1UL << EXTI_SWIER1_SWIER19_Pos) SDMMC_CMD_APP_SD_SET_BUSWIDTH ((uint8_t)6U) I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) ADC_CR_ADSTART_Pos (2U) RCC_D1CFGR_D1PPRE_Pos (4U) __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM3RST) RTC_CR_SUB1H RTC_CR_SUB1H_Msk I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) ETH_MTLOMR_CNTCLR_Pos (9U) __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) USB_OTG_MODE_DRD 2U ETH_MTLTQDR_PTXQ ETH_MTLTQDR_PTXQ_Msk MDMA_DEST_DEC_WORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_1) TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) HSEM_C1ICR_ISC29_Msk (0x1UL << HSEM_C1ICR_ISC29_Pos) FDCAN_TTCSM_CSM_Msk (0xFFFFUL << FDCAN_TTCSM_CSM_Pos) DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) ETH_DMADSR_RPS_CLOSING_Pos (12U) RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE PWR_CSR1_ACTVOS_0 (0x1UL << PWR_CSR1_ACTVOS_Pos) __HAL_DBGMCU_UnFreeze_TIM8() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM8)) ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos) SDMMC_CLKCR_HWFC_EN_Pos (17U) EXTI_EMR3_EM80_Pos (16U) ETH_MTLOMR_DTXSTS ETH_MTLOMR_DTXSTS_Msk FMC_SDTRx_TRCD_Pos (24U) MDMA_CBRUR_SUV MDMA_CBRUR_SUV_Msk TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos) CSR_RTCRST_BB RCC_CSR_RTCRST_BB DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk RTC_TAMPCR_TAMPXE RTC_TAMPER_X MODE_INPUT (0x0uL << GPIO_MODE_Pos) SDMMC_TRANSFER_DIR_TO_SDMMC SDMMC_DCTRL_DTDIR HRTIM_EEFR2_EE7FLTR_0 (0x1UL << HRTIM_EEFR2_EE7FLTR_Pos) ETH_MACHWF1R_RXFIFOSIZE_Pos (0U) RCC_IT_CSSLSE RCC_IT_LSECSS LPTIM_ISR_CMPOK_Pos (3U) PWR_LDO_SUPPLY PWR_CR3_LDOEN USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) SDMMC_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK ((uint8_t)25U) __HAL_RCC_PLL2FRACN_CONFIG(__RCC_PLL2FRACN__) MODIFY_REG(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2,((uint32_t)(__RCC_PLL2FRACN__) << RCC_PLL2FRACR_FRACN2_Pos)) TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U ETH_MACVTR_VL_CFIDEI_Pos (12U) HRTIM_TIMDIER_CMP3DE_Pos (18U) I2C_OAR2_OA2MASK07_Pos (8U) I2C3_BASE (D2_APB1PERIPH_BASE + 0x5C00UL) SPDIFRX_DR0_PT_Pos (28U) ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk __ARM_ARCH 7 DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos) TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) DCMI_CR_OELS DCMI_CR_OELS_Msk HRTIM_EECR1_EE5SNS_0 (0x1UL << HRTIM_EECR1_EE5SNS_Pos) IS_LTDC_VSPOL(__VSPOL__) (((__VSPOL__) == LTDC_VSPOLARITY_AL) || ((__VSPOL__) == LTDC_VSPOLARITY_AH)) ETH_MTLRQOMR_RFA_Msk (0x7UL << ETH_MTLRQOMR_RFA_Pos) SPDIFRX_IFCR_OVRCF_Pos (3U) DFSDM_CHCFGR1_CKOUTDIV_Pos (16U) USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) ETH_DMADSR_RPS_WAITING ETH_DMADSR_RPS_WAITING_Msk USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk DBGMCU_APB1HFZ1_DBG_FDCAN_Msk (0x1UL << DBGMCU_APB1HFZ1_DBG_FDCAN_Pos) HAL_SPI_ERROR_NONE (0x00000000UL) FLASH_FLAG_WRPERR_BANK2 (FLASH_SR_WRPERR | 0x80000000U) __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI2EN) HRTIM_MDIER_SYNCIE_Pos (5U) ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || ((OUTPUT) == RTC_CALIBOUTPUT_1HZ)) DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk MDMA_CISR_BTIF_Pos (3U) FDCAN_PSR_EW FDCAN_PSR_EW_Msk HRTIM_MDIER_MCMP3IE_Pos (2U) UART8 ((USART_TypeDef *) UART8_BASE) RCC_CSI_ON RCC_CR_CSION __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) != 0U) SAI_xFRCR_FSPO SAI_xFRCR_FSPOL USB_OTG_ULPI_PHY 1U COMP_OR_AFOPI1_Msk (0x1UL << COMP_OR_AFOPI1_Pos) HRTIM_EECR2_EE7SNS_Pos (9U) __pure2 __attribute__((__const__)) USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk SCnSCB_ACTLR_DISCRITAXIRUR_Msk (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos) __weak_symbol __attribute__((__weak__)) __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET RCC_APB1LLPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART5LPEN_Pos) SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos) TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE __FLT32X_MIN_EXP__ (-1021) __HAL_RCC_DTCM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) == 0U) ETH_MACLCSR_LPITXA_Msk (0x1UL << ETH_MACLCSR_LPITXA_Pos) TIM_SMCR_TS_4 (0x20000UL << TIM_SMCR_TS_Pos) ADC_JSQR_JSQ2_Pos (15U) SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos) EXTI_D3PMR1_MR20 EXTI_D3PMR1_MR20_Msk __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE RCC_CFGR_SW_Pos (0U) EXTI_D3PMR1_MR14_Pos (14U) TIM8_AF2_BK2CMP2E_Pos (2U) SDMMC_FLAG_IDMATE SDMMC_STA_IDMATE TIM_EGR_CC4G_Pos (4U) ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk HRTIM_TIMDIER_RSTDE HRTIM_TIMDIER_RSTDE_Msk USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk RTC_ALRMBSSR_MASKSS_Pos (24U) ETH_DMACSR_RPS ETH_DMACSR_RPS_Msk __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk EXTI_D3PCR2H_PCS48 EXTI_D3PCR2H_PCS48_Msk SPI_CFG2_MIDI_2 (0x4UL << SPI_CFG2_MIDI_Pos) RCC_CRS_SYNC_SOURCE_USB1 CRS_CFGR_SYNCSRC_1 HRTIM_RSTR_MSTCMP3_Msk (0x1UL << HRTIM_RSTR_MSTCMP3_Pos) HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT FLASH_CR_SNECCERRIE_Pos (25U) FDCAN_NDAT1_ND9_Msk (0x1UL << FDCAN_NDAT1_ND9_Pos) SDMMC_TRANSCEIVER_NOT_PRESENT ((uint32_t)0x00000001U) DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) ETH_MACHWF1R_ADVTHWORD_Msk (0x1UL << ETH_MACHWF1R_ADVTHWORD_Pos) GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) GPIO_AF11_LTDC ((uint8_t)0x0B) EXTI_CONFIG (0x02UL << EXTI_PROPERTY_SHIFT) SYSCFG_EXTICR3_EXTI10_PB ((uint32_t)0x00000100) JPEG_CR_EOCIE_Pos (5U) TPI_TRIGGER_TRIGGER_Pos 0U RCC_CIFR_PLLRDYF_Pos (6U) RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) __FP_FAST_FMAF32 1 PWR_WKUPFR_WKUPF6 PWR_WKUPFR_WKUPF6_Msk __HAL_RCC_LPTIM2_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM2RST) FLASH_SR_STRBERR FLASH_SR_STRBERR_Msk TIM16_AF1_BKCMP2P_Pos (11U) __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM13LPEN) IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || ((SIZE) == I2C_MEMADD_SIZE_16BIT)) LTDC_LxCR_COLKEN_Pos (1U) GPIO_AF11_COMP1 ((uint8_t)0x0B) LPTIM_CFGR_WAVPOL_Pos (21U) RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) ADC_JSQR_JEXTSEL_1 (0x02UL << ADC_JSQR_JEXTSEL_Pos) SCnSCB_ACTLR_DISISSCH1_Msk (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos) __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE ETH_MACTSCR_TSENMACADDR_Pos (18U) RCC_MCO2SOURCE_PLL2PCLK RCC_CFGR_MCO2_0 DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk HRTIM_EEFR2_EE7FLTR_Pos (7U) RCC_CFGR_SW_HSI (0x00000000UL) RCC_D2CCIP1R_SAI23SEL_Pos (6U) FLASH_CRCDATA_CRC_DATA_Msk (0xFFFFFFFFUL << FLASH_CRCDATA_CRC_DATA_Pos) RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE DFSDM_FLTAWHTR_AWHT_Pos (8U) LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk QUADSPI_CR_FTHRES_Msk (0xFUL << QUADSPI_CR_FTHRES_Pos) RCC_APB1_DIV16 RCC_D2CFGR_D2PPRE1_DIV16 ARM_MPU_CACHEP_NOCACHE 0U USART_ISR_RXNE_RXFNE_Pos (5U) RCC_APB1LRSTR_UART7RST_Pos (30U) SPI_IFCR_TSERFC SPI_IFCR_TSERFC_Msk IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || ((__DMATX__) == UART_DMA_TX_ENABLE)) __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0) HRTIM_FLTINR1_FLT1E HRTIM_FLTINR1_FLT1E_Msk RCC_D3AMR_RTCAMEN RCC_D3AMR_RTCAMEN_Msk __int_fast32_t_defined 1 DFSDM_FLTCR2_CKABIE_Pos (6U) SDMMC_MASK_CMDSENTIE_Pos (7U) MPU ((MPU_Type *) MPU_BASE ) DFSDM_CHAWSCDR_SCDT_Pos (0U) DLYB_MAX_SELECT ((uint32_t)0x0000000CU) USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) DBGMCU_APB1HFZ1_DBG_FDCAN_Pos (8U) DFSDM_FLTCR2_JOVRIE_Pos (2U) DMA_SxCR_PBURST_Pos (21U) EXTI_SWIER1_SWIER2 EXTI_SWIER1_SWIER2_Msk QSPI_CS_HIGH_TIME_8_CYCLE ((uint32_t)QUADSPI_DCR_CSHT) BDMA_IFCR_CGIF1_Pos (4U) PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Pos (5U) SPI_CFG2_MSSI SPI_CFG2_MSSI_Msk TIM_TS_ITR9 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) RTC_CR_REFCKON RTC_CR_REFCKON_Msk __HAL_RCC_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) HRTIM_ADC4R_AD4TERST_Msk (0x1UL << HRTIM_ADC4R_AD4TERST_Pos) I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) RTC_ALRMAR_MNT_Pos (12U) HRTIM_DTR_DTF_7 (0x080UL << HRTIM_DTR_DTF_Pos) FDCAN_NDAT2_ND48_Pos (16U) GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk FDCAN_TEST_LBCK FDCAN_TEST_LBCK_Msk ETH_MACIER_LPIIE ETH_MACIER_LPIIE_Msk RCC_SPI1CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER _INTMAX_T_DECLARED  ETH_MACMDIOAR_CR_Msk (0xFUL << ETH_MACMDIOAR_CR_Pos) FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos) ETH_MTLISR_QIS ETH_MTLISR_QIS_Msk SYSCFG_CCCSR_HSLV SYSCFG_CCCSR_HSLV_Msk ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) ADC_CCR_PRESC_Pos (18U) TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) ETH_MACAHR_MBC ETH_MACAHR_MBC_Msk DBGMCU_APB1LFZ1_DBG_TIM14_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM14_Pos) __NULLABILITY_PRAGMA_PUSH  ETH_DMAISR_MACIS_Msk (0x1UL << ETH_DMAISR_MACIS_Pos) GPIO_IDR_ID7_Pos (7U) __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE HRTIM_TIMDIER_CMP4IE_Msk (0x1UL << HRTIM_TIMDIER_CMP4IE_Pos) TIM8_AF1_BKINE_Pos (0U) FLASH_FLAG_RDPERR FLASH_SR_RDPERR IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS) USART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE_Msk IS_MDMA_TRANSFER_TRIGGER_MODE(__MODE__) (((__MODE__) == MDMA_BUFFER_TRANSFER ) || ((__MODE__) == MDMA_BLOCK_TRANSFER ) || ((__MODE__) == MDMA_REPEAT_BLOCK_TRANSFER ) || ((__MODE__) == MDMA_FULL_TRANSFER)) EXTI_DIRECT (0x01UL << EXTI_PROPERTY_SHIFT) EXTI_PR1_PR15_Msk (0x1UL << EXTI_PR1_PR15_Pos) FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE)) EXTI_SWIER1_SWIER14_Pos (14U) ETH_MACMDIOAR_MOC_WR_Pos (2U) __UINT32_C(c) c ## UL SCB_ABFSR_ITCM_Pos 0U __HAL_CRC_INITIALCRCVALUE_CONFIG(__HANDLE__,__INIT__) ((__HANDLE__)->Instance->INIT = (__INIT__)) ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) USB_OTG_DIEPDMA_DMAADDR_Pos (0U) ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos) RCC_D3AMR_LPTIM2AMEN_Pos (9U) RCC_AHB1RSTR_USB1OTGHSRST_Pos (25U) USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) FMC_SDRAM_CMD_AUTOREFRESH_MODE (0x00000003U) FDCANCCU_IE_CWEE_Msk (0x1UL << FDCANCCU_IE_CWEE_Pos) TIM2_AF1_ETRSEL_3 (0x8UL << TIM2_AF1_ETRSEL_Pos) LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos) FLASH_CR_BER_Msk (0x1UL << FLASH_CR_BER_Pos) SYSCFG_EXTICR3_EXTI10_PE ((uint32_t)0x00000400) ADC2_BASE (D2_AHB1PERIPH_BASE + 0x2100UL) GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos) ETH_MACPFR_PCF_Pos (6U) SPI_MASTER_SS_IDLENESS_10CYCLE (0x0000000AUL) __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) __HAL_RCC_GET_SAI4A_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL))) SYSCFG_EXTICR3_EXTI10_PH ((uint32_t)0x00000700) DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) EXTI_SWIER1_SWIER5_Pos (5U) USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) HSEM_CR_KEY_Pos (16U) RCC_CIFR_PLL3RDYF RCC_CIFR_PLL3RDYF_Msk HAL_I2C_ERROR_SIZE (0x00000040U) RCC_AHB2ENR_D2SRAM3EN_Msk RCC_AHB2ENR_SRAM3EN_Msk FDCAN_TTOCF_GEN_Pos (3U) __FMC_NORSRAM_DISABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCRx_MBKEN) DMAMUX_CSR_SOF0_Pos (0U) DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos) ADC_CSR_AWD2_SLV_Pos (24U) NVIC_STIR_INTID_Msk (0x1FFUL ) USB_OTG_DCTL_GONSTS_Pos (3U) GPIO_LCKR_LCK13_Pos (13U) RCC_APB1HENR_CRSEN_Pos (1U) SDMMC_CLKCR_DDR SDMMC_CLKCR_DDR_Msk HRTIM_BMTRGR_TDRST HRTIM_BMTRGR_TDRST_Msk SYSCFG_EXTICR2_EXTI4_PJ ((uint32_t)0x00000009) RCC_D2CFGR_D2PPRE1_DIV4_Pos (4U) SPI_CFG1_FTHLV_2 (0x4UL << SPI_CFG1_FTHLV_Pos) ADC_IER_EOCIE ADC_IER_EOCIE_Msk RCC_APB1LLPENR_HDMICECEN RCC_APB1LLPENR_CECLPEN FLASH_PSIZE_HALF_WORD FLASH_CR_PSIZE_0 RCC_FMCCLKSOURCE_CLKP RCC_D1CCIPR_FMCSEL HRTIM_RST2R_EXTVNT8_Msk (0x1UL << HRTIM_RST2R_EXTVNT8_Pos) ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) HSEM_C1ISR_ISF10 HSEM_C1ISR_ISF10_Msk DFSDM1_FLT0_IRQn USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk DMA_FLAG_TCIF3_7 ((uint32_t)0x08000000U) LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk FMC_BCRx_CBURSTRW_Pos (19U) RCC_APB1LENR_UART5EN_Pos (20U) FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1 HRTIM_ODSR_TE2ODS_Pos (9U) SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos) CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG1) TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos) FDCAN_IR_TEFF_Pos (14U) HRTIM_CR1_ADC3USRC_Pos (22U) EXTI_D3PCR1L_PCS3 EXTI_D3PCR1L_PCS3_Msk INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1) ADC_CCR_VBATEN_Pos (24U) FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM5EN) OB_BOOTADDR_SRAM2 0x8013U USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) __ATTRIBUTE_IMPURE_PTR__  FMC_BWTRx_BUSTURN_1 (0x2UL << FMC_BWTRx_BUSTURN_Pos) DWT_CTRL_POSTPRESET_Pos 1U FDCAN_ILE_EINT1_Msk (0x1UL << FDCAN_ILE_EINT1_Pos) HRTIM_TIMCR_TCU_Msk (0x1UL << HRTIM_TIMCR_TCU_Pos) OPAMP1_CSR_CALON_Msk (0x1UL << OPAMP1_CSR_CALON_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT ADC_CR_ADCAL_Pos (31U) MDMA_CTCR_DSIZE_Pos (6U) ETH_BASE (D2_AHB1PERIPH_BASE + 0x8000UL) __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk BDMA_CM0AR_MA_Pos (0U) RCC_USART16CLKSOURCE_PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 DMAMUX_RGSR_OF6_Msk (0x1UL << DMAMUX_RGSR_OF6_Pos) USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) HRTIM_OENR_TA2OEN HRTIM_OENR_TA2OEN_Msk HRTIM_SET1R_TIMEVNT7 HRTIM_SET1R_TIMEVNT7_Msk ETH_MACVTR_EDVLP_Pos (26U) _INT16_T_DECLARED  MDMA_CESR_TED_Msk (0x1UL << MDMA_CESR_TED_Pos) EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk OB_STDBY_NO_RST 0x80U USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1 , SPI_CR1_SPE) __HAL_RCC_SWPMI1_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) != 0U) VREFBUF_CSR_VRR_Pos (3U) __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_LTDCLPEN) USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) __HAL_RCC_WWDG_FORCE_RESET ((void)0U) MDMA_CCR_BRTIE_Pos (3U) __HAL_RCC_D2SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM2LPEN)) HAL_SYSCFG_DisableBOOST HRTIM_ADC4R_AD4TDC3_Msk (0x1UL << HRTIM_ADC4R_AD4TDC3_Pos) DFSDM_FLTCR2_JEOCIE_Pos (0U) MDMA_CTCR_DBURST_2 (0x4UL << MDMA_CTCR_DBURST_Pos) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk DMA_REQUEST_SAI3_B 114U HRTIM_EECR1_EE2SNS HRTIM_EECR1_EE2SNS_Msk RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) RCC_AHB4RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOCRST_Pos) __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE HRTIM_MICR_MCMP1_Msk (0x1UL << HRTIM_MICR_MCMP1_Pos) __INTPTR_WIDTH__ 32 SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 FLASH_ACR_LATENCY_2WS (0x00000002UL) ADC_CFGR_DISCEN_Pos (16U) HRTIM_CMP1R_CMP1R_Pos (0U) __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE PWR_AVDLEVEL_2 PWR_CR1_ALS_LEV2 RAMECC_CR_ECCSEIE_Msk (0x1UL << RAMECC_CR_ECCSEIE_Pos) ETH_DMASBMR_AAL_Msk (0x1UL << ETH_DMASBMR_AAL_Pos) TIM_EGR_COMG TIM_EGR_COMG_Msk FDCAN_RXF1S_RF1L FDCAN_RXF1S_RF1L_Msk SPI_CR1_CRC33_17 SPI_CR1_CRC33_17_Msk ETH_DMADSR_TPS_TIMESTAMP_WR_Pos (14U) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE ETH_MMCTIMR_TXLPITRCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPITRCIM_Pos) HRTIM_ODSR_TC2ODS HRTIM_ODSR_TC2ODS_Msk ETH_MTLTQOMR_FTQ_Pos (0U) SWPMI_ISR_RXOVRF_Msk (0x1UL << SWPMI_ISR_RXOVRF_Pos) RCC_CR_PLLRDY_Pos (25U) FMC_SWAPBMAP_DISABLE (0x00000000U) SAI1_BASE (D2_APB2PERIPH_BASE + 0x5800UL) STM32H7xx_HAL_GPIO_H  SDMMC_OCR_BAD_ERASE_PARAM ((uint32_t)0x08000000U) FDCAN_TTOST_GFI FDCAN_TTOST_GFI_Msk HRTIM_ADC1R_AD1TAC3 HRTIM_ADC1R_AD1TAC3_Msk QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk SPI1_IRQn IS_FLASH_TYPEPROGRAM(VALUE) ((VALUE) == FLASH_TYPEPROGRAM_FLASHWORD) EXTI_EMR3_EM65_Pos (1U) MDMA_Channel13_BASE (MDMA_BASE + 0x00000380UL) FDCANCCU_CCFG_TQBT FDCANCCU_CCFG_TQBT_Msk EXTI_EMR3_EM85 EXTI_EMR3_EM85_Msk TRIGGER_LEVEL (0x4uL << TRIGGER_MODE_Pos) USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) BDMA_IFCR_CHTIF3_Msk (0x1UL << BDMA_IFCR_CHTIF3_Pos) RTC_CR_TSE_Pos (11U) USART_ISR_REACK_Pos (22U) FDCAN_TTOCN_SWS FDCAN_TTOCN_SWS_Msk USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk DAC_DOR2_DACC2DOR_Pos (0U) MDMA_CTCR_PAM_0 (0x1UL << MDMA_CTCR_PAM_Pos) __ATOMIC_CONSUME 1 __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) NAND_AddressTypedef NAND_AddressTypeDef FDCAN_NDAT1_ND27_Pos (27U) RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos) __GCC_IEC_559_COMPLEX 2 HRTIM_MPER_MPER_Pos (0U) INTMAX_MAX (__INTMAX_MAX__) ETH_MTLTQDR_TXSTSFSTS_Pos (5U) HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC EXTI_EMR1_EM_Pos (0U) IS_RCC_SRDPCLK1(SRDPCLK1) (((SRDPCLK1) == RCC_APB4_DIV1) || ((SRDPCLK1) == RCC_APB4_DIV2) || ((SRDPCLK1) == RCC_APB4_DIV4) || ((SRDPCLK1) == RCC_APB4_DIV8) || ((SRDPCLK1) == RCC_APB4_DIV16)) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE RCC_AHB4LPENR_D3SRAM1LPEN_Msk RCC_AHB4LPENR_SRAM4LPEN_Msk FDCAN_NDAT1_ND5 FDCAN_NDAT1_ND5_Msk __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) EXTI_EMR3_EM76_Msk (0x1UL << EXTI_EMR3_EM76_Pos) DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk EXTI_RTSR1_TR7_Pos (7U) __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) OPAMP_CSR_FORCEVP OPAMP_CSR_FORCEVP_Msk FDCAN_ILS_TFEL_Msk (0x1UL << FDCAN_ILS_TFEL_Pos) DMA2D_BGPFCCR_CM_3 (0x8UL << DMA2D_BGPFCCR_CM_Pos) ETH_MACCR_IPG_Pos (24U) HRTIM_ADC3R_AD3TBPER_Msk (0x1UL << HRTIM_ADC3R_AD3TBPER_Pos) GPIO_BSRR_BS11_Pos (11U) SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) TIM_TIM2_TI4_COMP2 TIM_TISEL_TI4SEL_1 __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE DMA2D_OPFCCR_RBS_Pos (21U) BDMA_ISR_GIF2_Msk (0x1UL << BDMA_ISR_GIF2_Pos) CAN_IT_RQCP0 CAN_IT_TME DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE EXTI_D3PCR2L_PCS41 EXTI_D3PCR2L_PCS41_Msk FDCAN_HPMS_BIDX FDCAN_HPMS_BIDX_Msk HRTIM_FLTINR1_FLT3F HRTIM_FLTINR1_FLT3F_Msk SAI_PDMDLY_DLYM3R_2 (0x4UL << SAI_PDMDLY_DLYM3R_Pos) USART_ISR_TXFE_Pos (23U) RCC_AHB3RSTR_DMA2DRST RCC_AHB3RSTR_DMA2DRST_Msk JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos) FMC_ECCR3_ECC3 FMC_ECCR3_ECC3_Msk DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) == 0U) ETH_MACISR_PMTIS_Msk (0x1UL << ETH_MACISR_PMTIS_Pos) RCC_APB2RSTR_SAI3RST_Pos (24U) EXTI_EMR2_EM52_Pos (20U) ETH_DMACCATDR_CURTDESAPTR_Pos (0U) D1_ITCMRAM_BASE (0x00000000UL) TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) == 0U) FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos) __SEV() __ASM volatile ("sev") __HAL_RCC_HRTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) == 0U) ADC_JDR4_JDATA_19 (0x00080000UL << ADC_JDR4_JDATA_Pos) TIM_CHANNEL_ALL 0x0000003CU DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos) ETH_MACHWF1R_PTOEN_Msk (0x1UL << ETH_MACHWF1R_PTOEN_Pos) EXTI_FTSR1_TR11_Pos (11U) LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS HSEM_C1ISR_ISF3 HSEM_C1ISR_ISF3_Msk SPI_CRC_LENGTH_8BIT (0x00070000UL) RCC_APB1LLPENR_TIM12LPEN_Pos (6U) DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) DMAMUX2_Channel5_BASE (DMAMUX2_BASE + 0x0014UL) DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) SDMMC_STA_TXFIFOF_Pos (16U) DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) HRTIM_CPT2CR_TA1SET HRTIM_CPT2CR_TA1SET_Msk ETH_MACCR_ARP_Msk (0x1UL << ETH_MACCR_ARP_Pos) TEST_SE0_NAK 3U __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) FDCAN_IR_RF1N_Msk (0x1UL << FDCAN_IR_RF1N_Pos) RCC_AHB2ENR_D2SRAM3EN_Pos RCC_AHB2ENR_SRAM3EN_Pos FLASH_ACR_LATENCY_4WS (0x00000004UL) FLASH_SECTOR_1 1U DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) RCC_PLLCFGR_DIVP2EN RCC_PLLCFGR_DIVP2EN_Msk EXTI_RTSR1_TR13_Pos (13U) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) SDMMC_STA_CKSTOP_Pos (26U) SCnSCB_ACTLR_DISFOLD_Pos 2U TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) RCC_HSICFGR_HSITRIM RCC_HSICFGR_HSITRIM_Msk DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos) HRTIM_CMP2R_CMP2R_Msk (0xFFFFUL << HRTIM_CMP2R_CMP2R_Pos) HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA MDMA_CTCR_DBURST_0 (0x1UL << MDMA_CTCR_DBURST_Pos) HRTIM_CPT2CR_TE1RST_Msk (0x1UL << HRTIM_CPT2CR_TE1RST_Pos) RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk EXTI_PR1_PR3_Msk (0x1UL << EXTI_PR1_PR3_Pos) RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos) FDCAN_NDAT1_ND15 FDCAN_NDAT1_ND15_Msk IS_RCC_TIMPRES(VALUE) (((VALUE) == RCC_TIMPRES_DESACTIVATED) || ((VALUE) == RCC_TIMPRES_ACTIVATED)) I2C_OAR2_OA2MSK_Pos (8U) ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) ADC_JDR1_JDATA_15 (0x00008000UL << ADC_JDR1_JDATA_Pos) EXTI_D3PCR1H_PCS19_Msk (0x3UL << EXTI_D3PCR1H_PCS19_Pos) ADC_OFR1_OFFSET1_11 (0x0000800UL << ADC_OFR1_OFFSET1_Pos) ARM_MPU_CACHEP_WT_NWA 2U CEC_TXDR_TXD CEC_TXDR_TXD_Msk ETH_MACDR_RFCFCSTS_Pos (1U) HRTIM_RST2R_MSTPER_Pos (7U) SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) RTC_MONTH_APRIL ((uint8_t)0x04) RCC_AHB1LPENR_USB1OTGHSLPEN_Pos (25U) RCC_APB4RSTR_COMP12RST RCC_APB4RSTR_COMP12RST_Msk ETH_MACTSCR_TSENA ETH_MACTSCR_TSENA_Msk __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) : ((__HANDLE__)->Instance->CCR6)) _MATH_H_  TIM_TIM8_ETR_ADC2_AWD3 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) FMC_PAGE_SIZE_512 (FMC_BCRx_CPSIZE_0 | FMC_BCRx_CPSIZE_1) RCC_APB1LENR_SPI3EN_Msk (0x1UL << RCC_APB1LENR_SPI3EN_Pos) RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE RTC_TAMPERFILTER_4SAMPLE RTC_TAMPCR_TAMPFLT_1 __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG ETH_MACA3LR_ADDRLO_Pos (0U) IS_RCC_CSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x3FU) SDMMC_RESP0_CARDSTATUS0_Pos (0U) HRTIM_ODISR_TD1ODIS HRTIM_ODISR_TD1ODIS_Msk FDCAN_CCCR_CSA_Msk (0x1UL << FDCAN_CCCR_CSA_Pos) RCC_PLL3DIVR_P3_Pos (9U) USART_CR2_ADDM7 USART_CR2_ADDM7_Msk CM_ARGB8888 DMA2D_INPUT_ARGB8888 RCC_CFGR_STOPKERWUCK RCC_CFGR_STOPKERWUCK_Msk RCC_USBCLKSOURCE_PLL3 RCC_D2CCIP2R_USBSEL_1 FDCAN_TXBC_TFQS_Pos (24U) SYSCFG_PMCR_BOOSTEN SYSCFG_PMCR_BOOSTEN_Msk __HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) != 0U) ETH_MACHWF0R_SAVLANINS_Pos (27U) FLASH_CCR_CLR_CRCEND FLASH_CCR_CLR_CRCEND_Msk FLASH_OPTSR_RDP_Msk (0xFFUL << FLASH_OPTSR_RDP_Pos) DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos) FLASH_IT_INCERR_BANK2 (FLASH_CR_INCERRIE | 0x80000000U) HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 DMA_LISR_HTIF3_Pos (26U) __HAL_RCC_SPI4_CONFIG __HAL_RCC_SPI45_CONFIG EXTI_SWIER1_SWIER17 EXTI_SWIER1_SWIER17_Msk ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos) __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) == 0U) TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD RTC_ALRMAR_HT_Pos (20U) CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) FDCANCCU_CSTAT_OCPC FDCANCCU_CSTAT_OCPC_Msk DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) DMA2D_CR_CTCIE_Pos (12U) SCB_AIRCR_VECTKEY_Pos 16U EXTI_Edge SWPMI_IER_RDYIE_Pos (11U) VLAN_TAG ETH_VLAN_TAG __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED HRTIM_OENR_TB1OEN HRTIM_OENR_TB1OEN_Msk ETH_MTLRQOMR_FUP_Pos (3U) HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) DMA_REQUEST_SPDIF_RX_CS 94U RTC_TIMESTAMPEDGE_RISING 0x00000000u HRTIM_SET2R_SST_Msk (0x1UL << HRTIM_SET2R_SST_Pos) HRTIM_EECR1_EE1SRC_0 (0x1UL << HRTIM_EECR1_EE1SRC_Pos) HRTIM_RSTDR_TIMACMP1_Msk (0x1UL << HRTIM_RSTDR_TIMACMP1_Pos) TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) RCC_APB1LRSTR_TIM14RST_Pos (8U) RCC_D3CFGR_D3PPRE_Msk (0x7UL << RCC_D3CFGR_D3PPRE_Pos) SWPMI_ICR_CRXBERF_Msk (0x1UL << SWPMI_ICR_CRXBERF_Pos) ETH_MACAHR_MBC_HBITS7_0 ((uint32_t)0x10000000) ETH_MACRXTXSR_NCARR ETH_MACRXTXSR_NCARR_Msk _NANO_FORMATTED_IO 1 RTC_TAMPCR_TAMP2IE_Pos (19U) IS_RTC_TAMPER(__TAMPER__) ((((__TAMPER__) & RTC_TAMPER_X) != 0x00U) && (((__TAMPER__) & ~RTC_TAMPER_X) == 0x00U)) RCC_D2CCIP1R_SPI123SEL_1 (0x2UL << RCC_D2CCIP1R_SPI123SEL_Pos) RCC_CFGR_MCO2PRE_Msk (0xFUL << RCC_CFGR_MCO2PRE_Pos) CRC_CR_RESET CRC_CR_RESET_Msk DMA_SxCR_CT DMA_SxCR_CT_Msk RCC_QSPICLKSOURCE_PLL RCC_D1CCIPR_QSPISEL_0 FMC_PATT_ATTHOLD FMC_PATT_ATTHOLD_Msk RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) HRTIM_CMP1CR_CMP1CR HRTIM_CMP1CR_CMP1CR_Msk SAI_xSR_AFSDET_Pos (5U) USART_CR1_RXNEIE_RXFNEIE_Msk (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) SDMMC_STA_RXFIFOE_Pos (19U) RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) ETH_MTLTQDR_TXQPAUSED_Pos (0U) HRTIM_EEFR2_EE9FLTR_0 (0x1UL << HRTIM_EEFR2_EE9FLTR_Pos) IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_SOFT) || ((NSS) == SPI_NSS_HARD_INPUT) || ((NSS) == SPI_NSS_HARD_OUTPUT)) HSEM_C1IER_ISE1 HSEM_C1IER_ISE1_Msk DMA_LISR_HTIF2_Pos (20U) __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) == 0U) __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0) DMA_REQUEST_USART6_TX 72U HRTIM_CPT1CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV5CPT_Pos) D1CCIPR DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) HRTIM_MCR_RETRIG_Pos (4U) TIM8_AF2_BK2CMP2P TIM8_AF2_BK2CMP2P_Msk HRTIM_CPT1CR_TA1SET_Msk (0x1UL << HRTIM_CPT1CR_TA1SET_Pos) FMC_IT_RISING_EDGE (0x00000008U) SPI_CFG1_CRCEN_Pos (22U) DMA_REQUEST_SAI3_A 113U USB_OTG_HPRT_POCA_Pos (4U) SYSCFG_PMCR_I2C4_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C4_FMP_Pos) FMC_SDRAM_POWER_DOWN_MODE FMC_SDSR_MODES1_1 UINTMAX_MAX (__UINTMAX_MAX__) CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk I2C_ISR_TXE I2C_ISR_TXE_Msk ETH_MACCR_SARC_INSADDR0_Msk (0x1UL << ETH_MACCR_SARC_INSADDR0_Pos) __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) != 0U) SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) ETH_MACDR_TFCSTS_WAIT_Msk (0x1UL << ETH_MACDR_TFCSTS_WAIT_Pos) RTC_TAMPER_2 RTC_TAMPCR_TAMP2E HRTIM_SET1R_TIMEVNT6_Msk (0x1UL << HRTIM_SET1R_TIMEVNT6_Pos) __HAL_RCC_GET_SPI4_SOURCE __HAL_RCC_GET_SPI45_SOURCE DMA_REQUEST_HRTIM_TIMER_E 100U USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET _STDDEF_H_  USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk HRTIM_ODISR_TC2ODIS HRTIM_ODISR_TC2ODIS_Msk FLASH_CCR_CLR_SNECCERR_Pos (25U) RAMECC_CR_ECCDEBWIE_Pos (4U) __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) == 0U) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk GPIO_PULLDOWN (0x00000002U) ETH_MACVTR_VL_UP ETH_MACVTR_VL_UP_Msk RCC_LSE_ON RCC_BDCR_LSEON __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE __HAL_RCC_DFSDM1_CONFIG(__DFSDM1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__)) FMC_SR_IFEN_Pos (5U) EXTI_FTSR2_TR49_Pos (17U) IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3) RCC_D1CCIPR_FMCSEL_Msk (0x3UL << RCC_D1CCIPR_FMCSEL_Pos) RCC_CRS_SYNC_POLARITY_RISING (0x00000000U) HRTIM_EECR1_EE4FAST HRTIM_EECR1_EE4FAST_Msk RCC_AHB1LPENR_ETH1TXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1TXLPEN_Pos) __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE NonMaskableInt_IRQn RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) SPI_IER_CRCEIE_Pos (7U) I2C_TIMINGR_PRESC_Pos (28U) TIM_DMABase_CCR6 TIM_DMABASE_CCR6 DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) __HAL_RCC_ITCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) != 0U) USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) ETH_MTLRQDR_PRXQ_Pos (16U) HRTIM_RST1R_MSTCMP2 HRTIM_RST1R_MSTCMP2_Msk HSEM_C1ICR_ISC0 HSEM_C1ICR_ISC0_Msk __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY TIM8_AF1_ETRSEL_3 (0x8UL << TIM8_AF1_ETRSEL_Pos) HSEM_C1ISR_ISF23 HSEM_C1ISR_ISF23_Msk EXTI_LINE_5 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x05U) IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS RCC_D3CCIPR_ADCSEL_Msk (0x3UL << RCC_D3CCIPR_ADCSEL_Pos) SPI_FIFO_THRESHOLD_04DATA (0x00000060UL) __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) SDMMC_IT_DABORT SDMMC_MASK_DABORTIE SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK USB_OTG_DIEPCTL_NAKSTS_Pos (17U) ETH_MACMDIOAR_CR_DIV10AR_Msk (0xBUL << ETH_MACMDIOAR_CR_DIV10AR_Pos) RCC_AHB2LPENR_SRAM3LPEN_Pos (31U) GPIO_AF0_D2PWREN ((uint8_t)0x00) CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk HRTIM_ADC4R_AD4TCC3 HRTIM_ADC4R_AD4TCC3_Msk _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last) DFSDM_FLTISR_JOVRF_Pos (2U) TIM_IT_CC2 TIM_DIER_CC2IE HRTIM_EECR1_EE3SNS_Msk (0x3UL << HRTIM_EECR1_EE3SNS_Pos) RCC_APB4RSTR_LPTIM4RST RCC_APB4RSTR_LPTIM4RST_Msk FDCANCCU_CREL_MON_Msk (0xFFUL << FDCANCCU_CREL_MON_Pos) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk FDCAN_PSR_ACT FDCAN_PSR_ACT_Msk SPDIFRX_DR1_DRNL2_Pos (0U) ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk TIM_CR2_CCUS TIM_CR2_CCUS_Msk RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk QSPI_DDR_HHC_HALF_CLK_DELAY ((uint32_t)QUADSPI_CCR_DHHC) TIM8_AF2_BK2DFBK3E_Pos (8U) GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) HUGE_VALL (__builtin_huge_vall()) USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk RCC_RTCCLKSOURCE_HSE_DIV32 (0x00020300U) SDMMC_OCR_STREAM_READ_UNDERRUN ((uint32_t)0x00040000U) RCC_IT_HSI48RDY (0x00000020U) DAC_SHRR_TREFRESH1_Pos (0U) IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15)) __SDMMC_SUSPEND_CMD_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDSUSPEND) __HAL_MDMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) COMP_SR_C2VAL COMP_SR_C2VAL_Msk RCC_AHB1LPENR_USB2OTGHSULPILPEN_Msk RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk SAI_PDMDLY_DLYM1R SAI_PDMDLY_DLYM1R_Msk USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk EP_TYPE_CTRL 0U RCC_AHB1LPENR_ETH1RXLPEN RCC_AHB1LPENR_ETH1RXLPEN_Msk RCC_CR_HSI48RDY RCC_CR_HSI48RDY_Msk _ATEXIT_DYNAMIC_ALLOC 1 EXTI_D3PMR1_MR9_Msk (0x1UL << EXTI_D3PMR1_MR9_Pos) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) TIM_EVENTSOURCE_BREAK TIM_EGR_BG RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) GPIO_MODER_MODE3_Pos (6U) ADC_JDR1_JDATA_21 (0x00200000UL << ADC_JDR1_JDATA_Pos) CMP_PD_BitNumber CMP_PD_BIT_NUMBER IS_EXTI_PENDING_EDGE(__EXTI_LINE__) (((__EXTI_LINE__) == EXTI_TRIGGER_RISING) || ((__EXTI_LINE__) == EXTI_TRIGGER_FALLING)|| ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING)) PWR_WAKEUP_FLAG5 PWR_WKUPFR_WKUPF5 __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET PLLCFGR GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) ETH_MACTTSSSR_TXTSSHI_Msk (0xFFFFFFFFUL << ETH_MACTTSSSR_TXTSSHI_Pos) ETH_MACISR_MMCIS_Msk (0x1UL << ETH_MACISR_MMCIS_Pos) PWR_CR1_DBP PWR_CR1_DBP_Msk HSEM_CLEAR_KEY_MIN (0U) IS_MDMA_SOURCE_BURST(__BURST__) (((__BURST__) == MDMA_SOURCE_BURST_SINGLE ) || ((__BURST__) == MDMA_SOURCE_BURST_2BEATS ) || ((__BURST__) == MDMA_SOURCE_BURST_4BEATS ) || ((__BURST__) == MDMA_SOURCE_BURST_8BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_16BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_32BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_64BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_128BEATS)) EXTI_IMR2_IM62_Msk (0x1UL << EXTI_IMR2_IM62_Pos) HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos) __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE HRTIM_RST2R_EXTVNT7 HRTIM_RST2R_EXTVNT7_Msk RTC_TAMPERFILTER_8SAMPLE RTC_TAMPCR_TAMPFLT HSEM_RLR_PROCID HSEM_RLR_PROCID_Msk __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE I2C_GENERALCALL_ENABLE I2C_CR1_GCEN RCC_PLLCKSELR_DIVM2_Pos (12U) ETH_MMCTIMR_TXMCOLGPIM ETH_MMCTIMR_TXMCOLGPIM_Msk ETH_MACHWF0R_ACTPHYSEL_RMII_Pos (30U) ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) MDMA_CISR_BTIF MDMA_CISR_BTIF_Msk APB2FZ1 DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMPALL RCC_CICR_PLL3RDYC RCC_CICR_PLL3RDYC_Msk RCC_AHB4ENR_GPIOIEN_Msk (0x1UL << RCC_AHB4ENR_GPIOIEN_Pos) __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET HAL_DMAMUX2_SYNC_LPUART1_TX_WKUP 7U ADC_AWD3CR_AWD3CH_Msk (0xFFFFFUL << ADC_AWD3CR_AWD3CH_Pos) FDCAN_ILS_RF0FL_Msk (0x1UL << FDCAN_ILS_RF0FL_Pos) RCC_D1CFGR_HPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_HPRE_DIV4_Pos) IS_SPI_CRC_CALCULATION(CALCULATION) (((CALCULATION) == SPI_CRCCALCULATION_DISABLE) || ((CALCULATION) == SPI_CRCCALCULATION_ENABLE)) __FLT32_MIN__ 1.1754943508222875e-38F32 IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL0) || ((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3)) HAL_UART_ERROR_PE (0x00000001U) JPEG_CONFR1_HDR_Pos (8U) ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) GPIO_PUPDR_PUPD8_Pos (16U) GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) HRTIM_RSTDR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP2_Pos) GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk HRTIM_BMTRGR_TDREP_Msk (0x1UL << HRTIM_BMTRGR_TDREP_Pos) ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk __HAL_RCC_OPAMP_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_OPAMPRST) MDMA_CESR_TEMD MDMA_CESR_TEMD_Msk __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET SPI_IFCR_TIFREC_Msk (0x1UL << SPI_IFCR_TIFREC_Pos) IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || ((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || ((FLAG) == RCC_FLAG_D1CKRDY) || ((FLAG) == RCC_FLAG_D2CKRDY) || ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || ((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_CPURST) || ((FLAG) == RCC_FLAG_D1RST) || ((FLAG) == RCC_FLAG_D2RST) || ((FLAG) == RCC_FLAG_BORRST) || ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| ((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| ((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV )) HRTIM_EECR2_EE8POL_Pos (14U) SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos) ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk FDCAN_TXBTIE_TIE_Msk (0xFFFFFFFFUL << FDCAN_TXBTIE_TIE_Pos) GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) HSEM_C1ICR_ISC14_Pos (14U) TIM8_AF1_BKCMP2P_Pos (11U) FDCAN_TTIR_CSM_Msk (0x1UL << FDCAN_TTIR_CSM_Pos) USART_CR2_DIS_NSS_Msk (0x1UL << USART_CR2_DIS_NSS_Pos) FDCAN_CCCR_CSR_Msk (0x1UL << FDCAN_CCCR_CSR_Pos) __DCACHE_PRESENT 1U FMC_PATT_ATTHIZ_2 (0x04UL << FMC_PATT_ATTHIZ_Pos) SAI_xCR2_MUTE_Pos (5U) __INT_FAST8_MAX__ 0x7fffffff HSEM_C1ISR_ISF28_Msk (0x1UL << HSEM_C1ISR_ISF28_Pos) GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT CRC_CR_REV_IN_Pos (5U) __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) USART_CLOCK_ENABLED USART_CLOCK_ENABLE COMP_OR_AFOPE6_Msk (0x1UL << COMP_OR_AFOPE6_Pos) DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) TIM_TIM2_TI4_COMP1 TIM_TISEL_TI4SEL_0 HRTIM_CPT2CR_TE1SET_Msk (0x1UL << HRTIM_CPT2CR_TE1SET_Pos) OPAMP1_CSR_PGGAIN_2 (0x4UL << OPAMP1_CSR_PGGAIN_Pos) SYSCFG_PMCR_I2C_PB7_FMP SYSCFG_PMCR_I2C_PB7_FMP_Msk HRTIM_SET1R_MSTCMP2_Pos (9U) RNG_SR_SECS RNG_SR_SECS_Msk WWDG_CFR_WDGTB_Msk (0x7UL << WWDG_CFR_WDGTB_Pos) ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk FDCAN_TTTMC_TMSA_Msk (0x3FFFUL << FDCAN_TTTMC_TMSA_Pos) USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) EXTI_D3PCR1H_PCS20 EXTI_D3PCR1H_PCS20_Msk FDCAN_PSR_TDCV_Msk (0x7FUL << FDCAN_PSR_TDCV_Pos) SDMMC_HIGH_CAPACITY ((uint32_t)0x40000000U) SPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1 ,SPI_CR1_HDDIR) __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) UART_ADVFEATURE_SWAP_DISABLE 0x00000000U SYSCFG_EXTICR2_EXTI7_PB ((uint32_t)0x00001000) BDMA_IFCR_CTCIF6_Msk (0x1UL << BDMA_IFCR_CTCIF6_Pos) ETH_MACRFCR_UP ETH_MACRFCR_UP_Msk TIM_DMA_ID_CC4 ((uint16_t) 0x0004) IS_HAL_EXTI_CONFIG_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1)|| ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86)) HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT TIM_TISEL_TI1SEL_Msk (0xFUL << TIM_TISEL_TI1SEL_Pos) SDMMC_STATIC_CMD_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT | SDMMC_FLAG_BUSYD0END)) RCC_OSCILLATORTYPE_HSI (0x00000002U) FDCAN_NDAT1_ND30 FDCAN_NDAT1_ND30_Msk __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE FDCAN_TTOST_GSI_Pos (27U) TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U __LONG_MAX__ 0x7fffffffL ADC_OFR3_OFFSET3_0 (0x0000001UL << ADC_OFR3_OFFSET3_Pos) HRTIM_CPT2CR_EXEV6CPT_Pos (7U) HSEM_C1ISR_ISF3_Msk (0x1UL << HSEM_C1ISR_ISF3_Pos) DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk GPIO_AF12_TIM8 ((uint8_t)0x0C) QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos) DMA2D_OCOLR_GREEN_2 DMA2D_OCOLR_GREEN_2_Msk HRTIM_ODISR_TB2ODIS_Pos (3U) HRTIM_ADC1R_AD1TAC3_Pos (11U) RCC_EXTI_LINE_LSECSS EXTI_IMR1_IM18 ETH_MACPFR_DAIF_Msk (0x1UL << ETH_MACPFR_DAIF_Pos) CoreDebug_DCRSR_REGSEL_Pos 0U SDMMC_IT_DATAEND SDMMC_MASK_DATAENDIE RCC_RTCCLKSOURCE_HSE_DIV28 (0x0001C300U) USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk TIM_TISEL_TI1SEL_2 (0x4UL << TIM_TISEL_TI1SEL_Pos) BDMA_ISR_TEIF7_Pos (31U) USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) I2C3_ER_IRQn USB_OTG_HCINTMSK_CHHM_Pos (1U) ETH_MACHWF0R_TSSTSSEL_INTERNAL ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk RCC_D3CCIPR_SAI4BSEL_Pos (24U) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos) HRTIM_FLTINR2_FLT5E_Msk (0x1UL << HRTIM_FLTINR2_FLT5E_Pos) HAL_TIMEOUT ADC_JDR2_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR2_JDATA_Pos) ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) DWT_CPICNT_CPICNT_Pos 0U HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 SDMMC_RESPONSE_LONG SDMMC_CMD_WAITRESP TIM_IT_TRIGGER TIM_DIER_TIE ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk APB1LLPENR EXTI_FTSR1_TR8_Pos (8U) RCC_SAI23CLKSOURCE_PIN (RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1) ETH_MACLTCR_LST_Msk (0x3FFUL << ETH_MACLTCR_LST_Pos) HRTIM_SET2R_TIMEVNT2_Pos (13U) FDCAN_IE_BEUE_Msk (0x1UL << FDCAN_IE_BEUE_Pos) FMC_PATT_ATTSET_Msk (0xFFUL << FMC_PATT_ATTSET_Pos) TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) USART_CR3_DEM USART_CR3_DEM_Msk TRIGGER_MODE (0x7uL << TRIGGER_MODE_Pos) ADC_OFR2_OFFSET2_18 (0x0040000UL << ADC_OFR2_OFFSET2_Pos) RCC_AHB2LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM2LPEN_Pos) LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos) HSEM_RLR_LOCK_Msk (0x1UL << HSEM_RLR_LOCK_Pos) WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE HRTIM_EEFR1_EE3LTCH_Msk (0x1UL << HRTIM_EEFR1_EE3LTCH_Pos) ADC_CALFACT_CALFACT_S_9 (0x200UL << ADC_CALFACT_CALFACT_S_Pos) PWR_CR2_BREN_Pos (0U) DMAMUX_CSR_SOF2_Pos (2U) RCC_AHB1RSTR_USB2OTGHSRST_Msk RCC_AHB1RSTR_USB2OTGFSRST_Msk SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos) HRTIM_BDTUPR_TIMREP_Pos (5U) FDCAN_NDAT1_ND28 FDCAN_NDAT1_ND28_Msk RCC_PLLCFGR_PLL2RGE_Pos (6U) DMA_FLAG_TCIF1_5 ((uint32_t)0x00000800U) HRTIM_BDTUPR_TIMFLTR_Pos (20U) USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) HSEM_C1MISR_MISF8_Msk (0x1UL << HSEM_C1MISR_MISF8_Pos) FMC_BTRx_ADDHLD_2 (0x4UL << FMC_BTRx_ADDHLD_Pos) GPIO_AF12_TIM1 ((uint8_t)0x0C) GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) EXTI_RTSR1_TR4_Msk (0x1UL << EXTI_RTSR1_TR4_Pos) ETH_MACVIR_VLP_Pos (18U) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk RCC_APB1LENR_TIM7EN_Msk (0x1UL << RCC_APB1LENR_TIM7EN_Pos) RCC_CFGR_RTCPRE_1 (0x2UL << RCC_CFGR_RTCPRE_Pos) NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003) RTC_ALARMSUBSECONDMASK_SS14_6 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV RCC_APB4ENR_SAI4EN RCC_APB4ENR_SAI4EN_Msk DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) __FLT64_MIN_10_EXP__ (-307) __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES EXTI_D3PMR1_MR13_Msk (0x1UL << EXTI_D3PMR1_MR13_Pos) SYSCFG_UR2_BORH_0 (0x1UL << SYSCFG_UR2_BORH_Pos) TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk RTC_ALARMSUBSECONDMASK_SS14_4 RTC_ALRMASSR_MASKSS_2 RCC_UART7CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 FMC_SDTRx_TMRD_2 (0x4UL << FMC_SDTRx_TMRD_Pos) EXTI_PR1_PR6_Msk (0x1UL << EXTI_PR1_PR6_Pos) I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) RCC_I2C4CLKSOURCE_HSI RCC_D3CCIPR_I2C4SEL_1 AHB2ENR _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next) __HAL_RCC_DTCM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) != 0U) RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk RCC_APB2RSTR_TIM8RST_Pos (1U) HRTIM_BMPER_BMPER_Msk (0xFFFFUL << HRTIM_BMPER_BMPER_Pos) FLASH_BANK_BOTH (FLASH_BANK_1 | FLASH_BANK_2) CoreDebug_DHCSR_S_HALT_Pos 17U FDCAN_NDAT2_ND46 FDCAN_NDAT2_ND46_Msk OB_IWDG_HW OB_IWDG1_HW HRTIM_RST2R_UPDATE HRTIM_RST2R_UPDATE_Msk _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), ) ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos) JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos) SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() TIM_BDTR_BKE TIM_BDTR_BKE_Msk RCC_APB1LLPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C1LPEN_Pos) RTC_MONTH_AUGUST ((uint8_t)0x08) HRTIM_MCR_TACEN HRTIM_MCR_TACEN_Msk GPIO_OSPEEDR_OSPEED4_Pos (8U) FMC_BTRx_DATLAT_2 (0x4UL << FMC_BTRx_DATLAT_Pos) GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT() (EXTI_D1->EMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos) IS_EXTI_ALL_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) RCC_APB1LLPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C3LPEN_Pos) HRTIM_EECR1_EE3SRC_0 (0x1UL << HRTIM_EECR1_EE3SRC_Pos) USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) RCC_APB1LRSTR_UART5RST RCC_APB1LRSTR_UART5RST_Msk SAI_PDMDLY_DLYM3L_1 (0x2UL << SAI_PDMDLY_DLYM3L_Pos) __ADC_IS_ENABLED ADC_IS_ENABLE RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos) I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE HRTIM_RSTR_EXTEVNT6_Msk (0x1UL << HRTIM_RSTR_EXTEVNT6_Pos) SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos) USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE_Msk FDCAN_TEST_TX_Msk (0x3UL << FDCAN_TEST_TX_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos) I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk ETH_MACMDIOAR_PA_Pos (21U) eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE RCC_LSI_ON RCC_CSR_LSION __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos) GPIOB_PIN_AVAILABLE GPIO_PIN_All SDMMC_CLKCR_BUSSPEED_Pos (19U) EXTI_SWIER1_SWIER7_Pos (7U) ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos) FDCAN_NDAT2_ND40_Msk (0x1UL << FDCAN_NDAT2_ND40_Pos) TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN) HRTIM_BDTUPR_TIMCNT_Msk (0x1UL << HRTIM_BDTUPR_TIMCNT_Pos) HRTIM_CPT1CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP2_Pos) TIM_TISEL_TI1SEL_0 (0x1UL << TIM_TISEL_TI1SEL_Pos) GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) USART_CR1_RXNEIE USART_CR1_RXNEIE_RXFNEIE D3CFGR IS_FLASH_FLAG_BANK1(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK1) == (FLAG)) HSEM_C1ISR_ISF15_Pos (15U) ARM_MPU_AP_URO 2U __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED FMC_SDCRx_NC FMC_SDCRx_NC_Msk RTC_FLAG_WUTF RTC_ISR_WUTF RCC_CFGR_MCO2_Pos (29U) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || ((__DMARX__) == UART_DMA_RX_ENABLE)) DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) FMC_NORSRAM_MEM_BUS_WIDTH_16 (0x00000010U) __HAL_RCC_PLL3FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) != 0U) HRTIM_RST1R_MSTPER HRTIM_RST1R_MSTPER_Msk RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) OB_BOOTADDR_DTCM_RAM 0x8000U __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); } while(0) USART_CR3_RXFTIE_Pos (28U) FDCAN_TOCV_TOC FDCAN_TOCV_TOC_Msk RCC_APB2ENR_DFSDM1EN_Pos (28U) FDCAN_NDAT1_ND4_Msk (0x1UL << FDCAN_NDAT1_ND4_Pos) FDCAN_PSR_DLEC_Msk (0x7UL << FDCAN_PSR_DLEC_Pos) DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos) USART_CR1_EOBIE_Pos (27U) FDCANCCU_IE_CSCE_Msk (0x1UL << FDCANCCU_IE_CSCE_Pos) CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos) ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) SYSCFG_EXTICR4_EXTI12_Pos (0U) RCC_LSE_OFF (0x00000000U) HRTIM_EEFR2_EE6FLTR HRTIM_EEFR2_EE6FLTR_Msk ETH_MACPFR_PCF_Msk (0x3UL << ETH_MACPFR_PCF_Pos) DMAMUX2_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator2_BASE) VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) HRTIM1_TIME_IRQn __HAL_DBGMCU_FREEZE_TIM16() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM16)) ETH_MACPCSR_RWKFILTRST_Pos (31U) GPIOI_PIN_AVAILABLE GPIO_PIN_All LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) EXTI_EMR2_EM58_Msk (0x1UL << EXTI_EMR2_EM58_Pos) RCC_APB4ENR_COMP12EN RCC_APB4ENR_COMP12EN_Msk TIM_CR1_OPM TIM_CR1_OPM_Msk I2C_FLAG_ALERT I2C_ISR_ALERT IS_RCC_OSCILLATORTYPE(OSCILLATOR) (((OSCILLATOR) == RCC_OSCILLATORTYPE_NONE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)) I2C_FASTMODEPLUS_PB8 SYSCFG_PMCR_I2C_PB8_FMP JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk __UHA_FBIT__ 8 RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE RTC_BKP_DR28 0x1Cu EXTI_IMR3_IM69_Msk (0x1UL << EXTI_IMR3_IM69_Pos) QSPI_DUALFLASH_DISABLE 0x00000000U RCC_USART1CLKSOURCE_LSE RCC_USART16CLKSOURCE_LSE TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 RCC_IT_PLL3RDY (0x00000100U) __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE COMP_CFGRx_EN COMP_CFGRx_EN_Msk HAL_DMA_ERROR_DME (0x00000004U) OPAMP1_CSR_FORCEVP OPAMP1_CSR_FORCEVP_Msk HRTIM_BMTRGR_EEV7_Pos (29U) DAC_SHSR1_TSAMPLE1_Pos (0U) RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) ETH_DMACRCR_RBSZ_Pos (1U) HRTIM_EECR3_EEVSD_Pos (30U) DBGMCU_CR_DBG_TRACECKEN_Msk (0x1UL << DBGMCU_CR_DBG_TRACECKEN_Pos) TIM2_AF1_ETRSEL_Pos (14U) __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) MDMA_CESR_ASE MDMA_CESR_ASE_Msk HSEM_C1MISR_MISF31_Pos (31U) HRTIM_SET1R_EXTVNT6_Msk (0x1UL << HRTIM_SET1R_EXTVNT6_Pos) DBGMCU_APB4FZ1_DBG_RTC_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_RTC_Pos) QSPI_DDR_HHC_ANALOG_DELAY 0x00000000U __PACKED_UNION union __attribute__((packed, aligned(1))) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER UART_DMA_TX_ENABLE USART_CR3_DMAT ETH_DMASBMR_FB ETH_DMASBMR_FB_Msk MPU_REGION_NUMBER2 ((uint8_t)0x02) __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOKRST) char +0 TIM_ICPSC_DIV1 0x00000000U USB_OTG_DSTS_ENUMSPD_Pos (1U) HAL_DMAMUX2_REQ_GEN_EXTI0 20U RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) RCC_PLLCFGR_DIVR2EN_Pos (21U) SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk RCC_PLL2DIVR_N2 RCC_PLL2DIVR_N2_Msk SYSCFG_CELL_CODE ((uint32_t)0x00000000) EXTI_D3PCR1L_PCS3_Msk (0x3UL << EXTI_D3PCR1L_PCS3_Pos) RCC_HSICFGR_HSICAL_Pos (0U) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk FDCAN_IR_DRX_Pos (19U) EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos) EXTI_IMR1_IM30_Pos (30U) __int_least16_t_defined 1 ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U HRTIM_EECR1_EE4SNS_0 (0x1UL << HRTIM_EECR1_EE4SNS_Pos) RCC_RTCCLKSOURCE_HSE_DIV27 (0x0001B300U) __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) == 0U) USART_TDR_TDR USART_TDR_TDR_Msk DMAMUX_RGCFR_COF0_Pos (0U) JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos) FDCAN_SIDFC_FLSSA_Msk (0x3FFFUL << FDCAN_SIDFC_FLSSA_Pos) SYSCFG_EXTICR2_EXTI6_PD ((uint32_t)0x00000300) RTC_MONOTONIC_COUNTER_1 0u JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos) IS_RCC_CSI(CSI) (((CSI) == RCC_CSI_OFF) || ((CSI) == RCC_CSI_ON)) ETH_MACPOCR_APDREQEN_Msk (0x1UL << ETH_MACPOCR_APDREQEN_Pos) FLASH_FLAG_WBNE FLASH_SR_WBNE DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos) EXTI_EMR3_EM67_Pos (3U) TIM_CCMR1_OC2M_Pos (12U) SCB_CTR_CWG_Pos 24U RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE) char FMC_BCRx_WAITPOL_Msk (0x1UL << FMC_BCRx_WAITPOL_Pos) USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk __HAL_RCC_SDMMC_CONFIG(__SDMMCCLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__)) TIM_CCER_CC3E_Pos (8U) SPI_SR_DXP_Msk (0x1UL << SPI_SR_DXP_Pos) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) GPIO_AF3_LTDC ((uint8_t)0x03) PWR_WAKEUP_PIN4_HIGH PWR_WKUPEPR_WKUPEN4 RCC_USART2CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 EXTI_D3PCR1H_PCS21_Pos (10U) ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk RCC_CFGR_MCO2PRE_Pos (25U) LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos) HRTIM_RST2R_RESYNC HRTIM_RST2R_RESYNC_Msk HSEM_RLR_PROCID_Msk (0xFFUL << HSEM_RLR_PROCID_Pos) __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) FLASH_FLAG_EOP FLASH_SR_EOP ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) CRC_INPUTDATA_FORMAT_HALFWORDS 0x00000002U RCC_APB1LRSTR_USART2RST RCC_APB1LRSTR_USART2RST_Msk RCC_D3CFGR_D3PPRE_DIV16_Pos (4U) HSEM_C1ICR_ISC21_Pos (21U) COMP_OR_AFOPA8 COMP_OR_AFOPA8_Msk EXTI_FTSR1_TR7 EXTI_FTSR1_TR7_Msk SAI_xCR1_OSR_Msk (0x1UL << SAI_xCR1_OSR_Pos) QSPI_ADDRESS_16_BITS ((uint32_t)QUADSPI_CCR_ADSIZE_0) FDCAN_ILS_TCFL_Pos (10U) UART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE EP_MPS_64 0U __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) != 0U) TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) HRTIM_SET2R_CMP2_Msk (0x1UL << HRTIM_SET2R_CMP2_Pos) ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos) TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk HRTIM_BMTRGR_TECMP2_Pos (26U) CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) RCC_AHB3ENR_DMA2DEN RCC_AHB3ENR_DMA2DEN_Msk __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig BDMA_IFCR_CTEIF7_Pos (31U) RCC_AHB4ENR_GPIOAEN_Pos (0U) ADC_JDR3_JDATA_9 (0x00000200UL << ADC_JDR3_JDATA_Pos) SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk RTC_TSSSR_SS RTC_TSSSR_SS_Msk ADC_IER_ADRDYIE_Pos (0U) ETH_MACHWF0R_ADDMACADRSEL_Msk (0x1FUL << ETH_MACHWF0R_ADDMACADRSEL_Pos) DCMI_CR_LSM DCMI_CR_LSM_Msk DMA_REQUEST_USART6_RX 71U QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk EXTI_MODE_EVENT 0x00000002U COMP_CFGRx_POLARITY_Pos (3U) RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 MDMA_CSAR_SAR_Msk (0xFFFFFFFFUL << MDMA_CSAR_SAR_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk SDMMC_DATABLOCK_SIZE_16B SDMMC_DCTRL_DBLOCKSIZE_2 __GXX_TYPEINFO_EQUALITY_INLINE 0 SPI_CFG2_SSOE_Msk (0x1UL << SPI_CFG2_SSOE_Pos) __UINT_LEAST64_MAX__ 0xffffffffffffffffULL RCC_PLL1FRACR_FRACN1_Pos (3U) SWPMI_IER_RXOVRIE SWPMI_IER_RXOVRIE_Msk __DQ_FBIT__ 63 RCC_UART4CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos) COMP_CFGRx_PWRMODE COMP_CFGRx_PWRMODE_Msk FLASH_OPTCR_MER_Pos (4U) ETH_DMACTCR_ST_Pos (0U) __FPU_PRESENT 1U PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL __UINTMAX_MAX__ 0xffffffffffffffffULL LTDC_ICR_CTERRIF_Pos (2U) EXTI_RTSR2_TR49 EXTI_RTSR2_TR49_Msk USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 COMP_CFGRx_INMSEL_Msk (0x7UL << COMP_CFGRx_INMSEL_Pos) ADC_CALFACT2_LINCALFACT_11 (0x00000800UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH EXTI_EMR3_EM87_Msk (0x1UL << EXTI_EMR3_EM87_Pos) HRTIM_ADC4R_AD4TAC2_Msk (0x1UL << HRTIM_ADC4R_AD4TAC2_Pos) EXTI_EMR2_EM57_Msk (0x1UL << EXTI_EMR2_EM57_Pos) HRTIM_ADC4R_AD4TDRST_Msk (0x1UL << HRTIM_ADC4R_AD4TDRST_Pos) __UFRACT_EPSILON__ 0x1P-16UR HRTIM_TIMISR_CMP3 HRTIM_TIMISR_CMP3_Msk __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPDIFRXRST) __ARM_FP16_FORMAT_IEEE HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP RCC_APB1LLPENR_TIM6LPEN RCC_APB1LLPENR_TIM6LPEN_Msk HRTIM_CR2_MRST HRTIM_CR2_MRST_Msk __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) SDMMC_POWER_PWRCTRL_Pos (0U) SCB_DFSR_DWTTRAP_Pos 2U FLASH_CR_DBECCERRIE_Pos (26U) TIM_EGR_COMG_Pos (5U) __NEWLIB_H__ 1 DFSDM_FLTCR2_AWDCH_Pos (16U) CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) RCC_D3AMR_ADC3AMEN_Pos (24U) SYSCFG_EXTICR2_EXTI6_PG ((uint32_t)0x00000600) USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2c1235ClockSelection I2c123ClockSelection SDMMC2_IRQn QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk UART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM RCC_CRS_IT_TRIMOVF CRS_CR_ERRIE EXTI_D3PMR1_MR11_Pos (11U) ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) TIM_EGR_CC1G_Pos (1U) USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) TIM_EGR_CC2G TIM_EGR_CC2G_Msk IS_BDMA_CHANNEL_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback RTC_INIT_MASK 0xFFFFFFFFu SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos) EXTI_RTSR1_TR10 EXTI_RTSR1_TR10_Msk IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32)) ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) HSEM_C1IER_ISE22_Pos (22U) BDMA_CM0AR_MA BDMA_CM0AR_MA_Msk HRTIM_CR1_TDUDIS_Pos (4U) HSEM_C1IER_ISE31_Pos (31U) ETH_MACPFR_DBF_Pos (5U) MDMA_GISR0_GIF4 MDMA_GISR0_GIF4_Msk EXTI_SWIER3_SWIER82 EXTI_SWIER3_SWIER82_Msk __FLT64_EPSILON__ 2.2204460492503131e-16F64 FLASH_TYPEERASE_SECTORS 0x00U FDCAN_NDAT2_ND61 FDCAN_NDAT2_ND61_Msk HAL_SYSCFG_DisableIOSpeedOptimize SPI_UNDERRUN_DETECT_END_DATA_FRAME SPI_CFG1_UDRDET_0 RCC_AHB1ENR_USB2OTGHSULPIEN RCC_AHB1ENR_USB2OTGFSULPIEN JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos) DMA_SxCR_PL DMA_SxCR_PL_Msk EXTI_FTSR1_TR7_Pos (7U) ETH_MACDR_RPESTS ETH_MACDR_RPESTS_Msk RCC_USART234578CLKSOURCE_PLL3 RCC_D2CCIP2R_USART28SEL_1 EXTI0_IRQn RCC_MCO1SOURCE_PLL1QCLK ((uint32_t)RCC_CFGR_MCO1_0 | RCC_CFGR_MCO1_1) GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI_D1->EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) != 0U) USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk SYSCFG_EXTICR1_EXTI2_Pos (8U) JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos) I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos) IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI) DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos) OB_RDP_LEVEL0 OB_RDP_LEVEL_0 __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SYSCFGLPEN) DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk SPI_CFG1_FTHLV_Pos (5U) DMA2D_OOR_LO DMA2D_OOR_LO_Msk FDCAN_NDAT2_ND62_Msk (0x1UL << FDCAN_NDAT2_ND62_Pos) HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos) ETH_DMACTCR_ST_Msk (0x1UL << ETH_DMACTCR_ST_Pos) ETH_MACVIR_VLC_VLANTAGDELETE ETH_MACVIR_VLC_VLANTAGDELETE_Msk RCC_D3CFGR_D3PPRE_DIV4 RCC_D3CFGR_D3PPRE_DIV4_Msk IWDG_SR_WVU IWDG_SR_WVU_Msk PWR_WKUPEPR_WKUPEN6 PWR_WKUPEPR_WKUPEN6_Msk USB_OTG_GINTSTS_WKUINT_Pos (31U) HRTIM_BMTRGR_TECMP2 HRTIM_BMTRGR_TECMP2_Msk MDMA_CTCR_DSIZE_0 (0x1UL << MDMA_CTCR_DSIZE_Pos) IS_SDMMC_ALL_INSTANCE(_INSTANCE_) (((_INSTANCE_) == SDMMC1) || ((_INSTANCE_) == SDMMC2)) SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV HRTIM_ADC1R_AD1EEV2_Msk (0x1UL << HRTIM_ADC1R_AD1EEV2_Pos) SDMMC_ERROR_UNSUPPORTED_FEATURE ((uint32_t)0x10000000U) USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) SYSCFG_PMCR_PA1SO SYSCFG_PMCR_PA1SO_Msk HRTIM_BDTUPR_TIMPER HRTIM_BDTUPR_TIMPER_Msk _SIZE_T  GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk RCC_D3CCIPR_ADCSEL_1 (0x2UL << RCC_D3CCIPR_ADCSEL_Pos) IS_RCC_CLKPSOURCE(SOURCE) (((SOURCE) == RCC_CLKPSOURCE_HSI) || ((SOURCE) == RCC_CLKPSOURCE_CSI) || ((SOURCE) == RCC_CLKPSOURCE_HSE)) __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SPI6RST) ETH_MACDR_TFCSTS_GENERATEPCP_Msk (0x1UL << ETH_MACDR_TFCSTS_GENERATEPCP_Pos) LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) SYSCFG_PMCR_PC3SO_Msk (0x1UL << SYSCFG_PMCR_PC3SO_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING HRTIM_BDMUPR_MCMP2_Msk (0x1UL << HRTIM_BDMUPR_MCMP2_Pos) HRTIM_FLTINR1_FLT1SRC_Pos (2U) __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART5LPEN) SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos) QSPI_INSTRUCTION_NONE 0x00000000U FDCAN_NDAT2_ND59 FDCAN_NDAT2_ND59_Msk FLASH_FLAG_WBNE_BANK1 FLASH_SR_WBNE SDMMC_CMD_PROG_CID ((uint8_t)26U) FMC_PMEM_MEMHOLD_Pos (16U) DAC2_CHANNEL_1 DAC_CHANNEL_1 RTC_BKP_DR14 0x0Eu __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos) DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) FDCAN_PSR_PXE FDCAN_PSR_PXE_Msk SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk FDCAN_NDAT2_ND45_Pos (13U) __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT SWPMI1_BASE (D2_APB1PERIPH_BASE + 0x8800UL) FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) IPSR_ISR_Pos 0U ETH_MMCRGUFCR 0x000001C4U HRTIM_MCR_TBCEN_Pos (18U) HRTIM_RST1R_EXTVNT4 HRTIM_RST1R_EXTVNT4_Msk HRTIM1_TIMD_IRQn SDMMC_CMD_SD_APP_GET_CER_RES1 ((uint8_t)48U) HAL_SD_ERROR_CMD_CRC_FAIL SDMMC_ERROR_CMD_CRC_FAIL FLASH_FLAG_RDSERR_BANK2 (FLASH_SR_RDSERR | 0x80000000U) FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) SYSCFG_EXTICR4_EXTI15_PG ((uint32_t)0x00006000) FDCANCCU_CCFG_OCPM_Pos (8U) IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || ((__SIZE__) == FMC_PAGE_SIZE_128) || ((__SIZE__) == FMC_PAGE_SIZE_256) || ((__SIZE__) == FMC_PAGE_SIZE_512) || ((__SIZE__) == FMC_PAGE_SIZE_1024)) SWPMI_IER_RIE SWPMI_IER_RIE_Msk USB_OTG_DOEPCTL_NAKSTS_Pos (17U) __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk USBD_DEFAULT_TRDT_VALUE 9U LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk BDMA_IFCR_CTCIF1 BDMA_IFCR_CTCIF1_Msk FMC_SDCRx_RPIPE FMC_SDCRx_RPIPE_Msk TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) HRTIM_ADC2R_AD2TDC3_Pos (24U) FPU_MVFR1_FtZ_mode_Pos 0U ETH_DMADSR_RPS_TRANSFERRING_Pos (12U) EXTI_SWIER1_SWIER11_Pos (11U) TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) HRTIM_TIMISR_O2STAT HRTIM_TIMISR_O2STAT_Msk EXTI_D3PCR2L_PCS41_Pos (18U) DFSDM1_BASE (D2_APB2PERIPH_BASE + 0x7000UL) TIM_CCR5_GC5C3_Pos (31U) UART_IT_RXFNE 0x0525U DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk HRTIM_ODISR_TE2ODIS_Pos (9U) RCC_CRRCR_HSI48CAL_8 (0x100UL << RCC_CRRCR_HSI48CAL_Pos) DCMI_CR_CM DCMI_CR_CM_Msk DMAMUX_RGSR_OF4_Msk (0x1UL << DMAMUX_RGSR_OF4_Pos) __LDBL_DENORM_MIN__ 4.9406564584124654e-324L SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI _REENT_EMERGENCY(ptr) ((ptr)->_emergency) RCC_APB1LRSTR_TIM13RST_Msk (0x1UL << RCC_APB1LRSTR_TIM13RST_Pos) I2C_OAR2_OA2MASK06_Pos (9U) __lock_close(lock) __retarget_lock_close(lock) __UINT_FAST64_TYPE__ long long unsigned int VREFBUF_TypeDef I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN); UNUSED(tmpreg); } while(0) DFSDM_FLTCR1_JEXTEN_Pos (13U) SD_CONTEXT_WRITE_SINGLE_BLOCK ((uint32_t)0x00000010U) INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1) ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos) FDCAN_CCCR_FDOE_Pos (8U) USB_OTG_CID_PRODUCT_ID_Pos (0U) HRTIM_BDMUPR_MCNT HRTIM_BDMUPR_MCNT_Msk TIM_CCR6_CCR6_Pos (0U) RTC_CR_ADD1H RTC_CR_ADD1H_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() HAL_SD_ERROR_BUSY SDMMC_ERROR_BUSY HRTIM_RSTR_TIMECMP1_Pos (28U) ETH_MACLCSR_LPIEN_Pos (16U) DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk FMC_NAND_ECC_PAGE_SIZE_1024BYTE (0x00040000U) RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) ARM_MPU_ARMV7_H  USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) EXTI_EMR2_EM34_Pos (2U) ETH_MACTSCR_TSUPDT ETH_MACTSCR_TSUPDT_Msk ETH_DMACIER_AIE ETH_DMACIER_AIE_Msk RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL) GPIO_LCKR_LCK10_Pos (10U) USB_OTG_GRSTCTL_TXFNUM_Pos (6U) SPI_SR_MODF SPI_SR_MODF_Msk __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN); UNUSED(tmpreg); } while(0) DBGMCU_APB1LFZ1_DBG_TIM13_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM13_Pos) USART_ISR_LBDF USART_ISR_LBDF_Msk FMC_BWTRx_ADDHLD_0 (0x1UL << FMC_BWTRx_ADDHLD_Pos) ADC_OFR4_OFFSET4_5 (0x0000020UL << ADC_OFR4_OFFSET4_Pos) ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) FDCAN_RXESC_RBDS FDCAN_RXESC_RBDS_Msk DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos) FMC_SDTRx_TMRD_Msk (0xFUL << FMC_SDTRx_TMRD_Pos) USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) HSEM_C1MISR_MISF1_Pos (1U) ETH_DMACCARBR_CURRBUFAPTR ETH_DMACCARBR_CURRBUFAPTR_Msk __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE HRTIM_CPT2CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV10CPT_Pos) JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos) PWR_REGULATOR_SVOS_SCALE3 (PWR_CR1_SVOS_0 | PWR_CR1_SVOS_1) __HAL_ADC_JSQR ADC_JSQR BDMA_FLAG_TE0 ((uint32_t)0x00000008) I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) != 0U) FP_NORMAL 4 HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100UL)) PWR_WKUPFR_WKUPF2 PWR_WKUPFR_WKUPF2_Msk TIM8_AF1_ETRSEL_1 (0x2UL << TIM8_AF1_ETRSEL_Pos) SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos) ETH_MTLTQDR_TXQSTS ETH_MTLTQDR_TXQSTS_Msk __HAL_RCC_SAI4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SAI4RST) RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == 0U) INTMAX_C(x) __INTMAX_C(x) ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) SDMMC_FLAG_BUSYD0 SDMMC_STA_BUSYD0 ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) DAC_SR_BWST1 DAC_SR_BWST1_Msk EXTI_LINE14 ((uint32_t)0x0E) HRTIM_SET1R_PER HRTIM_SET1R_PER_Msk TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) HRTIM_CR1_ADC1USRC_2 (0x4UL << HRTIM_CR1_ADC1USRC_Pos) QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART4LPEN) ETH_DMACCATDR_CURTDESAPTR ETH_DMACCATDR_CURTDESAPTR_Msk RCC_AHB4LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOHLPEN_Pos) FDCANCCU_CSTAT_OCPC_Msk (0x3FFFFUL << FDCANCCU_CSTAT_OCPC_Pos) RCC_AHB1ENR_ETH1TXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1TXEN_Pos) TIM_CCxN_ENABLE 0x00000004U RAMECC_FAR_FDATAH_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAH_Pos) RCC_APB2LPENR_SPI1LPEN_Pos (12U) OB_STDBY_NO_RST_D1 FLASH_OPTSR_NRST_STBY_D1 RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) __HQ_IBIT__ 0 FMC_SDTRx_TRAS_2 (0x4UL << FMC_SDTRx_TRAS_Pos) DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk FDCAN_TTTS_SWTSEL_Msk (0x3UL << FDCAN_TTTS_SWTSEL_Pos) DAC_CR_CEN2_Pos (30U) HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE HRTIM_ADC1R_AD1TCC4 HRTIM_ADC1R_AD1TCC4_Msk DCMI_RIS_VSYNC_RIS_Pos (3U) __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 SDMMC_WAIT_PEND SDMMC_CMD_WAITPEND MDMA_GISR0_GIF2 MDMA_GISR0_GIF2_Msk FDCAN_IE_RF1WE_Pos (5U) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) SWPMI_CR_LPBK SWPMI_CR_LPBK_Msk PWR_WKUPEPR_WKUPPUPD1_Pos (16U) HRTIM_OUTR_IDLES1_Msk (0x1UL << HRTIM_OUTR_IDLES1_Pos) FDCAN_RXF1S_F1F_Pos (24U) HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 HRTIM_ADC3R_AD3TCC3_Pos (21U) SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk GPIO_BSRR_BS8_Pos (8U) OPAMP_HSOTR_TRIMHSOFFSETN_Pos (0U) DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk SDMMC_SPEED_MODE_DDR ((uint32_t)0x00000004U) HRTIM_RSTBR_TIMECMP4_Pos (30U) RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos) ETH_MTLTQOMR_TTC_256BITS ((uint32_t)0x00000050) DBGMCU_APB1LFZ1_DBG_TIM2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM2_Pos) SYSCFG_CFGR_FLASHL_Msk (0x1UL << SYSCFG_CFGR_FLASHL_Pos) ETH_MACCR_BL_4 (0x2UL << ETH_MACCR_BL_Pos) RCC_APB1_DIV4 RCC_D2CFGR_D2PPRE1_DIV4 ADC_CCR_DUAL ADC_CCR_DUAL_Msk OPAMP2_CSR_VPSEL_Pos (2U) ETH_MACIVIR_VLT_CFIDEI ETH_MACIVIR_VLT_CFIDEI_Msk JPEG_SR_IFTF JPEG_SR_IFTF_Msk TIM_DMABase_CCR3 TIM_DMABASE_CCR3 HRTIM_TIMCR_PREEN HRTIM_TIMCR_PREEN_Msk SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk __HAL_RCC_SAI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) != 0U) DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) __DBL_DIG__ 15 USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos) HRTIM_EECR2_EE10SNS HRTIM_EECR2_EE10SNS_Msk FDCAN_CCU ((FDCAN_ClockCalibrationUnit_TypeDef *) FDCAN_CCU_BASE) DAC_CR_EN1 DAC_CR_EN1_Msk HRTIM_ADC3R_AD3EEV2_Pos (6U) SCB_SHCSR_MEMFAULTACT_Msk (1UL ) RCC_D2CFGR_D2PPRE2_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE2_DIV8_Pos) SDMMC_STA_ACKTIMEOUT SDMMC_STA_ACKTIMEOUT_Msk SYSCFG_VREFBUF_VOLTAGE_SCALE2 VREFBUF_CSR_VRS_OUT3 USART_CR3_RTSE_Pos (8U) USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) FDCAN_TTOCF_OM_Msk (0x3UL << FDCAN_TTOCF_OM_Pos) USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) GPIO_AF0_D1PWREN ((uint8_t)0x00) GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) IS_SPI_CRC_INITIALIZATION_PATTERN(PATTERN) (((PATTERN) == SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN) || ((PATTERN) == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)) HRTIM_CPT2R_CPT2R_Pos (0U) RCC_PLLCFGR_DIVQ1EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ1EN_Pos) SWPMI_ISR_SUSP SWPMI_ISR_SUSP_Msk FDCAN_TXFQS_TFFL_Pos (0U) RTC_TAMPER_X_INTERRUPT ((uint32_t) (RTC_IT_TAMP1 | RTC_IT_TAMP2 | RTC_IT_TAMP3)) ETH_DMACSR_AIS_Msk (0x1UL << ETH_DMACSR_AIS_Pos) SDMMC1_IRQn _T_PTRDIFF_  GPIO_AF13_DCMI ((uint8_t)0x0D) ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE HRTIM_ADC4R_AD4MC4 HRTIM_ADC4R_AD4MC4_Msk DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) SDMMC_STA_DHOLD_Msk (0x1UL << SDMMC_STA_DHOLD_Pos) FDCAN_IR_TC FDCAN_IR_TC_Msk USB_OTG_GINTMSK_HCIM_Pos (25U) DAC1_CHANNEL_1 DAC_CHANNEL_1 QUADSPI_CCR_INSTRUCTION_Pos (0U) TIM_CCMR2_OC3PE_Pos (3U) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1 FLASH_CRCCR_CRC_BURST_Msk (0x3UL << FLASH_CRCCR_CRC_BURST_Pos) HRTIM_RST2R_CMP2 HRTIM_RST2R_CMP2_Msk TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) RTC_ATAMP_INTERRUPT_ENABLE 1u IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) SCB_CCR_USERSETMPEND_Pos 1U ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos) GPIOK ((GPIO_TypeDef *) GPIOK_BASE) SYSCFG_CFGR_DTCML SYSCFG_CFGR_DTCML_Msk __HAL_RCC_HSI48_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSI48ON); RTC_FORMAT_BIN 0x00000000u FDCAN_NDAT1_ND24_Pos (24U) PWR_WKUPCR_WKUPC5 PWR_WKUPCR_WKUPC5_Msk BDMA_IFCR_CTCIF7 BDMA_IFCR_CTCIF7_Msk MDMA_GISR0_GIF14_Pos (14U) FDCAN_NDAT1_ND24_Msk (0x1UL << FDCAN_NDAT1_ND24_Pos) TPI_DEVID_NrTraceInput_Pos 0U FDCAN_TTIR_RTMI FDCAN_TTIR_RTMI_Msk I2C_OAR2_OA2MASK04_Pos (10U) SWPMI_ISR_RXOVRF SWPMI_ISR_RXOVRF_Msk QSPI_ALTERNATE_BYTES_1_LINE ((uint32_t)QUADSPI_CCR_ABMODE_0) FDCAN_IR_PEA_Msk (0x1UL << FDCAN_IR_PEA_Pos) I2C_PECR_PEC_Pos (0U) ADC_SQR3_SQ13_Pos (18U) RCC_RTCCLKSOURCE_HSE_DIV58 (0x0003A300U) RTC_ALRMAR_MSK2_Pos (15U) ADC_OFR4_OFFSET4_2 (0x0000004UL << ADC_OFR4_OFFSET4_Pos) OPAMP1_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETP_Pos) SDMMC_ACKTIME_ACKTIME_Pos (0U) LSI_VALUE (32000UL) USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 HRTIM_RSTCR_TIMBCMP1 HRTIM_RSTCR_TIMBCMP1_Msk RAMECC_IER_GECCDEIE_Msk (0x1UL << RAMECC_IER_GECCDEIE_Pos) RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk RCC_APB1HLPENR_OPAMPLPEN_Msk (0x1UL << RCC_APB1HLPENR_OPAMPLPEN_Pos) ETH_MACWTR_WTO_14KB ((uint32_t)0x0000000C) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ETH_MTLRQDR_RRCSTS_FLUSHING ETH_MTLRQDR_RRCSTS_FLUSHING_Msk __HAL_RCC_LPTIM4_CONFIG __HAL_RCC_LPTIM345_CONFIG __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,__PLLM1__,__PLLN1__,__PLLP1__,__PLLQ1__,__PLLR1__) do{ MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1) , ((__RCC_PLLSOURCE__) | ( (__PLLM1__) <<4U))); WRITE_REG (RCC->PLL1DIVR , ( (((__PLLN1__) - 1U )& RCC_PLL1DIVR_N1) | ((((__PLLP1__) -1U ) << 9U) & RCC_PLL1DIVR_P1) | ((((__PLLQ1__) -1U) << 16U)& RCC_PLL1DIVR_Q1) | ((((__PLLR1__) - 1U) << 24U)& RCC_PLL1DIVR_R1))); } while(0) RCC_AHB4LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_UnFreeze_TIM1() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM1)) HRTIM_BDTUPR_TIMSET2R_Pos (13U) LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos) HRTIM_EEFR1_EE4LTCH_Msk (0x1UL << HRTIM_EEFR1_EE4LTCH_Pos) ETH_DMACSR_RI_Msk (0x1UL << ETH_DMACSR_RI_Pos) HRTIM_DTR_DTF_6 (0x040UL << HRTIM_DTR_DTF_Pos) HRTIM_ADC4R_AD4TDC4 HRTIM_ADC4R_AD4TDC4_Msk GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) HAL_GetTick BDMA_IFCR_CHTIF0_Msk (0x1UL << BDMA_IFCR_CHTIF0_Pos) IS_CRC_OUTPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_OUTPUTDATA_INVERSION_DISABLE) || ((MODE) == CRC_OUTPUTDATA_INVERSION_ENABLE)) __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) RCC_APB1LRSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1LRSTR_SPDIFRXRST_Pos) ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos) __HAL_RCC_SWPMI1_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_SWPMIRST) TIM_TIM2_ETR_COMP1 (TIM2_AF1_ETRSEL_0) RCC_CR_HSIDIV RCC_CR_HSIDIV_Msk DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE HRTIM_SET1R_SST_Msk (0x1UL << HRTIM_SET1R_SST_Pos) RTC_TSTR_PM_Pos (22U) IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12)) EXTI_SWIER1_SWIER9_Pos (9U) __HAL_BDMA_CHANNEL_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= (DMA_TO_BDMA_IT(__INTERRUPT__))) MDMA_GISR0_GIF0 MDMA_GISR0_GIF0_Msk TIM_DCR_DBL_Pos (8U) SYSCFG_UR11_IWDG1M_Pos (16U) RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos) RCC_AHB1LPENR_USB2OTGHSULPILPEN RCC_AHB1LPENR_USB2OTGFSULPILPEN FLASH_TYPEPROGRAM_FLASHWORD 0x01U CEC_ISR_BRE_Pos (3U) DMAMUX_CSR_SOF4_Pos (4U) RCC_AHB4ENR_BDMAEN RCC_AHB4ENR_BDMAEN_Msk IS_QSPI_ADDRESS_SIZE(ADDR_SIZE) (((ADDR_SIZE) == QSPI_ADDRESS_8_BITS) || ((ADDR_SIZE) == QSPI_ADDRESS_16_BITS) || ((ADDR_SIZE) == QSPI_ADDRESS_24_BITS) || ((ADDR_SIZE) == QSPI_ADDRESS_32_BITS)) DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos) ADC_SQR3_SQ12_Pos (12U) HRTIM_ADC4R_AD4TDC4_Msk (0x1UL << HRTIM_ADC4R_AD4TDC4_Pos) RCC_FMCCLKSOURCE_PLL2 RCC_D1CCIPR_FMCSEL_1 __guarded_by(x) __lock_annotate(guarded_by(x)) UART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) DMA_HIFCR_CDMEIF7_Pos (24U) EXTI_RTSR1_TR10_Pos (10U) FDCAN_IR_TEFW_Msk (0x1UL << FDCAN_IR_TEFW_Pos) __DA_IBIT__ 32 __SDMMC_CMDTRANS_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDTRANS) DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos) HRTIM_RST1R_EXTVNT1 HRTIM_RST1R_EXTVNT1_Msk RAMECC3_Monitor2_BASE (RAMECC3_BASE + 0x40UL) SPI_DATASIZE_15BIT (0x0000000EUL) USE_HAL_NOR_REGISTER_CALLBACKS 0U __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET RCC_CFGR_MCO1PRE_Msk (0xFUL << RCC_CFGR_MCO1PRE_Pos) __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) == 0U) LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos) __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 SYSCFG_EXTICR1_EXTI3_PE ((uint32_t)0x00004000) RCC_APB1LRSTR_TIM7RST RCC_APB1LRSTR_TIM7RST_Msk TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE) LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk OB_IOHSLV_DISABLE 0x00000000U ETH_DMACSR_NIS_Msk (0x1UL << ETH_DMACSR_NIS_Pos) CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos) TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) EXTI_EMR2_EM59 EXTI_EMR2_EM59_Msk TIM_TIM1_TI1_GPIO 0x00000000U FDCAN_TXBC_TBSA_Pos (2U) HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 SYSCFG_EXTICR2_EXTI6_Pos (8U) I2C_AUTOEND_MODE I2C_CR2_AUTOEND ETH_DMACIER_ETIE_Msk (0x1UL << ETH_DMACIER_ETIE_Pos) HRTIM_FLTINR1_FLT2P HRTIM_FLTINR1_FLT2P_Msk USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk ETH_MACRFCR_RFE_Pos (0U) FDCAN_IR_WDI FDCAN_IR_WDI_Msk USB_OTG_DOEPMSK_EPDM_Pos (1U) DMA_REQUEST_TIM16_UP 110U LTDC_FLAG_LI LTDC_ISR_LIF RCC_APB4LPENR_RTCAPBLPEN_Msk (0x1UL << RCC_APB4LPENR_RTCAPBLPEN_Pos) HRTIM_RSTCR_TIMDCMP1 HRTIM_RSTCR_TIMDCMP1_Msk __HAL_RCC_SWPMI1_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_SWPMIRST) DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) RNG_CR_CED RNG_CR_CED_Msk GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_AHB4LPENR_D3SRAM1LPEN_Pos RCC_AHB4LPENR_SRAM4LPEN_Pos CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk CEC_ISR_RXEND CEC_ISR_RXEND_Msk MDMA_CBRUR_DUV_Pos (16U) RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 STM32H7xx_HAL_UART_EX_H  RCC_D1CFGR_D1CPRE_DIV1 ((uint32_t)0x00000000) COMP_SR_C2IF_Msk (0x1UL << COMP_SR_C2IF_Pos) HAL_CRC_LENGTH_16B 16U ETH_DMACSR_FBE_Pos (12U) ETH_MACISR_TXSTSIS_Msk (0x1UL << ETH_MACISR_TXSTSIS_Pos) HRTIM_MDIER_MCMP4DE_Msk (0x1UL << HRTIM_MDIER_MCMP4DE_Pos) HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo __HAL_RCC_CRS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN); UNUSED(tmpreg); } while(0) FDCANCCU_CSTAT_TQC_Pos (18U) TIM_CCMR1_OC1FE_Pos (2U) __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL DMA_LIFCR_CDMEIF3_Pos (24U) IS_RCC_PLL2M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) JPEG_CR_JCEN_Pos (0U) HRTIM_ADC1R_AD1TDC4_Pos (26U) FDCAN_IE_WDIE_Pos (26U) EXTI_GPIOK 0x0000000AU DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF RCC_MCODIV_2 RCC_CFGR_MCO1PRE_1 TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U ADC_JDR1_JDATA_29 (0x20000000UL << ADC_JDR1_JDATA_Pos) HRTIM_TIMISR_REP_Msk (0x1UL << HRTIM_TIMISR_REP_Pos) MDMA_REQUEST_QUADSPI_TC ((uint32_t)0x00000017U) GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL} HRTIM_FLTINR2_FLT5F_Msk (0xFUL << HRTIM_FLTINR2_FLT5F_Pos) LTDC_LxDCCR_DCGREEN_Pos (8U) PWR_WKUPCR_WKUPC5_Msk (0x1UL << PWR_WKUPCR_WKUPC5_Pos) RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) ETH_DMADSR_RPS_FETCHING_Msk (0x1UL << ETH_DMADSR_RPS_FETCHING_Pos) MPU_REGION_DISABLE ((uint8_t)0x00) RCC_APB1LLPENR_USART3LPEN_Pos (18U) __HAL_RCC_GET_LPTIM345_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL))) INT_LEAST32_MAX (__INT_LEAST32_MAX__) USB_OTG_PCGCCTL_STOPCLK_Pos (0U) EXTI_LINE_21 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x15U) ETH_DMACCATDR_CURTDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATDR_CURTDESAPTR_Pos) USART_ISR_RXFT USART_ISR_RXFT_Msk __HAL_RCC_APB3_RELEASE_RESET() (RCC->APB3RSTR = 0x00U) ETH_DMADSR_RPS_FETCHING_Pos (12U) DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos) DMA2D_OCOLR_ALPHA_3_Msk (0x1UL << DMA2D_OCOLR_ALPHA_3_Pos) FDCAN_NDAT1_ND15_Msk (0x1UL << FDCAN_NDAT1_ND15_Pos) HRTIM_BMCR_BMCLK HRTIM_BMCR_BMCLK_Msk FDCAN_XIDAM_EIDM_Pos (0U) ADC_JSQR_JSQ1_Pos (9U) RTC_TAMPERFILTER_DISABLE 0x00000000u ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) BDMA_IFCR_CTEIF7_Msk (0x1UL << BDMA_IFCR_CTEIF7_Pos) JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) UART_FLAG_CTS USART_ISR_CTS GPIO_ODR_OD8 GPIO_ODR_OD8_Msk QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos) SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos) FPU_MVFR0_Short_vectors_Pos 24U __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 PWR_CR1_PLS_LEV1_Pos (5U) RTC_ISR_INITS RTC_ISR_INITS_Msk HRTIM_TIMCR_PSHPLL_Pos (6U) USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) EXTI_EMR3_EM69_Pos (5U) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) != 0U) USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos) __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET FDCAN_TTIE_TXOE_Msk (0x1UL << FDCAN_TTIE_TXOE_Pos) SYSCFG_PMCR_I2C1_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C1_FMP_Pos) CEC_ISR_LBPE CEC_ISR_LBPE_Msk JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD HRTIM1_TIMC_IRQn USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk DCMI_RIS_OVR_RIS_Pos (1U) HRTIM_BMTRGR_MSTRST_Pos (1U) ETH_DMACSR_TI_Pos (0U) FDCANCCU_CSTAT_CALS_Pos (30U) __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_SDMMC1RST)) FMC_PMEM_MEMSET_2 (0x04UL << FMC_PMEM_MEMSET_Pos) ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) RCC_CFGR_STOPKERWUCK_Msk (0x1UL << RCC_CFGR_STOPKERWUCK_Pos) HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET ETH_MACISR_PHYIS_Pos (3U) ETH_MTLRQOMR_RFA ETH_MTLRQOMR_RFA_Msk __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN); UNUSED(tmpreg); } while(0) RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk CSR_LSEON_BB RCC_CSR_LSEON_BB ADC_CALFACT_CALFACT_D_3 (0x008UL << ADC_CALFACT_CALFACT_D_Pos) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE TIM_DMA_CC3 TIM_DIER_CC3DE ETH_MACCR_SARC_REPADDR1_Msk (0x7UL << ETH_MACCR_SARC_REPADDR1_Pos) ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) __NULLABILITY_PRAGMA_POP  HRTIM_CPT1CR_EXEV3CPT HRTIM_CPT1CR_EXEV3CPT_Msk EXTI_PR1_PR1_Msk (0x1UL << EXTI_PR1_PR1_Pos) GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) USB_OTG_GOTGCTL_VBVALOEN_Pos (2U) GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) EXTI_D3PMR1_MR7_Msk (0x1UL << EXTI_D3PMR1_MR7_Pos) USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk FDCAN_HPMS_FIDX_Pos (8U) RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART2LPEN) RCC_CR_PLL3ON_Pos (28U) _GCC_SIZE_T  HAL_GetDEVID __alloc_align(x) __attribute__((__alloc_align__(x))) QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos) SDMMC_CMD_BOOTMODE_Msk (0x1UL << SDMMC_CMD_BOOTMODE_Pos) FDCAN_ILS_TOOE_Pos (18U) FLASH_ACR_LATENCY_6WS (0x00000006UL) DMA_REQUEST_TIM8_UP 51U PWR_CR3_BYPASS_Msk (0x1UL << PWR_CR3_BYPASS_Pos) FMC_SDRAM_CMD_NORMAL_MODE (0x00000000U) IS_RCC_FDCANCLK(__SOURCE__) (((__SOURCE__) == RCC_FDCANCLKSOURCE_HSE) || ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL) || ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL2)) HRTIM_BDMUPR_MCMP4 HRTIM_BDMUPR_MCMP4_Msk TIM_CLOCKSOURCE_ITR6 TIM_TS_ITR6 ITM_TCR_SYNCENA_Pos 2U EXTI_LINE_84 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x14U) __HAL_RCC_BDMA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_BDMARST) RCC_APB1LENR_I2C2EN_Msk (0x1UL << RCC_APB1LENR_I2C2EN_Pos) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk HRTIM_BDTUPR_TIMOUTR_Pos (19U) DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) ETH_MACTSCR_TSENALL_Msk (0x1UL << ETH_MACTSCR_TSENALL_Pos) HRTIM_EECR3_EE6F HRTIM_EECR3_EE6F_Msk RTC_ISR_ITSF RTC_ISR_ITSF_Msk ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos) BDCR UART_CLEAR_FEF USART_ICR_FECF ETH_MMCTMCGPR_TXMULTCOLG_msk (0xFFFFFFFFUL << ETH_MMCTMCGPR_TXMULTCOLG_Pos) IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16)) USART_CR2_DATAINV_Pos (18U) SDMMC_WAIT_NO ((uint32_t)0x00000000U) EXTI_PR1_PR20_Msk (0x1UL << EXTI_PR1_PR20_Pos) BDMA_IFCR_CTCIF4_Pos (17U) ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk FLASH_SCAR_SEC_AREA_START_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_START_Pos) GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk RTC_BKP26R RTC_BKP26R_Msk RCC_IRQn SCB_DTCMCR_SZ_Pos 3U REGULAR_CHANNELS ADC_REGULAR_CHANNELS FDCAN_TTILS_CSMS_Msk (0x1UL << FDCAN_TTILS_CSMS_Pos) IS_RCC_PLLP_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET FDCAN_TTCPT_CCV_Msk (0x3FUL << FDCAN_TTCPT_CCV_Pos) ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk I2C_OAR2_OA2NOMASK 0x00000000UL BDMA_ISR_TCIF4_Pos (17U) DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos) RCC_APB4RSTR_LPTIM3RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM3RST_Pos) __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT DAC_CR_DMAEN1_Pos (12U) SWPMI_IER_TIE SWPMI_IER_TIE_Msk FMC_BTRx_DATLAT_Msk (0xFUL << FMC_BTRx_DATLAT_Pos) SYSCFG_EXTICR1_EXTI1_Pos (4U) SWPMI_CR_RXMODE_Msk (0x1UL << SWPMI_CR_RXMODE_Pos) DAC_SR_BWST2 DAC_SR_BWST2_Msk USE_HAL_DFSDM_REGISTER_CALLBACKS 0U HRTIM_BMTRGR_TBREP_Msk (0x1UL << HRTIM_BMTRGR_TBREP_Pos) FDCAN_IR_DRX FDCAN_IR_DRX_Msk FDCAN_IE_TEFWE FDCAN_IE_TEFWE_Msk SYSCFG_UR7_SABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SABEG_BANK1_Pos) SCB_DFSR_HALTED_Pos 0U TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) LTDC_FLAG_RR LTDC_ISR_RRIF FDCAN_TXEFC_EFWM_Pos (24U) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE ETH_MACHWF2R_AUXSNAPNUM ETH_MACHWF2R_AUXSNAPNUM_Msk RCC_PLL2DIVR_N2_Msk (0x1FFUL << RCC_PLL2DIVR_N2_Pos) FMC_BCRx_CPSIZE_2 (0x4UL << FMC_BCRx_CPSIZE_Pos) SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos) JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) RCC_PLLCFGR_PLL3RGE RCC_PLLCFGR_PLL3RGE_Msk DMA2D_OCOLR_BLUE_2_Pos (0U) __UTA_FBIT__ 64 DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos (28U) __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE RCC_CICR_PLL3RDYC_Msk (0x1UL << RCC_CICR_PLL3RDYC_Pos) ETH_MACPPSCR_PPSEN0_Pos (4U) FDCAN_TXBCF_CF FDCAN_TXBCF_CF_Msk MDMA_GISR0_GIF15_Msk (0x1UL << MDMA_GISR0_GIF15_Pos) GPIO_MODE (0x3uL << GPIO_MODE_Pos) I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk EXTI_PR1_PR_Msk (0x3FFFFFUL << EXTI_PR1_PR_Pos) HRTIM_BMTRGR_MSTRST HRTIM_BMTRGR_MSTRST_Msk QUADSPI_FCR_CTCF_Pos (1U) SYSCFG_UR2_BOOT_ADD0 SYSCFG_UR2_BOOT_ADD0_Msk ETH_MACHWF1R_DBGMEMA ETH_MACHWF1R_DBGMEMA_Msk USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) HRTIM_SET2R_UPDATE_Pos (31U) HRTIM_ADC4R_AD4TEC4 HRTIM_ADC4R_AD4TEC4_Msk ADC_JDR4_JDATA_5 (0x00000020UL << ADC_JDR4_JDATA_Pos) EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) EXTI_IMR3_IM87 EXTI_IMR3_IM87_Msk FLASH_CRC_BURST_SIZE_16 FLASH_CRCCR_CRC_BURST_0 HRTIM_RSTR_MSTCMP2_Msk (0x1UL << HRTIM_RSTR_MSTCMP2_Pos) SPI_CFG1_TXDMAEN_Msk (0x1UL << SPI_CFG1_TXDMAEN_Pos) SPI_SR_TIFRE_Pos (8U) HRTIM_BMPER_BMPER HRTIM_BMPER_BMPER_Msk ETH_MACVTR_EVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFPASS_Pos) HAL_DMAMUX1_REQ_GEN_EXTI0 6U HRTIM_EECR2_EE9POL_Pos (20U) __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE PWR_FLAG_SB_D2 (0x03U) RAMECC_FAR_FDATAL_Pos (0U) HAL_MDMA_ERROR_MASK_DATA ((uint32_t)0x00000004U) SPI_IER_UDRIE SPI_IER_UDRIE_Msk OPAMP1_CSR_VMSEL_Pos (5U) HRTIM_RSTER_TIMACMP4 HRTIM_RSTER_TIMACMP4_Msk CF_CYLINDER_HIGH ATA_CYLINDER_HIGH WWDG_CFR_W WWDG_CFR_W_Msk __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) ETH_MACCR_ACS ETH_MACCR_ACS_Msk TIM_CCMR1_IC2PSC_Pos (10U) FMC_Bank1_TypeDef GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) FDCAN_TURCF_NCL_Pos (0U) __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET JPEG_SR_OFTF_Pos (3U) __ARM_FP 14 SPI_CR1_SSI_Pos (12U) HRTIM_BDMUPR_MCNT_Pos (3U) HAL_SD_ERROR_COM_CRC_FAILED SDMMC_ERROR_COM_CRC_FAILED USART3_BASE (D2_APB1PERIPH_BASE + 0x4800UL) HRTIM_RSTDR_TIMCCMP1_Pos (25U) SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) SPI_I2SCFGR_DATFMT_Msk (0x1UL << SPI_I2SCFGR_DATFMT_Pos) RCC_APB4LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB4LPENR_I2C4LPEN_Pos) HRTIM_BDTUPR_TIMDIER HRTIM_BDTUPR_TIMDIER_Msk __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 FLASH_FLAG_STRBERR_BANK1 FLASH_SR_STRBERR SDMMC_IT_TXFIFOHE SDMMC_MASK_TXFIFOHEIE __HAL_RTC_ALARM_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) HRTIM_BMTRGR_TDRST_Pos (19U) SPDIFRX_CR_CKSBKPEN_Msk (0x1UL << SPDIFRX_CR_CKSBKPEN_Pos) FMC_SDTRx_TWR_Msk (0xFUL << FMC_SDTRx_TWR_Pos) TrimmingValue EXTI_IMR1_IM29_Pos (29U) ETH_MACL3L4CR_L3DAM_Pos (4U) HSEM_C1ISR_ISF1_Msk (0x1UL << HSEM_C1ISR_ISF1_Pos) IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6) || ((__CHANNEL__) == TIM_CHANNEL_ALL)) __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM ETH_MACHWF1R_AVSEL ETH_MACHWF1R_AVSEL_Msk PWR_WAKEUP_PIN4_LOW (PWR_WKUPEPR_WKUPP4 | PWR_WKUPEPR_WKUPEN4) QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE HRTIM_TIMISR_CMP3_Msk (0x1UL << HRTIM_TIMISR_CMP3_Pos) RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk HRTIM_CR2_MSWU HRTIM_CR2_MSWU_Msk FDCAN_TTOST_WECS_Msk (0x1UL << FDCAN_TTOST_WECS_Pos) QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7) || ((NUMBER) == MPU_REGION_NUMBER8) || ((NUMBER) == MPU_REGION_NUMBER9) || ((NUMBER) == MPU_REGION_NUMBER10) || ((NUMBER) == MPU_REGION_NUMBER11) || ((NUMBER) == MPU_REGION_NUMBER12) || ((NUMBER) == MPU_REGION_NUMBER13) || ((NUMBER) == MPU_REGION_NUMBER14) || ((NUMBER) == MPU_REGION_NUMBER15)) JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk HSEM_C1ISR_ISF23_Msk (0x1UL << HSEM_C1ISR_ISF23_Pos) EXTI_D3PCR1L_PCS7 EXTI_D3PCR1L_PCS7_Msk DEBUG 1 FMC_IRQn TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 FDCAN_ECR_REC_Msk (0x7FUL << FDCAN_ECR_REC_Pos) FLASH_OPTSR_FZ_IWDG_STOP_Pos (17U) FDCAN2_BASE (D2_APB1PERIPH_BASE + 0xA400UL) RCC_D3AMR_VREFAMEN RCC_D3AMR_VREFAMEN_Msk FDCAN_TTGTP_TP_Msk (0xFFFFUL << FDCAN_TTGTP_TP_Pos) RCC_APB1LLPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM4LPEN_Pos) HRTIM_CR2_TBSWU HRTIM_CR2_TBSWU_Msk RCC_CICR_LSECSSC_Pos (9U) ETH_DMACCR_DSL_Pos (18U) SPI_CFG1_DSIZE_3 (0x08UL << SPI_CFG1_DSIZE_Pos) ETH_MACPFR_HMC_Pos (2U) MDMA_CTBR_DBUS MDMA_CTBR_DBUS_Msk OPAMP2_CSR_VMSEL_1 (0x2UL << OPAMP2_CSR_VMSEL_Pos) SPI_FIFO_THRESHOLD_13DATA (0x00000180UL) FMC_PMEM_MEMHIZ_4 (0x10UL << FMC_PMEM_MEMHIZ_Pos) CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos) FMC_BTRx_DATLAT_0 (0x1UL << FMC_BTRx_DATLAT_Pos) RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk EXTI_LINE4 ((uint32_t)0x04) RCC_D2CFGR_D2PPRE1_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE1_DIV2_Pos) SYSCFG_UR7_SAEND_BANK1 SYSCFG_UR7_SAEND_BANK1_Msk USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk DBGMCU_APB1LFZ1_DBG_I2C1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C1_Pos) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) DMA_REQUEST_TIM8_CH4 50U DCMI_SR_HSYNC_Pos (0U) HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT RCC_CFGR_SWS_2 (0x4UL << RCC_CFGR_SWS_Pos) UART_WORDLENGTH_9B USART_CR1_M0 __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE ETH_MACPCSR_MGKPRCVD_Msk (0x1UL << ETH_MACPCSR_MGKPRCVD_Pos) EXTI_EMR3_EM79 EXTI_EMR3_EM79_Msk HAL_MODULE_ENABLED  INT16_MAX (__INT16_MAX__) RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE ETH_MACVTR_VTIM_Pos (17U) RCC_APB1LRSTR_I2C1RST_Msk (0x1UL << RCC_APB1LRSTR_I2C1RST_Pos) MDMA_CIFCR_CTEIF_Msk (0x1UL << MDMA_CIFCR_CTEIF_Pos) __FLT32X_DECIMAL_DIG__ 17 HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER TIM_CCER_CC2NE_Pos (6U) HRTIM_ADC4R_AD4TCC2_Pos (18U) RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) HRTIM_RSTER_TIMCCMP4 HRTIM_RSTER_TIMCCMP4_Msk ETH_MACCR_SARC_INSADDR1_Pos (29U) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) DAC_CR_TSEL2 DAC_CR_TSEL2_Msk ETH_MACTSSR_TSTRGTERR0_Pos (3U) FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos) HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_EVENT_PRESENCE_MASK | EXTI_REG_MASK | EXTI_PIN_MASK | EXTI_TARGET_MASK)) == 0x00UL) && IS_EXTI_PROPERTY(__EXTI_LINE__) && IS_EXTI_TARGET(__EXTI_LINE__) && (((__EXTI_LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < (((EXTI_LINE_NB / 32UL) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32UL)))) DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk RTC_BKP_DR3 0x03u COMP_CFGRx_SCALEN_Msk (0x1UL << COMP_CFGRx_SCALEN_Pos) ETH_MMCRIR_RXALGNERPIS_Msk (0x1UL << ETH_MMCRIR_RXALGNERPIS_Pos) RTC_TR_SU RTC_TR_SU_Msk __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET HRTIM_RST1R_TIMEVNT6 HRTIM_RST1R_TIMEVNT6_Msk FDCAN_XIDAM_EIDM_Msk (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos) RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk RCC_CRS_FREQERRORDIR_UP (0x00000000U) TIM_CCER_CC3E TIM_CCER_CC3E_Msk ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos (28U) __FLT_MIN_EXP__ (-125) RTC_TSTR_MNU RTC_TSTR_MNU_Msk USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) TIM_RCR_REP_Pos (0U) HRTIM_ADC2R_AD2TAC4 HRTIM_ADC2R_AD2TAC4_Msk SYSCFG_UR6_PABEG_BANK1_Pos (0U) GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk FDCAN_TTILS_GTDS FDCAN_TTILS_GTDS_Msk USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) SCB_CPUID_ARCHITECTURE_Pos 16U HAL_FLASH_ERROR_SNECC_BANK1 FLASH_FLAG_SNECCERR_BANK1 APB3RSTR RCC_RTCCLKSOURCE_HSE_DIV56 (0x00038300U) HRTIM_RST2R_TIMEVNT7_Pos (18U) UART_MASK_COMPUTATION(__HANDLE__) do { if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x01FFU ; } else { (__HANDLE__)->Mask = 0x00FFU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x00FFU ; } else { (__HANDLE__)->Mask = 0x007FU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x007FU ; } else { (__HANDLE__)->Mask = 0x003FU ; } } else { (__HANDLE__)->Mask = 0x0000U; } } while(0U) HSEM_C1IER_ISE17 HSEM_C1IER_ISE17_Msk EXTI_RTSR2_TR51 EXTI_RTSR2_TR51_Msk ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) SYSCFG_CFGR_ITCML_Pos (14U) SYSCFG_UR16_PKP_Msk (0x1UL << SYSCFG_UR16_PKP_Pos) HRTIM_CPT1CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP1_Pos) HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) OB_RDP_LEVEL2 OB_RDP_LEVEL_2 HRTIM_BMTRGR_TCRST_Pos (15U) MDMA_SOURCE_BURST_128BEATS ((uint32_t)MDMA_CTCR_SBURST) __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED DFSDM_FLTISR_REOCF_Pos (1U) __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED RCC_UART7CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI FDCAN_TTOST_WFE FDCAN_TTOST_WFE_Msk DAC_CR_CEN2 DAC_CR_CEN2_Msk DLYB_CFGR_UNIT_6 (0x40UL << DLYB_CFGR_UNIT_Pos) JPEG_CONFR5_HA_Pos (1U) FDCAN_ILS_BECE_Pos (20U) FMC_SDTRx_TWR_1 (0x2UL << FMC_SDTRx_TWR_Pos) RCC_SPI4CLKSOURCE_PLL2 RCC_SPI45CLKSOURCE_PLL2 HSEM_C1MISR_MISF3_Pos (3U) RCC_D1CCIPR_QSPISEL_0 (0x1UL << RCC_D1CCIPR_QSPISEL_Pos) TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) ETH_MACHWF0R_TSSTSSEL ETH_MACHWF0R_TSSTSSEL_Msk HRTIM1_TIMB_IRQn HRTIM_SET1R_MSTCMP3 HRTIM_SET1R_MSTCMP3_Msk HSEM_C1IER_ISE1_Pos (1U) __HAL_RCC_GET_LPTIM3_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE ADC_ISR_ADRDY_Pos (0U) HRTIM_RSTCR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP1_Pos) __HAL_RCC_BKPRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) != 0U) CRRCR RCC_APB1LENR_TIM13EN_Msk (0x1UL << RCC_APB1LENR_TIM13EN_Pos) ETH_MACTSCR_TSADDREG ETH_MACTSCR_TSADDREG_Msk USART_ISR_TCBGT_Pos (25U) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE HRTIM_SET1R_CMP2 HRTIM_SET1R_CMP2_Msk HSEM_R_COREID_Msk (0xFFUL << HSEM_R_COREID_Pos) CEC_BASE (D2_APB1PERIPH_BASE + 0x6C00UL) I2C2_EV_IRQn __HAL_RCC_D2SRAM2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM2EN)) HRTIM_ADC3R_AD3TBC2_Msk (0x1UL << HRTIM_ADC3R_AD3TBC2_Pos) __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) != 0U) ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE HRTIM_RSTER_TIMACMP1 HRTIM_RSTER_TIMACMP1_Msk HSEM_C1ICR_ISC16 HSEM_C1ICR_ISC16_Msk TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk HRTIM_RSTR_UPDATE_Msk (0x1UL << HRTIM_RSTR_UPDATE_Pos) JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos) FDCAN_TTOST_MS_Msk (0x3UL << FDCAN_TTOST_MS_Pos) HRTIM_TIMICR_CMP1C HRTIM_TIMICR_CMP1C_Msk TIM_CLOCKSOURCE_ITR8 TIM_TS_ITR8 DCMI_IER_OVR_IE_Pos (1U) SPI_I2SCFGR_ODD SPI_I2SCFGR_ODD_Msk USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) ETH_MACTSCR_CSC_Pos (19U) RCC_D3CCIPR_SAI4ASEL_Msk (0x7UL << RCC_D3CCIPR_SAI4ASEL_Pos) DMA2D_OCOLR_ALPHA_1_Pos (24U) IS_SDMMC_SPEED_MODE(MODE) (((MODE) == SDMMC_SPEED_MODE_AUTO) || ((MODE) == SDMMC_SPEED_MODE_DEFAULT) || ((MODE) == SDMMC_SPEED_MODE_HIGH) || ((MODE) == SDMMC_SPEED_MODE_ULTRA) || ((MODE) == SDMMC_SPEED_MODE_DDR)) ETH_MTLTQDR_TXQPAUSED_Msk (0x1UL << ETH_MTLTQDR_TXQPAUSED_Pos) HRTIM_RST2R_EXTVNT4_Msk (0x1UL << HRTIM_RST2R_EXTVNT4_Pos) FDCAN_NDAT1_ND2_Msk (0x1UL << FDCAN_NDAT1_ND2_Pos) HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT 5U __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED FMC_SDRAM_RBURST_ENABLE (0x00001000U) TPI_DEVID_MinBufSz_Pos 6U __HAL_SYSCFG_BREAK_FLASH_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_FLASHL) FMC_PATT_ATTWAIT_2 (0x04UL << FMC_PATT_ATTWAIT_Pos) HRTIM_RST1R_TIMEVNT9_Pos (20U) SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1) GPIO_OSPEEDR_OSPEED14_Pos (28U) DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos) SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) USB_OTG_FIFO_SIZE (0x1000UL) LTDC_LxCR_CLUTEN_Pos (4U) TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) CEC_CR_TXEOM_Pos (2U) HSEM_C1ISR_ISF14_Msk (0x1UL << HSEM_C1ISR_ISF14_Pos) HRTIM_TIMISR_CMP1_Pos (0U) CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) LPTIM_CR_SNGSTRT_Msk (0x40001UL << LPTIM_CR_SNGSTRT_Pos) DMA_LIFCR_CFEIF2_Pos (16U) RTC_BKP19R_Pos (0U) RTC_TAMPCR_TAMP3E_Pos (5U) SDMMC_ERROR_STREAM_READ_UNDERRUN ((uint32_t)0x00020000U) FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos) PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) IS_LTDC_CFBP(__CFBP__) ((__CFBP__) <= LTDC_COLOR_FRAME_BUFFER) FDCAN_TTTMC_TMSA FDCAN_TTTMC_TMSA_Msk MDMA_Channel11_BASE (MDMA_BASE + 0x00000300UL) HAL_DMAMUX2_SYNC_LPTIM2_OUT 8U RTC_BKP20R_Pos (0U) QSPI_CS_HIGH_TIME_5_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_2) FDCAN_TEST_LBCK_Msk (0x1UL << FDCAN_TEST_LBCK_Pos) __PMT(args) args SPI_DATASIZE_25BIT (0x00000018UL) USART_CR1_UESM_Pos (1U) ADC_PCSEL_PCSEL_12 (0x01000UL << ADC_PCSEL_PCSEL_Pos) USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk FMC_BTRx_CLKDIV_3 (0x8UL << FMC_BTRx_CLKDIV_Pos) USART6 ((USART_TypeDef *) USART6_BASE) HRTIM_SET2R_EXTVNT8 HRTIM_SET2R_EXTVNT8_Msk ETH_MACMDIOAR_NTC ETH_MACMDIOAR_NTC_Msk RCC_CR_PLL1ON RCC_CR_PLL1ON_Msk SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) USART_ISR_ABRE_Pos (14U) RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) BDMA_ISR_TEIF5_Msk (0x1UL << BDMA_ISR_TEIF5_Pos) HRTIM_ADC3R_AD3EEV4_Pos (8U) SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk USBD_FS_SPEED 2U FLASH_CR_SNECCERRIE FLASH_CR_SNECCERRIE_Msk DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE SPI_CFG2_LSBFRST SPI_CFG2_LSBFRST_Msk HAL_UART_STATE_RESET 0x00000000U CEC_CR_TXEOM CEC_CR_TXEOM_Msk LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos) RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_LTDCEN) PWR_CR3_VBRS PWR_CR3_VBRS_Msk HSEM_C1ISR_ISF12_Pos (12U) IS_TAMPER IS_RTC_TAMPER HSEM_C1IER_ISE26_Msk (0x1UL << HSEM_C1IER_ISE26_Pos) RCC_FLAG_CPURST ((uint8_t)0x91) RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL) HRTIM_EECR1_EE3SNS_0 (0x1UL << HRTIM_EECR1_EE3SNS_Pos) __FMC_NAND_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR |= (__INTERRUPT__)) EXTI_LINE_NB 88UL SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) DWT_CTRL_SLEEPEVTENA_Pos 19U _POSIX_C_SOURCE 200809L ETH_MACCR_SARC ETH_MACCR_SARC_Msk LPTIM5_BASE (D3_APB1PERIPH_BASE + 0x3000UL) RCC_AHB3LPENR_QSPILPEN_Pos (14U) __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) == 0U) DEFAULT_CRC_INITVALUE 0xFFFFFFFFU ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE SDMMC_STA_TXUNDERR_Pos (4U) APB1HLPENR __WCHAR_T__  FLASH_OPTSR_OPTCHANGEERR_Pos (30U) IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || ((INSTANCE) == DMAMUX1_RequestGenerator1) || ((INSTANCE) == DMAMUX1_RequestGenerator2) || ((INSTANCE) == DMAMUX1_RequestGenerator3) || ((INSTANCE) == DMAMUX1_RequestGenerator4) || ((INSTANCE) == DMAMUX1_RequestGenerator5) || ((INSTANCE) == DMAMUX1_RequestGenerator6) || ((INSTANCE) == DMAMUX1_RequestGenerator7) || ((INSTANCE) == DMAMUX2_RequestGenerator0) || ((INSTANCE) == DMAMUX2_RequestGenerator1) || ((INSTANCE) == DMAMUX2_RequestGenerator2) || ((INSTANCE) == DMAMUX2_RequestGenerator3) || ((INSTANCE) == DMAMUX2_RequestGenerator4) || ((INSTANCE) == DMAMUX2_RequestGenerator5) || ((INSTANCE) == DMAMUX2_RequestGenerator6) || ((INSTANCE) == DMAMUX2_RequestGenerator7)) DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) RCC_APB2ENR_SAI1EN_Pos (22U) RCC_D2CCIP1R_SPDIFSEL_Pos (20U) MPU_CTRL_PRIVDEFENA_Pos 2U ETH_MTLRQOMR_RTC_128BITS ((uint32_t)0x00000003) USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk HRTIM_RSTR_MSTCMP1 HRTIM_RSTR_MSTCMP1_Msk COMP_ICFR_C2IF COMP_ICFR_C2IF_Msk USB_OTG_DIEPINT_INEPNE_Pos (6U) USART_ISR_TXE_TXFNF_Pos (7U) DMAMUX_CSR_SOF14_Pos (14U) OPAMP1_CSR_CALON_Pos (11U) SDMMC_OCR_ERASE_SEQ_ERR ((uint32_t)0x10000000U) __IRDA_ENABLE __HAL_IRDA_ENABLE GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) IS_QSPI_ALTERNATE_BYTES_MODE(MODE) (((MODE) == QSPI_ALTERNATE_BYTES_NONE) || ((MODE) == QSPI_ALTERNATE_BYTES_1_LINE) || ((MODE) == QSPI_ALTERNATE_BYTES_2_LINES) || ((MODE) == QSPI_ALTERNATE_BYTES_4_LINES)) IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) RNG_BASE (D2_AHB2PERIPH_BASE + 0x1800UL) ETH_MACCR_PRELEN_Pos (2U) __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock) ETH_MACA2LR_ADDRLO_Pos (0U) SYSCFG_EXTICR1_EXTI1_PD ((uint32_t)0x00000030) MDMA_REQUEST_DMA2D_TC ((uint32_t)0x00000019U) SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) ETH_DMADSR_RPS_Pos (8U) FDCAN_ECR_RP_Msk (0x1UL << FDCAN_ECR_RP_Pos) LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos) HRTIM_ADC4R_AD4MC2_Msk (0x1UL << HRTIM_ADC4R_AD4MC2_Pos) __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback RCC_D1CFGR_HPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_HPRE_DIV16_Pos) BDMA_Channel6_BASE (BDMA_BASE + 0x0080UL) __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOIEN) prevTickFreq TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos) USE_HAL_LPTIM_REGISTER_CALLBACKS 0U SYSCFG_ETH_RMII SYSCFG_PMCR_EPIS_SEL_2 BankMapConfig RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk EXTI_EMR2_EM42_Msk (0x1UL << EXTI_EMR2_EM42_Pos) __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) == 0U) __HAL_RCC_LPTIM2_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM2AMEN) RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk SYSCFG_EXTICR1_EXTI0_PI ((uint32_t)0x00000008) HRTIM_ADC3R_AD3TAPER_Pos (13U) FDCAN_IR_RF0N_Pos (0U) ETH_MACRXTXSR_TJT_Pos (0U) __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) BDMA_IFCR_CTEIF1_Pos (7U) SAI_xCR2_FTH_Pos (0U) RCC_AHB4ENR_GPIOKEN RCC_AHB4ENR_GPIOKEN_Msk EXTI_D3PMR1_MR13_Pos (13U) SWPMI_IER_TCIE SWPMI_IER_TCIE_Msk HRTIM_TIMCR_DACSYNC_0 (0x1UL << HRTIM_TIMCR_DACSYNC_Pos) HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 FLASH_PROGRAMMING_DELAY_2 FLASH_ACR_WRHIGHFREQ_1 EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk HRTIM_RST2R_TIMEVNT6 HRTIM_RST2R_TIMEVNT6_Msk VDD_VALUE (3300UL) USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT PWR_CR3_LDOEN_Pos (1U) ETH_MACMDIOAR_RDA ETH_MACMDIOAR_RDA_Msk TPI_FIFO1_ITM0_Msk (0xFFUL ) ADC_OFR3_OFFSET3_Msk (0x3FFFFFFUL << ADC_OFR3_OFFSET3_Pos) RCC_WWDG1 RCC_GCR_WW1RSC DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk ETH_MTLTQDR_TXQSTS_Msk (0x1UL << ETH_MTLTQDR_TXQSTS_Pos) I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos) RCC_HSICFGR_HSITRIM_1 (0x02UL << RCC_HSICFGR_HSITRIM_Pos) __UFRACT_FBIT__ 16 HSEM_C1ISR_ISF7 HSEM_C1ISR_ISF7_Msk JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos) RTC_TAMPER_1 RTC_TAMPCR_TAMP1E SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) FDCAN_TXEFS_EFPI FDCAN_TXEFS_EFPI_Msk __GCC_ATOMIC_LONG_LOCK_FREE 2 __LLACCUM_EPSILON__ 0x1P-31LLK unsigned signed USART_CR3_WUFIE USART_CR3_WUFIE_Msk DMA_HISR_DMEIF6_Pos (18U) ETH_MAC_RXFIFO_EMPTY 0x00000000U HRTIM_BMTRGR_TBRST_Pos (11U) HRTIM_ODISR_TE2ODIS HRTIM_ODISR_TE2ODIS_Msk MDIOS_BASE (D2_APB1PERIPH_BASE + 0x9400UL) TIM16_AF1_BKCMP1P_Msk (0x1UL << TIM16_AF1_BKCMP1P_Pos) CM_ARGB1555 DMA2D_INPUT_ARGB1555 __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL))) USART_ISR_RXFF USART_ISR_RXFF_Msk TIM_CR2_CCUS_Pos (2U) LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) ETH_MACHWF2R_RXCHCNT_Pos (13U) _CLOCKID_T_ unsigned long ADC_JDR2_JDATA_23 (0x00800000UL << ADC_JDR2_JDATA_Pos) ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk HSEM_C1IER_ISE5 HSEM_C1IER_ISE5_Msk GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL) IS_LTDC_AAW(__AAW__) ((__AAW__) <= LTDC_HORIZONTALSYNC) SPI_DATASIZE_6BIT (0x00000005UL) FLASH_CR_DBECCERRIE_Msk (0x1UL << FLASH_CR_DBECCERRIE_Pos) RCC_AHB4ENR_GPIODEN_Pos (3U) TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U RCC_APB1LLPENR_TIM3LPEN RCC_APB1LLPENR_TIM3LPEN_Msk HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback SPI_CFG2_LSBFRST_Pos (23U) ETH_MACPPSCR_PPSEN0 ETH_MACPPSCR_PPSEN0_Msk DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL) HRTIM_CPT2CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV8CPT_Pos) RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) RTC_EXTI_LINE_WAKEUPTIMER_EVENT EXTI_IMR1_IM19 RCC_D3CCIPR_SAI4ASEL_2 (0x4UL << RCC_D3CCIPR_SAI4ASEL_Pos) RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) ETH_MACHWF0R_ACTPHYSEL_MII ((uint32_t)0x00000000) TIM_CR1_CKD TIM_CR1_CKD_Msk HRTIM_IER_FLT1 HRTIM_IER_FLT1_Msk DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) FMC_ACCESS_MODE_B (0x10000000U) MPU_REGION_PRIV_RO ((uint8_t)0x05) FDCAN_IE_RF0WE_Msk (0x1UL << FDCAN_IE_RF0WE_Pos) SCB_DTCMCR_EN_Pos 0U HRTIM_BMTRGR_OCHPEV HRTIM_BMTRGR_OCHPEV_Msk BDMA_ISR_HTIF0 BDMA_ISR_HTIF0_Msk DMA_REQUEST_ADC3 115U MDMA_CTCR_SINC_1 (0x2UL << MDMA_CTCR_SINC_Pos) RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE BDMA_IFCR_CHTIF1_Pos (6U) TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) RCC_D2CFGR_D2PPRE1_DIV16_Pos (4U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos (6U) DMA2D_IFCR_CAECIF_Pos (3U) HSEM_C1IER_ISE17_Msk (0x1UL << HSEM_C1IER_ISE17_Pos) __HAL_I2C_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) HRTIM_ADC3R_AD3TCC2 HRTIM_ADC3R_AD3TCC2_Msk LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk OPAMP1_CSR_USERTRIM OPAMP1_CSR_USERTRIM_Msk ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) RTC_BKP_DR17 0x11u BDMA_IFCR_CHTIF3_Pos (14U) SPI_CFG2_MSSI_0 (0x1UL << SPI_CFG2_MSSI_Pos) RCC_AHB4ENR_GPIOEEN_Msk (0x1UL << RCC_AHB4ENR_GPIOEEN_Pos) EXTI_EMR3_EM72_Msk (0x1UL << EXTI_EMR3_EM72_Pos) RCC_APB1LLPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART7LPEN_Pos) FDCAN_IE_TCE_Msk (0x1UL << FDCAN_IE_TCE_Pos) RCC_D2CCIP1R_SAI23SEL RCC_D2CCIP1R_SAI23SEL_Msk __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) == 0U) JPEG_CONFR7_HA_Pos (1U) ADC_CALFACT_CALFACT_D_0 (0x001UL << ADC_CALFACT_CALFACT_D_Pos) HRTIM_RSTR_MSTCMP2_Pos (6U) RTC_ISR_ALRBWF_Pos (1U) IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) DMA_REQUEST_I2C1_RX 33U RCC_APB3LPENR_WWDG1LPEN RCC_APB3LPENR_WWDG1LPEN_Msk IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) FPU_MVFR0_FP_rounding_modes_Pos 28U TIM_FLAG_CC4 TIM_SR_CC4IF __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 HRTIM_BDTUPR_TIMRSTR_Pos (17U) TIM_TS_ITR6 (TIM_SMCR_TS_1 | TIM_SMCR_TS_3) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos) EXTI_IMR3_IM68_Msk (0x1UL << EXTI_IMR3_IM68_Pos) GPIOK_BASE (D3_AHB1PERIPH_BASE + 0x2800UL) HRTIM_BMTRGR_TACMP1_Msk (0x1UL << HRTIM_BMTRGR_TACMP1_Pos) HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT RNG_SR_DRDY_Pos (0U) SWPMI_RDR_RD_Pos (0U) SWPMI_IER_TXUNRIE_Msk (0x1UL << SWPMI_IER_TXUNRIE_Pos) USE_RTOS 0 USART_CR3_DMAT_Pos (7U) GPIO_SPEED_FREQ_LOW (0x00000000U) LTDC_IT_RR LTDC_IER_RRIE CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk MAXFLOAT 3.40282347e+38F RCC_PERIPHCLK_SPDIFRX (0x08000000U) HRTIM_SET1R_EXTVNT8_Pos (28U) FDCAN_TXEFS_TEFL_Msk (0x1UL << FDCAN_TXEFS_TEFL_Pos) ADC_JDR4_JDATA_15 (0x00008000UL << ADC_JDR4_JDATA_Pos) ETH_DMADSR_TPS_CLOSING ETH_DMADSR_TPS_CLOSING_Msk HRTIM_EECR2_EE7SRC_Pos (6U) USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos) DMA2D_OCOLR_RED_3_Pos (10U) RCC_AHB4RSTR_GPIOFRST_Pos (5U) ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) TIM6 ((TIM_TypeDef *) TIM6_BASE) GPIO_BSRR_BS2_Pos (2U) __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET) EXTI_LINE29 ((uint32_t)0x1D) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos) I2C_ISR_PECERR I2C_ISR_PECERR_Msk FMC_PATT_ATTHIZ_7 (0x80UL << FMC_PATT_ATTHIZ_Pos) DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_JPGDECLPEN)) DAC_CR_TSEL1_Pos (2U) EXTI_LINE34 ((uint32_t)0x22) HRTIM_CMP1CR_CMP1CR_Msk (0xFFFFFFFFUL << HRTIM_CMP1CR_CMP1CR_Pos) PWR_STOPENTRY_WFI (0x01U) EXTI_EMR3_EM86 EXTI_EMR3_EM86_Msk FDCAN_IE_RF1LE_Msk (0x1UL << FDCAN_IE_RF1LE_Pos) RCC_APB2LPENR_DFSDM1LPEN_Pos (28U) IS_RCC_PLL3RGE_VALUE(VALUE) (((VALUE) == RCC_PLL3VCIRANGE_0) || ((VALUE) == RCC_PLL3VCIRANGE_1) || ((VALUE) == RCC_PLL3VCIRANGE_2) || ((VALUE) == RCC_PLL3VCIRANGE_3)) MDMA_REQUEST_SW ((uint32_t)0x40000000U) __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FLASHLPEN)) HRTIM_BMCR_TEBM_Msk (0x1UL << HRTIM_BMCR_TEBM_Pos) I2C_CR2_NBYTES_Pos (16U) HSEM_C1ICR_ISC31 HSEM_C1ICR_ISC31_Msk RCC_D3AMR_LPUART1AMEN RCC_D3AMR_LPUART1AMEN_Msk __HAL_RCC_LPTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN); UNUSED(tmpreg); } while(0) __MPU_PRESENT 1U HRTIM_ODSR_TC2ODS_Msk (0x1UL << HRTIM_ODSR_TC2ODS_Pos) USB_OTG_GLPMCFG_LPMRSP_Pos (13U) TIM_BREAKINPUTSOURCE_BKIN 0x00000001U DMA_HIFCR_CHTIF7_Pos (26U) LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos) DMA2D_CR_TCIE_Pos (9U) USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) ETH_MACTSSR_TSTARGT0_Msk (0x1UL << ETH_MACTSSR_TSTARGT0_Pos) FDCAN_NDAT2_ND45_Msk (0x1UL << FDCAN_NDAT2_ND45_Pos) GPIO_PUPDR_PUPD12_Pos (24U) SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk DAC_SR_BWST1_Pos (15U) TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk RCC_APB1LRSTR_SPI3RST_Pos (15U) ETH_MACTFCR_PLT_MINUS144_Pos (4U) TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) HRTIM_FLTINR1_FLT1E_Msk (0x1UL << HRTIM_FLTINR1_FLT1E_Pos) TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING USART_CR1_MME USART_CR1_MME_Msk ETH_MMCTIR_TXGPKTIS ETH_MMCTIR_TXGPKTIS_Msk EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk QUADSPI_CCR_ABMODE_Pos (14U) ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk IS_PWR_SUPPLY(PWR_SOURCE) (((PWR_SOURCE) == PWR_LDO_SUPPLY) || ((PWR_SOURCE) == PWR_EXTERNAL_SOURCE_SUPPLY)) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING) || ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) EXTI_EMR2_EM48_Pos (16U) ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE TIM_TIM8_ETR_ADC2_AWD1 (TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) IS_SYSCFG_ETHERNET_CONFIG(CONFIG) (((CONFIG) == SYSCFG_ETH_MII) || ((CONFIG) == SYSCFG_ETH_RMII)) RCC_CR_PLL1ON_Pos (24U) EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 IS_RTC_TAMPER_ERASE_MODE(__MODE__) (((__MODE__) == RTC_TAMPER_ERASE_BACKUP_ENABLE) || ((__MODE__) == RTC_TAMPER_ERASE_BACKUP_DISABLE)) OPAMP1_CSR_PGGAIN_3 (0x8UL << OPAMP1_CSR_PGGAIN_Pos) RCC_APB4RSTR_SAI4RST_Msk (0x1UL << RCC_APB4RSTR_SAI4RST_Pos) ETH_MTLRQOMR_FUP_Msk (0x1UL << ETH_MTLRQOMR_FUP_Pos) FDCAN_SIDFC_LSS_Msk (0xFFUL << FDCAN_SIDFC_LSS_Pos) DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) RCC_LPTIM345CLKSOURCE_LSE (RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_1) BootRegister RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos) EXTI_LINE_73 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x09U) I2S_FLAG_RXNE I2S_FLAG_RXP ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) HRTIM_RSTER_TIMACMP2_Msk (0x1UL << HRTIM_RSTER_TIMACMP2_Pos) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) TIM8_AF1_ETRSEL_Pos (14U) __ARM_FP HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID DMA_HIFCR_CHTIF6_Pos (20U) HSEM_C1MISR_MISF17 HSEM_C1MISR_MISF17_Msk BDMA_IFCR_CGIF6 BDMA_IFCR_CGIF6_Msk GPIO_AF14_UART5 ((uint8_t)0x0E) HSEM_C1ICR_ISC29 HSEM_C1ICR_ISC29_Msk __HAL_DBGMCU_UnFreeze_LPTIM2() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM2)) HRTIM_SET2R_TIMEVNT8_Pos (19U) TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) IS_SDMMC_CLOCK_EDGE(EDGE) (((EDGE) == SDMMC_CLOCK_EDGE_RISING) || ((EDGE) == SDMMC_CLOCK_EDGE_FALLING)) FDCAN_TTIR_GTD_Msk (0x1UL << FDCAN_TTIR_GTD_Pos) DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT TIM_FLAG_BREAK TIM_SR_BIF __ARM_FEATURE_NUMERIC_MAXMIN __LDBL_EPSILON__ 2.2204460492503131e-16L USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) HRTIM_ADC2R_AD2EEV6_Pos (5U) __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED __HAL_QSPI_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) RTC_ATAMP_ASYNCPRES_RTCCLK_32 (TAMP_ATCR1_ATCKSEL_2 | TAMP_ATCR1_ATCKSEL_0) FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) USART_CR1_PEIE USART_CR1_PEIE_Msk TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) RCC_AHB4LPENR_GPIOILPEN RCC_AHB4LPENR_GPIOILPEN_Msk ETH_MACHWF2R_AUXSNAPNUM_Msk (0x7UL << ETH_MACHWF2R_AUXSNAPNUM_Pos) I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk EXTI_RTSR1_TR21 EXTI_RTSR1_TR21_Msk HRTIM_ADC4R_AD4TAC3_Msk (0x1UL << HRTIM_ADC4R_AD4TAC3_Pos) HRTIM_TIMICR_RST2C_Msk (0x1UL << HRTIM_TIMICR_RST2C_Pos) QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk ETH_MACLTCR_TWT ETH_MACLTCR_TWT_Msk HRTIM_ADC3R_AD3TEC4_Msk (0x1UL << HRTIM_ADC3R_AD3TEC4_Pos) HSEM_CR_COREID HSEM_CR_COREID_Msk DAC_MCR_MODE1 DAC_MCR_MODE1_Msk USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) HRTIM_EECR2_EE9SRC_Pos (18U) IS_PWR_DOMAIN(DOMAIN) (((DOMAIN) == PWR_D1_DOMAIN) || ((DOMAIN) == PWR_D2_DOMAIN) || ((DOMAIN) == PWR_D3_DOMAIN)) TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos) EXTI_FTSR3_TR_Msk (0x1DUL << EXTI_FTSR3_TR_Pos) CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER ADC_CSR_OVR_MST_Pos (4U) ADC_CFGR2_LSHIFT ADC_CFGR2_LSHIFT_Msk HRTIM_TIMCR_UPDGAT_Pos (28U) RCC_PLLCFGR_PLL2RGE_0 (0x0UL << RCC_PLLCFGR_PLL2RGE_Pos) __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM2LPEN) RTC_CR_COE_Pos (23U) USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) RCC_D3CCIPR_LPTIM2SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM2SEL_Pos) FLASH_FLAG_SNECCERR_BANK1 FLASH_SR_SNECCERR FLASH_VOLTAGE_RANGE_2 FLASH_CR_PSIZE_0 HSEM_C1MISR_MISF7_Msk (0x1UL << HSEM_C1MISR_MISF7_Pos) ETH_DMADSR_RPS_WAITING_Msk (0x3UL << ETH_DMADSR_RPS_WAITING_Pos) RTC_WEEKDAY_SUNDAY ((uint8_t)0x07) SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos) RCC_CR_PLL3ON RCC_CR_PLL3ON_Msk HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 HAL_QSPI_ERROR_INVALID_PARAM 0x00000008U __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) != 0U) FDCAN_IR_EP_Pos (23U) __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF) RCC_D3AMR_LPTIM4AMEN RCC_D3AMR_LPTIM4AMEN_Msk TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) DCMI_DR_BYTE1_Pos (8U) RTC_CR_WUTIE RTC_CR_WUTIE_Msk DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk OPAMP_OTR_TRIMOFFSETP OPAMP_OTR_TRIMOFFSETP_Msk USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk TIM1_AF2_BK2INP_Pos (9U) __TQ_IBIT__ 0 RCC_AHB3LPENR_FLASHLPEN_Msk (0x1UL << RCC_AHB3LPENR_FLASHLPEN_Pos) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM2LPEN) TIM_CCMR3_OC6FE_Pos (10U) SYSCFG_CFGR_FLASHL SYSCFG_CFGR_FLASHL_Msk ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos) RCC_D3CCIPR_SPI6SEL_1 (0x2UL << RCC_D3CCIPR_SPI6SEL_Pos) __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIODRST) RCC_CIFR_CSIRDYF_Pos (4U) RCC_OSCILLATORTYPE_NONE (0x00000000U) __HAL_RCC_COMP12_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_COMP12EN) SAI_PDMDLY_DLYM2R SAI_PDMDLY_DLYM2R_Msk HRTIM_SET2R_MSTPER_Pos (7U) SPDIFRX_IDR_ID_Msk (0xFFFFFFFFUL << SPDIFRX_IDR_ID_Pos) HRTIM_FLTINR1_FLT3F_Pos (19U) TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) FMC_BWTRx_DATAST_1 (0x02UL << FMC_BWTRx_DATAST_Pos) RTC_MONTH_OCTOBER ((uint8_t)0x10) FMC_BCRx_MWID_0 (0x1UL << FMC_BCRx_MWID_Pos) FDCAN_TTTS_SWTSEL_Pos (0U) HRTIM_EECR2_EE10POL_Msk (0x1UL << HRTIM_EECR2_EE10POL_Pos) UART_DE_POLARITY_HIGH 0x00000000U ETH_DMACSR_TBU_Msk (0x1UL << ETH_DMACSR_TBU_Pos) FMC_PMEM_MEMHOLD_3 (0x08UL << FMC_PMEM_MEMHOLD_Pos) USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk HRTIM_EEFR1_EE2LTCH HRTIM_EEFR1_EE2LTCH_Msk SPI_CRCPOLY_CRCPOLY_Pos (0U) ETH_MACCR_DM ETH_MACCR_DM_Msk LPTIM1_BASE (D2_APB1PERIPH_BASE + 0x2400UL) HRTIM_ICR_BMPERC_Pos (17U) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) != 0U) ETH_MACPCSR_RWKPFE_Pos (10U) RCC_ADCCLKSOURCE_PLL3 RCC_D3CCIPR_ADCSEL_0 TIM1_AF1_BKCMP1E_Pos (1U) ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET)) HRTIM_ADC2R_AD2TAC2_Pos (10U) CoreDebug_DEMCR_MON_STEP_Pos 18U ADC_PCSEL_PCSEL_1 (0x00002UL << ADC_PCSEL_PCSEL_Pos) CRS_CR_ERRIE CRS_CR_ERRIE_Msk __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_DMEIF3_7 : (uint32_t)0x00000000) __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET TPI_FIFO1_ETM_bytecount_Pos 24U LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk HRTIM_CPT1CR_TB1RST_Msk (0x1UL << HRTIM_CPT1CR_TB1RST_Pos) ETH_MACIVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGDELETE_Pos) __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) == 0U) ADC_CFGR_EXTSEL_Pos (5U) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DBGMCU_APB2FZ1_DBG_TIM17_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM17_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0) __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) == 0U) CM_AL88 DMA2D_INPUT_AL88 SDMMC_FLAG_RXFIFOF SDMMC_STA_RXFIFOF __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE HRTIM_BDTUPR_TIMCMP2 HRTIM_BDTUPR_TIMCMP2_Msk RCC_CR_HSERDY_Pos (17U) __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) != 0U) FLASH_FLAG_RDPERR_BANK2 (FLASH_SR_RDPERR | 0x80000000U) ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk FDCAN_CCCR_CCE_Pos (1U) DBGMCU_APB4FZ1_DBG_LPTIM3 DBGMCU_APB4FZ1_DBG_LPTIM3_Msk DMAMUX2_ChannelStatus_BASE (DMAMUX2_BASE + 0x0080UL) EXTI_EMR1_EM_Msk (0xFFFFFFFFUL << EXTI_EMR1_EM_Pos) USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE I2C_CR1_DNF_Pos (8U) RTC_TAMPCR_TAMPFREQ_Pos (8U) ETH_MTLRQOMR_RTC ETH_MTLRQOMR_RTC_Msk SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos) __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN); UNUSED(tmpreg); } while(0) UART_WAKEUP_ON_ADDRESS 0x00000000U ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ADC_JDR1_JDATA_7 (0x00000080UL << ADC_JDR1_JDATA_Pos) __HAL_RCC_SAI4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) == 0U) RCC_APB2ENR_SPI4EN_Pos (13U) RCC_APB1LENR_LPTIM1EN_Pos (9U) HRTIM_SET1R_EXTVNT5 HRTIM_SET1R_EXTVNT5_Msk HRTIM_MISR_MUPD_Pos (6U) SDMMC_TRANSCEIVER_PRESENT ((uint32_t)0x00000002U) SPI_CRC_LENGTH_16BIT (0x000F0000UL) RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) RCC_APB4LPENR_SYSCFGLPEN RCC_APB4LPENR_SYSCFGLPEN_Msk HAL_SPI_ERROR_NOT_SUPPORTED (0x00000400UL) GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) __Vendor_SysTickConfig 0U I2C_CHECK_FLAG(__ISR__,__FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) DBGMCU_APB1LFZ1_DBG_TIM12_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM12_Pos) USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk TIM_PSC_PSC TIM_PSC_PSC_Msk FLASH_SR_RDPERR_Msk (0x1UL << FLASH_SR_RDPERR_Pos) HRTIM_MCMP1R_MCMP4R HRTIM_MCMP1R_MCMP4R_Msk FDCAN_ILS_TEFNL_Msk (0x1UL << FDCAN_ILS_TEFNL_Pos) __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos) __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE LPTIM_CFGR2_IN2SEL_Pos (4U) ETH_MACPPSCR_PPSCTRL ETH_MACPPSCR_PPSCTRL_Msk MDMA_CESR_TEMD_Msk (0x1UL << MDMA_CESR_TEMD_Pos) USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) FLASH_IT_PGSERR_BANK1 FLASH_CR_PGSERRIE EXTI_EMR1_EM27_Pos (27U) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 RTC_TAMPCR_TAMPFREQ_0 __COMPILER_BARRIER() __ASM volatile("":::"memory") USART_ISR_TXFT_Pos (27U) RCC_APB1LRSTR_I2C2RST_Pos (22U) DLYB_CFGR_LNG_11 (0x800UL << DLYB_CFGR_LNG_Pos) GPIO_LCKR_LCK0_Pos (0U) HRTIM_TIMCR_SYNCSTRT HRTIM_TIMCR_SYNCSTRT_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) UART_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 __LONG_WIDTH__ 32 MDMA_CCR_HEX_Pos (13U) PWR_CPUCR_PDDS_D3_Msk (0x1UL << PWR_CPUCR_PDDS_D3_Pos) SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) SDMMC_R6_ILLEGAL_CMD ((uint32_t)0x00004000U) TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos) PWR_WKUPEPR_WKUPP1 PWR_WKUPEPR_WKUPP1_Msk COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 GPIO_IDR_ID15_Pos (15U) QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos) DAC_SR_DMAUDR1_Pos (13U) __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE ADC_JDR2_JDATA_6 (0x00000040UL << ADC_JDR2_JDATA_Pos) GPIO_AF12_COMP1 ((uint8_t)0x0C) ETH_MACWTR_WTO_8KB ((uint32_t)0x00000006) __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED HSEM_C1MISR_MISF5_Pos (5U) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk SDMMC_CMD_CMDSTOP_Msk (0x1UL << SDMMC_CMD_CMDSTOP_Pos) HSEM_C1IER_ISE3_Pos (3U) FLASH_FLAG_ALL_ERRORS_BANK2 (FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | FLASH_FLAG_INCERR_BANK2 | FLASH_FLAG_OPERR_BANK2 | FLASH_FLAG_RDPERR_BANK2 | FLASH_FLAG_RDSERR_BANK2 | FLASH_FLAG_SNECCERR_BANK2 | FLASH_FLAG_DBECCERR_BANK2 | FLASH_FLAG_CRCRDERR_BANK2) I2C_CR1_ALERTEN_Pos (22U) RCC_PLLCFGR_PLL1FRACEN RCC_PLLCFGR_PLL1FRACEN_Msk ETH_MACISR_MMCTXIS_Msk (0x1UL << ETH_MACISR_MMCTXIS_Pos) GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk SAI1_Block_A_BASE (SAI1_BASE + 0x004UL) GPIO_ODR_OD13 GPIO_ODR_OD13_Msk I2C_ADDRESSINGMODE_10BIT (0x00000002U) SPI_I2SCFGR_DATFMT SPI_I2SCFGR_DATFMT_Msk IS_QSPI_AUTOMATIC_STOP(APMS) (((APMS) == QSPI_AUTOMATIC_STOP_DISABLE) || ((APMS) == QSPI_AUTOMATIC_STOP_ENABLE)) HRTIM_RSTBR_TIMCCMP2_Pos (23U) EXTI_RTSR1_TR0_Msk (0x1UL << EXTI_RTSR1_TR0_Pos) __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE ETH_MACAHR_MACAH_Pos (0U) MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk RCC_APB1LENR_TIM4EN_Pos (2U) VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT EXTI_IMR1_IM18 OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk ETH_MACPFR_PM ETH_MACPFR_PM_Msk __QQ_FBIT__ 7 FDCAN_NDAT1_ND21_Pos (21U) RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk QUADSPI_CCR_IMODE_Pos (8U) GPIO_ODR_OD11 GPIO_ODR_OD11_Msk I2C_CR1_RXIE I2C_CR1_RXIE_Msk __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE HRTIM_FLTINR1_FLT3LCK HRTIM_FLTINR1_FLT3LCK_Msk ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk FDCAN_IE_PEDE_Pos (28U) HRTIM_RST2R_RESYNC_Msk (0x1UL << HRTIM_RST2R_RESYNC_Pos) ETH_MTLRQOMR_RTC_96BITS ((uint32_t)0x00000002) LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) DBGMCU_CR_DBG_TRGOEN_Pos (28U) __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) RCC_USART234578CLKSOURCE_LSE (RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_2) HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) TIM_CR2_CCDS TIM_CR2_CCDS_Msk SDMMC_OCR_WP_ERASE_SKIP ((uint32_t)0x00008000U) SDMMC_CMD_SEND_OP_COND ((uint8_t)1U) __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN)) I2C_CR1_TCIE I2C_CR1_TCIE_Msk _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state) PWR_WKUPEPR_WKUPP5_Pos (12U) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE HRTIM_TIMISR_CMP3_Pos (2U) QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos) SAI_xCR1_MCKDIV_3 (0x08UL << SAI_xCR1_MCKDIV_Pos) __FLT32X_EPSILON__ 2.2204460492503131e-16F32x OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) CRS_CR_CEN CRS_CR_CEN_Msk SWPMI_IER_RXBERIE SWPMI_IER_RXBERIE_Msk DCMI_CR_CAPTURE_Pos (0U) ETH_MACVR_USERVER_Pos (8U) TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) HRTIM_SET1R_MSTCMP2_Msk (0x1UL << HRTIM_SET1R_MSTCMP2_Pos) RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 USB_OTG_GUSBCFG_PHYSEL_Pos (6U) HRTIM_RSTCR_TIMECMP4_Msk (0x1UL << HRTIM_RSTCR_TIMECMP4_Pos) RCC_LPUART1CLKSOURCE_D3PCLK1 (0x00000000U) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) EXTI_IMR1_IM0_Pos (0U) HRTIM_ISR_BMPER_Pos (17U) ETH_MMCCR_CNTPRST_Msk (0x1UL << ETH_MMCCR_CNTPRST_Pos) HRTIM_TIMICR_UPDC_Pos (6U) HRTIM_EECR2_EE6SNS_Pos (3U) __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE TIM8_AF2_BK2INE_Pos (0U) BDMA_CCR_MSIZE_0 (0x1UL << BDMA_CCR_MSIZE_Pos) LTDC_BASE (D1_APB1PERIPH_BASE + 0x1000UL) RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) RCC_APB1LENR_DAC12EN RCC_APB1LENR_DAC12EN_Msk MDMA_CBNDTR_BNDT_Pos (0U) USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) DMAMUX_RGxCR_SIG_ID_Pos (0U) DMA2D_BGPFCCR_CCM_Pos (4U) __INT_LEAST32_TYPE__ long int __INT_FAST32_MAX__ 0x7fffffff PWR_REGULATOR_SVOS_SCALE4 (PWR_CR1_SVOS_1) TPI_DEVID_AsynClkIn_Pos 5U RCC_D3CFGR_D3PPRE_DIV16_Msk (0x7UL << RCC_D3CFGR_D3PPRE_DIV16_Pos) RCC_PLL2VCIRANGE_0 RCC_PLLCFGR_PLL2RGE_0 USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) USB_OTG_HCSPLT_XACTPOS_Pos (14U) GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 FDCAN_HPMS_BIDX_Msk (0x3FUL << FDCAN_HPMS_BIDX_Pos) USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SPI_IFCR_EOTC_Msk (0x1UL << SPI_IFCR_EOTC_Pos) HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 FDCAN_IR_TFE_Pos (11U) RCC_AHB1LPENR_ETH1MACLPEN_Pos (15U) DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos) EXTI_LINE_0 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x00U) ADC_CALFACT2_LINCALFACT_5 (0x00000020UL << ADC_CALFACT2_LINCALFACT_Pos) __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE SPI_CR1_CSUSP_Msk (0x1UL << SPI_CR1_CSUSP_Pos) SDMMC_ICR_CMDRENDC_Pos (6U) FDCAN_IE_PEDE_Msk (0x1UL << FDCAN_IE_PEDE_Pos) EXTI_PR1_PR3 EXTI_PR1_PR3_Msk FLASH_CRCCR_CRC_SECT_Pos (0U) LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER __FLT_MAX_EXP__ 128 __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) TIM17_AF1_BKCMP1P_Pos (10U) __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM3EN) FMC_SDRAM_INTERN_BANKS_NUM_2 (0x00000000U) DMA_HISR_HTIF4_Pos (4U) __HAL_RCC_LPTIM2_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) != 0U) RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) ETH_MACLCSR_LPITE_Msk (0x1UL << ETH_MACLCSR_LPITE_Pos) RCC_AHB2LPENR_SRAM3LPEN RCC_AHB2LPENR_SRAM3LPEN_Msk ETH_MACVTR_EVLS_Msk (0x3UL << ETH_MACVTR_EVLS_Pos) IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk ETH_DMAMR_PR_7_1 ((uint32_t)0x00006000) HSEM_C1MISR_MISF22 HSEM_C1MISR_MISF22_Msk RCC_CIER_HSI48RDYIE_Pos (5U) SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk xPSR_Q_Msk (1UL << xPSR_Q_Pos) USART_ICR_TCBGTCF_Pos (7U) __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED TIM_DMABASE_BDTR 0x00000011U RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) USB_OTG_HS_MAX_PACKET_SIZE 512U FMC_BTRx_DATAST_5 (0x20UL << FMC_BTRx_DATAST_Pos) DAC_CR_WAVE2_Pos (22U) FMC_PATT_ATTSET_7 (0x80UL << FMC_PATT_ATTSET_Pos) COMP_CFGRx_LOCK COMP_CFGRx_LOCK_Msk __HAL_RCC_CRS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_CRSLPEN) SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED RCC_QSPICLKSOURCE_PLL2 RCC_D1CCIPR_QSPISEL_1 ADC_OFR4_OFFSET4_CH_Pos (26U) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN); UNUSED(tmpreg); } while(0) RCC_SAI2CLKSOURCE_CLKP RCC_SAI23CLKSOURCE_CLKP USBx_INEP(i) ((USB_OTG_INEndpointTypeDef *)(USBx_BASE + USB_OTG_IN_ENDPOINT_BASE + ((i) * USB_OTG_EP_REG_SIZE))) CONTROL_SPSEL_Pos 1U FDCAN_ILS_RF0WL_Pos (1U) COMP_SR_C1IF COMP_SR_C1IF_Msk EXTI_GPIOG 0x00000006U SDMMC_FLAG_RXFIFOE SDMMC_STA_RXFIFOE FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos) ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos) HRTIM_MDIER_MUPDDE_Msk (0x1UL << HRTIM_MDIER_MUPDDE_Pos) ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) FDCAN_TTOCF_EGTF_Msk (0x1UL << FDCAN_TTOCF_EGTF_Pos) IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART8CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART8CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART8CLKSOURCE_CSI) || ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || ((SOURCE) == RCC_UART8CLKSOURCE_HSI)) OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 LTDC_Layer2_BASE (LTDC_BASE + 0x104UL) SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos) DMAMUX2_RequestGenerator0_BASE (DMAMUX2_BASE + 0x0100UL) FDCAN_RWD_WDV FDCAN_RWD_WDV_Msk SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) RCC_AHB3RSTR_SDMMC1RST RCC_AHB3RSTR_SDMMC1RST_Msk HRTIM_EEFR1_EE3LTCH_Pos (12U) DMA_REQUEST_DAC1_CH2 68U RTC_BKP16R RTC_BKP16R_Msk HRTIM_RST2R_MSTCMP4 HRTIM_RST2R_MSTCMP4_Msk ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk FDCAN_RWD_WDC_Msk (0xFFUL << FDCAN_RWD_WDC_Pos) __FLT64_HAS_DENORM__ 1 SDMMC_BUS_WIDE_4B SDMMC_CLKCR_WIDBUS_0 USE_HAL_LTDC_REGISTER_CALLBACKS 0U DCMI_DR_BYTE0_Pos (0U) __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART1LPEN) RCC_D2CFGR_D2PPRE2_0 (0x1UL << RCC_D2CFGR_D2PPRE2_Pos) RTC_BKP5R_Pos (0U) DWT_FUNCTION_LNK1ENA_Pos 9U RCC_APB4RSTR_LPUART1RST_Msk (0x1UL << RCC_APB4RSTR_LPUART1RST_Pos) HRTIM_ODSR_TE2ODS_Msk (0x1UL << HRTIM_ODSR_TE2ODS_Pos) FMC_BWTRx_BUSTURN_2 (0x4UL << FMC_BWTRx_BUSTURN_Pos) RCC_SPI2CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL DMAMUX_CSR_SOF8_Pos (8U) IS_UART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_8) || ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_4) || ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_2) || ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_3_4) || ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_7_8) || ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_8_8)) M_SQRTPI 1.77245385090551602792981 USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE TIM_CCER_CC4NP_Pos (15U) RCC_PLLCKSELR_DIVM3 RCC_PLLCKSELR_DIVM3_Msk HRTIM_BMTRGR_TCCMP2_Msk (0x1UL << HRTIM_BMTRGR_TCCMP2_Pos) __HAL_RCC_TIM16_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) != 0U) SDMMC_STA_CCRCFAIL_Pos (0U) HRTIM_RSTR_TIMDCMP2 HRTIM_RSTR_TIMDCMP2_Msk HRTIM_MREP_MREP HRTIM_MREP_MREP_Msk I2C_FLAG_AF I2C_ISR_NACKF FMC_BCRx_MBKEN_Msk (0x1UL << FMC_BCRx_MBKEN_Pos) HCFG_6_MHZ 2U BDMA_ISR_GIF6_Pos (24U) ETH_MACLCSR_LPITE_Pos (20U) RCC_CFGR_RTCPRE_2 (0x4UL << RCC_CFGR_RTCPRE_Pos) HRTIM_ADC3R_AD3TDPER_Pos (27U) I2C_ICR_STOPCF_Pos (5U) TIM16_AF1_BKCMP2E_Pos (2U) __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) IS_FLASH_BANK_EXCLUSIVE(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2)) __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) != 0U) USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) ETH_MACECR_DCRCC_Msk (0x1UL << ETH_MACECR_DCRCC_Pos) HRTIM_DTR_DTFLK HRTIM_DTR_DTFLK_Msk DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos) I2C_FLAG_OVR I2C_ISR_OVR I2C_CR2_START_Pos (13U) ADC_JDR1_JDATA_22 (0x00400000UL << ADC_JDR1_JDATA_Pos) FPU_MVFR1_FP_HPFP_Pos 24U GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) ETH_DMAMR_TXPR ETH_DMAMR_TXPR_Msk HRTIM_OUTR_POL1 HRTIM_OUTR_POL1_Msk HRTIM_SET1R_EXTVNT7_Msk (0x1UL << HRTIM_SET1R_EXTVNT7_Pos) EXTI_EMR3_EM EXTI_EMR3_EM_Msk TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) HRTIM_DTR_DTR_4 (0x010UL << HRTIM_DTR_DTR_Pos) EXTI_EMR2_EM47_Pos (15U) HRTIM_BMTRGR_TBREP HRTIM_BMTRGR_TBREP_Msk HRTIM_EECR2_EE8POL_Msk (0x1UL << HRTIM_EECR2_EE8POL_Pos) GPIO_AF7_USART1 ((uint8_t)0x07) IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) ETH_MMCRCRCEPR_RXCRCERR ETH_MMCRCRCEPR_RXCRCERR_msk EXTI_D3PMR1_MR14 EXTI_D3PMR1_MR14_Msk QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos) DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk IS_RCC_SDMMC(__SOURCE__) (((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL) || ((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL2)) RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) QSPI_ALTERNATE_BYTES_32_BITS ((uint32_t)QUADSPI_CCR_ABSIZE) GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) FMC_SDTRx_TMRD_Pos (0U) DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk __ACCUM_IBIT__ 16 MDMA_CTCR_TLEN MDMA_CTCR_TLEN_Msk ADC_SQR1_SQ3_Pos (18U) ETH_MTLTQOMR_TTC ETH_MTLTQOMR_TTC_Msk ETH_MACHWF0R_VLHASH_Pos (4U) __HAL_RCC_PLL_VCIRANGE(__RCC_PLL1VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, (__RCC_PLL1VCIRange__)) USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk RCC_CSICFGR_CSITRIM RCC_CSICFGR_CSITRIM_Msk BDMA_Channel0 ((BDMA_Channel_TypeDef *) BDMA_Channel0_BASE) MDMA_CTCR_DINCOS_Pos (10U) USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) HRTIM_ADC2R_AD2TCC2_Msk (0x1UL << HRTIM_ADC2R_AD2TCC2_Pos) EXTI_FTSR1_TR7_Msk (0x1UL << EXTI_FTSR1_TR7_Pos) SysTick_Type __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM14)) ETH_DMADSR_RPS_CLOSING ETH_DMADSR_RPS_CLOSING_Msk DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) RCC_APB1LRSTR_UART5RST_Msk (0x1UL << RCC_APB1LRSTR_UART5RST_Pos) __RCSID(s) struct __hack HRTIM_MCR_BRSTDMA_Msk (0x3UL << HRTIM_MCR_BRSTDMA_Pos) I2C_CR1_WUPEN_Pos (18U) ETH_MACLCSR_TLPIEN_Pos (0U) __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN); UNUSED(tmpreg); } while(0) FLASH_IT_INCERR_BANK1 FLASH_CR_INCERRIE SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk SPI6 ((SPI_TypeDef *) SPI6_BASE) TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL PWR_CR1_ALS_LEV3_Pos (17U) USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk HRTIM_RSTR_CMP4_Pos (3U) USB_OTG_GRSTCTL_DMAREQ_Pos (30U) EXTI_FTSR1_TR19_Msk (0x1UL << EXTI_FTSR1_TR19_Pos) HRTIM_RSTR_MSTCMP4_Pos (8U) BDMA_FLAG_GL7 ((uint32_t)0x10000000) TIM_SMCR_ETP TIM_SMCR_ETP_Msk BDMA_CCR_TCIE_Pos (1U) __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0) RTC_BKP_DR4 0x04u SAI_xCR1_MCKDIV_1 (0x02UL << SAI_xCR1_MCKDIV_Pos) ARM_MPU_CACHEP_WB_WRA 1U IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) FDCAN_NDAT2_ND50_Msk (0x1UL << FDCAN_NDAT2_ND50_Pos) DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk HRTIM_CR1_TDUDIS_Msk (0x1UL << HRTIM_CR1_TDUDIS_Pos) __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT ETH_MACL4AR_L4SP_Pos (0U) SPI_CFG1_DSIZE_Pos (0U) RCC_APB1HENR_SWPMIEN RCC_APB1HENR_SWPMIEN_Msk DLYB_CR_SEN_Msk (0x1UL << DLYB_CR_SEN_Pos) RCC_AHB4ENR_GPIOHEN RCC_AHB4ENR_GPIOHEN_Msk IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) ADC_SQR1_SQ2_Pos (12U) LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) EXTI_D3PCR1L_PCS4_Pos (8U) IS_LTDC_AHBP(__AHBP__) ((__AHBP__) <= LTDC_HORIZONTALSYNC) IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE SDMMC_IDMA_IDMABMODE_Msk (0x1UL << SDMMC_IDMA_IDMABMODE_Pos) FPU_FPCCR_LSPEN_Pos 30U EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) ADC_CALFACT2_LINCALFACT_12 (0x00001000UL << ADC_CALFACT2_LINCALFACT_Pos) IS_QSPI_SIOO_MODE(SIOO_MODE) (((SIOO_MODE) == QSPI_SIOO_INST_EVERY_CMD) || ((SIOO_MODE) == QSPI_SIOO_INST_ONLY_FIRST_CMD)) HRTIM_BDMUPR_MCMP1_Msk (0x1UL << HRTIM_BDMUPR_MCMP1_Pos) TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos) MDMA_Channel12 ((MDMA_Channel_TypeDef *)MDMA_Channel12_BASE) FDCAN_NDAT1_ND0_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV19 (0x00013300U) DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos) ADC_CALFACT2_LINCALFACT_29 (0x20000000UL << ADC_CALFACT2_LINCALFACT_Pos) FDCAN_NDAT2_ND32 FDCAN_NDAT2_ND32_Msk TIM_DIER_TIE_Pos (6U) SYSCFG_EXTICR2_EXTI4_PK ((uint32_t)0x0000000A) TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos) OPTIONBYTE_SECURE_AREA 0x20U EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) USB_OTG_DOEPINT_BERR_Pos (12U) HAL_UART_ERROR_DMA (0x00000010U) HRTIM_RST1R_EXTVNT4_Pos (24U) __HAL_RCC_CRS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_CRSEN) DMA_LIFCR_CTEIF2_Pos (19U) GPIO_BSRR_BS4_Pos (4U) RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE RCC_D2CFGR_D2PPRE1_DIV2 RCC_D2CFGR_D2PPRE1_DIV2_Msk __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos) SDMMC_DATABLOCK_SIZE_256B SDMMC_DCTRL_DBLOCKSIZE_3 __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED EXTI_IMR2_IM49_Msk (0x1UL << EXTI_IMR2_IM49_Pos) DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ VREFBUF_CCR_TRIM_Pos (0U) MPU_TYPE_IREGION_Pos 16U __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__)) RCC_D2CCIP2R_USART28SEL_0 (0x1UL << RCC_D2CCIP2R_USART28SEL_Pos) HRTIM_ADC1R_AD1MC1_Pos (0U) FMC_EXTENDED_MODE_ENABLE (0x00004000U) RCC_RTCCLKSOURCE_HSE_DIV16 (0x00010300U) ETH_MACCR_ECRSFD_Msk (0x1UL << ETH_MACCR_ECRSFD_Pos) STM32H7xx_HAL_RTC_EX_H  SDMMC_CLOCK_EDGE_FALLING SDMMC_CLKCR_NEGEDGE IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) EXTI_RTSR1_TR14 EXTI_RTSR1_TR14_Msk ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) TPI_FIFO0_ITM_bytecount_Pos 27U __HAL_LTDC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR |= LTDC_GCR_LTDCEN) USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) USB1_OTG_HS ((USB_OTG_GlobalTypeDef *) USB1_OTG_HS_PERIPH_BASE) HRTIM1_BASE (D2_APB2PERIPH_BASE + 0x7400UL) USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk HAL_FLASH_ERROR_RDP_BANK1 FLASH_FLAG_RDPERR_BANK1 RCC_APB2RSTR_USART6RST_Pos (5U) ETH_MACTSCR_TSCFUPDT_Msk (0x1UL << ETH_MACTSCR_TSCFUPDT_Pos) LPTIM_CFGR2_IN2SEL LPTIM_CFGR2_IN2SEL_Msk RCC_APB1LENR_TIM4EN_Msk (0x1UL << RCC_APB1LENR_TIM4EN_Pos) __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 HSEM_C1MISR_MISF27_Pos (27U) USB_OTG_GINTMSK_DISCINT_Pos (29U) HC_PID_DATA2 1U USB_OTG_GUSBCFG_CTXPKT_Pos (31U) HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID RCC_I2C4CLKSOURCE_D3PCLK1 (0x00000000U) __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 HRTIM_RSTCR_TIMBCMP2_Pos (23U) HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 DMA_LISR_DMEIF2_Pos (18U) FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) HRTIM_RSTBR_TIMACMP4_Msk (0x1UL << HRTIM_RSTBR_TIMACMP4_Pos) SDMMC_CMD_CMDSUSPEND_Msk (0x1UL << SDMMC_CMD_CMDSUSPEND_Pos) DAC_CR_EN1_Pos (0U) RCC_D2CFGR_D2PPRE1_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_Pos) HRTIM_BMTRGR_SW_Msk (0x1UL << HRTIM_BMTRGR_SW_Pos) HRTIM_EEFR1_EE5FLTR_3 (0x8UL << HRTIM_EEFR1_EE5FLTR_Pos) ETH_MACPCSR_GLBLUCAST_Pos (9U) IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_TIMDIER_CMP2IE_Msk (0x1UL << HRTIM_TIMDIER_CMP2IE_Pos) EXTI_IMR1_IM26_Pos (26U) RNG_SR_SEIS_Pos (6U) EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) HSEM_C1ICR_ISC10_Msk (0x1UL << HSEM_C1ICR_ISC10_Pos) HRTIM_ODISR_TB2ODIS_Msk (0x1UL << HRTIM_ODISR_TB2ODIS_Pos) PWR_WKUPFR_WKUPF4_Msk (0x1UL << PWR_WKUPFR_WKUPF4_Pos) RCC_AHB3LPENR_ITCMLPEN RCC_AHB3LPENR_ITCMLPEN_Msk RCC_CSR_LSION RCC_CSR_LSION_Msk DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos) DFSDM_FLTICR_CLRJOVRF_Pos (2U) PWR_CR2_BRRDY PWR_CR2_BRRDY_Msk RTC_ALARMMASK_SECONDS RTC_ALRMAR_MSK1 USART_ISR_CMF_Pos (17U) FDCAN_IE_EWE FDCAN_IE_EWE_Msk GPIO_AF2_SAI1 ((uint8_t)0x02) USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk ETH_MACACR_ATSEN3_Msk (0x1UL << ETH_MACACR_ATSEN3_Pos) RTC_CALIBOUTPUT_1HZ RTC_CR_COSEL __GCC_ATOMIC_INT_LOCK_FREE 2 HRTIM_ADC2R_AD2EEV8_Pos (7U) ADC_JDR4_JDATA_8 (0x00000100UL << ADC_JDR4_JDATA_Pos) SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos) FDCAN_XIDFC_FLESA FDCAN_XIDFC_FLESA_Msk DMA_TO_BDMA_IT(__DMA_IT__) ((((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE |BDMA_CCR_TEIE) : (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT)) == (DMA_IT_TC | DMA_IT_HT)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE) : (((__DMA_IT__) & (DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_HTIE |BDMA_CCR_TEIE) : (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_TE)) ? (BDMA_CCR_TCIE |BDMA_CCR_TEIE) : ((__DMA_IT__) == DMA_IT_TC) ? BDMA_CCR_TCIE : ((__DMA_IT__) == DMA_IT_HT) ? BDMA_CCR_HTIE : ((__DMA_IT__) == DMA_IT_TE) ? BDMA_CCR_TEIE : (uint32_t)0x00000000) CM_RGB565 DMA2D_INPUT_RGB565 SDMMC_IT_CMDREND SDMMC_MASK_CMDRENDIE FDCAN_TTRMC_RMPS_Msk (0x1UL << FDCAN_TTRMC_RMPS_Pos) __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0x00015031U) EXTI_LINE50 ((uint32_t)0x32) I2C_OA2_MASK01 ((uint8_t)0x01U) JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos) SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos) RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) HRTIM_ADC3R_AD3TCPER_Pos (23U) ADC_SMPR2_SMP16_Pos (18U) __HAL_DBGMCU_UnFreeze_TIM12() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM12)) ETH_MACPCSR_RWKPTR_Pos (24U) __FRACT_FBIT__ 15 HSEM_C1ICR_ISC17_Pos (17U) FLASH_ACR_LATENCY_7WS (0x00000007UL) HAL_LTDC_MODULE_ENABLED  DMA_REQUEST_TIM3_TRIG 28U IS_NBSECTORS IS_FLASH_NBSECTORS DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos) OB_STDBY_RST 0x00U LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk EXTI_IMR3_IM79_Msk (0x1UL << EXTI_IMR3_IM79_Pos) USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk GPIO_AF13_COMP2 ((uint8_t)0x0D) SYSCFG_EXTICR1_EXTI1_PC ((uint32_t)0x00000020) DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) SDMMC_ERROR_ILLEGAL_CMD ((uint32_t)0x00002000U) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __ATOMIC_ACQ_REL 4 __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) FDCAN_NDAT2_ND41_Msk (0x1UL << FDCAN_NDAT2_ND41_Pos) DMAMUX2_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX2_RequestGenStatus_BASE) TIM_DMABase_EGR TIM_DMABASE_EGR HRTIM_EECR3_EE6F_3 (0x8UL << HRTIM_EECR3_EE6F_Pos) JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos) ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos) EXTI_D3PCR1L_PCS13_Msk (0x3UL << EXTI_D3PCR1L_PCS13_Pos) EXTI_LINE_86 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos) QSPI_FLAG_SM QUADSPI_SR_SMF LTDC_GCR_DGW_Pos (8U) IS_TIM_TRGO2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos) __ARM_FEATURE_FP16_SCALAR_ARITHMETIC HRTIM_CPT2CR_UPDCPT_Msk (0x1UL << HRTIM_CPT2CR_UPDCPT_Pos) FDCAN_CREL_MON_Pos (8U) FDCAN_TTIR_AW_Msk (0x1UL << FDCAN_TTIR_AW_Pos) DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) FDCAN_NDAT1_ND11 FDCAN_NDAT1_ND11_Msk RCC_CRS_FLAG_SYNCERR CRS_ISR_SYNCERR USART_CR1_M0_Pos (12U) ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) HRTIM_CPT1CR_EXEV3CPT_Pos (4U) TIM_CR2_OIS2 TIM_CR2_OIS2_Msk GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) FDCAN_IR_EP FDCAN_IR_EP_Msk __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) HCFG_30_60_MHZ 0U TIM_CCMR2_OC4M_Pos (12U) HRTIM_RST2R_TIMEVNT4_Pos (15U) BDMA_ISR_TEIF0_Pos (3U) RCC_APB2LPENR_TIM16LPEN_Pos (17U) SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos) FMC_SDRAM_BANK2 (0x00000001U) I2C_CR1_ADDRIE_Pos (3U) HRTIM_FLTINR1_FLT4E_Pos (24U) DMA2D_OCOLR_ALPHA_4_Pos (12U) TIM_FLAG_CC1OF TIM_SR_CC1OF ADC_CFGR_RES_Msk (0x7UL << ADC_CFGR_RES_Pos) HRTIM_CPT2CR_TIMBCMP1_Pos (18U) TIM_DMABASE_CNT 0x00000009U RCC_D2CCIP2R_USBSEL RCC_D2CCIP2R_USBSEL_Msk TIM_CCER_CC2P_Pos (5U) DMA_HISR_TEIF4_Pos (3U) TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 SDMMC_IDMABASE0_IDMABASE0 ((uint32_t)0xFFFFFFFF) INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) COMP_SR_C1VAL COMP_SR_C1VAL_Msk TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) SCB_DTCMCR_RETEN_Pos 2U QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos) TIM_EGR_CC1G TIM_EGR_CC1G_Msk SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos) ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk OPAMP1_CSR_OPAEN OPAMP1_CSR_OPAEN_Msk __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) { WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); } else { WRITE_REG(CRS->ICR, (__FLAG__)); } } while(0) ETH_MACL3L4CR_L3SAM ETH_MACL3L4CR_L3SAM_Msk HRTIM_EECR1_EE2SNS_0 (0x1UL << HRTIM_EECR1_EE2SNS_Pos) __HAL_RCC_PLLFRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) DLYB_CFGR_SEL_3 (0x8UL << DLYB_CFGR_SEL_Pos) LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER FMC_BWTRx_DATAST_6 (0x40UL << FMC_BWTRx_DATAST_Pos) __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART4LPEN) HSEM_C1IER_ISE18_Pos (18U) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0) EXTI_D3PCR2H_PCS52_Pos (8U) RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) == 0U) FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE HRTIM_RST1R_CMP4_Msk (0x1UL << HRTIM_RST1R_CMP4_Pos) QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk FDCANCCU_CCFG_CDIV_Pos (16U) USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) DMAMUX_CxCR_SOIE_Pos (8U) ITM_TPR_PRIVMASK_Pos 0U BDMA_CCR_PINC BDMA_CCR_PINC_Msk ADC_SMPR1_SMP7_Pos (21U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE ADC_CFGR_JAUTO_Pos (25U) FDCAN_TTOCF_EECS FDCAN_TTOCF_EECS_Msk FDCAN_TDCR_TDCF_Msk (0x7FUL << FDCAN_TDCR_TDCF_Pos) GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) RCC_RTCCLKSOURCE_HSE_DIV30 (0x0001E300U) INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1) __HAL_RCC_MDIOS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) == 0U) TIM_CR1_ARPE TIM_CR1_ARPE_Msk SPI_BAUDRATEPRESCALER_16 (0x30000000UL) FLASH_OPTSR_OPT_BUSY_Pos (0U) FLASH_OPTSR_SECURITY_Msk (0x1UL << FLASH_OPTSR_SECURITY_Pos) SPI_CFG1_FTHLV_Msk (0xFUL << SPI_CFG1_FTHLV_Pos) TIM_CR1_UDIS_Pos (1U) JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos) ETH_MACCR_WD_Pos (19U) USB_OTG_GCCFG_SDEN_Pos (20U) FDCAN_RXF0C_F0SA FDCAN_RXF0C_F0SA_Msk HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 ADC_SMPR2_SMP19_Msk (0x7UL << ADC_SMPR2_SMP19_Pos) HRTIM_CPT2R_CPT2R_Msk (0xFFFFUL << HRTIM_CPT2R_CPT2R_Pos) __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 ETH_MTLISR_MACIS_Msk (0x1UL << ETH_MTLISR_MACIS_Pos) __HAL_RCC_PLLFRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) RCC_D3CCIPR_SAI4ASEL_Pos (21U) ETH_MACHWF0R_TSSTSSEL_Pos (25U) HRTIM_MICR_MCMP2_Msk (0x1UL << HRTIM_MICR_MCMP2_Pos) __ARM_FEATURE_CDE_COPROC HRTIM_CPT1CR_TIMACMP2_Pos (15U) __HAL_RCC_DAC12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN); UNUSED(tmpreg); } while(0) MDMA_CTCR_DBURST MDMA_CTCR_DBURST_Msk HRTIM_FLTINR1_FLT1F_Msk (0xFUL << HRTIM_FLTINR1_FLT1F_Pos) QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos) UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) do { if((__HANDLE__)->Instance == USART1) { switch(__HAL_RCC_GET_USART1_SOURCE()) { case RCC_USART1CLKSOURCE_D2PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK2; break; case RCC_USART1CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_USART1CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_USART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART1CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_USART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART2) { switch(__HAL_RCC_GET_USART2_SOURCE()) { case RCC_USART2CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_USART2CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_USART2CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_USART2CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART2CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_USART2CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART3) { switch(__HAL_RCC_GET_USART3_SOURCE()) { case RCC_USART3CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_USART3CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_USART3CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_USART3CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART3CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_USART3CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == UART4) { switch(__HAL_RCC_GET_UART4_SOURCE()) { case RCC_UART4CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_UART4CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_UART4CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_UART4CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART4CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_UART4CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART5) { switch(__HAL_RCC_GET_UART5_SOURCE()) { case RCC_UART5CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_UART5CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_UART5CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_UART5CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART5CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_UART5CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART6) { switch(__HAL_RCC_GET_USART6_SOURCE()) { case RCC_USART6CLKSOURCE_D2PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK2; break; case RCC_USART6CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_USART6CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_USART6CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART6CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_USART6CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == UART7) { switch(__HAL_RCC_GET_UART7_SOURCE()) { case RCC_UART7CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_UART7CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_UART7CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_UART7CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART7CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_UART7CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == UART8) { switch(__HAL_RCC_GET_UART8_SOURCE()) { case RCC_UART8CLKSOURCE_D2PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D2PCLK1; break; case RCC_UART8CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_UART8CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_UART8CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART8CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_UART8CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == LPUART1) { switch(__HAL_RCC_GET_LPUART1_SOURCE()) { case RCC_LPUART1CLKSOURCE_D3PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_D3PCLK1; break; case RCC_LPUART1CLKSOURCE_PLL2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL2; break; case RCC_LPUART1CLKSOURCE_PLL3: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PLL3; break; case RCC_LPUART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_LPUART1CLKSOURCE_CSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_CSI; break; case RCC_LPUART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; } } while(0U) RCC_AHB4ENR_BDMAEN_Msk (0x1UL << RCC_AHB4ENR_BDMAEN_Pos) HRTIM_FLTINR2_FLTSD_1 (0x2UL << HRTIM_FLTINR2_FLTSD_Pos) HRTIM_ADC3R_AD3TAC4_Pos (12U) OPAMP2_BASE (D2_APB1PERIPH_BASE + 0x9010UL) MPU_REGION_SIZE_512B ((uint8_t)0x08) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) == 0U) GPIO_LCKR_LCK2_Pos (2U) SWPMI_IER_TCIE_Pos (7U) HRTIM_TIMDIER_UPDDE_Pos (22U) GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM2LPEN) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) DCMI_ESUR_FSU_Pos (0U) GPIO_AFRL_AFSEL3_Pos (12U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN); UNUSED(tmpreg); } while(0) __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOCRST) EXTI_PR1_PR16_Msk (0x1UL << EXTI_PR1_PR16_Pos) FMC_EXTENDED_MODE_DISABLE (0x00000000U) SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk HSEM_C1MISR_MISF7_Pos (7U) RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos) _MATH_ERRHANDLING_ERREXCEPT MATH_ERREXCEPT HRTIM_BMTRGR_MSTCMP3 HRTIM_BMTRGR_MSTCMP3_Msk ETH_DMASBMR_MB_Msk (0x1UL << ETH_DMASBMR_MB_Pos) SDMMC_STA_ACKFAIL SDMMC_STA_ACKFAIL_Msk SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) HSEM_C1IER_ISE5_Pos (5U) RCC_PERIPHCLK_USART3 RCC_PERIPHCLK_USART234578 PLL1DIVR FDCAN_ILS_TCL_Msk (0x1UL << FDCAN_ILS_TCL_Pos) __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) != 0U) I2C_CR2_ADD10_Pos (11U) CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk RCC_USART16CLKSOURCE_D2PCLK2 (0x00000000U) SDMMC_ICR_IDMABTCC_Msk (0x1UL << SDMMC_ICR_IDMABTCC_Pos) DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos) SYSCFG_EXTICR3_EXTI8_PH ((uint32_t)0x00000007) FLASH_OPTSR_OPT_BUSY FLASH_OPTSR_OPT_BUSY_Msk IS_QSPI_STATUS_BYTES_SIZE(SIZE) (((SIZE) >= 1U) && ((SIZE) <= 4U)) DCMI_CR_JPEG DCMI_CR_JPEG_Msk SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) RCC_IT_LSERDY (0x00000002U) SDMMC_CLOCK_EDGE_RISING ((uint32_t)0x00000000U) RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) GPIO_SPEED_FREQ_MEDIUM (0x00000001U) __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA1LPEN)) BDMA_FLAG_TE1 ((uint32_t)0x00000080) IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= RTC_CALR_CALM) ETH_MMCRIMR_RXUCGPIM ETH_MMCRIMR_RXUCGPIM_Msk SDMMC_RESP4 ((uint32_t)0x0000000CU) __DOTS , ... HSEM_C1MISR_MISF5 HSEM_C1MISR_MISF5_Msk USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) __FLT_HAS_QUIET_NAN__ 1 SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos) __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) ADC_JDR2_JDATA_25 (0x02000000UL << ADC_JDR2_JDATA_Pos) RCC_USART1CLKSOURCE_PLL2 RCC_USART16CLKSOURCE_PLL2 HRTIM_ADC3R_AD3MC4 HRTIM_ADC3R_AD3MC4_Msk FDCAN_TURCF_NCL_Msk (0xFFFFUL << FDCAN_TURCF_NCL_Pos) ETH_MACTSCR_TSCTRLSSR_Pos (9U) CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) LPTIM_CR_CNTSTRT_Pos (2U) TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING HRTIM_OUTR_DTEN_Pos (8U) FMC_PATT_ATTSET_6 (0x40UL << FMC_PATT_ATTSET_Pos) HRTIM_CPT2CR_EXEV10CPT_Pos (11U) QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos) DMA_REQUEST_TIM1_COM 17U RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos) HRTIM_ADC2R_AD2EEV8 HRTIM_ADC2R_AD2EEV8_Msk SYSCFG_EXTICR3_EXTI11_PH ((uint32_t)0x00007000) DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) HRTIM_ADC3R_AD3TBC3_Msk (0x1UL << HRTIM_ADC3R_AD3TBC3_Pos) HAL_FLASH_ERROR_PGS_BANK1 FLASH_FLAG_PGSERR_BANK1 RTC_ALRMBR_MNT_Pos (12U) PCD_SPEED_HIGH_IN_FULL USBD_HSINFS_SPEED I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk FPU_FPDSCR_DN_Pos 25U TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD USE_HAL_SMBUS_REGISTER_CALLBACKS 0U RCC_HRTIM1CLK_TIMCLK (0x00000000U) HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) RCC_APB1LLPENR_SPI2LPEN_Pos (14U) CR_HSION_BB RCC_CR_HSION_BB USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk RCC_AHB1RSTR_USB1OTGHSRST_Msk (0x1UL << RCC_AHB1RSTR_USB1OTGHSRST_Pos) LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk OPAMP_BASE (D2_APB1PERIPH_BASE + 0x9000UL) ETH_MMCRIMR_RXALGNERPIM_Msk (0x1UL << ETH_MMCRIMR_RXALGNERPIM_Pos) FMC_PMEM_MEMHOLD_5 (0x20UL << FMC_PMEM_MEMHOLD_Pos) I2C_ISR_ARLO_Pos (9U) EXTI_IMR1_IM2_Pos (2U) HRTIM_EEFR1_EE1FLTR HRTIM_EEFR1_EE1FLTR_Msk HRTIM_RST2R_EXTVNT5_Msk (0x1UL << HRTIM_RST2R_EXTVNT5_Pos) SDMMC_CMD_NO_CMD ((uint8_t)64U) _BSD_SIZE_T_  TIM_CCER_CC1P TIM_CCER_CC1P_Msk MPU_REGION_SIZE_64MB ((uint8_t)0x19) ETH_MACLCSR_RLPIST_Msk (0x1UL << ETH_MACLCSR_RLPIST_Pos) CM_A8 DMA2D_INPUT_A8 USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) DAC1_BASE (D2_APB1PERIPH_BASE + 0x7400UL) RCC_D3CCIPR_I2C4SEL_0 (0x1UL << RCC_D3CCIPR_I2C4SEL_Pos) DMA_FLAG_DMEIF2_6 ((uint32_t)0x00040000U) __HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) == 0U) ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT ETH_DMACRCR_RPF_Msk (0x1UL << ETH_DMACRCR_RPF_Pos) FPU_BASE (SCS_BASE + 0x0F30UL) DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos) ETH_MACIVIR_VLT_Msk (0xFFFFUL << ETH_MACIVIR_VLT_Pos) SDMMC_ICR_ACKFAILC_Msk (0x1UL << SDMMC_ICR_ACKFAILC_Pos) HRTIM_SET2R_EXTVNT10_Msk (0x1UL << HRTIM_SET2R_EXTVNT10_Pos) RCC_SDMMCCLKSOURCE_PLL2 RCC_D1CCIPR_SDMMCSEL HRTIM_CPT2CR_TD1RST HRTIM_CPT2CR_TD1RST_Msk FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS ETH_MACHWF0R_TSSEL_Msk (0x1UL << ETH_MACHWF0R_TSSEL_Pos) SPI_I2SCFGR_PCMSYNC_Pos (7U) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL) ETH_MACMDIOAR_CR_DIV62_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV62_Pos) __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE SD_TypeDef SDMMC_TypeDef RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ FDCAN_TTOCN_GCS FDCAN_TTOCN_GCS_Msk FMC_BWTRx_DATAST FMC_BWTRx_DATAST_Msk EXTI_LINE_23 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_DFSDM1LPEN) I2C1 ((I2C_TypeDef *) I2C1_BASE) SDMMC_CLKCR_SELCLKRX_0 (0x1UL << SDMMC_CLKCR_SELCLKRX_Pos) __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET RCC_APB1LENR_LPTIM1EN_Msk (0x1UL << RCC_APB1LENR_LPTIM1EN_Pos) OPAMP_CSR_OPAHSM_Msk (0x1UL << OPAMP_CSR_OPAHSM_Pos) FLASH_CR_PGSERRIE_Msk (0x1UL << FLASH_CR_PGSERRIE_Pos) USB_OTG_HPRT_PRES_Pos (6U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos) DMA_LISR_FEIF2_Pos (16U) LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) DMA_REQUEST_USART1_RX 41U RCC_APB1LENR_UART8EN RCC_APB1LENR_UART8EN_Msk __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN); UNUSED(tmpreg); } while(0) ETH_MACIVIR_VLC_Pos (16U) SYSCFG_EXTICR2_EXTI5_PD ((uint32_t)0x00000030) GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART8EN) HRTIM_ADC4R_AD4TBC4_Pos (16U) USB_OTG_GOTGCTL_BVALOEN_Pos (6U) GPIO_ODR_OD1_Pos (1U) IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE RTC_CR_ALRBE_Pos (9U) SPDIFRX_SR_SERR_Pos (7U) __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE RCC_D3AMR_SRAM4AMEN_Msk (0x1UL << RCC_D3AMR_SRAM4AMEN_Pos) ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos) RCC_CRS_SYNCOK (0x00000002U) SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos) DMA_REQUEST_I2C2_TX 36U FMC_BCRx_MUXEN FMC_BCRx_MUXEN_Msk FDCAN_TTCPT_SWV_Pos (16U) HRTIM_MCR_SYNC_OUT_Msk (0x3UL << HRTIM_MCR_SYNC_OUT_Pos) RCC_APB2LPENR_SAI3LPEN_Pos (24U) ETH_MACMDIOAR_CR_DIV8AR ETH_MACMDIOAR_CR_DIV8AR_Msk RCC_CSICFGR_CSITRIM_1 (0x02UL << RCC_CSICFGR_CSITRIM_Pos) EXTI_PR2_PR49_Pos (17U) ADC_IER_EOSIE ADC_IER_EOSIE_Msk USART_CR3_IREN USART_CR3_IREN_Msk CRC ((CRC_TypeDef *) CRC_BASE) RCC_CRS_ERRORLIMIT_DEFAULT (0x00000022U) SCB_CACR_FORCEWT_Pos 2U DMA2D_OCOLR_ALPHA_4_Msk (0xFUL << DMA2D_OCOLR_ALPHA_4_Pos) SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos) FMC_BTRx_ADDSET_2 (0x4UL << FMC_BTRx_ADDSET_Pos) __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos) ETH_MACL3L4CR_L4PEN_Pos (16U) BDMA_ISR_TCIF0 BDMA_ISR_TCIF0_Msk RCC_D2CCIP1R_SPI123SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI123SEL_Pos) SDMMC_CMD_ERASE ((uint8_t)38U) HRTIM_CPT2CR_UPDCPT_Pos (1U) WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) RCC_AHB4ENR_BKPRAMEN_Msk (0x1UL << RCC_AHB4ENR_BKPRAMEN_Pos) __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C2RST) __HAL_RCC_D2SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM2LPEN)) RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) RCC_PLL2DIVR_P2 RCC_PLL2DIVR_P2_Msk DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos) USART_ICR_RTOCF USART_ICR_RTOCF_Msk SPI_CFG1_DSIZE_2 (0x04UL << SPI_CFG1_DSIZE_Pos) DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk __unbounded  DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos) RCC_SAI4ACLKSOURCE_PIN (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1) DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk __HAL_RCC_PLL2_VCIRANGE(__RCC_PLL2VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, (__RCC_PLL2VCIRange__)) SWPMI_IER_TXBEIE SWPMI_IER_TXBEIE_Msk ETH_MACL3L4CR_L3HSBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HSBM_Pos) islessgreater(__x,__y) (__builtin_islessgreater (__x, __y)) I2C2_ER_IRQn SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos) SCB_SCR_SLEEPONEXIT_Pos 1U DAC_CR_EN2 DAC_CR_EN2_Msk FMC_PATT_ATTSET_4 (0x10UL << FMC_PATT_ATTSET_Pos) HRTIM_RSTER_TIMACMP2_Pos (20U) __SIZEOF_INT__ 4 JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos) MDMA_DEST_BURST_SINGLE ((uint32_t)0x00000000U) PWR_CSR1_ACTVOS_Msk (0x3UL << PWR_CSR1_ACTVOS_Pos) HSEM_C1ISR_ISF17 HSEM_C1ISR_ISF17_Msk PWR_CPUCR_SBF PWR_CPUCR_SBF_Msk __HAL_RCC_PLL3CLKOUT_ENABLE(__RCC_PLL3ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) UART_CLEAR_LBDF USART_ICR_LBDCF FDCAN_ILS_ELOE FDCAN_ILS_ELOE_Msk DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) FLASH_OPTCR_OPTSTART_Pos (1U) MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_WEX) RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos) OPAMP2_CSR_OPAHSM OPAMP2_CSR_OPAHSM_Msk SPDIFRX_SR_FERR_Pos (6U) RCC_AHB4LPENR_GPIOCLPEN_Pos (2U) IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || ((__SAMPLING__) == UART_OVERSAMPLING_8)) DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL))) RCC_SAI2CLKSOURCE_PLL2 RCC_SAI23CLKSOURCE_PLL2 LPTIM_CR_COUNTRST_Pos (3U) ADC_CFGR_DMNGT ADC_CFGR_DMNGT_Msk LPTIM_ICR_ARRMCF_Pos (1U) AWD2_EVENT ADC_AWD2_EVENT BDMA_ISR_GIF3_Msk (0x1UL << BDMA_ISR_GIF3_Pos) _PTRDIFF_T_  ETH_MMCCR_CNTRST_Msk (0x1UL << ETH_MMCCR_CNTRST_Pos) __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) != 0U) IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) HRTIM_RST1R_CMP3_Msk (0x1UL << HRTIM_RST1R_CMP3_Pos) SPI3 ((SPI_TypeDef *) SPI3_BASE) RCC_APB1LLPENR_TIM14LPEN_Pos (8U) ETH_DMACRCR_RBSZ_Msk (0x3FFFUL << ETH_DMACRCR_RBSZ_Pos) ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) SDMMC_STA_CMDSENT_Pos (7U) SAI_PDMDLY_DLYM3L_2 (0x4UL << SAI_PDMDLY_DLYM3L_Pos) EXTI_D3PCR1H_PCS20_Pos (8U) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ETH_MACISR_MMCTXIS ETH_MACISR_MMCTXIS_Msk CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos) TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk FDCAN_IR_PED FDCAN_IR_PED_Msk HRTIM_RSTR_EXTEVNT8_Msk (0x1UL << HRTIM_RSTR_EXTEVNT8_Pos) LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) SWPMI_ISR_RXNE SWPMI_ISR_RXNE_Msk FDCAN_IE_DRXE_Pos (19U) DMA_HISR_DMEIF4_Pos (2U) __DBL_HAS_DENORM__ 1 ETH_MACCR_CST_Msk (0x1UL << ETH_MACCR_CST_Pos) EXTI_EMR3_EM_Msk (0x00F5FFFFUL << EXTI_EMR3_EM_Pos) ETH_MACHWF0R_PCSSEL_Msk (0x1UL << ETH_MACHWF0R_PCSSEL_Pos) RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL RCC_APB1LENR_TIM12EN RCC_APB1LENR_TIM12EN_Msk HRTIM_SET1R_UPDATE_Pos (31U) __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) == 0U) TIM_TIM17_TI1_RCC_HSE1MHZ TIM_TISEL_TI1SEL_1 EXTI_PR2_PR EXTI_PR2_PR_Msk ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos) HAL_SD_ERROR_DATA_TIMEOUT SDMMC_ERROR_DATA_TIMEOUT SWPMI_ICR_CSRF SWPMI_ICR_CSRF_Msk HRTIM_EECR1_EE2POL HRTIM_EECR1_EE2POL_Msk RCC_AHB1ENR_USB2OTGFSEN_Pos (27U) RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) HRTIM_RSTR_MSTCMP1_Msk (0x1UL << HRTIM_RSTR_MSTCMP1_Pos) FLASH_SR_INCERR_Pos (21U) SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos) TIM_TIM23_ETR_COMP2 (TIM2_AF1_ETRSEL_1) HSEM_C1MISR_MISF17_Pos (17U) RCC_AHB4LPENR_GPIOFLPEN RCC_AHB4LPENR_GPIOFLPEN_Msk assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e)) __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_FDCANLPEN) FLASH_CCR_CLR_OPERR FLASH_CCR_CLR_OPERR_Msk ADC_JDR4_JDATA_29 (0x20000000UL << ADC_JDR4_JDATA_Pos) __HAL_SD_CLEAR_IT(__HANDLE__,__INTERRUPT__) __SDMMC_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__)) TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) ETH_MACTSEACR_OSTEAC ETH_MACTSEACR_OSTEAC_Msk HAL_DMA_MODULE_ENABLED  FLASH_CCR_CLR_PGSERR_Msk (0x1UL << FLASH_CCR_CLR_PGSERR_Pos) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER MDMA_CTCR_SINCOS_1 (0x2UL << MDMA_CTCR_SINCOS_Pos) HRTIM_BMTRGR_TBCMP1 HRTIM_BMTRGR_TBCMP1_Msk GPIO_LCKR_LCK6_Pos (6U) PWR_CR2_TEMPH_Pos (23U) SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1 ADC_JDR1_JDATA_31 (0x80000000UL << ADC_JDR1_JDATA_Pos) HAL_DMA_ERROR_REQGEN (0x00000400U) SDMMC_STA_CPSMACT_Msk (0x1UL << SDMMC_STA_CPSMACT_Pos) MDMA_Channel7_BASE (MDMA_BASE + 0x00000200UL) FDCAN_CCCR_PXHD FDCAN_CCCR_PXHD_Msk RAMECC_FECR_FEC_Pos (0U) RCC_D2CFGR_D2PPRE2_Pos (8U) USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) IS_MDMA_TRANSFER_LENGTH(SIZE) (((SIZE) > 0U) && ((SIZE) <= 65536U)) HRTIM_ODSR_TC1ODS HRTIM_ODSR_TC1ODS_Msk MDMA_CIFCR_CBTIF_Pos (3U) GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) FDCAN_NDAT2_ND42 FDCAN_NDAT2_ND42_Msk RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT ETH_MACDR_TFCSTS ETH_MACDR_TFCSTS_Msk IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE)) __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine HRTIM_BDMUPR_MCMP2_Pos (7U) RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) ETH_DMACIER_TIE_Pos (0U) TIM_CCMR3_OC5PE_Pos (3U) FDCAN_CREL_DAY FDCAN_CREL_DAY_Msk USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk D3CCIPR ETH_MACVIR_VLP_Msk (0x1UL << ETH_MACVIR_VLP_Pos) __FMC_NAND_GET_FLAG(__INSTANCE__,__BANK__,__FLAG__) (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__)) MDMA_IT_CTC ((uint32_t)MDMA_CCR_CTCIE) SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) DMA_HIFCR_CFEIF5_Pos (6U) HRTIM_SET2R_TIMEVNT5_Pos (16U) SYSCFG_EXTICR3_EXTI9_PE ((uint32_t)0x00000040) SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos) HRTIM_MCR_DACSYNC_Msk (0x3UL << HRTIM_MCR_DACSYNC_Pos) HRTIM_ADC4R_AD4MC3_Msk (0x1UL << HRTIM_ADC4R_AD4MC3_Pos) FDCAN_NDAT1_ND2_Pos (2U) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 USART_CR1_RTOIE USART_CR1_RTOIE_Msk ADC_JDR2_JDATA_Pos (0U) IS_D3_STATE(STATE) (((STATE) == PWR_D3_DOMAIN_STOP) || ((STATE) == PWR_D3_DOMAIN_RUN)) ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) HRTIM_MCR_CK_PSC_Pos (0U) SWPMI_IER_TXUNRIE_Pos (4U) IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) SAI_PDMCR_CKEN4 SAI_PDMCR_CKEN4_Msk HRTIM_ADC4R_AD4EEV9_Msk (0x1UL << HRTIM_ADC4R_AD4EEV9_Pos) FDCAN_CREL_STEP FDCAN_CREL_STEP_Msk GPIO_BSRR_BS6_Pos (6U) ETH_MACISR_RXSTSIS_Msk (0x1UL << ETH_MACISR_RXSTSIS_Pos) __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE __HAL_RCC_SAI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN); UNUSED(tmpreg); } while(0) FDCAN_TXEFS_EFGI_Pos (8U) TIM8_CC_IRQn FDCAN_TTOST_TMP FDCAN_TTOST_TMP_Msk TIM_CCR3_CCR3_Pos (0U) TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF DMAMUX2_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX2_ChannelStatus_BASE) ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) SYSCFG_EXTICR2_EXTI4_PH ((uint32_t)0x00000007) FDCAN_RXF0S_F0PI_Msk (0x3FUL << FDCAN_RXF0S_F0PI_Pos) SPDIFRX_CR_CBDMAEN_Pos (10U) RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk EXTI_D3PCR2H_PCS51_Pos (6U) RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos) MDMA_CESR_TELD_Pos (8U) HRTIM_ADC1R_AD1MC3_Pos (2U) ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos) DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos) HRTIM_RSTBR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP1_Pos) RCC_CFGR_RTCPRE_Pos (8U) CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos) DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos) ___int8_t_defined 1 ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) EXTI_LINE_76 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE FDCAN_NDAT1_ND24 FDCAN_NDAT1_ND24_Msk RCC_RSR_RMVF_Pos (16U) SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos) DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk HAL_I2C_ERROR_OVR (0x00000008U) SDMMC_CMD_PROG_CSD ((uint8_t)27U) FDCAN_TTOCN_SGT FDCAN_TTOCN_SGT_Msk RCC_I2C3CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 &= ~(uint32_t)(__INTERRUPT__)) QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos) USART_ICR_TCCF USART_ICR_TCCF_Msk HRTIM_BDMUPR_MICR_Msk (0x1UL << HRTIM_BDMUPR_MICR_Pos) RTC_HOURFORMAT12_PM ((uint8_t)0x01) USART_CR2_MSBFIRST_Pos (19U) RCC_APB4ENR_LPUART1EN_Msk (0x1UL << RCC_APB4ENR_LPUART1EN_Pos) SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos) RCC_AHB4ENR_GPIOBEN_Msk (0x1UL << RCC_AHB4ENR_GPIOBEN_Pos) RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos) FDCAN_CCCR_MON FDCAN_CCCR_MON_Msk SCB_CCR_NONBASETHRDENA_Pos 0U __ULLACCUM_MIN__ 0.0ULLK __ULFRACT_MIN__ 0.0ULR UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) RCC_LPTIM2CLKSOURCE_D3PCLK1 (0x00000000U) HRTIM_TIMDIER_RSTIE HRTIM_TIMDIER_RSTIE_Msk ETH_MACCR_PRELEN_Msk (0x3UL << ETH_MACCR_PRELEN_Pos) CEC_ISR_LBPE_Pos (5U) LSI_TIMEOUT_VALUE (2U) MDMA_CIFCR_CTEIF MDMA_CIFCR_CTEIF_Msk DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) CRC_OUTPUTDATA_INVERSION_ENABLE CRC_CR_REV_OUT __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET HRTIM_CPT2CR_TD1SET_Msk (0x1UL << HRTIM_CPT2CR_TD1SET_Pos) ETH_MACVTR_ERIVLT_Pos (27U) EXTI_D3PCR1L_PCS2 EXTI_D3PCR1L_PCS2_Msk GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) STM32H7xx_HAL_GPIO_EX_H  HRTIM_EECR3_EE6F_0 (0x1UL << HRTIM_EECR3_EE6F_Pos) UART_ADVFEATURE_NO_INIT 0x00000000U RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) EXTI4_IRQn JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos) USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) __ARM_NEON_FP __UHQ_FBIT__ 16 __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) != 0U) RCC_APB1LENR_TIM7EN_Pos (5U) FDCAN_TTOST_QCS_Msk (0x1UL << FDCAN_TTOST_QCS_Pos) ETH_MACCR_PRELEN_5 (0x1UL << ETH_MACCR_PRELEN_Pos) DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos) RCC_AHB4ENR_GPIOEEN RCC_AHB4ENR_GPIOEEN_Msk TIM5_BASE (D2_APB1PERIPH_BASE + 0x0C00UL) USB_OTG_HOST_BASE (0x400UL) DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) SDMMC_CLKCR_SELCLKRX_Pos (20U) __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 GPIO_ODR_OD13_Pos (13U) ETH_MACECR_GPSL_Pos (0U) ETH_MACL3L4CR_L3SAM_Msk (0x1UL << ETH_MACL3L4CR_L3SAM_Pos) COMP_CFGRx_HYST_Msk (0x3UL << COMP_CFGRx_HYST_Pos) __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) != 0U) ETH_MACMDIOAR_PA ETH_MACMDIOAR_PA_Msk USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos) HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL BDMA_IFCR_CTCIF7_Msk (0x1UL << BDMA_IFCR_CTCIF7_Pos) RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL) BDMA_CCR_MSIZE_Msk (0x3UL << BDMA_CCR_MSIZE_Pos) HRTIM_TIMDIER_CMP4DE_Msk (0x1UL << HRTIM_TIMDIER_CMP4DE_Pos) ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) TIM_CCMR2_OC3FE_Pos (2U) __HAL_DBGMCU_FREEZE_LPTIM4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM4)) GPIOE_BASE (D3_AHB1PERIPH_BASE + 0x1000UL) FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos) HSEM_C1MISR_MISF19_Msk (0x1UL << HSEM_C1MISR_MISF19_Pos) TPI_ITATBCTR2_ATREADY2_Pos 0U SYSCFG_EXTICR1_EXTI1_PJ ((uint32_t)0x00000090) TIM17_AF1_BKCMP2E_Msk (0x1UL << TIM17_AF1_BKCMP2E_Pos) RCC_AHB4LPENR_BKPRAMLPEN RCC_AHB4LPENR_BKPRAMLPEN_Msk __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) : __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__)) USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) BDMA_REQUEST_SAI4_A 15U HSEM_C1MISR_MISF27 HSEM_C1MISR_MISF27_Msk TIM15_AF1_BKCMP1E_Msk (0x1UL << TIM15_AF1_BKCMP1E_Pos) ETH_MAC_ADDR4 (0x00UL) HRTIM_TIMDIER_CPT2IE_Pos (8U) IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2) || ((INSTANCE) == ADC3)) BDMA_ISR_TCIF4 BDMA_ISR_TCIF4_Msk RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk FLASH_CCR_CLR_OPERR_Msk (0x1UL << FLASH_CCR_CLR_OPERR_Pos) RCC_APB4ENR_LPTIM4EN_Pos (11U) DMA2D_BGOR_LO_Pos (0U) RTC_ALRMBR_MSK1_Pos (7U) HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) __HAL_RCC_ETH1RX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) != 0U) SYSCFG_EXTICR4_EXTI13_PE ((uint32_t)0x00000040) ETH_MACISR_MMCRXIS_Msk (0x1UL << ETH_MACISR_MMCRXIS_Pos) SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk HRTIM_ADC4R_AD4TAC4_Msk (0x1UL << HRTIM_ADC4R_AD4TAC4_Pos) BDMA_IFCR_CHTIF7_Pos (30U) RCC_CR_PLL1RDY RCC_CR_PLL1RDY_Msk ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) LTDC_GCR_VSPOL_Pos (30U) GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk __USA_IBIT__ 16 D1_AXISRAM_BASE (0x24000000UL) RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN); UNUSED(tmpreg); } while(0) MDMA_Channel4_BASE (MDMA_BASE + 0x00000140UL) DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk USART_CR2_TXINV_Pos (17U) RCC_APB1LLPENR_UART4LPEN RCC_APB1LLPENR_UART4LPEN_Msk ETH_DMACRIWTR_RWT_Pos (0U) ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) HRTIM_BMTRGR_TERST HRTIM_BMTRGR_TERST_Msk USB_OTG_FS_MAX_PACKET_SIZE 64U DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk __USART_ENABLE_IT __HAL_USART_ENABLE_IT EXTI_LINE_53 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x15U) HRTIM_ADC2R_AD2TCC4 HRTIM_ADC2R_AD2TCC4_Msk EXTI_IMR2_IM41_Pos (9U) SAI_xFRCR_FSALL_Pos (8U) BDMA_CCR_CIRC BDMA_CCR_CIRC_Msk FLASH_CRCCR_ADD_SECT_Pos (9U) __UINTMAX_C(c) c ## ULL I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) EXTI_EMR1_EM24_Pos (24U) PWR_FLAG_PVDO (0x0BU) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) FMC_SDCMR_MODE_2 (0x3UL << FMC_SDCMR_MODE_Pos) USART_CR3_DMAR_Pos (6U) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish DMA_LISR_HTIF0_Pos (4U) BDMA_ISR_HTIF4 BDMA_ISR_HTIF4_Msk IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART2CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART2CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART2CLKSOURCE_CSI) || ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || ((SOURCE) == RCC_USART2CLKSOURCE_HSI)) EXTI_D3PCR2H_PCS52 EXTI_D3PCR2H_PCS52_Msk QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk ETH_MACSTNUR_TSSS_Pos (0U) PWR_CR1_PLS PWR_CR1_PLS_Msk USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) RCC_APB4RSTR_COMP12RST_Msk (0x1UL << RCC_APB4RSTR_COMP12RST_Pos) ADC_OFR2_OFFSET2_5 (0x0000020UL << ADC_OFR2_OFFSET2_Pos) RCC_APB4LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB4LPENR_SPI6LPEN_Pos) HRTIM_EEFR2_EE10LTCH HRTIM_EEFR2_EE10LTCH_Msk FMC_BCRx_WAITCFG_Msk (0x1UL << FMC_BCRx_WAITCFG_Pos) HRTIM_SET2R_TIMEVNT9 HRTIM_SET2R_TIMEVNT9_Msk SPI_I2SCFGR_ODD_Pos (24U) TIM_CR2_OIS5_Pos (16U) ETH_MTLTQDR_TXQPAUSED ETH_MTLTQDR_TXQPAUSED_Msk GPIO_AF9_SAI4 ((uint8_t)0x09) HRTIM_MDIER_MCMP1DE_Msk (0x1UL << HRTIM_MDIER_MCMP1DE_Pos) __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) PWR_CPUCR_PDDS_D3 PWR_CPUCR_PDDS_D3_Msk FDCAN_TTILS_WTS FDCAN_TTILS_WTS_Msk EXTI_D3PMR1_MR14_Msk (0x1UL << EXTI_D3PMR1_MR14_Pos) __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET DCMI_MIS_OVR_MIS_Pos (1U) EXTI_SWIER1_SWIER12 EXTI_SWIER1_SWIER12_Msk _NEWLIB_VERSION_H__ 1 ADC_OFR1_SSATE ADC_OFR1_SSATE_Msk CRS_ISR_SYNCERR_Pos (8U) TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk RCC_CFGR_SWS_Msk (0x7UL << RCC_CFGR_SWS_Pos) ADC_PCSEL_PCSEL_5 (0x00020UL << ADC_PCSEL_PCSEL_Pos) MDIOS_SR_CSERF MDIOS_SR_CSERF_Msk HRTIM_RSTBR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP2_Pos) EXTI_RTSR1_TR5 EXTI_RTSR1_TR5_Msk ETH_MACPFR_SAIF_Msk (0x1UL << ETH_MACPFR_SAIF_Pos) HRTIM_BMTRGR_TERST_Msk (0x1UL << HRTIM_BMTRGR_TERST_Pos) ADC_CSR_AWD1_MST_Pos (7U) DCMI_ESUR_LEU_Pos (16U) SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) __INT_FAST64_MAX__ 0x7fffffffffffffffLL RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) __QQ_IBIT__ 0 HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) SCB_CCR_UNALIGN_TRP_Pos 3U HRTIM_CR2_TARST_Pos (9U) TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0) LTDC_LxWHPCR_WHSTPOS_Pos (0U) HRTIM_EECR1_EE3SNS HRTIM_EECR1_EE3SNS_Msk ETH_MACA1LR_ADDRLO_Pos (0U) SPI_CFG2_AFCNTR_Msk (0x1UL << SPI_CFG2_AFCNTR_Pos) MDMA_Channel1_BASE (MDMA_BASE + 0x00000080UL) HRTIM_ADC1R_AD1MC4_Msk (0x1UL << HRTIM_ADC1R_AD1MC4_Pos) HRTIM_SET2R_TIMEVNT2_Msk (0x1UL << HRTIM_SET2R_TIMEVNT2_Pos) RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) EXTI_SWIER3_SWIER86 EXTI_SWIER3_SWIER86_Msk __USFRACT_MIN__ 0.0UHR SWPMI_RDR_RD SWPMI_RDR_RD_Msk USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) DLYB_CFGR_LNG_4 (0x010UL << DLYB_CFGR_LNG_Pos) ARM_MPU_CACHEP_WB_NWA 3U TIM8_AF2_BK2CMP2P_Pos (11U) STM32H7  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) RCC_AHB4RSTR_GPIODRST_Msk (0x1UL << RCC_AHB4RSTR_GPIODRST_Pos) QSPI_CS_HIGH_TIME_4_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_0 | QUADSPI_DCR_CSHT_1) RCC_CLKPSOURCE_HSE RCC_D1CCIPR_CKPERSEL_1 SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL __STM32H7xx_HAL_VERSION_SUB1 (0x0BUL) HRTIM_ADC4R_AD4MC1_Msk (0x1UL << HRTIM_ADC4R_AD4MC1_Pos) FMC_NAND_MEM_BUS_WIDTH_16 (0x00000010U) RCC_D1CFGR_HPRE_DIV2 RCC_D1CFGR_HPRE_DIV2_Msk SCB_CTR_IMINLINE_Msk (0xFUL ) SYSCFG_BOOT_ADDR0 ((uint32_t)0x00000000) RCC_APB2_DIV1 RCC_D2CFGR_D2PPRE2_DIV1 HRTIM_TIMDIER_REPIE HRTIM_TIMDIER_REPIE_Msk __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos) EXTI_IMR2_IM51_Pos (19U) SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos) SPI_FLAG_FRE SPI_SR_TIFRE HRTIM_BMCR_BMOM_Pos (1U) QUADSPI_FCR_CSMF_Pos (3U) DCMI_BASE (D2_AHB2PERIPH_BASE + 0x0000UL) EXTI_IMR3_IM72_Msk (0x1UL << EXTI_IMR3_IM72_Pos) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE UART_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 RCC_SPDIFRXCLKSOURCE_HSI RCC_D2CCIP1R_SPDIFSEL SPI_FLAG_TXC SPI_SR_TXC HRTIM_BDTUPR_TIMCHPR_Msk (0x1UL << HRTIM_BDTUPR_TIMCHPR_Pos) RCC_AHB2ENR_SDMMC2EN RCC_AHB2ENR_SDMMC2EN_Msk RTC_BKP_DR26 0x1Au __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE SDMMC_IT_TXUNDERR SDMMC_MASK_TXUNDERRIE RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) GPIO_LCKR_LCK4_Pos (4U) SAI_PDMCR_CKEN2_Pos (9U) HRTIM_ADC4R_AD4TDC4_Pos (25U) EXTI_D3PMR1_MR3_Msk (0x1UL << EXTI_D3PMR1_MR3_Pos) TIM_CNT_UIFCPY_Pos (31U) RTC_SSR_SS RTC_SSR_SS_Msk __ADC_ENABLE __HAL_ADC_ENABLE DBGMCU_APB1LFZ1_DBG_I2C3_Pos (23U) RCC_CFGR_TIMPRE RCC_CFGR_TIMPRE_Msk PWR_CR1_PLS_LEV5_Pos (5U) MDMA_CTCR_SINC_Pos (0U) EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) != 0U) IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON) || ((HSI) == RCC_HSI_DIV1) || ((HSI) == RCC_HSI_DIV2) || ((HSI) == RCC_HSI_DIV4) || ((HSI) == RCC_HSI_DIV8)) USART_ISR_CTSIF USART_ISR_CTSIF_Msk SDMMC_ERROR_DATA_TIMEOUT ((uint32_t)0x00000008U) JPEG_SR_HPDF_Pos (6U) DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk ETH_MACA0HR_AE_Pos (31U) ETH_MACA2HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA2HR_ADDRHI_Pos) HRTIM_FLTINR2_FLT5P_Pos (1U) HRTIM_BMTRGR_TCCMP2_Pos (18U) HSEM_C1MISR_MISF9_Pos (9U) SPI_IER_CRCEIE SPI_IER_CRCEIE_Msk IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= RTC_WUTR_WUT) RTC_BKP_DR13 0x0Du HSEM_C1IER_ISE7_Pos (7U) RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK OB_USER_SWAP_BANK 0x0100U RTC_DISABLE_BKP_ERASE_ON_TAMPER_3 RTC_TAMPCR_TAMP3NOERASE __HAL_RCC_ETH1RX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN); UNUSED(tmpreg); } while(0) COMP_CFGRx_BLANKING_2 (0x4UL << COMP_CFGRx_BLANKING_Pos) __HAL_I2C_RISE_TIME I2C_RISE_TIME DBGMCU_CR_DBG_STANDBYD1 DBGMCU_CR_DBG_STANDBYD1_Msk BDMA_ISR_TCIF7_Msk (0x1UL << BDMA_ISR_TCIF7_Pos) DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos) HRTIM_TIMDIER_CMP1IE_Pos (0U) GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk OPAMP_CSR_CALSEL_0 (0x1UL << OPAMP_CSR_CALSEL_Pos) APB4ENR __HAL_DBGMCU_FREEZE_IWDG1() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_IWDG1)) RCC_UART7CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 HRTIM_RST2R_TIMEVNT9_Pos (20U) BDMA_FLAG_HT0 ((uint32_t)0x00000004) RTC_CR_ALRAIE_Pos (12U) __ULFRACT_EPSILON__ 0x1P-32ULR HRTIM_TIMDIER_CMP3DE HRTIM_TIMDIER_CMP3DE_Msk EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) I2C_CR1_SBC I2C_CR1_SBC_Msk __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) RCC_CSICFGR_CSICAL_1 (0x02UL << RCC_CSICFGR_CSICAL_Pos) SPI_SR_SUSP_Msk (0x1UL << SPI_SR_SUSP_Pos) GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE USART_CR3_RXFTCFG_1 (0x2UL << USART_CR3_RXFTCFG_Pos) STM32H7xx_HAL_PCD_H  PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk ETH_MACRXTXSR_RWT ETH_MACRXTXSR_RWT_Msk IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) VREFBUF_CSR_VRS_OUT3_Pos (5U) SPDIFRX_DR1_PT_Pos (4U) ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos) FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 DMAMUX2_Channel1_BASE (DMAMUX2_BASE + 0x0004UL) ADC_SQR2_SQ9_Pos (24U) FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) SPI_IER_OVRIE SPI_IER_OVRIE_Msk TIM_SR_CC1IF_Pos (1U) SPI_HIGHEND_FIFO_SIZE 16UL BDMA_ISR_HTIF6_Pos (26U) USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) SPI3_BASE (D2_APB1PERIPH_BASE + 0x3C00UL) FDCAN_IR_EW FDCAN_IR_EW_Msk RCC_APB4RSTR_I2C4RST RCC_APB4RSTR_I2C4RST_Msk __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk HRTIM_OENR_TD2OEN_Pos (7U) FDCAN_IR_TOO FDCAN_IR_TOO_Msk HRTIM_EECR2_EE6POL_Msk (0x1UL << HRTIM_EECR2_EE6POL_Pos) ETH_MACL3L4CR_L3HSBM_Pos (6U) __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) != 0U) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 DCTRL_CLEAR_MASK ((uint32_t)(SDMMC_DCTRL_DTEN | SDMMC_DCTRL_DTDIR | SDMMC_DCTRL_DTMODE | SDMMC_DCTRL_DBLOCKSIZE)) EXTI_IMR1_IM4_Pos (4U) EXTI_IMR2_IM44_Pos (12U) FMC_BTRx_DATAST FMC_BTRx_DATAST_Msk MPU_RASR_SRD_Pos 8U FDCAN_TTILS_AWS_Pos (17U) __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOCRST) DMA_FLAG_HTIF3_7 ((uint32_t)0x04000000U) RTC_FLAG_WUTWF RTC_ISR_WUTWF __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) != 0U) RTC_DISABLE_BKP_ERASE_ON_TAMPER_1 RTC_TAMPCR_TAMP1NOERASE FDCAN_TOCV_TOC_Pos (0U) GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) HRTIM_ICR_FLT5C HRTIM_ICR_FLT5C_Msk HRTIM_MDIER_MCMP3IE_Msk (0x1UL << HRTIM_MDIER_MCMP3IE_Pos) ETH_MACMDIOAR_CR_DIV4AR_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV4AR_Pos) DMA_REQUEST_I2C2_RX 35U EXTI3_IRQn USB_OTG_HPRT_PENCHNG_Pos (3U) RCC_CIFR_PLL3RDYF_Pos (8U) DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk ADC_OFR3_OFFSET3_2 (0x0000004UL << ADC_OFR3_OFFSET3_Pos) ADC_ISR_EOSMP_Pos (1U) FDCAN_TTILS_ELCS_Msk (0x1UL << FDCAN_TTILS_ELCS_Pos) HRTIM_RSTR_TIMCCMP4 HRTIM_RSTR_TIMCCMP4_Msk __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM8EN) DMA_REQUEST_SPI3_TX 62U ETH_MACPPSIR_PPSINT0_Pos (0U) ETH_MACPCSR_RWKFILTRST ETH_MACPCSR_RWKFILTRST_Msk EXTI_RTSR3_TR84_Msk (0x1UL << EXTI_RTSR3_TR84_Pos) EXTI_FTSR1_TR17_Msk (0x1UL << EXTI_FTSR1_TR17_Pos) HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 ETH_MTLRQDR_RXQSTS_FULL_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_FULL_Pos) CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 DMA2D_FGPFCCR_CCM_Pos (4U) DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos) HSEM_CPU1_COREID (0x00000003U) SDMMC_CMD_BOOTEN SDMMC_CMD_BOOTEN_Msk HRTIM_EEFR2_EE10FLTR_Pos (25U) IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) && (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U)) SPI_IFCR_TXTFC SPI_IFCR_TXTFC_Msk RCC_PLLCKSELR_DIVM2_1 (0x02UL << RCC_PLLCKSELR_DIVM2_Pos) IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || ((__PARITY__) == UART_PARITY_EVEN) || ((__PARITY__) == UART_PARITY_ODD)) RTC_BKP_DR8 0x08u BDMA_ISR_TEIF1_Msk (0x1UL << BDMA_ISR_TEIF1_Pos) USART_CR1_M0 USART_CR1_M0_Msk MDMA_GISR0_GIF6_Msk (0x1UL << MDMA_GISR0_GIF6_Pos) ETH_DMAMR_TXPR_Msk (0x1UL << ETH_DMAMR_TXPR_Pos) USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk TIM16_AF1_BKCMP1E TIM16_AF1_BKCMP1E_Msk HAL_FLASH_ERROR_OPE_BANK1 FLASH_FLAG_OPERR_BANK1 FDCAN_TTIE_SE1E_Msk (0x1UL << FDCAN_TTIE_SE1E_Pos) RTC_ALRMAR_MSK4_Pos (31U) LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) PWR_WAKEUP_FLAG3 PWR_WKUPFR_WKUPF3 __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR MDMA_DEST_INC_DISABLE ((uint32_t)0x00000000U) GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) ADC_OFR4_OFFSET4_8 (0x0000100UL << ADC_OFR4_OFFSET4_Pos) GPIO_ODR_OD3_Pos (3U) SDMMC_IT_BUSYD0END SDMMC_MASK_BUSYD0ENDIE __CORE_CM7_H_GENERIC  SPI_CFG2_COMM_0 (0x1UL << SPI_CFG2_COMM_Pos) ITM_BASE (0xE0000000UL) USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD USB_OTG_GINTMSK_OEPINT_Pos (19U) BDMA_CCR_PINC_Pos (6U) TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U EXTI_EMR2_EM_Msk (0xFFFFDFFFUL << EXTI_EMR2_EM_Pos) _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state) ETH_MACRFCR_UP_Msk (0x1UL << ETH_MACRFCR_UP_Pos) FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos) ETH_MMCTIMR_TXSCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXSCOLGPIM_Pos) GPIO_IDR_ID3 GPIO_IDR_ID3_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE HRTIM_SET2R_EXTVNT10_Pos (30U) ADC_JDR3_JDATA_19 (0x00080000UL << ADC_JDR3_JDATA_Pos) HSEM_C1IER_ISE9 HSEM_C1IER_ISE9_Msk TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) ADC_JDR1_JDATA_11 (0x00000800UL << ADC_JDR1_JDATA_Pos) FDCAN_TXBC_TFQS FDCAN_TXBC_TFQS_Msk __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT SWPMI_ISR_RXNE_Msk (0x1UL << SWPMI_ISR_RXNE_Pos) __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE __HAL_RCC_BDMA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BDMALPEN) HRTIM_ADC3R_AD3TBRST_Msk (0x1UL << HRTIM_ADC3R_AD3TBRST_Pos) HRTIM_FLTINR1_FLT4F_Msk (0xFUL << HRTIM_FLTINR1_FLT4F_Pos) BDMA_FLAG_TE3 ((uint32_t)0x00008000) ETH_MACHWF1R_TSOEN ETH_MACHWF1R_TSOEN_Msk TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE MPU_REGION_NUMBER5 ((uint8_t)0x05) TIM_DMABASE_CR1 0x00000000U __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) != 0U) FDCAN_NDAT2_ND55 FDCAN_NDAT2_ND55_Msk __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE MDMA_CIFCR_CLTCIF MDMA_CIFCR_CLTCIF_Msk ETH_DMACTDTPR_TDT_Pos (2U) __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE HRTIM_EECR2_EE10SRC HRTIM_EECR2_EE10SRC_Msk __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED HRTIM_ADC4R_AD4EEV10_Pos (9U) RTC_CR_COE RTC_CR_COE_Msk D2_AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL) DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos) USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk GPIO_SPEED_FREQ_HIGH (0x00000002U) DMA2D_IFCR_CCTCIF_Pos (4U) RCC_D2CCIP1R_SWPSEL_Msk (0x1UL << RCC_D2CCIP1R_SWPSEL_Pos) FMC_CONTINUOUS_CLOCK_SYNC_ASYNC (0x00100000U) JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos) ETH_MACISR_MMCRXIS_Pos (9U) FMC_BWTRx_ADDHLD_2 (0x4UL << FMC_BWTRx_ADDHLD_Pos) RCC_D3CCIPR_LPTIM2SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM2SEL_Pos) DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos) ETH_DMACRDRLR_RDRL_Pos (0U) ETH_MACMDIOAR_MOC_RD ETH_MACMDIOAR_MOC_RD_Msk BDMA_CNDTR_NDT_Pos (0U) USB_OTG_EPNUM USB_OTG_EPNUM_Msk __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE HRTIM_ADC4R_AD4MC2_Pos (1U) _UINT8_T_DECLARED  RCC_AHB4RSTR_ADC3RST_Pos (24U) ETH_MTLOMR_CNTCLR_Msk (0x1UL << ETH_MTLOMR_CNTCLR_Pos) OPTIONBYTE_WRP 0x01U RTC_CR_POL RTC_CR_POL_Msk __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection USART_GTPR_GT USART_GTPR_GT_Msk ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) SYSCFG_CFGR_SRAM2L SYSCFG_CFGR_SRAM2L_Msk HRTIM_CR2_TBRST_Msk (0x1UL << HRTIM_CR2_TBRST_Pos) HRTIM_REP_REP_Msk (0xFFUL << HRTIM_REP_REP_Pos) RCC_AHB4ENR_CRCEN RCC_AHB4ENR_CRCEN_Msk ETH_MACLCSR_LPIEN ETH_MACLCSR_LPIEN_Msk HRTIM_CPT1CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV6CPT_Pos) FDCAN_IR_RF0W_Pos (1U) RCC_APB1LENR_UART7EN_Pos (30U) HRTIM_ADC4R_AD4TEC2_Msk (0x1UL << HRTIM_ADC4R_AD4TEC2_Pos) HSEM_C1ICR_ISC8 HSEM_C1ICR_ISC8_Msk ADC_OFR1_OFFSET1_3 (0x0000008UL << ADC_OFR1_OFFSET1_Pos) GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) COMP_OR_AFOPG4_Msk (0x1UL << COMP_OR_AFOPG4_Pos) EXTI_IMR3_IM64_Msk (0x1UL << EXTI_IMR3_IM64_Pos) EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos) CLEAR_REG(REG) ((REG) = (0x0)) SPI_SR_RXP_Msk (0x1UL << SPI_SR_RXP_Pos) HRTIM_ADC3R_AD3TBC3 HRTIM_ADC3R_AD3TBC3_Msk USB_OTG_HCCHAR_MC_Pos (20U) FDCAN_ILS_EWE_Pos (24U) HRTIM_RSTDR_TIMACMP4_Msk (0x1UL << HRTIM_RSTDR_TIMACMP4_Pos) HRTIM_ADC2R_AD2TDRST HRTIM_ADC2R_AD2TDRST_Msk HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) HRTIM_EECR3_EE8F_Pos (12U) PWR_WKUPEPR_WKUPEN1_Pos (0U) RTC_FLAG_ALRAF RTC_ISR_ALRAF ETH_MTLRQCR_RQW_Pos (0U) APSR_GE_Pos 16U FLASH_FLAG_INCERR_BANK2 (FLASH_SR_INCERR | 0x80000000U) __HAL_RCC_TIM15_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM15LPEN) RCC_APB4LPENR_SAI4LPEN_Msk (0x1UL << RCC_APB4LPENR_SAI4LPEN_Pos) RCC_LPTIM5CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CRS_IRQn DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) FDCAN_TTIE_IWTE_Pos (15U) __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TBPER_Pos (18U) RCC_MCO2SOURCE_SYSCLK (0x00000000U) LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk EXTI_SWIER1_SWIER20 EXTI_SWIER1_SWIER20_Msk CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) __LDBL_MAX_EXP__ 1024 GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk TPI_SPPR_TXMODE_Msk (0x3UL ) RCC_AHB1LPENR_ETH1RXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1RXLPEN_Pos) SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_CRCLPEN) HRTIM_TIMDIER_CMP1DE_Msk (0x1UL << HRTIM_TIMDIER_CMP1DE_Pos) DCMI_CWSIZE_VLINE_Pos (16U) __HAL_RCC_PLL2FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) HSEM_C1MISR_MISF24_Pos (24U) RCC_APB1LLPENR_HDMICECEN_Msk RCC_APB1LLPENR_CECLPEN_Msk EXTI_LINE24 ((uint32_t)0x18) HRTIM_ADC2R_AD2TERST_Msk (0x1UL << HRTIM_ADC2R_AD2TERST_Pos) SAI2 ((SAI_TypeDef *) SAI2_BASE) FDCAN_HPMS_FLST FDCAN_HPMS_FLST_Msk __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) != 0U) FDCAN_ILS_TEFNL FDCAN_ILS_TEFNL_Msk GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk ETH_MACPFR_VTFE_Pos (16U) HAL_TickFreqTypeDef HRTIM_SET1R_TIMEVNT9_Msk (0x1UL << HRTIM_SET1R_TIMEVNT9_Pos) PWR_CPUCR_PDDS_D2_Pos (1U) IS_MDMA_BUFFER_TRANSFER_LENGTH(__LENGTH__) (((__LENGTH__) >= 0x00000001U) && ((__LENGTH__) < 0x000000FFU)) FPU_FPDSCR_RMode_Pos 22U GPIO_AF9_SDMMC2 ((uint8_t)0x09) HRTIM_MCR_CK_PSC_Msk (0x7UL << HRTIM_MCR_CK_PSC_Pos) SAI_PDMDLY_DLYM3L_0 (0x1UL << SAI_PDMDLY_DLYM3L_Pos) AES_FLAG_CCF CRYP_FLAG_CCF RCC_APB4LPENR_I2C4LPEN RCC_APB4LPENR_I2C4LPEN_Msk HRTIM_TIMCR_PREEN_Pos (27U) BDMA_IFCR_CTCIF3 BDMA_IFCR_CTCIF3_Msk LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk EXTI_IMR1_IM23_Pos (23U) __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) HRTIM_ADC2R_AD2TCC3_Msk (0x1UL << HRTIM_ADC2R_AD2TCC3_Pos) RCC_HSI48_ON ((uint8_t)0x01) PWR_WKUPEPR_WKUPP2_Pos (9U) FDCAN_CCU_BASE (D2_APB1PERIPH_BASE + 0xA800UL) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE HRTIM_CR2_MRST_Pos (8U) FMC_NAND_ECC_PAGE_SIZE_8192BYTE (0x000A0000U) RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos) COMP12 ((COMPOPT_TypeDef *) COMP12_BASE) EXTI_D3PCR2L_PCS35_Pos (6U) I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk __FLT32X_MIN__ 2.2250738585072014e-308F32x FLASH_IRQn __FLT_MAX_10_EXP__ 38 EXTI_IMR2_IM32 EXTI_IMR2_IM32_Msk PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk UINT8_MAX (__UINT8_MAX__) FDCAN_NDAT1_ND4_Pos (4U) DMA_REQUEST_ADC1 9U RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) FLASH_ECC_FA_FAIL_ECC_ADDR_Pos (0U) __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE FMC_SDRTR_COUNT_Pos (1U) __HAL_LTDC_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) SPI_CRC_LENGTH_25BIT (0x00180000UL) RTC_BKP14R_Pos (0U) USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) DCMI_CR_CROP DCMI_CR_CROP_Msk FDCAN_NDAT2_ND43 FDCAN_NDAT2_ND43_Msk FMC_NAND_ECC_ENABLE (0x00000040U) HAL_DisableCompensationCell FLASH_SR_CRCRDERR FLASH_SR_CRCRDERR_Msk RCC_D2CFGR_D2PPRE2 RCC_D2CFGR_D2PPRE2_Msk OUTPUT_TYPE_Pos 4u RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) RCC_HSI_DIV4 (RCC_CR_HSIDIV_4 | RCC_CR_HSION) HRTIM_CPT2CR_EXEV7CPT HRTIM_CPT2CR_EXEV7CPT_Msk I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) ETH_MACPFR_HMC_Msk (0x1UL << ETH_MACPFR_HMC_Pos) FMC_Bank5_6_R ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) __attribute_format_strfmon__(a,b)  RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos) TIM16_AF1_BKINP_Msk (0x1UL << TIM16_AF1_BKINP_Pos) __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) != 0U) RCC_PLL3DIVR_R3 RCC_PLL3DIVR_R3_Msk CRS_CFGR_SYNCSRC_Pos (28U) PWR_FLAG_USB33RDY (0x13U) HRTIM_RSTR_TIMBCMP2_Pos (20U) UART_PRESCALER_DIV2 0x00000001U FDCAN_RXF0S_F0F FDCAN_RXF0S_F0F_Msk DMA_REQUEST_SPI4_TX 84U __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) == 0U) USART_ICR_UDRCF_Msk (0x1UL << USART_ICR_UDRCF_Pos) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C2LPEN) EXTI_D3PMR1_MR4 EXTI_D3PMR1_MR4_Msk LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) RCC_USART3CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 RCC_APB1LRSTR_SPI3RST RCC_APB1LRSTR_SPI3RST_Msk ETH_MACVTR_EIVLS_STRIPIFPASS ETH_MACVTR_EIVLS_STRIPIFPASS_Msk DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos) GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk EXTI_EMR2_EM EXTI_EMR2_EM_Msk MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos) FLASHSIZE_BASE (0x1FF1E880UL) RAMECC2_Monitor1_BASE (RAMECC2_BASE + 0x20UL) USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) HRTIM_CPT2CR_TIMCCMP2_Pos (23U) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode LPTIM_ISR_CMPM_Pos (0U) BDMA_Channel0_BASE (BDMA_BASE + 0x0008UL) DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos) _RAND48_MULT_1 (0xdeec) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk EXTI_D3PCR1L_PCS3_Pos (6U) HAL_CRC_MODULE_ENABLED  IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) BDMA_ISR_HTIF1 BDMA_ISR_HTIF1_Msk DLYB_CFGR_LNG DLYB_CFGR_LNG_Msk IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) ADC_CALFACT_CALFACT_D_5 (0x020UL << ADC_CALFACT_CALFACT_D_Pos) SPI_BAUDRATEPRESCALER_128 (0x60000000UL) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) <= 8191U) __arm__ 1 RCC_AHB4LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOKLPEN_Pos) __HAL_RCC_PLL2FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) _T_SIZE_  HRTIM_RST2R_TIMEVNT1_Pos (12U) HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 DMAMUX_CxCR_DMAREQ_ID_Pos (0U) ADC_IER_EOSMPIE_Pos (1U) ETH_MTLTQUR_UFCNTOVF_Pos (11U) HRTIM_CR1_TCUDIS_Pos (3U) USB_OTG_DOEPCTL_CNAK_Pos (26U) SPDIFRX_IMR_OVRIE_Pos (3U) DMA_LISR_TEIF0_Pos (3U) CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos) DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 TIM16_AF1_BKINE TIM16_AF1_BKINE_Msk SYSCFG_CFGR_BKRAML_Msk (0x1UL << SYSCFG_CFGR_BKRAML_Pos) RTC_ISR_TSF_Pos (11U) GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) ETH_MACLCSR_TLPIEN_Msk (0x1UL << ETH_MACLCSR_TLPIEN_Pos) _BSD_WCHAR_T_ SDMMC_CPSM_ENABLE SDMMC_CMD_CPSMEN HSEM_C1ISR_ISF25_Msk (0x1UL << HSEM_C1ISR_ISF25_Pos) ETH_MACIVIR_VLT_UP_Pos (13U) SPI_MASTER_SS_IDLENESS_14CYCLE (0x0000000EUL) TIM_BREAK_DISABLE 0x00000000U MDMA_DEST_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_DSIZE) CoreDebug_DHCSR_S_SLEEP_Pos 18U FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos) EXTI_SWIER3_SWIER82_Msk (0x1UL << EXTI_SWIER3_SWIER82_Pos) ETH_MACL3L4CR_L3PEN_Pos (0U) HRTIM_ICR_FLT5C_Msk (0x1UL << HRTIM_ICR_FLT5C_Pos) TPI_FFCR_TrigIn_Pos 8U RCC_APB1LRSTR_DAC12RST RCC_APB1LRSTR_DAC12RST_Msk DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) RCC_AHB2ENR_SDMMC2EN_Msk (0x1UL << RCC_AHB2ENR_SDMMC2EN_Pos) _REENT_ASCTIME_SIZE 26 __HAL_DBGMCU_UnFreeze_TIM3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM3)) RTC_DR_MU_Pos (8U) RTC_BKP_NUMBER_Msk (0x1UL << RTC_BKP_NUMBER_Pos) MDMA_CESR_ASE_Msk (0x1UL << MDMA_CESR_ASE_Pos) LTDC_BLENDING_FACTOR2_CA 0x00000005U ETH_MACHWF0R_RWKSEL_Msk (0x1UL << ETH_MACHWF0R_RWKSEL_Pos) HRTIM_TIMDIER_DLYPRTIE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTIE_Pos) MDMA_CTCR_SINC_Msk (0x3UL << MDMA_CTCR_SINC_Pos) HRTIM_RST2R_SRT HRTIM_RST2R_SRT_Msk SPI_FLAG_TXE SPI_FLAG_TXP CARD_NORMAL_SPEED ((uint32_t)0x00000000U) HSEM_C1IER_ISE15_Pos (15U) IS_RTC_DATE(DATE) (((DATE) >= 1u) && ((DATE) <= 31u)) TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) RCC_CFGR_SW_HSE (0x00000002UL) __HAL_RCC_LPUART1_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPUART1EN) TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE ETH_MACL3L4CR_L4SPIM ETH_MACL3L4CR_L4SPIM_Msk I2C_ICR_BERRCF_Pos (8U) ADC_JDR4_JDATA_Pos (0U) IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_ITR4) || ((__SELECTION__) == TIM_TS_ITR5) || ((__SELECTION__) == TIM_TS_ITR6) || ((__SELECTION__) == TIM_TS_ITR7) || ((__SELECTION__) == TIM_TS_ITR8) || ((__SELECTION__) == TIM_TS_ITR12) || ((__SELECTION__) == TIM_TS_ITR13) || ((__SELECTION__) == TIM_TS_NONE)) RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCO1_2 __HAL_RCC_LPTIM3_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) == 0U) FDCAN_TTOCN_LCKC FDCAN_TTOCN_LCKC_Msk HRTIM_EEFR2_EE6FLTR_3 (0x8UL << HRTIM_EEFR2_EE6FLTR_Pos) ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk RTC_TAMPCR_TAMP1MF_Pos (18U) RCC_CR_CSIRDY_Pos (8U) IS_SDMMC_CMD_INDEX(INDEX) ((INDEX) < 0x40U) EXTI_EMR3_EM87 EXTI_EMR3_EM87_Msk HRTIM_CR2_TBRST_Pos (10U) __HAL_RCC_GET_SAI3_SOURCE __HAL_RCC_GET_SAI23_SOURCE TIM_CCDMAREQUEST_CC 0x00000000U SPDIFRX_VERR_MINREV_Msk (0xFUL << SPDIFRX_VERR_MINREV_Pos) HRTIM_ADC3R_AD3MPER_Pos (4U) RTC_BKP_DR25 0x19u __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) ETH_MACTSSR_ATSSTM_Pos (24U) ADC_OFR2_OFFSET2_9 (0x0000200UL << ADC_OFR2_OFFSET2_Pos) I2C_FLAG_ARLO I2C_ISR_ARLO FMC_SR_IREN_Pos (3U) DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI __FINITE_MATH_ONLY__ 0 WINT_MAX (__WINT_MAX__) HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) EXTI_EMR3_EM75_Msk (0x1UL << EXTI_EMR3_EM75_Pos) QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk RCC_AHB4LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOGLPEN_Pos) DMA2D_OCOLR_GREEN_4 DMA2D_OCOLR_GREEN_4_Msk OB_STOP_RST 0x00U __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED SDMMC_READ_WAIT_MODE_DATA2 ((uint32_t)0x00000000U) __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_DFSDM1EN) PWR_CPU_FLAGS (0x00000000U) EXTI2_IRQn SYSCFG_UR14_D1STPRST_Pos (0U) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS LPTIM4 ((LPTIM_TypeDef *) LPTIM4_BASE) ETH_MACHWF0R_TSSTSSEL_BOTH_Pos (25U) EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk TIM13 ((TIM_TypeDef *) TIM13_BASE) GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) RCC_CRS_IT_SYNCERR CRS_CR_ERRIE RCC_AHB4ENR_GPIOJEN_Pos (9U) IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT 4U _Null_unspecified  HAL_DMAMUX2_REQ_GEN_EXTI2 21U SYSCFG_UR9_PABEG_BANK2 SYSCFG_UR9_PABEG_BANK2_Msk __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM16LPEN) LTDC_PIXEL_FORMAT_AL88 0x00000007U GPIO_PULLUP (0x00000001U) USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) EXTI_FTSR1_TR_Msk (0x3FFFFFUL << EXTI_FTSR1_TR_Pos) APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) RCC_D2CCIP2R_CECSEL RCC_D2CCIP2R_CECSEL_Msk HAL_SYSCFG_DisableVREFBUF __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 FLASH_BOOT_ADD0 FLASH_BOOT_ADD0_Msk HRTIM_MICR_MCMP2 HRTIM_MICR_MCMP2_Msk IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || ((CALL) == I2C_GENERALCALL_ENABLE)) FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos) ETH_MACPCSR_MGKPRCVD_Pos (5U) __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) != 0U) __HAL_RCC_PLL3_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON) OPAMP1_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETN_Pos) ADC_OFR4_OFFSET4_21 (0x0200000UL << ADC_OFR4_OFFSET4_Pos) ADC_CR_ADCALLIN ADC_CR_ADCALLIN_Msk SPI_I2SCFGR_MCKOE_Pos (25U) ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART6RST) SAI_xIMR_AFSDETIE_Pos (5U) __HAL_RCC_LPTIM4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM4RST) FDCAN_TXFQS_TFQF_Pos (21U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE SPI_DATASIZE_14BIT (0x0000000DUL) __DBL_MAX__ ((double)1.7976931348623157e+308L) HAL_FLASH_ERROR_CRCRD_BANK1 FLASH_FLAG_CRCRDERR_BANK1 RCC_AHB4ENR_GPIOBEN RCC_AHB4ENR_GPIOBEN_Msk USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) HRTIM_MDIER_MREPIE_Pos (4U) ETH_MACMDIOAR_RDA_Pos (16U) ADC_PCSEL_PCSEL ADC_PCSEL_PCSEL_Msk TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 D2CFGR IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) ADC_CALFACT2_LINCALFACT_16 (0x00010000UL << ADC_CALFACT2_LINCALFACT_Pos) RTC_TSDR_WDU RTC_TSDR_WDU_Msk GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 CEC_ISR_ARBLST_Pos (7U) __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET __HAL_QSPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_QSPI_STATE_RESET) HRTIM_EECR1_EE4POL_Pos (20U) TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP __INT_LEAST64_WIDTH__ 64 ETH_MACECR_USP_Pos (18U) IS_FLASH_TYPECRC(VALUE) (((VALUE) == FLASH_CRC_ADDR) || ((VALUE) == FLASH_CRC_SECTORS) || ((VALUE) == FLASH_CRC_BANK)) RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk COMP_CFGRx_ITEN_Msk (0x1UL << COMP_CFGRx_ITEN_Pos) SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK ((uint8_t)18U) HRTIM_BMTRGR_TBCMP1_Msk (0x1UL << HRTIM_BMTRGR_TBCMP1_Pos) __FLT32_HAS_DENORM__ 1 HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort HAL_SPI_ERROR_MODF (0x00000001UL) HRTIM_ADC3R_AD3EEV5 HRTIM_ADC3R_AD3EEV5_Msk ETH_MACWTR_WTO_3KB ((uint32_t)0x00000001) HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos) GPIO_IDR_ID12_Pos (12U) __HAL_HSEM_SEMID_TO_MASK(__SEMID__) (1 << (__SEMID__)) CR_OFFSET_BB PWR_CR_OFFSET_BB SWPMI_ICR_CTCF_Pos (7U) EXTI_D3PCR1L_PCS8_Msk (0x3UL << EXTI_D3PCR1L_PCS8_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT HRTIM_TIMCR_RETRIG_Msk (0x1UL << HRTIM_TIMCR_RETRIG_Pos) GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0UL : ((__GPIOx__) == (GPIOB))? 1UL : ((__GPIOx__) == (GPIOC))? 2UL : ((__GPIOx__) == (GPIOD))? 3UL : ((__GPIOx__) == (GPIOE))? 4UL : ((__GPIOx__) == (GPIOF))? 5UL : ((__GPIOx__) == (GPIOG))? 6UL : ((__GPIOx__) == (GPIOH))? 7UL : ((__GPIOx__) == (GPIOI))? 8UL : ((__GPIOx__) == (GPIOJ))? 9UL : 10UL) SAI_PDMDLY_DLYM1R_1 (0x2UL << SAI_PDMDLY_DLYM1R_Pos) IS_WRPAREA IS_OB_WRPAREA DMAMUX1_BASE (D2_AHB1PERIPH_BASE + 0x0800UL) LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos) __ULACCUM_IBIT__ 32 RCC_APB1LLPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART2LPEN_Pos) BDMA_IFCR_CHTIF1_Msk (0x1UL << BDMA_IFCR_CHTIF1_Pos) HRTIM_RSTDR_TIMACMP4_Pos (21U) USB_OTG_GCCFG_PWRDWN_Pos (16U) USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM17LPEN) __HAL_DBGMCU_FREEZE_TIM17() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM17)) HRTIM_FLTINR2_FLT5F_1 (0x2UL << HRTIM_FLTINR2_FLT5F_Pos) __HAL_RCC_LPUART1_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) != 0U) EXTI_D3PCR1L_PCS15_Msk (0x3UL << EXTI_D3PCR1L_PCS15_Pos) RCC_D3AMR_LPTIM4AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM4AMEN_Pos) RCC_APB1LLPENR_UART5LPEN RCC_APB1LLPENR_UART5LPEN_Msk LTDC_ISR_TERRIF_Pos (2U) TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk DLYB_CR_DEN DLYB_CR_DEN_Msk FLASH_CR_STRBERRIE_Msk (0x1UL << FLASH_CR_STRBERRIE_Pos) RCC_PLLCFGR_PLL3RGE_3 (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos) ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) USART_PRESC_PRESCALER_0 (0x1UL << USART_PRESC_PRESCALER_Pos) USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk USB_OTG_DOEPMSK_STUPM_Pos (3U) BDMA_IFCR_CTEIF6 BDMA_IFCR_CTEIF6_Msk FMC_BTRx_ADDHLD_Msk (0xFUL << FMC_BTRx_ADDHLD_Pos) HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) ADC_PCSEL_PCSEL_17 (0x20000UL << ADC_PCSEL_PCSEL_Pos) TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) EXTI_D3PCR1L_PCS9_Pos (18U) HRTIM_RSTR_EXTEVNT2_Pos (10U) GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE)) DFSDM_CHAWSCDR_AWFOSR_Pos (16U) USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) PWR_CR3_USB33DEN_Pos (24U) __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) RAMECC_FAR_FDATAL RAMECC_FAR_FDATAL_Msk HardFault_IRQn HRTIM_BDTUPR_TIMICR HRTIM_BDTUPR_TIMICR_Msk IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) HRTIM_ADC2R_AD2TCPER_Msk (0x1UL << HRTIM_ADC2R_AD2TCPER_Pos) IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) ETH_MACMDIOAR_BTB ETH_MACMDIOAR_BTB_Msk SPI_CFG1_UDRCFG_Msk (0x3UL << SPI_CFG1_UDRCFG_Pos) ETH_MACCR_SARC_REPADDR0 ETH_MACCR_SARC_REPADDR0_Msk __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) == 0U) USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) USB_OTG_GLPMCFG_REMWAKE_Pos (6U) RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) TIM_BREAKINPUTSOURCE_DFSDM1 0x00000008U EXTI_SWIER1_SWIER13 EXTI_SWIER1_SWIER13_Msk __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET RAMECC_IER_GECCDEBWIE_Msk (0x1UL << RAMECC_IER_GECCDEBWIE_Pos) DAC_SHRR_TREFRESH2_Pos (16U) FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos) TIM1_AF2_BK2CMP1P_Msk (0x1UL << TIM1_AF2_BK2CMP1P_Pos) RCC_D3CCIPR_LPUART1SEL RCC_D3CCIPR_LPUART1SEL_Msk RCC_D1CFGR_D1CPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_D1CPRE_DIV8_Pos) SYSCFG_EXTICR3_EXTI10_PK ((uint32_t)0x00000A00) SDMMC_CMD_SDMMC_SEN_OP_COND ((uint8_t)5U) ADC_PCSEL_PCSEL_13 (0x02000UL << ADC_PCSEL_PCSEL_Pos) USB_OTG_EP_REG_SIZE (0x20UL) _SYS_FEATURES_H  UART_RXFIFO_THRESHOLD_1_8 0x00000000U MDMA_CIFCR_CCTCIF_Pos (1U) ETH_MACSTNR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNR_TSSS_Pos) SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) SPI_MASTER_INTERDATA_IDLENESS_11CYCLE (0x000000B0UL) SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) HRTIM_ADC4R_AD4MC2 HRTIM_ADC4R_AD4MC2_Msk HRTIM_BMTRGR_TACMP2_Pos (10U) USART_ISR_TXFE_Msk (0x1UL << USART_ISR_TXFE_Pos) USB_OTG_GCCFG_SDEN_Msk (0x1UL << USB_OTG_GCCFG_SDEN_Pos) __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE USB_UNMASK_INTERRUPT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->GINTMSK |= (__INTERRUPT__)) FMC_PMEM_MEMWAIT_Pos (8U) DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk TIM1_AF2_BK2CMP2E_Pos (2U) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk GPIO_AF11_TIM1 ((uint8_t)0x0B) ___int_ptrdiff_t_h  __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos) SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000) __UACCUM_FBIT__ 16 RTC_MONTH_DECEMBER ((uint8_t)0x12) ITM_TCR_DWTENA_Pos 3U SPI_SR_MODF_Pos (9U) DMA_REQUEST_TIM1_TRIG 16U DFSDM_CHDATINR_INDAT0_Pos (0U) DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos) EXTI_EMR2_EM42_Pos (10U) SYSCFG_EXTICR1_EXTI2_PE ((uint32_t)0x00000400) FMC_BWTRx_BUSTURN_3 (0x8UL << FMC_BWTRx_BUSTURN_Pos) LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk FMC_SDTRx_TRC_0 (0x1UL << FMC_SDTRx_TRC_Pos) HSEM_C1IER_ISE16_Pos (16U) ETH_MACHWF1R_PTOEN_Pos (12U) EXTI_IMR1_IM6_Pos (6U) ADC_SMPR1_SMP4_Pos (12U) ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) SDMMC_ERROR_GENERAL_UNKNOWN_ERR ((uint32_t)0x00010000U) QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos) EXTI_D3PMR1_MR12_Pos (12U) JPEG_CFR_CHPDF_Pos (5U) RCC_CRS_FREQERRORDIR_DOWN (CRS_ISR_FEDIR) IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || ((RESP) == SDMMC_RESP2) || ((RESP) == SDMMC_RESP3) || ((RESP) == SDMMC_RESP4)) RCC_AHB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_AHB2RSTR_SDMMC2RST_Pos) DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk HRTIM_ADC3R_AD3TBC4_Msk (0x1UL << HRTIM_ADC3R_AD3TBC4_Pos) TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) FDCAN_NDAT1_ND16_Msk (0x1UL << FDCAN_NDAT1_ND16_Pos) FMC_IT_LEVEL (0x00000010U) IS_CRC_INPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_INPUTDATA_INVERSION_NONE) || ((MODE) == CRC_INPUTDATA_INVERSION_BYTE) || ((MODE) == CRC_INPUTDATA_INVERSION_HALFWORD) || ((MODE) == CRC_INPUTDATA_INVERSION_WORD)) __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON)) RCC_CR_HSIRDY_Pos (2U) SPI_UNDERRUN_DETECT_BEGIN_ACTIVE_NSS SPI_CFG1_UDRDET_1 FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) EXTI_RTSR2_TR49_Pos (17U) GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos) SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) JPEG_SR_HPDF JPEG_SR_HPDF_Msk RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos) HRTIM_OUTR_CHP1 HRTIM_OUTR_CHP1_Msk DMA_SxM0AR_M0A_Pos (0U) ADC_JDR4_JDATA_22 (0x00400000UL << ADC_JDR4_JDATA_Pos) DBGMCU_APB1LFZ1_DBG_TIM7_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM7_Pos) EXTI_D3PCR2L_PCS34_Pos (4U) RCC_SPI4CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSE HRTIM_RST2R_EXTVNT6_Msk (0x1UL << HRTIM_RST2R_EXTVNT6_Pos) APSR_N_Pos 31U RTC_DR_DT_Pos (4U) HSEM_C1IER_ISE9_Pos (9U) __HAL_SPI_CLEAR_UDRFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_UDRC) SPI_IER_EOTIE SPI_IER_EOTIE_Msk FLASH_FLAG_INCERR FLASH_SR_INCERR HRTIM_SET1R_EXTVNT2_Pos (22U) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C2CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C2CLKSOURCE_CSI)) HRTIM_RSTER_TIMBCMP2 HRTIM_RSTER_TIMBCMP2_Msk __HAL_RCC_BKPRAM_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BKPRAMAMEN) MPU_RASR_ENABLE_Pos 0U SYSCFG_PMCR_EPIS_SEL SYSCFG_PMCR_EPIS_SEL_Msk INT16_MIN (-__INT16_MAX__ - 1) HSEM_C1ISR_ISF31_Pos (31U) __CMSIS_GCC_H  RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) USB_OTG_HCCHAR_LSDEV_Pos (17U) GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 UART_CLEAR_NEF USART_ICR_NECF ADC_CALFACT_CALFACT_D_Msk (0x7FFUL << ADC_CALFACT_CALFACT_D_Pos) RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk FDCAN_NDAT1_ND17_Pos (17U) ETH_MACA2HR_AE_Pos (31U) ETH_DMACRDTPR_RDT ETH_DMACRDTPR_RDT_Msk USB_OTG_HCFG_FSLSS_Pos (2U) TIM_OCPOLARITY_LOW TIM_CCER_CC1P EXTI_LINE_61 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) SPI_CR2_TSER_Pos (16U) HAL_DBGMCU_EnableDBGStandbyMode HSEM_C1IER_ISE13 HSEM_C1IER_ISE13_Msk PWR_CR1_SVOS_1 (0x2UL << PWR_CR1_SVOS_Pos) QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk HRTIM_BDTUPR_TIMEEFR2 HRTIM_BDTUPR_TIMEEFR2_Msk TIM1_BRK_IRQn ADC_ISR_JEOS ADC_ISR_JEOS_Msk RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos) DMA_HIFCR_CDMEIF6_Pos (18U) USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) FLASH_OPTSR_BOR_LEV_Pos (2U) RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos) HRTIM_CPT2CR_EXEV4CPT HRTIM_CPT2CR_EXEV4CPT_Msk UART_OVERSAMPLING_16 0x00000000U HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP 14U I2C1_EV_IRQn HRTIM_SET2R_MSTCMP3_Pos (10U) RCC_D1CFGR_HPRE_Pos (0U) IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE)) HRTIM_FLTINR1_FLT1F_2 (0x4UL << HRTIM_FLTINR1_FLT1F_Pos) EXTI_D3PCR1L_PCS12_Pos (24U) HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 LTDC_IER_FUIE LTDC_IER_FUIE_Msk EXTI_RTSR1_TR18 EXTI_RTSR1_TR18_Msk HRTIM_EECR2_EE9SNS HRTIM_EECR2_EE9SNS_Msk IS_EXTI_D3_PENDCLR_SRC(__SRC__) (((__SRC__) == EXTI_D3_PENDCLR_SRC_NONE) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH6) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH7) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM4) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM5)) GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || ((MASK) == I2C_OA2_MASK01) || ((MASK) == I2C_OA2_MASK02) || ((MASK) == I2C_OA2_MASK03) || ((MASK) == I2C_OA2_MASK04) || ((MASK) == I2C_OA2_MASK05) || ((MASK) == I2C_OA2_MASK06) || ((MASK) == I2C_OA2_MASK07)) EXTI1_IRQn RCC_PLL1_DIVR RCC_PLLCFGR_DIVR1EN SPI_IFCR_SUSPC_Msk (0x1UL << SPI_IFCR_SUSPC_Pos) SYSCFG_CCCR_PCC_Pos (4U) DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk TIM_TISEL_TI4SEL_2 (0x4UL << TIM_TISEL_TI4SEL_Pos) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE LTDC_LAYER_2 0x00000001U __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U EXTI_FTSR1_TR3_Msk (0x1UL << EXTI_FTSR1_TR3_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE HRTIM_ADC2R_AD2EEV10 HRTIM_ADC2R_AD2EEV10_Msk __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE ETH_DMADSR_TPS_READING_Msk (0x3UL << ETH_DMADSR_TPS_READING_Pos) RCC_CRS_TRIMOVF (0x00000020U) HRTIM_OUTR_FAULT1_Pos (4U) RCC_D1CFGR_HPRE_DIV16_Pos (0U) HAL_FLASH_ERROR_DBECC_BANK2 FLASH_FLAG_DBECCERR_BANK2 HRTIM_FLTINR1_FLT2E HRTIM_FLTINR1_FLT2E_Msk COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) MDMA_CCR_EN MDMA_CCR_EN_Msk RCC_PLLCKSELR_PLLSRC_HSE_Pos (1U) DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk HSEM_C1ISR_ISF24_Msk (0x1UL << HSEM_C1ISR_ISF24_Pos) __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) RCC_AHB4LPENR_GPIOCLPEN RCC_AHB4LPENR_GPIOCLPEN_Msk FDCAN_IE_TOOE FDCAN_IE_TOOE_Msk HRTIM_TIMICR_UPDC HRTIM_TIMICR_UPDC_Msk HAL_FLASH_ERROR_STRB_BANK1 FLASH_FLAG_STRBERR_BANK1 SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos) RCC_RTCCLKSOURCE_HSE_DIV40 (0x00028300U) __LEAST64 "ll" I2C_ISR_OVR_Pos (10U) RCC_AHB4LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOCLPEN_Pos) HRTIM_RSTER_TIMDCMP2 HRTIM_RSTER_TIMDCMP2_Msk DMA_LIFCR_CDMEIF2_Pos (18U) ETH_MACHWF2R_RXQCNT_Msk (0xFUL << ETH_MACHWF2R_RXQCNT_Pos) HRTIM_DTR_DTR_Msk (0x1FFUL << HRTIM_DTR_DTR_Pos) QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos) HRTIM_RST2R_EXTVNT3 HRTIM_RST2R_EXTVNT3_Msk __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) RCC_PERIPHCLK_FMC (0x01000000U) APSR_Z_Pos 30U RCC_PLLCFGR_PLL2RGE_Msk (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos) __FLT32_MAX__ 3.4028234663852886e+38F32 BDMA_FLAG_TC0 ((uint32_t)0x00000002) UART_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 PTRDIFF_MIN (-PTRDIFF_MAX - 1) SDMMC_HALFFIFOBYTES ((uint32_t)0x00000020U) FLASH_CCR_CLR_CRCRDERR_Msk (0x1UL << FLASH_CCR_CLR_CRCRDERR_Pos) EXTI_FTSR1_TR12 EXTI_FTSR1_TR12_Msk _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result) ETH_MMCRIMR 0x0000010CU EXTI_SWIER3_SWIER84_Pos (20U) TIM7_BASE (D2_APB1PERIPH_BASE + 0x1400UL) DWT_CTRL_CPIEVTENA_Pos 17U ETH_MACLETR_LPIET_Pos (0U) __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) == 0U) __INT_WIDTH__ 32 __HAL_RCC_DAC12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) != 0U) HRTIM_BMTRGR_MSTREP_Pos (2U) ADC_ISR_LDORDY_Pos (12U) PWR_WKUPEPR_WKUPEN3_Pos (2U) USB_OTG_DOEPMSK_OPEM_Pos (8U) __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) DMA2D_OCOLR_BLUE_2 DMA2D_OCOLR_BLUE_2_Msk GPIO_PUPDR_PUPD15_Pos (30U) SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos) DLYB_QSPI_BASE (D1_AHB1PERIPH_BASE + 0x6000UL) MDMA_REQUEST_DMA1_Stream0_TC ((uint32_t)0x00000000U) FDCAN_RXF1S_F1F_Msk (0x1UL << FDCAN_RXF1S_F1F_Pos) ETH_MACVTR_EIVLS_STRIPIFPASS_Pos (28U) PWR_CR1_PVDEN_Pos (4U) HRTIM_MCR_SYNC_IN_0 (0x1UL << HRTIM_MCR_SYNC_IN_Pos) SWPMI_ICR_CSRF_Msk (0x1UL << SWPMI_ICR_CSRF_Pos) MPU_RASR_AP_Pos 24U ETH_MACCR_DO_Msk (0x1UL << ETH_MACCR_DO_Pos) HRTIM_ADC4R_AD4TBC3 HRTIM_ADC4R_AD4TBC3_Msk HAL_SD_ERROR_CMD_RSP_TIMEOUT SDMMC_ERROR_CMD_RSP_TIMEOUT MDMA_CESR_TED MDMA_CESR_TED_Msk USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) ETH_MACWTR_WTO_2KB ((uint32_t)0x00000000) GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) ADC_JSQR_JEXTEN_Pos (7U) USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_QSPIEN)) BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) GPIO_AFRH_AFSEL15_Pos (28U) JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos) ETH_MACVTR_VTHM ETH_MACVTR_VTHM_Msk RCC_BDCR_LSERDY_Pos (1U) RCC_CFGR_SW_PLL1 (0x00000003UL) RCC_MCODIV_10 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) ETH_MTLRQOMR_EHFC ETH_MTLRQOMR_EHFC_Msk RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE HRTIM_RSTR_EXTEVNT9_Msk (0x1UL << HRTIM_RSTR_EXTEVNT9_Pos) ETH_DMADSR_TPS_TIMESTAMP_WR_Msk (0x1UL << ETH_DMADSR_TPS_TIMESTAMP_WR_Pos) BDMA_ISR_GIF0_Pos (0U) RCC_PLLCFGR_PLL3VCOSEL RCC_PLLCFGR_PLL3VCOSEL_Msk TIM_CCx_ENABLE 0x00000001U __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) != 0U) FLASH_OPTSR_NRST_STOP_D1_Pos (6U) __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS FDCAN_IE_RF1FE_Pos (6U) HRTIM_OUTR_DLYPRT_Msk (0x7UL << HRTIM_OUTR_DLYPRT_Pos) __APCS_32__ 1 RCC_D2CCIP2R_USART28SEL RCC_D2CCIP2R_USART28SEL_Msk UART_IT_TXFNF 0x0727U CRC_BASE (D3_AHB1PERIPH_BASE + 0x4C00UL) RCC_OSCILLATORTYPE_HSE (0x00000001U) FMC_NORSRAM_TypeDef FMC_Bank1_TypeDef RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) ETH_MACVTR_EVLS_STRIPIFFAILS ETH_MACVTR_EVLS_STRIPIFFAILS_Msk HRTIM_BMCR_BMSTAT_Msk (0x1UL << HRTIM_BMCR_BMSTAT_Pos) HSEM_C1ICR_ISC12 HSEM_C1ICR_ISC12_Msk TIM1 ((TIM_TypeDef *) TIM1_BASE) DMAMUX1_OVR_IRQn __malloc_like __attribute__((__malloc__)) __HAL_RCC_SAI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) == 0U) __HAL_RCC_LPTIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) != 0U) RCC_AHB4LPENR_BDMALPEN_Msk (0x1UL << RCC_AHB4LPENR_BDMALPEN_Pos) HRTIM_EEFR2_EE8FLTR_3 (0x8UL << HRTIM_EEFR2_EE8FLTR_Pos) IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) HRTIM_OUTR_IDLES1 HRTIM_OUTR_IDLES1_Msk HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 MDMA_Channel6 ((MDMA_Channel_TypeDef *)MDMA_Channel6_BASE) RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) DMA2D_CR_MODE_Msk (0x7UL << DMA2D_CR_MODE_Pos) ADC_CALFACT2_LINCALFACT_6 (0x00000040UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_RST1R_CMP2_Pos (4U) TIM2_AF1_ETRSEL_1 (0x2UL << TIM2_AF1_ETRSEL_Pos) RCC_PERIPHCLK_QSPI (0x02000000U) FLASH_OPTCCR_CLR_OPTCHANGEERR FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) FDCAN_GFC_RRFS FDCAN_GFC_RRFS_Msk __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) != 0U) __SDMMC_CLEAR_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__)) BTCR RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 RTC_TAMPCR_TAMPFREQ GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk RCC_PLL2VCOWIDE (0x00000000U) FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE MDMA_BASE (D1_AHB1PERIPH_BASE + 0x0000UL) HRTIM_RST2R_CMP1_Pos (3U) TIM_TISEL_TI4SEL_0 (0x1UL << TIM_TISEL_TI4SEL_Pos) SYSCFG_EXTICR4_EXTI15_PD ((uint32_t)0x00003000) TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS SYSCFG_EXTICR3_EXTI11_PF ((uint32_t)0x00005000) HRTIM_CPT1R_CPT1R_Pos (0U) CEC_CFGR_OAR_Pos (16U) FDCAN_IR_RF0F_Msk (0x1UL << FDCAN_IR_RF0F_Pos) ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos) __ACCUM_MAX__ 0X7FFFFFFFP-15K RCC_CFGR_RTCPRE_5 (0x20UL << RCC_CFGR_RTCPRE_Pos) APB4LPENR DMAMUX2_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel5_BASE) HRTIM_TIMISR_DLYPRT_Pos (14U) SIZE_MAX (__SIZE_MAX__) RTC_BKP_DR11 0x0Bu __HAL_RCC_SAI4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SAI4AMEN) RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos) EXTI_SWIER1_SWIER7 EXTI_SWIER1_SWIER7_Msk SWPMI_ISR_TXUNRF SWPMI_ISR_TXUNRF_Msk SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos) USB_OTG_HCDMA_DMAADDR_Pos (0U) RCC_PLL3VCIRANGE_2 RCC_PLLCFGR_PLL3RGE_2 __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE) __WCHAR_MAX__ 0xffffffffU ETH_MTLTQUR_UFCNTOVF_Msk (0x1UL << ETH_MTLTQUR_UFCNTOVF_Pos) HRTIM_CHPR_CARDTY_0 (0x1UL << HRTIM_CHPR_CARDTY_Pos) DMAMUX_CSR_SOF1_Pos (1U) TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE HRTIM_ODSR_TD1ODS HRTIM_ODSR_TD1ODS_Msk HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 HRTIM_TIMCR_HALF_Pos (5U) FMC_BCRx_CPSIZE_Pos (16U) FDCAN_RXF0C_F0WM FDCAN_RXF0C_F0WM_Msk HRTIM_TIMCR_TBU_Pos (20U) IWDG_WINR_WIN_Pos (0U) RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET FLASH_CR_INCERRIE_Pos (21U) FDCAN_NDAT2_ND47 FDCAN_NDAT2_ND47_Msk HRTIM_BMTRGR_TCRST_Msk (0x1UL << HRTIM_BMTRGR_TCRST_Pos) HRTIM_SET1R_EXTVNT9_Msk (0x1UL << HRTIM_SET1R_EXTVNT9_Pos) GPIO_PUPDR_PUPD0_Pos (0U) RCC_APB1LLPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LLPENR_SPDIFRXLPEN_Pos) USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk HRTIM_ADC2R_AD2TCPER HRTIM_ADC2R_AD2TCPER_Msk LTDC_GCR_DEN_Pos (16U) CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG QSPI_INSTRUCTION_2_LINES ((uint32_t)QUADSPI_CCR_IMODE_1) DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL) __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) ADC_SQR2_SQ6_Pos (6U) NVIC_EnableIRQ __NVIC_EnableIRQ USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk DAC_CR_MAMP1 DAC_CR_MAMP1_Msk RCC_APB1LRSTR_TIM12RST_Msk (0x1UL << RCC_APB1LRSTR_TIM12RST_Pos) EXTI_D3PCR1L_PCS7_Msk (0x3UL << EXTI_D3PCR1L_PCS7_Pos) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) == 0U) EXTI_EMR1_EM21_Pos (21U) __HAL_RCC_PLL3FRACN_CONFIG(__RCC_PLL3FRACN__) MODIFY_REG(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3, (uint32_t)(__RCC_PLL3FRACN__) << RCC_PLL3FRACR_FRACN3_Pos) __INT_LEAST16_MAX__ 0x7fff HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg SDMMC_ICR_SDIOITC_Pos (22U) HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP FDCAN_IE_ARAE FDCAN_IE_ARAE_Msk HRTIM_TIMDIER_CMP4IE_Pos (3U) HRTIM_FLTINR1_FLT4F HRTIM_FLTINR1_FLT4F_Msk ETH_MACL3L4CR_L4DPIM_Msk (0x1UL << ETH_MACL3L4CR_L4DPIM_Pos) RCC_AHB2ENR_SRAM2EN_Pos (30U) __FLT32X_MAX_EXP__ 1024 IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk EXTI_LINE90 ((uint32_t)0x5A) __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE)) __STACK_LIMIT __StackLimit ETH_MACCR_ACS_Pos (20U) ADC_CR_ADDIS_Pos (1U) IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) RCC_CLKPSOURCE_HSI (0x00000000U) FMC_SDCRx_CAS_0 (0x1UL << FMC_SDCRx_CAS_Pos) EXTI_D3PMR1_MR1_Msk (0x1UL << EXTI_D3PMR1_MR1_Pos) RCC_AHB4RSTR_CRCRST_Pos (19U) RCC_AHB4LPENR_BDMALPEN_Pos (21U) HRTIM_BDTUPR_TIMCMP1 HRTIM_BDTUPR_TIMCMP1_Msk RCC_CECCLKSOURCE_CSI RCC_D2CCIP2R_CECSEL_1 RTC_WAKEUPCLOCK_RTCCLK_DIV16 0x00000000u FDCAN_TTOCF_EGTF_Pos (24U) FDCAN_PSR_LEC_Pos (0U) PERIPH_BASE (0x40000000UL) __HAL_RCC_APB4_RELEASE_RESET() (RCC->APB4RSTR = 0x00U) RCC_AHB4RSTR_ADC3RST_Msk (0x1UL << RCC_AHB4RSTR_ADC3RST_Pos) HRTIM_RSTR_EXTEVNT4 HRTIM_RSTR_EXTEVNT4_Msk RCC_CRS_RELOADVALUE_DEFAULT (0x0000BB7FU) EXTI_D3PCR2H_PCS49_Pos (2U) JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos) HRTIM_CR1_ADC4USRC_Msk (0x7UL << HRTIM_CR1_ADC4USRC_Pos) DMA_REQUEST_TIM6_UP 69U TIM_SR_CC4IF_Pos (4U) DMA2D_BGPFCCR_START_Pos (5U) RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) ETH_MMCTIMR_TXSCOLGPIM ETH_MMCTIMR_TXSCOLGPIM_Msk INT32_MIN (-__INT32_MAX__ - 1) GET_GPIO_INDEX GPIO_GET_INDEX DFSDM_FLTEXMAX_EXMAXCH_Pos (0U) __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE USB_OTG_GRXFSIZ_RXFD_Pos (0U) FMC_SDCRx_MWID_Msk (0x3UL << FMC_SDCRx_MWID_Pos) HRTIM_ADC4R_AD4TAPER HRTIM_ADC4R_AD4TAPER_Msk HRTIM_ADC4R_AD4TBPER_Msk (0x1UL << HRTIM_ADC4R_AD4TBPER_Pos) EXTI_PR1_PR21_Msk (0x1UL << EXTI_PR1_PR21_Pos) SWPMI_CR_TXMODE SWPMI_CR_TXMODE_Msk __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE long int GPIOA ((GPIO_TypeDef *) GPIOA_BASE) ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk RTC_TR_PM_Pos (22U) I2C_ISR_TC I2C_ISR_TC_Msk HRTIM_RSTR_EXTEVNT9_Pos (17U) __HAL_RCC_GET_SWPMI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL))) HRTIM_DTR_DTRLK_Pos (15U) APSR_Z_Msk (1UL << APSR_Z_Pos) FDCAN_TTIR_CER_Msk (0x1UL << FDCAN_TTIR_CER_Pos) __signgam_r(ptr) _REENT_SIGNGAM(ptr) ETH_MACWTR_WTO_15KB ((uint32_t)0x0000000D) FDCAN_DBTP_DSJW_Msk (0xFUL << FDCAN_DBTP_DSJW_Pos) MDMA_DEST_BURST_2BEATS ((uint32_t)MDMA_CTCR_DBURST_0) HSEM_C1ISR_ISF15_Msk (0x1UL << HSEM_C1ISR_ISF15_Pos) __PRAGMA_REDEFINE_EXTNAME 1 USB_OTG_HFNUM_FRNUM_Pos (0U) QSPI_AUTOMATIC_STOP_DISABLE 0x00000000U LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) HRTIM_EECR3_EEVSD_Msk (0x3UL << HRTIM_EECR3_EEVSD_Pos) IS_RCC_PLL2Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TRIGGER_FALLING (0x2uL << TRIGGER_MODE_Pos) FLASH_CRCCR_ALL_BANK_Msk (0x1UL << FLASH_CRCCR_ALL_BANK_Pos) SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) GPIO_AFRH_AFSEL9_Pos (4U) DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIODLPEN) __UART_MASK_COMPUTATION UART_MASK_COMPUTATION DMA2D_FGPFCCR_AM_Pos (16U) EXTI_IMR3_IM87_Pos (23U) HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End __ADDR_2nd_CYCLE ADDR_2ND_CYCLE WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE TIM_DIER_COMDE_Pos (13U) HRTIM_CPT1CR_EXEV8CPT HRTIM_CPT1CR_EXEV8CPT_Msk RTC_ISR_INITF_Pos (6U) IS_RCC_PLLVCO_VALUE(VALUE) (((VALUE) == RCC_PLL1VCOWIDE) || ((VALUE) == RCC_PLL1VCOMEDIUM)) ETH_MACVIR_VLC_VLANTAGINSERT_Pos (17U) __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi) UART_FLAG_REACK USART_ISR_REACK TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk RTC_CALR_CALW16 RTC_CALR_CALW16_Msk RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL) RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) HRTIM_CPT1CR_TIMECMP1_Pos (30U) HRTIM_BDTUPR_TIMRST2R_Pos (14U) HRTIM_MCR_BRSTDMA HRTIM_MCR_BRSTDMA_Msk HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop HRTIM_EECR2_EE6SRC_Pos (0U) HSEM_C1IER_ISE27_Msk (0x1UL << HSEM_C1IER_ISE27_Pos) DMA_HIFCR_CTCIF5_Pos (11U) RCC_UART4CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 __USQ_FBIT__ 32 __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM6LPEN) LTDC_DEPOLARITY_AL 0x00000000U I2C_ISR_ALERT_Pos (13U) FLASH_CRCCR_ALL_BANK_Pos (22U) HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 USART_CLOCK_DISABLED USART_CLOCK_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN) CAN_FilterFIFO1 CAN_FILTER_FIFO1 JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos) RCC_APB4LPENR_LPTIM2LPEN_Pos (9U) HSEM_C1IER_ISE26 HSEM_C1IER_ISE26_Msk EXTI_LINE37 ((uint32_t)0x25) __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET HRTIM_TIMICR_CMP4C_Msk (0x1UL << HRTIM_TIMICR_CMP4C_Pos) HSEM_C1MISR_MISF0 HSEM_C1MISR_MISF0_Msk USB_OTG_GINTMSK_ISOODRPM_Pos (14U) __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x)) BDMA_IFCR_CGIF7_Msk (0x1UL << BDMA_IFCR_CGIF7_Pos) SDMMC_OCR_GENERAL_UNKNOWN_ERROR ((uint32_t)0x00080000U) MDMA_GISR0_GIF8 MDMA_GISR0_GIF8_Msk HRTIM_ADC1R_AD1TDC3_Msk (0x1UL << HRTIM_ADC1R_AD1TDC3_Pos) SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) EXTI_RTSR3_TR82_Msk (0x1UL << EXTI_RTSR3_TR82_Pos) EXTI_FTSR1_TR15_Msk (0x1UL << EXTI_FTSR1_TR15_Pos) USART_RTOR_BLEN USART_RTOR_BLEN_Msk ETH_DMACRDLAR_RDESLA_Pos (2U) eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR)) __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM8LPEN) DMA_REQUEST_TIM15_UP 106U MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos) HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED ETH_MACPFR_IPFE ETH_MACPFR_IPFE_Msk HRTIM_CPT1CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP1_Pos) GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) TIM_DMABASE_DIER 0x00000003U RTC_BKP0R_Pos (0U) RTC_BKP23R RTC_BKP23R_Msk USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) HRTIM_FLTR_FLT3EN_Pos (2U) USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) ADC_SQR4_SQ16_Pos (6U) FDCAN_TTILS_TXOS_Msk (0x1UL << FDCAN_TTILS_TXOS_Pos) __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk RCC_APB4RSTR_SYSCFGRST_Pos (1U) DLYB_SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2800UL) BDMA_CCR_MSIZE BDMA_CCR_MSIZE_Msk OB_STOP_NO_RST 0x40U HRTIM_ADC4R_AD4TAC3_Pos (11U) HRTIM_CHPR_CARFRQ HRTIM_CHPR_CARFRQ_Msk DFSDM_FLTCR1_RSYNC_Pos (19U) FMC_SDTRx_TRP_Msk (0xFUL << FMC_SDTRx_TRP_Pos) HRTIM_ADC3R_AD3TEC4_Pos (30U) TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) HRTIM_EEFR2_EE9FLTR_3 (0x8UL << HRTIM_EEFR2_EE9FLTR_Pos) __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) == 0U) RCC_IT_LSIRDY (0x00000001U) ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk BDMA_Channel4_BASE (BDMA_BASE + 0x0058UL) HRTIM_RST1R_PER_Pos (2U) EXTI_FTSR1_TR18_Pos (18U) LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos) USB_OTG_GRSTCTL_CSRST_Pos (0U) HRTIM_CPT1CR_TE1RST HRTIM_CPT1CR_TE1RST_Msk EXTI_FTSR1_TR9 EXTI_FTSR1_TR9_Msk FDCAN_IR_EP_Msk (0x1UL << FDCAN_IR_EP_Pos) IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4)) GPIO_AF11_COMP2 ((uint8_t)0x0B) HRTIM_EECR1_EE3SNS_Pos (15U) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk HRTIM_CPT2CR_EXEV1CPT HRTIM_CPT2CR_EXEV1CPT_Msk __HAL_RCC_SWPMI1_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) == 0U) INT_LEAST8_MAX (__INT_LEAST8_MAX__) M_LN2LO 1.9082149292705877000E-10 DMA2D_OCOLR_BLUE_3 DMA2D_OCOLR_BLUE_3_Msk SAI_xCLRFR_CWCKCFG_Pos (2U) USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk SDMMC_CPSM_DISABLE ((uint32_t)0x00000000U) D3AMR FDCAN_TTIR_SE2_Msk (0x1UL << FDCAN_TTIR_SE2_Pos) SYSCFG_UR11_IWDG1M_Msk (0x1UL << SYSCFG_UR11_IWDG1M_Pos) DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk ETH_DMACSR_CDE_Pos (13U) __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) == 0U) HRTIM_TIMDIER_SET2DE_Msk (0x1UL << HRTIM_TIMDIER_SET2DE_Pos) ADC_CFGR_EXTSEL_3 (0x08UL << ADC_CFGR_EXTSEL_Pos) __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE ETH_MACLCSR_RLPIST_Pos (9U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() HRTIM_ADC3R_AD3TEC2_Msk (0x1UL << HRTIM_ADC3R_AD3TEC2_Pos) ADC_JDR1_JDATA_4 (0x00000010UL << ADC_JDR1_JDATA_Pos) HRTIM_ICR_SYSFLTC HRTIM_ICR_SYSFLTC_Msk HRTIM_ADC4R_AD4MC1 HRTIM_ADC4R_AD4MC1_Msk USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) EXTI_RESERVED (0x08UL << EXTI_PROPERTY_SHIFT) CEC_RXDR_RXD_Pos (0U) TIM_TIM3_TI1_COMP2 TIM_TISEL_TI1SEL_1 ___int64_t_defined 1 LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) WWDG_CR_WDGA_Pos (7U) DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk TIM1_AF1_BKCMP2P_Pos (11U) IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1)) TIM1_AF1_BKDF1BK0E_Msk (0x1UL << TIM1_AF1_BKDF1BK0E_Pos) SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET FLASH_SCAR_DMES_Pos (31U) ADC_CCR_TSEN_Pos (23U) ADC_OFR3_OFFSET3_21 (0x0200000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_MDIER_SYNCDE_Pos (21U) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) HRTIM_SET1R_MSTCMP4_Msk (0x1UL << HRTIM_SET1R_MSTCMP4_Pos) HRTIM_BMTRGR_MSTREP HRTIM_BMTRGR_MSTREP_Msk RCC_PERIPHCLK_I2C1 RCC_PERIPHCLK_I2C123 JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos) LTDC ((LTDC_TypeDef *)LTDC_BASE) ETH_RX_DESC_CNT 4 USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) GPIO_AF12_OTG1_FS ((uint8_t)0x0C) __HAL_RCC_GET_USART16_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL))) ADC_DR_RDATA_Msk (0xFFFFFFFFUL << ADC_DR_RDATA_Pos) SDMMC_ACKTIME_ACKTIME SDMMC_ACKTIME_ACKTIME_Msk FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) FMC_SDTRx_TRCD_0 (0x1UL << FMC_SDTRx_TRCD_Pos) FDCAN_TTRMC_RID_Pos (0U) IS_SDMMC_DPSM(DPSM) (((DPSM) == SDMMC_DPSM_DISABLE) || ((DPSM) == SDMMC_DPSM_ENABLE)) PLLON_BitNumber RCC_PLLON_BIT_NUMBER _REENT_INIT(var) { 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL } ETH_MACTSCR_TSENALL ETH_MACTSCR_TSENALL_Msk HRTIM_RST1R_EXTVNT2_Pos (22U) HRTIM_CPT2CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP2_Pos) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk SDMMC_FLAG_BUSYD0END SDMMC_STA_BUSYD0END CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk HRTIM_DTR_DTF_Pos (16U) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET REV_ID_Y ((uint32_t)0x1003) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 RTC_TAMPCR_TAMPFREQ_2 HSEM_C1ICR_ISC5_Msk (0x1UL << HSEM_C1ICR_ISC5_Pos) HSEM_C1IER_ISE18_Msk (0x1UL << HSEM_C1IER_ISE18_Pos) TIM_TIM3_TI1_COMP1_COMP2 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) ETH_MAC_BASE (ETH_BASE) HAL_RCC_GetSysClockFreq QUADSPI_FCR_CTEF_Pos (0U) USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) RCC_AHB3RSTR_JPGDECRST_Msk (0x1UL << RCC_AHB3RSTR_JPGDECRST_Pos) HRTIM_CPT2CR_EXEV1CPT_Pos (2U) TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) SYSCFG_UR2_BORH_Pos (0U) SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) __ARM_BF16_FORMAT_ALTERNATIVE __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) == 0U) ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 __HAL_RCC_SPI6_CONFIG(__RCC_SPI6CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL, (__RCC_SPI6CLKSource__)) HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End RTC_CALR_CALW8_Pos (14U) EXTI_D3_PENDCLR_SRC_LPTIM5 0x00000004U USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) ETH_MACMDIOAR_CR_DIV14AR_Pos (8U) FMC_PATT_ATTSET FMC_PATT_ATTSET_Msk RAMECC_CR_ECCDEIE_Pos (3U) SPI_IFCR_SUSPC SPI_IFCR_SUSPC_Msk FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk SPI_CR1_RCRCINI_Pos (14U) DMA_SxCR_TCIE_Pos (4U) DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) GPIO_LCKR_LCK8_Pos (8U) __need_wint_t  USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) RCC_CRRCR_HSI48CAL_Pos (0U) RCC_CR_HSEON RCC_CR_HSEON_Msk TIM_TIM2_ETR_SAI1_FSB (TIM2_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) ADC1 ((ADC_TypeDef *) ADC1_BASE) ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) OB_USER_SECURITY 0x0040U HRTIM_SET1R_TIMEVNT1_Msk (0x1UL << HRTIM_SET1R_TIMEVNT1_Pos) HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID RCC_AHB4RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOIRST_Pos) SPI_SR_TXTF_Pos (4U) HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) HRTIM_CPT1CR_EXEV9CPT_Pos (10U) FDCAN_ILS_DRXE FDCAN_ILS_DRXE_Msk GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) ETH_MACCR_IPC_Msk (0x1UL << ETH_MACCR_IPC_Pos) RCC_FMCCLKSOURCE_HCLK RCC_FMCCLKSOURCE_D1HCLK EXTI_LINE_38 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) ADC_OFR1_OFFSET1_2 (0x0000004UL << ADC_OFR1_OFFSET1_Pos) RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk SYSCFG_EXTICR1_EXTI3_PB ((uint32_t)0x00001000) RNG_SR_DRDY RNG_SR_DRDY_Msk __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) == 0U) RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) HRTIM_OUTR_DLYPRT_1 (0x2UL << HRTIM_OUTR_DLYPRT_Pos) SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos) PWR_FLAG_SB_D1 (0x02U) HRTIM_TIMCR_SYNCRST_Msk (0x1UL << HRTIM_TIMCR_SYNCRST_Pos) HRTIM_FLTINR2_FLT5P HRTIM_FLTINR2_FLT5P_Msk RCC_CRRCR_HSI48CAL_1 (0x002UL << RCC_CRRCR_HSI48CAL_Pos) USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos) GPIO_BSRR_BR12_Pos (28U) RCC_PLLCFGR_DIVP3EN_Pos (22U) TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE LPTIM_ISR_EXTTRIG_Pos (2U) FMC_BWTRx_ADDSET_Pos (0U) RCC_SPI1CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN ETH_MACMDIOAR_SKAP_Msk (0x1UL << ETH_MACMDIOAR_SKAP_Pos) RCC_APB1LLPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI2LPEN_Pos) RCC_PLL1DIVR_P1_Msk (0x7FUL << RCC_PLL1DIVR_P1_Pos) OPAMP2_CSR_VMSEL_Pos (5U) ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos) HRTIM_RSTER_TIMCCMP4_Pos (27U) GPIO_ODR_OD7_Pos (7U) DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk QSPI_IT_TE QUADSPI_CR_TEIE __ULLFRACT_MIN__ 0.0ULLR DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) FMC_SDCRx_NR_1 (0x2UL << FMC_SDCRx_NR_Pos) __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET EXTI_D3PCR1L_PCS14_Msk (0x3UL << EXTI_D3PCR1L_PCS14_Pos) RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk USB_OTG_GINTMSK_EPMISM_Pos (17U) CEC_CR_CECEN_Pos (0U) FMC_PATT_ATTHIZ_5 (0x20UL << FMC_PATT_ATTHIZ_Pos) __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM8RST) SDMMC_ICR_BUSYD0ENDC_Pos (21U) PWR_WKUPEPR_WKUPEN2 PWR_WKUPEPR_WKUPEN2_Msk FDCANCCU_CREL_YEAR_Msk (0xFUL << FDCANCCU_CREL_YEAR_Pos) USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) TIM_DMABase_OR3 TIM_DMABASE_OR3 RTC_ALARMSUBSECONDMASK_SS14_1 RTC_ALRMASSR_MASKSS_0 CoreDebug_DEMCR_VC_CORERESET_Msk (1UL ) EXTI_EMR3_EM74 EXTI_EMR3_EM74_Msk MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos) __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) != 0U) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk SPI_RXCRC_RXCRC SPI_RXCRC_RXCRC_Msk ETH_MACVTR_ETV_Msk (0x1UL << ETH_MACVTR_ETV_Pos) LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET EXTI_LINE18 ((uint32_t)0x12) HRTIM_ADC2R_AD2TBC4_Pos (16U) LTDC_IT_TE LTDC_IER_TERRIE ETH_MACRXTXSR_LCARR ETH_MACRXTXSR_LCARR_Msk TIM_CR1_OPM_Pos (3U) PWR_PIN_POLARITY_HIGH (0x00000000U) GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) SCB_CCR_DIV_0_TRP_Pos 4U __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR RCC_HSICFGR_HSICAL_7 (0x080UL << RCC_HSICFGR_HSICAL_Pos) HRTIM_ADC3R_AD3TDC4 HRTIM_ADC3R_AD3TDC4_Msk RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) USB_OTG_GINTSTS_NPTXFE_Pos (5U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOBEN) DMAMUX_CxCR_SE_Pos (16U) EXTI_IMR1_IM8_Pos (8U) OPAMP1_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETN_Pos) TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) BDMA_ISR_TCIF1 BDMA_ISR_TCIF1_Msk GPIO_AF1_TIM17 ((uint8_t)0x01) RCC_APB1HLPENR_MDIOSLPEN_Msk (0x1UL << RCC_APB1HLPENR_MDIOSLPEN_Pos) EXTI_D3PCR1L_PCS13_Pos (26U) HRTIM_EECR1_EE5POL_Msk (0x1UL << HRTIM_EECR1_EE5POL_Pos) OPTIONBYTE_PCROP 0x08U ADC_JDR4_JDATA_21 (0x00200000UL << ADC_JDR4_JDATA_Pos) RCC_D3AMR_ADC3AMEN RCC_D3AMR_ADC3AMEN_Msk DMA2D_FGOR_LO_Msk (0xFFFFUL << DMA2D_FGOR_LO_Pos) IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) xPSR_ISR_Msk (0x1FFUL ) ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk EXTI_IMR1_IM20_Pos (20U) HRTIM_BDMADR_BDMADR_Msk (0xFFFFFFFFUL << HRTIM_BDMADR_BDMADR_Pos) HRTIM_ADC4R_AD4MPER HRTIM_ADC4R_AD4MPER_Msk HRTIM_CPT2CR_EXEV8CPT_Pos (9U) HCCHAR_INTR 3U __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART3RST) BDMA_FLAG_TC7 ((uint32_t)0x20000000) RCC_PERIPHCLK_CEC (0x00800000U) SPI_IFCR_SUSPC_Pos (11U) SWPMI_ICR_CTCF_Msk (0x1UL << SWPMI_ICR_CTCF_Pos) ETH_TX_DESC_CNT 4 __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0) SPI_MASTER_KEEP_IO_STATE_DISABLE (0x00000000UL) __CC_SUPPORTS_WARNING 1 APB1HRSTR RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 TIM_FLAG_TRIGGER TIM_SR_TIF IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1) || ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3) || ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5) || ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) TIM_TIM8_ETR_COMP2 TIM8_AF1_ETRSEL_1 RCC_D1CFGR_HPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_HPRE_DIV8_Pos) __need_ptrdiff_t USB_OTG_GINTSTS_PTXFE_Pos (26U) DMA2D_FGOR_LO_Pos (0U) FLASH_FLAG_PGSERR_BANK2 (FLASH_SR_PGSERR | 0x80000000U) __HAL_RCC_D2SRAM3_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) != 0U) HRTIM_ADC3R_AD3TDC2_Pos (24U) __CM_CMSIS_VERSION_SUB ( 3U) TIM_SR_COMIF_Pos (5U) HRTIM_RSTCR_TIMBCMP4 HRTIM_RSTCR_TIMBCMP4_Msk ETH_MACTSCR_TSADDREG_Pos (5U) RTC_TAMPER_1_TRIGGER RTC_TAMPCR_TAMP1TRG ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos) RCC_APB4RSTR_LPTIM2RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM2RST_Pos) __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET RAMECC_FAR_FADD_Pos (0U) DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) ADC_CFGR_EXTSEL_1 (0x02UL << ADC_CFGR_EXTSEL_Pos) TIM_CLEARINPUTSOURCE_ETR 0x00000001U ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) FDCAN_ILE_EINT0_Pos (0U) HRTIM_TIMCR_SYNCSTRT_Msk (0x1UL << HRTIM_TIMCR_SYNCSTRT_Pos) RCC_D1CCIPR_CKPERSEL RCC_D1CCIPR_CKPERSEL_Msk SPI_IER_OVRIE_Pos (6U) RCC_D3CFGR_D3PPRE_DIV8_Pos (5U) TIM_CCMR2_IC4PSC_Pos (10U) RCC_RTCCLKSOURCE_HSE_DIV38 (0x00026300U) GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_CRCRST) PWR_WKUPEPR_WKUPEN5_Pos (4U) USART_ISR_CTS_Pos (10U) HRTIM_TIMDIER_CPT1DE HRTIM_TIMDIER_CPT1DE_Msk HSEM_C1ICR_ISC11_Pos (11U) OPAMP_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETP_Pos) PWR_CR2_TEMPH_Msk (0x1UL << PWR_CR2_TEMPH_Pos) RCC_FLAG_BORRST ((uint8_t)0x95) __int_fast64_t_defined 1 ETH_DMAMR_INTM_Msk (0x3UL << ETH_DMAMR_INTM_Pos) RCC_CICR_HSECSSC_Pos (10U) USART_CR1_TCIE USART_CR1_TCIE_Msk APB3LPENR EXTI_D3PCR1H_PCS25 EXTI_D3PCR1H_PCS25_Msk HRTIM_RST2R_TIMEVNT4 HRTIM_RST2R_TIMEVNT4_Msk FDCANCCU_CCFG_OCPM_Msk (0xFFUL << FDCANCCU_CCFG_OCPM_Pos) ETH_DMACIER_CDEE_Pos (13U) FLASH_NB_32BITWORD_IN_FLASHWORD 8U SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) FDCAN_NDAT1_ND22_Pos (22U) RTC_BKP27R_Pos (0U) __VECTOR_TABLE __Vectors __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET SWPMI_BRR_BR SWPMI_BRR_BR_Msk IS_TYPEERASE IS_FLASH_TYPEERASE SCB_CCR_BFHFNMIGN_Pos 8U RCC_CFGR_MCO2_Msk (0x7UL << RCC_CFGR_MCO2_Pos) TIM16_AF1_BKDF1BK2E_Msk (0x1UL << TIM16_AF1_BKDF1BK2E_Pos) QUADSPI_CR_TEIE_Pos (16U) USB_OTG_GOTGCTL_SRQSCS_Pos (0U) ADC_JDR4_JDATA_31 (0x80000000UL << ADC_JDR4_JDATA_Pos) __HAL_LTDC_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) IS_RCC_SYSCLK(SYSCLK) (((SYSCLK) == RCC_SYSCLK_DIV1) || ((SYSCLK) == RCC_SYSCLK_DIV2) || ((SYSCLK) == RCC_SYSCLK_DIV4) || ((SYSCLK) == RCC_SYSCLK_DIV8) || ((SYSCLK) == RCC_SYSCLK_DIV16) || ((SYSCLK) == RCC_SYSCLK_DIV64) || ((SYSCLK) == RCC_SYSCLK_DIV128) || ((SYSCLK) == RCC_SYSCLK_DIV256) || ((SYSCLK) == RCC_SYSCLK_DIV512)) __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : ((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC->RSR :RCC->CIFR)))) & (1UL << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) RCC_APB4LPENR_RTCAPBLPEN_Pos (16U) SYSTEM_STM32H7XX_H  HRTIM_EECR2_EE7SRC_Msk (0x3UL << HRTIM_EECR2_EE7SRC_Pos) SYSCFG_EXTICR1_EXTI2_PA ((uint32_t)0x00000000) MDMA_DEST_INC_BYTE ((uint32_t)MDMA_CTCR_DINC_1) HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) ETH_MACVR_SNPSVER ETH_MACVR_SNPSVER_Msk GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) __SIZEOF_FLOAT__ 4 IS_RTC_INTERNAL_TAMPER(__INT_TAMPER__) ((((__INT_TAMPER__) & RTC_INT_TAMPER_ALL) != 0x00U) && (((__INT_TAMPER__) & ~RTC_INT_TAMPER_ALL) == 0x00U)) EXTI_EMR2_EM33_Pos (1U) HRTIM_BDTUPR_TIMCMP3_Pos (8U) HRTIM_SET2R_TIMEVNT2 HRTIM_SET2R_TIMEVNT2_Msk FDCAN_TTILS_RTMIS FDCAN_TTILS_RTMIS_Msk HRTIM_TIMISR_CMP4_Pos (3U) __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOBRST) FDCAN_TXEFA_EFAI FDCAN_TXEFA_EFAI_Msk FMC_SDTRx_TXSR_Pos (4U) __HAL_ADC_SQR1_RK ADC_SQR1_RK SPI_CFG1_MBR_1 (0x2UL << SPI_CFG1_MBR_Pos) IS_OB_USER_ST_RAM_SIZE(VALUE) (((VALUE) == OB_ST_RAM_SIZE_2KB) || ((VALUE) == OB_ST_RAM_SIZE_4KB) || ((VALUE) == OB_ST_RAM_SIZE_8KB) || ((VALUE) == OB_ST_RAM_SIZE_16KB)) __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI3LPEN) RCC_D3AMR_LPTIM5AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM5AMEN_Pos) USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED SYSCFG_EXTICR4_EXTI12_PA ((uint32_t)0x00000000) HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) HRTIM_RST1R_TIMEVNT2_Msk (0x1UL << HRTIM_RST1R_TIMEVNT2_Pos) JPEG_CONFR1_YSIZE_Pos (16U) HRTIM_RSTCR_TIMDCMP4 HRTIM_RSTCR_TIMDCMP4_Msk CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos) DMAMUX_CxCR_SPOL_Pos (17U) FDCAN_TTOST_GSI FDCAN_TTOST_GSI_Msk HRTIM_RST1R_CMP4_Pos (6U) ETH_MACAHR_MBC_LBITS31_24 ((uint32_t)0x08000000) FDCAN_TTIE_IWTE FDCAN_TTIE_IWTE_Msk SPI_TIMODE_ENABLE SPI_CFG2_SP_0 FDCAN_NDAT1_ND8_Pos (8U) GPIO_AF10_OTG1_HS ((uint8_t)0x0A) RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) ADC_DR_RDATA ADC_DR_RDATA_Msk SDMMC_STA_BUSYD0END_Pos (21U) SDMMC_CMD_HS_SEND_EXT_CSD ((uint8_t)8U) HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 RCC_APB1LRSTR_DAC12RST_Msk (0x1UL << RCC_APB1LRSTR_DAC12RST_Pos) DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos) MDMA_CESR_BSE_Pos (11U) FLASH_CCR_CLR_RDPERR_Msk (0x1UL << FLASH_CCR_CLR_RDPERR_Pos) __HAL_RCC_BKPRAM_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BKPRAMLPEN) DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos) ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) HRTIM_ADC2R_AD2TCC4_Msk (0x1UL << HRTIM_ADC2R_AD2TCC4_Pos) SCB_SHCSR_BUSFAULTPENDED_Pos 14U RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) HRTIM_RST2R_TIMEVNT8 HRTIM_RST2R_TIMEVNT8_Msk FDCAN_ILS_TFEL_Pos (11U) RCC_HSICFGR_HSICAL_10 (0x400UL << RCC_HSICFGR_HSICAL_Pos) USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) PWR_CR1_DBP_Pos (8U) QUADSPI_DCR_CSHT_Pos (8U) SCB_ICSR_PENDSTCLR_Pos 25U GPIO_PUPDR_PUPD2_Pos (4U) TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 TIM1_AF2_BK2DFBK1E_Msk (0x1UL << TIM1_AF2_BK2DFBK1E_Pos) EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) RAMECC_FECR_FEC RAMECC_FECR_FEC_Msk HSEM_C1IER_ISE12_Pos (12U) RCC_D1CFGR_HPRE_DIV256_Pos (1U) RCC_AHB4LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOJLPEN_Pos) ETH_MACLCSR_LPITCSE_Msk (0x1UL << ETH_MACLCSR_LPITCSE_Pos) __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART5RST) TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) MDMA_CTCR_TRGM_Pos (28U) SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos) I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) TIM_CR2_CCDS_Pos (3U) __HAL_FLASH_GET_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) : __HAL_FLASH_GET_FLAG_BANK2(__FLAG__)) __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED ETH_MACVTR_VL_VID_Msk (0xFFFUL << ETH_MACVTR_VL_VID_Pos) __ARM_SIZEOF_WCHAR_T 4 __packed __attribute__((__packed__)) FLASH_CCR_CLR_STRBERR_Msk (0x1UL << FLASH_CCR_CLR_STRBERR_Pos) ETH_MACA0LR_ADDRLO_Pos (0U) ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) VREFBUF_CSR_HIZ_Pos (1U) HRTIM_MCR_SYNCRSTM HRTIM_MCR_SYNCRSTM_Msk HAL_LTDC_Relaod HAL_LTDC_Reload SDMMC_RESP1 ((uint32_t)0x00000000U) ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) HAL_ERROR FMC_BWTRx_DATAST_Msk (0xFFUL << FMC_BWTRx_DATAST_Pos) FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U GPIO_PIN_6 ((uint16_t)0x0040) TIM_CCER_CC2E_Pos (4U) CM_A4 DMA2D_INPUT_A4 USART_ISR_RXFT_Msk (0x1UL << USART_ISR_RXFT_Pos) UART_STOPBITS_1 0x00000000U SYSCFG_EXTICR2_EXTI7_PG ((uint32_t)0x00006000) RCC_I2C123CLKSOURCE_HSI RCC_D2CCIP2R_I2C123SEL_1 PCD_SPEED_HIGH USBD_HS_SPEED DBGMCU_APB2FZ1_DBG_TIM8 DBGMCU_APB2FZ1_DBG_TIM8_Msk RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk IS_QSPI_CS_HIGH_TIME(CSHTIME) (((CSHTIME) == QSPI_CS_HIGH_TIME_1_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_2_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_3_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_4_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_5_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_6_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_7_CYCLE) || ((CSHTIME) == QSPI_CS_HIGH_TIME_8_CYCLE)) USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) I2C_CR2_STOP I2C_CR2_STOP_Msk DBGMCU_CR_DBG_CKD3EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD3EN_Pos) __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE SPI_SR_DXP SPI_SR_DXP_Msk FMC_SDCRx_RPIPE_1 (0x2UL << FMC_SDCRx_RPIPE_Pos) HAL_EXTI_D1_ClearFlag RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk RAMECC_SR_SEDCF_Msk (0x1UL << RAMECC_SR_SEDCF_Pos) EXTI_LINE_55 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) EXTI_EMR2_EM60_Msk (0x1UL << EXTI_EMR2_EM60_Pos) SYSCFG_EXTICR1_EXTI2_PD ((uint32_t)0x00000300) FMC_SDCRx_SDCLK_1 (0x2UL << FMC_SDCRx_SDCLK_Pos) HRTIM_RST2R_RESYNC_Pos (1U) RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) FLASH_FLAG_EOP_BANK1 FLASH_SR_EOP EXTI_D3PMR1_MR10 EXTI_D3PMR1_MR10_Msk SPI_CFG1_CRCSIZE SPI_CFG1_CRCSIZE_Msk FMC_PMEM_MEMHIZ_3 (0x08UL << FMC_PMEM_MEMHIZ_Pos) HRTIM_EECR2_EE8SRC_Msk (0x3UL << HRTIM_EECR2_EE8SRC_Pos) __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET DMA_SxCR_EN DMA_SxCR_EN_Msk CRS_BASE (D2_APB1PERIPH_BASE + 0x8400UL) DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos) TIM16_AF1_BKDF1BK2E TIM16_AF1_BKDF1BK2E_Msk HRTIM_SET2R_MSTCMP2 HRTIM_SET2R_MSTCMP2_Msk EXTI_D3PCR1L_PCS11 EXTI_D3PCR1L_PCS11_Msk ETH_DMACSR_ERI_Msk (0x1UL << ETH_DMACSR_ERI_Pos) FDCAN_TTMLM_ENTT FDCAN_TTMLM_ENTT_Msk TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 PWR_WKUPCR_WKUPC1_Pos (0U) __LDBL_MAX__ 1.7976931348623157e+308L RCC_D3CFGR_D3PPRE_DIV16 RCC_D3CFGR_D3PPRE_DIV16_Msk RCC_APB1LENR_UART7EN_Msk (0x1UL << RCC_APB1LENR_UART7EN_Pos) __HAL_BDMA_CHANNEL_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~(DMA_TO_BDMA_IT(__INTERRUPT__))) INT8_C(x) __INT8_C(x) DFSDM_FLTFCR_FOSR_Pos (16U) EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos) RCC_SPDIFRXCLKSOURCE_PLL2 RCC_D2CCIP1R_SPDIFSEL_0 HRTIM_CPT1CR_TA1RST_Msk (0x1UL << HRTIM_CPT1CR_TA1RST_Pos) COMP_CFGRx_HYST_0 (0x1UL << COMP_CFGRx_HYST_Pos) SPI_CFG2_MASTER_Pos (22U) HRTIM_ADC1R_AD1TEC3_Pos (29U) DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos) RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_CSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK)) DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) OPAMP_CSR_VPSEL_Msk (0x3UL << OPAMP_CSR_VPSEL_Pos) SPI_FIFO_THRESHOLD_01DATA (0x00000000UL) TPI ((TPI_Type *) TPI_BASE ) QUADSPI_CR_DFM_Pos (6U) ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) TIM_SR_CC2IF TIM_SR_CC2IF_Msk RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) SAI_PDMDLY_DLYM4R_Msk (0x7UL << SAI_PDMDLY_DLYM4R_Pos) GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk HRTIM_BMCR_MTBM_Pos (16U) FMC_WAIT_SIGNAL_DISABLE (0x00000000U) I2C_ISR_ARLO I2C_ISR_ARLO_Msk __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE RCC_CRS_IT_SYNCOK CRS_CR_SYNCOKIE ETH_MACTFCR_PLT_MINUS256 ETH_MACTFCR_PLT_MINUS256_Msk FDCAN_IR_TCF_Msk (0x1UL << FDCAN_IR_TCF_Pos) LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk __HAL_RCC_GPIOK_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN); UNUSED(tmpreg); } while(0) ETH_MACCR_SARC_Pos (28U) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOHLPEN) SYSCFG_CCCR_NCC_Msk (0xFUL << SYSCFG_CCCR_NCC_Pos) TIM_DIER_BIE TIM_DIER_BIE_Msk RCC_APB1LRSTR_I2C2RST_Msk (0x1UL << RCC_APB1LRSTR_I2C2RST_Pos) OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE ADC_CR_JADSTP_Pos (5U) __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED SYSCFG_EXTICR2_EXTI7_PE ((uint32_t)0x00004000) __INT_FAST8_WIDTH__ 32 TIM_TIM8_ETR_ADC3_AWD2 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) FDCAN_IE_TSWE FDCAN_IE_TSWE_Msk CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos) ETH_MTLRQCR_RQPA_Pos (3U) _SYS__STDINT_H  SDMMC_SPEED_MODE_DEFAULT ((uint32_t)0x00000001U) SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI3LPEN) I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) HRTIM_TIMISR_O1CPY_Msk (0x1UL << HRTIM_TIMISR_O1CPY_Pos) SPI_CFG1_MBR_2 (0x4UL << SPI_CFG1_MBR_Pos) IS_FLASH_IT_BANK1(IT) (((IT) & FLASH_IT_ALL_BANK1) == (IT)) FMC_SDRAM_WRITE_PROTECTION_ENABLE (0x00000200U) HRTIM_ADC1R_AD1MC3_Msk (0x1UL << HRTIM_ADC1R_AD1MC3_Pos) __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL))) HCCHAR_CTRL 0U USE_HAL_MMC_REGISTER_CALLBACKS 0U ETH_DMACIER_NIE_Msk (0x1UL << ETH_DMACIER_NIE_Pos) RCC_CR_PLL2ON_Msk (0x1UL << RCC_CR_PLL2ON_Pos) PWR_WAKEUP_PIN1_HIGH PWR_WKUPEPR_WKUPEN1 FLASH_OPTCR_OPTCHANGEERRIE_Pos (30U) TIM_TIM8_ETR_GPIO 0x00000000U GPIO_AF11_UART7 ((uint8_t)0x0B) EXTI_EMR1_EM EXTI_EMR1_EM_Msk FDCAN_RXF0S_RF0L_Pos (25U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE HAL_SD_MODULE_ENABLED  EXTI_EMR3_EM86_Msk (0x1UL << EXTI_EMR3_EM86_Pos) ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) SPI_IFCR_TXTFC_Pos (4U) HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End RTC_ATAMP_7 6u __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN) DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT MDMA_DEST_BURST_16BEATS ((uint32_t)MDMA_CTCR_DBURST_2) DMA_REQUEST_SAI1_A 87U TIM_CCMR3_OC5M_0 (0x1UL << TIM_CCMR3_OC5M_Pos) __HAL_RCC_APB3_FORCE_RESET() (RCC->APB3RSTR = 0x00000018U) CEC_ISR_TXBR CEC_ISR_TXBR_Msk ETH_DMACIER_TBUE ETH_DMACIER_TBUE_Msk ETH_MACHWF0R_RXCOESEL ETH_MACHWF0R_RXCOESEL_Msk RTC_PRER_PREDIV_A_Pos (16U) SDMMC_CMD_GO_INACTIVE_STATE ((uint8_t)15U) FDCAN_TXBTO_TO FDCAN_TXBTO_TO_Msk IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) ETH_MMCCR_RSTONRD_Pos (2U) ADC_CFGR2_JOVSE_Pos (1U) RCC_CRS_TIMEOUT (0x00000001U) CARD_SECURED ((uint32_t)0x00000003U) SYSCFG_EXTICR1_EXTI2_PG ((uint32_t)0x00000600) FDCAN_TTIR_ELC FDCAN_TTIR_ELC_Msk __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART1EN) GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) RCC_PLLCFGR_PLL1VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL1VCOSEL_Pos) RCC_APB1LENR_UART8EN_Pos (31U) RAMECC_SR_DEBWDF_Pos (2U) TIM_ETRPOLARITY_NONINVERTED 0x00000000U SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk EXTI_IMR3_IM86_Msk (0x1UL << EXTI_IMR3_IM86_Pos) LTDC_VERTICALSYNC LTDC_SSCR_VSH EXTI_IMR2_IM56_Msk (0x1UL << EXTI_IMR2_IM56_Pos) USART_CR2_LBCL USART_CR2_LBCL_Msk __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_WWDG1LPEN) SYSCFG_EXTICR1_EXTI2_PJ ((uint32_t)0x00000900) HRTIM_MICR_SYNC_Msk (0x1UL << HRTIM_MICR_SYNC_Pos) HSEM_C1MISR_MISF16_Pos (16U) __HAL_LTDC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LTDC_STATE_RESET) HSEM_CR_KEY HSEM_CR_KEY_Msk I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOGRST) HRTIM_CPT2CR_EXEV10CPT HRTIM_CPT2CR_EXEV10CPT_Msk EXTI_FTSR1_TR1_Pos (1U) __DBL_MANT_DIG__ 53 __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->IFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) PWR_WAKEUP_FLAG2 PWR_WKUPFR_WKUPF2 RCC_CR_PLL2RDY_Msk (0x1UL << RCC_CR_PLL2RDY_Pos) HRTIM_TIMISR_RST2 HRTIM_TIMISR_RST2_Msk RCC_AHB1ENR_USB2OTGFSULPIEN_Pos (28U) FDCAN_NDAT2_ND60_Msk (0x1UL << FDCAN_NDAT2_ND60_Pos) DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk DMA2D_BGMAR_MA_Pos (0U) HRTIM_IER_SYSFLT_Msk (0x1UL << HRTIM_IER_SYSFLT_Pos) APB2LPENR RCC_UART4CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ETH_MACVTR_EVLS_STRIPIFPASS ETH_MACVTR_EVLS_STRIPIFPASS_Msk USART_RTOR_RTO USART_RTOR_RTO_Msk GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) SCB_ABFSR_AXIMTYPE_Pos 8U FDCAN_IE_BOE FDCAN_IE_BOE_Msk FDCAN_GFC_ANFS FDCAN_GFC_ANFS_Msk GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk DLYB_SDMMC2 ((DLYB_TypeDef *) DLYB_SDMMC2_BASE) UART_FLAG_RXNE USART_ISR_RXNE_RXFNE TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 POWER_DOMAINS_NUMBER 3U NVIC_BASE (SCS_BASE + 0x0100UL) __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) DFSDM_FLTJCHGR_JCHG_Pos (0U) __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI4RST) ETH_MTLQICSR_RXOIE_Msk (0x1UL << ETH_MTLQICSR_RXOIE_Pos) SCB_AIRCR_ENDIANESS_Pos 15U QSPI_FLASH_ID_1 0x00000000U IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS)) HRTIM_RSTCR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP4_Pos) __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED ETH_MACTSCR_CSC ETH_MACTSCR_CSC_Msk RCC_LPTIM4CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos) SPI_CFG2_SSIOP_Msk (0x1UL << SPI_CFG2_SSIOP_Pos) __FLT64_MIN_EXP__ (-1021) USART_CR3_RXFTIE_Msk (0x1UL << USART_CR3_RXFTIE_Pos) EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) SDMMC_DATATIMEOUT ((uint32_t)0xFFFFFFFFU) RCC_APB1LENR_TIM6EN RCC_APB1LENR_TIM6EN_Msk RCC_PLLCKSELR_DIVM3_2 (0x04UL << RCC_PLLCKSELR_DIVM3_Pos) JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos) QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos) SYSCFG_PMCR_PA0SO_Msk (0x1UL << SYSCFG_PMCR_PA0SO_Pos) RCC_D3AMR_BDMAAMEN_Pos (0U) EXTI_EMR3_EM85_Pos (21U) RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) HRTIM_EECR2_EE6SNS HRTIM_EECR2_EE6SNS_Msk __HAL_DBGMCU_FREEZE_WWDG1() (DBGMCU->APB3FZ1 |= (DBGMCU_APB3FZ1_DBG_WWDG1)) HRTIM_BMTRGR_TBCMP2_Msk (0x1UL << HRTIM_BMTRGR_TBCMP2_Pos) DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) HRTIM_ADC2R_AD2TAC4_Pos (12U) FDCAN_TTIE_SOGE FDCAN_TTIE_SOGE_Msk GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos) USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) QUADSPI_CR_EN QUADSPI_CR_EN_Msk RCC_APB1LRSTR_TIM6RST_Pos (4U) MDMA_CIFCR_CBRTIF_Pos (2U) OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos) DCFG_FRAME_INTERVAL_80 0U RCC_APB1HLPENR_FDCANLPEN_Pos (8U) HRTIM_CPT2CR_TC1RST HRTIM_CPT2CR_TC1RST_Msk ARM_MPU_AP_FULL 3U I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos) RTC_ALARMSUBSECONDMASK_SS14 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos) FMC_BCRx_MTYP_0 (0x1UL << FMC_BCRx_MTYP_Pos) HRTIM_ADC2R_AD2TBC2 HRTIM_ADC2R_AD2TBC2_Msk RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG TIM_CCMR3_OC5FE_Pos (2U) ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) RCC_RTCCLKSOURCE_HSE_DIV5 (0x00005300U) USART_ICR_TXFECF_Pos (5U) EXTI_LINE_66 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x02U) EXTI_LINE_2 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x02U) TPI_FIFO1_ITM2_Pos 16U HRTIM_CR2_TBSWU_Msk (0x1UL << HRTIM_CR2_TBSWU_Pos) __PTRDIFF_MAX__ 0x7fffffff EXTI_Core_TypeDef HSI_TIMEOUT_VALUE (2U) FMC_PMEM_MEMHIZ_1 (0x02UL << FMC_PMEM_MEMHIZ_Pos) RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED SDMMC_STOPTRANSFERTIMEOUT ((uint32_t)100000000U) SPI_IER_UDRIE_Pos (5U) ADC_JDR4_JDATA_25 (0x02000000UL << ADC_JDR4_JDATA_Pos) HSEM_C1MISR_MISF2_Msk (0x1UL << HSEM_C1MISR_MISF2_Pos) FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL) IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE RCC_APB2LPENR_TIM15LPEN RCC_APB2LPENR_TIM15LPEN_Msk SPDIFRX_SIDR_SID_Pos (0U) FDCAN_TTTMK_LCKM_Pos (31U) GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk PWR_CR3_VBE PWR_CR3_VBE_Msk TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos) HRTIM_CPT2CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV9CPT_Pos) GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) HSEM_C1ICR_ISC20_Msk (0x1UL << HSEM_C1ICR_ISC20_Pos) PWR_CR1_SVOS_Pos (14U) __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA2LPEN)) __HAL_RCC_LPTIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) == 0U) HRTIM_IER_FLT1_Pos (0U) RTC_BKP_NUMBER_Pos (5U) ETH_MACRXTXSR_TJT ETH_MACRXTXSR_TJT_Msk SDMMC_ERROR_WRITE_PROT_VIOLATION ((uint32_t)0x00000400U) TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS FDCAN_CCCR_FDOE FDCAN_CCCR_FDOE_Msk __HAL_RCC_DAC12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) != 0U) DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE USB_OTG_FRMNUM_Pos (21U) SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk __HAL_RCC_ETH1TX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1TXLPEN)) BDMA_ISR_TCIF3_Msk (0x1UL << BDMA_ISR_TCIF3_Pos) USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk OPAMP2_CSR_VPSEL_1 (0x2UL << OPAMP2_CSR_VPSEL_Pos) __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U) CRS_CFGR_SYNCPOL_Pos (31U) _HAVE_LONG_DOUBLE 1 FDCAN_NBTP_NTSEG2_Pos (0U) RAMECC_SR_DEDF_Msk (0x1UL << RAMECC_SR_DEDF_Pos) RCC_APB3ENR_LTDCEN_Pos (3U) IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) HRTIM_TIMCR_DACSYNC HRTIM_TIMCR_DACSYNC_Msk ETH_MMCRIR_RXUCGPIS ETH_MMCRIR_RXUCGPIS_Msk RCC_RNGCLKSOURCE_HSI48 (0x00000000U) TIM_DMA_ID_CC3 ((uint16_t) 0x0003) USB1_OTG_HS_PERIPH_BASE (0x40040000UL) SPI_MASTER_INTERDATA_IDLENESS_07CYCLE (0x00000070UL) EXTI_D3PMR2_MR34_Pos (2U) HRTIM_MCMP1R_MCMP1R_Pos (0U) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) != 0U) ETH_MACIVIR_VLC_VLANTAGINSERT_Pos (17U) SPDIFRX_CR_RXDMAEN_Pos (2U) __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0) __HAL_RCC_ADC12_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) == 0U) SYSCFG_SWITCH_PC2 SYSCFG_PMCR_PC2SO __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART6LPEN) __HAL_RCC_GET_SAI4B_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL))) SDMMC_DCTRL_FIFORST SDMMC_DCTRL_FIFORST_Msk HRTIM_OUTR_FAULT2_Pos (20U) __HAL_RCC_LPTIM4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM4LPEN) DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) FMC_PMEM_MEMWAIT_Msk (0xFFUL << FMC_PMEM_MEMWAIT_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) MDIOS_SR_CTERF_Pos (2U) EXTI_D3PMR1_MR7_Pos (7U) IS_RCC_PLLCLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL1_DIVP) || ((VALUE) == RCC_PLL1_DIVQ) || ((VALUE) == RCC_PLL1_DIVR)) CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos) OPAMP1_CSR_CALSEL_Pos (12U) SWPMI_CR_TXDMA SWPMI_CR_TXDMA_Msk FLASH_BOOT_ADD1_Msk (0xFFFFUL << FLASH_BOOT_ADD1_Pos) ITM_TCR_ITMENA_Msk (1UL ) USART_GTPR_GT_Pos (8U) HRTIM_TIMDIER_RSTDE_Msk (0x1UL << HRTIM_TIMDIER_RSTDE_Pos) TIM_CCER_CC4P_Pos (13U) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE USART_CR1_TCIE_Pos (6U) FDCAN_TSCC_TCP_Pos (16U) __FMC_NAND_DISABLE(__INSTANCE__,__BANK__) CLEAR_BIT((__INSTANCE__)->PCR, FMC_PCR_PBKEN) HRTIM_BDMUPR_MPER_Msk (0x1UL << HRTIM_BDMUPR_MPER_Pos) HRTIM_TIMISR_O1CPY_Pos (20U) SPI_I2SCFGR_DATFMT_Pos (14U) QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos) ADC_JDR2_JDATA_18 (0x00040000UL << ADC_JDR2_JDATA_Pos) __HAL_RCC_ITCM_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_ITCMLPEN)) __HAL_RCC_GET_CLKP_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL))) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1 TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART1RST) FLASH_CR_WRPERRIE FLASH_CR_WRPERRIE_Msk HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos) __dead2 __attribute__((__noreturn__)) ADC_CFGR2_LSHIFT_Msk (0xFUL << ADC_CFGR2_LSHIFT_Pos) DMA_HISR_HTIF5_Pos (10U) ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) RNG_SR_CECS_Pos (1U) RCC_D2CCIP1R_SAI23SEL_1 (0x2UL << RCC_D2CCIP1R_SAI23SEL_Pos) EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk HSEM1_IRQn ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk DFSDM_CHCFGR1_CKABEN_Pos (6U) I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS GPIO_ODR_OD9_Pos (9U) FDCAN_IE_MRAFE_Pos (17U) FLASH_SECTOR_TOTAL 8U EXTI_TARGET_MSK_D3SRD (0x01UL << EXTI_TARGET_SHIFT) USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) ETH_MACTFCR_PLT_MINUS512 ETH_MACTFCR_PLT_MINUS512_Msk IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER CEC_IER_RXBRIE_Pos (0U) RCC_ADCCLKSOURCE_PLL2 (0x00000000U) HRTIM_CPT1CR_TA1SET HRTIM_CPT1CR_TA1SET_Msk FMC_PMEM_MEMHOLD_6 (0x40UL << FMC_PMEM_MEMHOLD_Pos) __FLT_EVAL_METHOD_TS_18661_3__ 0 SWPMI_ISR_RXBFF_Msk (0x1UL << SWPMI_ISR_RXBFF_Pos) HRTIM_BMCR_BMCLK_2 (0x4UL << HRTIM_BMCR_BMCLK_Pos) ADC_OFR2_OFFSET2_21 (0x0200000UL << ADC_OFR2_OFFSET2_Pos) DUAL_BANK  ADC_JDR4_JDATA_11 (0x00000800UL << ADC_JDR4_JDATA_Pos) WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) OPAMP2_CSR_TSTREF OPAMP2_CSR_TSTREF_Msk __HAL_RCC_D2SRAM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN); UNUSED(tmpreg); } while(0) RCC_D2CCIP1R_SPI45SEL_0 (0x1UL << RCC_D2CCIP1R_SPI45SEL_Pos) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk ETH_MTLRQMPOCR_MISCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_MISCNTOVF_Pos) __HAL_RCC_PLL_VCORANGE(__RCC_PLL1VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__)) FDCAN_TEST_RX_Pos (7U) __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE HRTIM_ADC1R_AD1TAC2_Msk (0x1UL << HRTIM_ADC1R_AD1TAC2_Pos) TIM_DCR_DBA TIM_DCR_DBA_Msk TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos) DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED FDCAN_RXESC_F0DS_Pos (0U) TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk SDMMC_SPEED_MODE_AUTO ((uint32_t)0x00000000U) IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4)) FDCAN_TDCR_TDCO_Pos (8U) EXTI_D3PMR1_MR8 EXTI_D3PMR1_MR8_Msk TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk USB_OTG_GINTMSK_LPMINTM_Pos (27U) MPU_REGION_SIZE_512MB ((uint8_t)0x1C) SPI1 ((SPI_TypeDef *) SPI1_BASE) FDCAN_IE_RF0LE_Pos (3U) __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOJLPEN) RCC_I2C4CLKSOURCE_CSI (RCC_D3CCIPR_I2C4SEL_0 | RCC_D3CCIPR_I2C4SEL_1) SAI_xCR1_MCKDIV_Pos (20U) SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos) __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) USB_OTG_TX0FD USB_OTG_TX0FD_Msk OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) HRTIM_RST1R_RESYNC_Pos (1U) HRTIM_BDTUPR_TIMCMP1_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP1_Pos) RCC_D2CFGR_D2PPRE2_DIV2 RCC_D2CFGR_D2PPRE2_DIV2_Msk FMC_PATT_ATTHOLD_Pos (16U) TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) __int32_t_defined 1 ETH_DMACCATBR_CURTBUFAPTR_Pos (0U) FMC_BCRx_EXTMOD FMC_BCRx_EXTMOD_Msk HSEM_C1MISR_MISF14 HSEM_C1MISR_MISF14_Msk I2C_CR1_NOSTRETCH_Pos (17U) __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET HSEM_C1ICR_ISC11_Msk (0x1UL << HSEM_C1ICR_ISC11_Pos) MPU_TEX_LEVEL2 ((uint8_t)0x02) ETH_MACPCSR_RWKPRCVD ETH_MACPCSR_RWKPRCVD_Msk SVCall_IRQn USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) PWR_D3CR_VOSRDY_Pos (13U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD DMA_SxFCR_FTH_Pos (0U) RCC_APB4RSTR_LPTIM5RST_Pos (12U) USB_OTG_HOST_PORT_BASE (0x440UL) ETH_DMACIER_CDEE_Msk (0x1UL << ETH_DMACIER_CDEE_Pos) MDMA_CTCR_SBURST MDMA_CTCR_SBURST_Msk HRTIM_BMTRGR_TARST_Msk (0x1UL << HRTIM_BMTRGR_TARST_Pos) TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED HAL_SD_ERROR_TX_UNDERRUN SDMMC_ERROR_TX_UNDERRUN GPIO_AFRH_AFSEL14_Pos (24U) FLASH_SR_BSY FLASH_SR_BSY_Msk MDIOS_CR_RDIE_Pos (2U) QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) FDCAN_TTOST_EL_Msk (0x3UL << FDCAN_TTOST_EL_Pos) RCC_APB1LLPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM6LPEN_Pos) HRTIM_BDTUPR_TIMOUTR HRTIM_BDTUPR_TIMOUTR_Msk USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk FMC_PCR_TAR_Pos (13U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk __HAL_DBGMCU_UnFreeze_TIM16() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM16)) SDMMC_MASK_RXFIFOHFIE_Pos (15U) RCC_D1CFGR_D1CPRE_Pos (8U) GPIO_AF6_SPI2 ((uint8_t)0x06) _WCHAR_T_H  PWR_CR1_AVDEN PWR_CR1_AVDEN_Msk SDMMC_CMD_WAITPEND_Pos (11U) ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) SPI_IER_RXPIE SPI_IER_RXPIE_Msk HRTIM_OUTR_FAULT1 HRTIM_OUTR_FAULT1_Msk FDCAN_TTGTP_CTP_Msk (0xFFFFUL << FDCAN_TTGTP_CTP_Pos) QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3)) __INTMAX_WIDTH__ 64 ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED TIM_SR_CC1OF_Pos (9U) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk SAI3_Block_B_BASE (SAI3_BASE + 0x024UL) FLASH_OPTSR_FZ_IWDG_SDBY_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_SDBY_Pos) HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 RCC_APB1LENR_UART4EN_Msk (0x1UL << RCC_APB1LENR_UART4EN_Pos) HRTIM_TIMCR_TEU_Pos (23U) LTDC_LxCLUTWR_GREEN_Pos (8U) USART_CR2_SLVEN_Msk (0x1UL << USART_CR2_SLVEN_Pos) RCC_PLLCFGR_PLL1RGE_Msk (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos) DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk FDCAN_NDAT2_ND42_Msk (0x1UL << FDCAN_NDAT2_ND42_Pos) HSEM_C1IER_ISE24_Msk (0x1UL << HSEM_C1IER_ISE24_Pos) DMA2D_NLR_NL_Pos (0U) ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) FDCAN_CCCR_NISO_Pos (15U) TIM_FLAG_BREAK2 TIM_SR_B2IF IS_LTDC_AVBP(__AVBP__) ((__AVBP__) <= LTDC_VERTICALSYNC) TIM_DIER_BIE_Pos (7U) __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET RCC_APB1LRSTR_TIM14RST RCC_APB1LRSTR_TIM14RST_Msk STM32H7xx_HAL_TIM_H  _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err)) FMC_SDTRx_TWR_Pos (16U) SWPMI_ISR_TXBEF_Pos (1U) INT8_MIN (-__INT8_MAX__ - 1) ETH_MTLRQOMR_DISTCPEF_Msk (0x1UL << ETH_MTLRQOMR_DISTCPEF_Pos) USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk RCC_D2CCIP2R_RNGSEL_0 (0x1UL << RCC_D2CCIP2R_RNGSEL_Pos) __FLT64_NORM_MAX__ 1.7976931348623157e+308F64 GPIO_ODR_OD9 GPIO_ODR_OD9_Msk SWPMI_ISR_TXE_Pos (6U) DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE FMC_WRITE_OPERATION_DISABLE (0x00000000U) FDCAN_TXBC_TBSA_Msk (0x3FFFUL << FDCAN_TXBC_TBSA_Pos) __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2 FDCAN_ILS_RF0FL_Pos (2U) HRTIM_RSTR_TIMDCMP4_Pos (27U) SDMMC_ERROR_CC_ERR ((uint32_t)0x00008000U) EXTI_EMR2_EM35_Pos (3U) FDCAN_ILS_RF0NL_Msk (0x1UL << FDCAN_ILS_RF0NL_Pos) FLASH_SR_RDPERR_Pos (23U) HRTIM_ODISR_TB1ODIS_Msk (0x1UL << HRTIM_ODISR_TB1ODIS_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk RCC_APB1LRSTR_USART3RST RCC_APB1LRSTR_USART3RST_Msk GPIO_AF2_TIM5 ((uint8_t)0x02) __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) != 0U) HRTIM_BMCR_BMCLK_0 (0x1UL << HRTIM_BMCR_BMCLK_Pos) TIM_ARR_ARR_Pos (0U) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TAC4 HRTIM_ADC3R_AD3TAC4_Msk VREFBUF_CSR_VRS_OUT2_Msk (0x1UL << VREFBUF_CSR_VRS_OUT2_Pos) ETH_MACA1HR_SA_Pos (30U) OB_ST_RAM_SIZE_2KB 0x00000000U EXTI_SWIER2_SWIER51 EXTI_SWIER2_SWIER51_Msk HRTIM_FLTINR1_FLT2P_Msk (0x1UL << HRTIM_FLTINR1_FLT2P_Pos) KR_KEY_ENABLE IWDG_KEY_ENABLE HRTIM_ADC4R_AD4EEV6_Msk (0x1UL << HRTIM_ADC4R_AD4EEV6_Pos) RCC_D3AMR_SPI6AMEN_Pos (5U) __SA_IBIT__ 16 DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk HRTIM_CHPR_CARFRQ_1 (0x2UL << HRTIM_CHPR_CARFRQ_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U ETH_DMACSR_ETI ETH_DMACSR_ETI_Msk DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk WWDG_IRQn FDCANCCU_CREL_YEAR_Pos (16U) ETH_MACPPSTTSR_TSTRH0 ETH_MACPPSTTSR_TSTRH0_Msk IS_SPI_NSSP(NSSP) (((NSSP) == SPI_NSS_PULSE_ENABLE) || ((NSSP) == SPI_NSS_PULSE_DISABLE)) USE_HAL_DRIVER 1 DMA_LIFCR_CDMEIF0_Pos (2U) TIM_EGR_UG TIM_EGR_UG_Msk FDCAN_TXEFC_EFS_Msk (0x3FUL << FDCAN_TXEFC_EFS_Pos) signgam (*__signgam()) EXTI_D3PMR2_MR41 EXTI_D3PMR2_MR41_Msk DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) COMP_CFGRx_EN_Pos (0U) __HAL_RCC_D2SRAM3_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM3EN)) USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk __NOP() __ASM volatile ("nop") RCC_AHB4RSTR_ADC3RST RCC_AHB4RSTR_ADC3RST_Msk FDCAN_IE_ARAE_Pos (29U) LPTIM_IER_ARROKIE_Pos (4U) TIM_TIM5_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOBLPEN) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE RCC_APB1LLPENR_UART4LPEN_Pos (19U) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() (EXTI_D1->PR1 = (RTC_EXTI_LINE_ALARM_EVENT)) __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos) I2C1_ER_IRQn HAL_IncTick DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) HRTIM_TIMCR_DELCMP4_Pos (14U) TIM_CCER_CC6P_Pos (21U) RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) DMA_LIFCR_CFEIF1_Pos (6U) IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == 0u) || (((MASK) >= RTC_ALARMSUBSECONDMASK_SS14_1) && ((MASK) <= RTC_ALARMSUBSECONDMASK_NONE))) IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET)) ETH_MMCCR_CNTSTOPRO_Msk (0x1UL << ETH_MMCCR_CNTSTOPRO_Pos) TIM3_AF1_ETRSEL_Pos (14U) DMA_SxFCR_FS_Pos (3U) FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) RCC_D3AMR_BDMAAMEN RCC_D3AMR_BDMAAMEN_Msk ETH_MACMDIOAR_CR_DIV102_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV102_Pos) SDMMC_ERROR_DATA_CRC_FAIL ((uint32_t)0x00000002U) TIM_DMABase_SMCR TIM_DMABASE_SMCR IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFFF00U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) HRTIM_MCR_SYNC_SRC_Msk (0x3UL << HRTIM_MCR_SYNC_SRC_Pos) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA BDMA_IFCR_CGIF5_Msk (0x1UL << BDMA_IFCR_CGIF5_Pos) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) HRTIM_SET2R_EXTVNT4 HRTIM_SET2R_EXTVNT4_Msk SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk RCC_D1CCIPR_CKPERSEL_Msk (0x3UL << RCC_D1CCIPR_CKPERSEL_Pos) ETH_MACMDIOAR_C45E_Pos (1U) JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos) DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk __have_longlong64 1 MDMA_CESR_TEA_Msk (0x7FUL << MDMA_CESR_TEA_Pos) HSEM_C1ISR_ISF13 HSEM_C1ISR_ISF13_Msk OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 FDCAN_TTIE_CSME_Pos (2U) USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) HRTIM_RSTR_EXTEVNT6_Pos (14U) SDMMC_STATIC_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DHOLD | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DABORT | SDMMC_FLAG_BUSYD0END | SDMMC_FLAG_SDIOIT | SDMMC_FLAG_ACKFAIL | SDMMC_FLAG_ACKTIMEOUT | SDMMC_FLAG_VSWEND | SDMMC_FLAG_CKSTOP | SDMMC_FLAG_IDMATE | SDMMC_FLAG_IDMABTC)) PWRCR HRTIM_OUTR_IDLM2_Pos (18U) UART_CLEAR_TCF USART_ICR_TCCF __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) RCC_D3CCIPR_LPTIM345SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM345SEL_Pos) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) != 0U) HRTIM_FLTR_FLT3EN HRTIM_FLTR_FLT3EN_Msk I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) TAMP_STAMP_IRQn RCC_PLLMUL_8 RCC_PLL_MUL8 SPI_CR1_CSTART SPI_CR1_CSTART_Msk ETH_MACCR_DR ETH_MACCR_DR_Msk FDCAN_TTIR_SE1_Pos (12U) HRTIM_MICR_MCMP3_Msk (0x1UL << HRTIM_MICR_MCMP3_Pos) ETH_DMACIER_FBEE ETH_DMACIER_FBEE_Msk RCC_PERIPHCLK_USART1 RCC_PERIPHCLK_USART16 USART_ISR_NE_Pos (2U) FMC_BCRx_FACCEN_Pos (6U) NOR_ONGOING HAL_NOR_STATUS_ONGOING HRTIM_RSTBR_TIMCCMP4 HRTIM_RSTBR_TIMCCMP4_Msk USB_OTG_DIEPCTL_EPTYP_Pos (18U) DMAMUX2_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator3_BASE) DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk EXTI_IMR3_IM84_Pos (20U) DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos) GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET ETH_MACTFCR_PLT_MINUS36 ETH_MACTFCR_PLT_MINUS36_Msk RCC_USART6CLKSOURCE_LSE RCC_USART16CLKSOURCE_LSE EXTI_FTSR1_TR20_Msk (0x1UL << EXTI_FTSR1_TR20_Pos) EXTI_IMR1_IM19_Pos (19U) __ADDR_4th_CYCLE ADDR_4TH_CYCLE SYSCFG_PMCR_EPIS_SEL_Pos (21U) DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk HRTIM_RST1R_EXTVNT7 HRTIM_RST1R_EXTVNT7_Msk DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) __LLFRACT_EPSILON__ 0x1P-63LLR IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= (RTC_PRER_PREDIV_A >> RTC_PRER_PREDIV_A_Pos)) ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) __alloc_size(x) __attribute__((__alloc_size__(x))) HRTIM_ADC2R_AD2TEC2_Msk (0x1UL << HRTIM_ADC2R_AD2TEC2_Pos) __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE TIM_UIFREMAP_DISABLE 0x00000000U HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 PWR_WKUPCR_WKUPC3_Pos (2U) HRTIM_RSTR_CMP2 HRTIM_RSTR_CMP2_Msk TIM16_AF1_BKCMP2E TIM16_AF1_BKCMP2E_Msk CRS_CFGR_RELOAD_Pos (0U) SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) RCC_AHB1RSTR_DMA2RST_Pos (1U) DCMI_CR_BSM_Pos (16U) RCC_APB1LRSTR_HDMICECRST RCC_APB1LRSTR_CECRST HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler ETH_MTLRQOMR_EHFC_Pos (7U) FDCAN_NDAT2_ND33_Msk (0x1UL << FDCAN_NDAT2_ND33_Pos) DFSDM_FLTAWSR_AWHTF_Pos (8U) FMC_NAND_MEM_BUS_WIDTH_8 (0x00000000U) SWPMI_CR_RXDMA SWPMI_CR_RXDMA_Msk BDMA_CPAR_PA_Msk (0xFFFFFFFFUL << BDMA_CPAR_PA_Pos) DAC_CR_TSEL2_Msk (0xFUL << DAC_CR_TSEL2_Pos) DCMI_RIS_ERR_RIS_Pos (2U) ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos) USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) HRTIM_EEFR1_EE5LTCH HRTIM_EEFR1_EE5LTCH_Msk EXTI_LINE63 ((uint32_t)0x3F) HRTIM_BMTRGR_SW_Pos (0U) __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) != 0U) BDMA_IFCR_CTCIF3_Pos (13U) DMA2D_OCOLR_ALPHA_4 DMA2D_OCOLR_ALPHA_4_Msk SCnSCB_ACTLR_DISDI_Msk (0x1FUL << SCnSCB_ACTLR_DISDI_Pos) DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos) USB_OTG_MODE_HOST 1U RTC_OUTPUT_REMAP_POS1 RTC_OR_OUT_RMP SPDIFRX_VERR_MAJREV SPDIFRX_VERR_MAJREV_Msk DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos) RCC_APB1HRSTR_SWPMIRST_Msk (0x1UL << RCC_APB1HRSTR_SWPMIRST_Pos) FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS D3PMR1 D3PMR2 D3PMR3 EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk EXTI_LINE_71 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) RTC_ATAMP_6 5u HRTIM_RST1R_CMP3 HRTIM_RST1R_CMP3_Msk __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) != 0U) USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) FDCAN_RXF0C_F0S_Pos (16U) SDMMC_STA_ACKFAIL_Msk (0x1UL << SDMMC_STA_ACKFAIL_Pos) FDCAN_TXBC_TFQS_Msk (0x3FUL << FDCAN_TXBC_TFQS_Pos) RTC_BKP13R RTC_BKP13R_Msk FLASH_FLAG_CRCEND FLASH_SR_CRCEND ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) EXTI_D3PCR2H_PCS53_Msk (0x3UL << EXTI_D3PCR2H_PCS53_Pos) MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET __UACCUM_MAX__ 0XFFFFFFFFP-16UK ADC_PCSEL_PCSEL_2 (0x00004UL << ADC_PCSEL_PCSEL_Pos) HRTIM_CPT2CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP1_Pos) USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk ETH_MACRXTXSR_NCARR_Msk (0x1UL << ETH_MACRXTXSR_NCARR_Pos) FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown LTDC_SSCR_VSH_Pos (0U) ETH_MACMDIOAR_MB ETH_MACMDIOAR_MB_Msk HRTIM_EECR1_EE4SNS_Pos (21U) HRTIM_RST1R_TIMEVNT6_Pos (17U) LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos) __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) __CONCAT(x,y) __CONCAT1(x,y) HCFG_48_MHZ 1U RTC_TR_MNU_Pos (8U) HRTIM_FLTINR2_FLT5E_Pos (0U) RAMECC1_Monitor5 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor5_BASE) GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) FDCAN_NDAT1_ND0 FDCAN_NDAT1_ND0_Msk DMA2D_OCOLR_BLUE_1_Msk (0xFFUL <<DMA2D_OCOLR_BLUE_1_Pos) __GNUCLIKE___TYPEOF 1 ADC_OFR3_SSATE_Pos (31U) __GNUCLIKE___SECTION 1 HRTIM_SET1R_CMP1_Pos (3U) IS_FDCAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == FDCAN1) || ((__INSTANCE__) == FDCAN2)) FDCAN_TTIE_SE2E FDCAN_TTIE_SE2E_Msk EXTI_FTSR1_TR15_Pos (15U) __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos) DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos) DAC_DHR12L2_DACC2DHR_Pos (4U) TIM_BDTR_MOE_Pos (15U) OB_ST_RAM_SIZE_16KB FLASH_OPTSR_ST_RAM_SIZE FMC_SDTRx_TXSR_0 (0x1UL << FMC_SDTRx_TXSR_Pos) FLASH_SECTOR_3 3U DMA_FLAG_TEIF2_6 ((uint32_t)0x00080000U) ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos) RTC_ALARMSUBSECONDMASK_SS14_5 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2) OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET MDMA_CCR_HEX MDMA_CCR_HEX_Msk M_LOG10E 0.43429448190325182765 HRTIM_ISR_FLT2_Msk (0x1UL << HRTIM_ISR_FLT2_Pos) EXTI_LINE_17 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x11U) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk USE_HAL_USART_REGISTER_CALLBACKS 0U USART_ICR_EOBCF USART_ICR_EOBCF_Msk RCC_D2CCIP1R_SAI1SEL RCC_D2CCIP1R_SAI1SEL_Msk BDMA_ISR_HTIF2 BDMA_ISR_HTIF2_Msk DMAMUX2_RequestGenerator7_BASE (DMAMUX2_BASE + 0x011CUL) __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) != 0U) ETH_MTLQICSR_RXOIE_Pos (24U) HAL_RCC_REV_Y_CSITRIM_Msk (0x7C000000U) SDMMC_OCR_CARD_ECC_DISABLED ((uint32_t)0x00004000U) CCCSR __FLT32_EPSILON__ 1.1920928955078125e-7F32 HRTIM_BMTRGR_TCREP HRTIM_BMTRGR_TCREP_Msk MPU_REGION_NUMBER9 ((uint8_t)0x09) __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_HSI_CONFIG(__STATE__) MODIFY_REG(RCC->CR, RCC_CR_HSION | RCC_CR_HSIDIV , (uint32_t)(__STATE__)) RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) LTDC_IER_LIE_Pos (0U) HRTIM_CMP4R_CMP4R HRTIM_CMP4R_CMP4R_Msk USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) PWR_CPUCR_SBF_D1_Pos (7U) __ULLFRACT_FBIT__ 64 USB_OTG_PCGCR_GATEHCLK_Pos (1U) USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET HRTIM_OENR_TC2OEN HRTIM_OENR_TC2OEN_Msk ETH_MACCR_ARP_Pos (31U) DFSDM_CHCFGR1_DATPACK_Pos (14U) TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk RCC_D2CCIP2R_LPTIM1SEL_Msk (0x7UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) SAI4 ((SAI_TypeDef *) SAI4_BASE) EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk EXTI_FTSR1_TR3_Pos (3U) RAMECC1_Monitor4 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor4_BASE) RCC_CRS_SYNCERR (0x00000008U) SDMMC_ENABLE_IDMA_DOUBLE_BUFF0 (SDMMC_IDMA_IDMAEN | SDMMC_IDMA_IDMABMODE) HRTIM_TIMCR_SYNCRST_Pos (10U) HRTIM_RST1R_RESYNC HRTIM_RST1R_RESYNC_Msk TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos) RCC_APB4LPENR_SAI4LPEN_Pos (21U) DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) HRTIM_EECR2_EE6SRC_Msk (0x3UL << HRTIM_EECR2_EE6SRC_Pos) TIM_BREAKINPUT_BRK2 0x00000002U RCC_PLL1_DIVQ RCC_PLLCFGR_DIVQ1EN HRTIM_FLTINR1_FLT3P HRTIM_FLTINR1_FLT3P_Msk TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS RCC_PLLCKSELR_PLLSRC_CSI RCC_PLLCKSELR_PLLSRC_CSI_Msk SPI_I2SCFGR_I2SDIV_Pos (16U) FDCAN_CCCR_ASM FDCAN_CCCR_ASM_Msk DFSDM_FLTCR1_JEXTSEL_Pos (8U) BDMA_ISR_TCIF3_Pos (13U) ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED CRS_CR_SYNCOKIE_Pos (0U) DMA_SxCR_PINC_Pos (9U) EXTI_LINE30 ((uint32_t)0x1E) ADC_OFR1_SSATE_Msk (0x1UL << ADC_OFR1_SSATE_Pos) FMC_SDTRx_TWR FMC_SDTRx_TWR_Msk TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) RTC_ALARMSUBSECONDMASK_ALL 0x00000000u HRTIM_ADC1R_AD1TDC4_Msk (0x1UL << HRTIM_ADC1R_AD1TDC4_Pos) EP_MPS_32 1U SYSCFG_EXTICR1_EXTI3_PJ ((uint32_t)0x00009000) CARD_V1_X ((uint32_t)0x00000000U) EXTI_PR1_PR17_Msk (0x1UL << EXTI_PR1_PR17_Pos) USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) IS_QSPI_DUMMY_CYCLES(DCY) ((DCY) <= 31U) IS_QSPI_SSHIFT(SSHIFT) (((SSHIFT) == QSPI_SAMPLE_SHIFTING_NONE) || ((SSHIFT) == QSPI_SAMPLE_SHIFTING_HALFCYCLE)) FDCAN_NDAT2_ND57_Msk (0x1UL << FDCAN_NDAT2_ND57_Pos) PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL FMC_SDTRx_TRC FMC_SDTRx_TRC_Msk RCC_D2CFGR_D2PPRE2_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_Pos) MDMA_CTCR_SBURST_Msk (0x7UL << MDMA_CTCR_SBURST_Pos) SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk I2C_FASTMODEPLUS_I2C1 SYSCFG_PMCR_I2C1_FMP RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) RCC_HSICFGR_HSICAL_4 (0x010UL << RCC_HSICFGR_HSICAL_Pos) FDCAN_NDAT1_ND18 FDCAN_NDAT1_ND18_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || ((REQUEST) == I2C_GENERATE_START_READ) || ((REQUEST) == I2C_GENERATE_START_WRITE) || ((REQUEST) == I2C_NO_STARTSTOP)) FDCAN_TTILS_SBCS_Pos (0U) RCC_USART16CLKSOURCE_PLL3 RCC_D2CCIP2R_USART16SEL_1 FMC_BWTRx_ADDSET_3 (0x8UL << FMC_BWTRx_ADDSET_Pos) AHB4LPENR HRTIM_TIMCR_CK_PSC_2 (0x4UL << HRTIM_TIMCR_CK_PSC_Pos) IS_OB_BOOT_ADD_OPTION(VALUE) (((VALUE) == OB_BOOT_ADD0) || ((VALUE) == OB_BOOT_ADD1) || ((VALUE) == OB_BOOT_ADD_BOTH)) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK RCC_PLL1VCIRANGE_3 RCC_PLLCFGR_PLL1RGE_3 RAMECC1_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor3_BASE) SYSCFG_PWRCR_ODEN SYSCFG_PWRCR_ODEN_Msk SPI_FIFO_THRESHOLD_12DATA (0x00000160UL) BDMA_CCR_CT_Msk (0x1UL << BDMA_CCR_CT_Pos) HRTIM_SET2R_EXTVNT1_Pos (21U) HRTIM_MDIER_MCMP2DE_Pos (17U) MDMA_CMDR_MDR_Msk (0xFFFFFFFFUL << MDMA_CMDR_MDR_Pos) IS_OB_USER_TYPE(TYPE) ((((TYPE) & OB_USER_ALL) != 0U) && (((TYPE) & ~OB_USER_ALL) == 0U)) SAI_xCR1_MONO_Pos (12U) HRTIM_ADC1R_AD1EEV1_Pos (5U) __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE HRTIM_BMCR_BMCLK_Pos (2U) BDMA_IFCR_CHTIF0_Pos (2U) TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) SPI_CFG1_TXDMAEN_Pos (15U) OB_SECURE_RDP_NOT_ERASE 0x00000000U GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) SPI_SR_RXWNE_Msk (0x1UL << SPI_SR_RXWNE_Pos) LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT 0U FDCAN_TTILS_SE2S_Pos (13U) HRTIM_FLTINR1_FLT2F_3 (0x8UL << HRTIM_FLTINR1_FLT2F_Pos) FMC_PMEM_MEMHIZ FMC_PMEM_MEMHIZ_Msk FLASH_FLAG_EOP_BANK2 (FLASH_SR_EOP | 0x80000000U) __HAL_SPI_1LINE_RX SPI_1LINE_RX EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk FLASH_OPTCR_OPTSTART_Msk (0x1UL << FLASH_OPTCR_OPTSTART_Pos) USB_OTG_HCCHAR_EPDIR_Pos (15U) __HAL_RCC_PLL3CLKOUT_DISABLE(__RCC_PLL3ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME)) RCC_APB1LLPENR_TIM3LPEN_Pos (1U) IS_EXTI_EDGE_LINE(EDGE) (((EDGE) == EXTI_RISING_EDGE) || ((EDGE) == EXTI_FALLING_EDGE)) STM32H7xx_H  ETH_MACL3L4CR_L4SPIM_Msk (0x1UL << ETH_MACL3L4CR_L4SPIM_Pos) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) ETH_MMCTLPIMSTR_TXLPIUSC_Pos (0U) QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos) HRTIM_EECR1_EE3POL_Msk (0x1UL << HRTIM_EECR1_EE3POL_Pos) RCC_RSR_CPURSTF_Msk (0x1UL << RCC_RSR_CPURSTF_Pos) RCC_CIFR_HSI48RDYF_Pos (5U) EXTI_D3PMR2_MR51_Pos (19U) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET RCC_APB4RSTR_SPI6RST_Msk (0x1UL << RCC_APB4RSTR_SPI6RST_Pos) HRTIM_ADC1R_AD1TARST HRTIM_ADC1R_AD1TARST_Msk TIM_TIM23_ETR_COMP1 (TIM2_AF1_ETRSEL_0) SYSCFG_PMCR_I2C4_FMP SYSCFG_PMCR_I2C4_FMP_Msk SDMMC_CMD_CMDTRANS SDMMC_CMD_CMDTRANS_Msk DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos) TIM_IT_UPDATE TIM_DIER_UIE FDCAN_PSR_EP_Pos (5U) BDMA_ISR_HTIF2_Msk (0x1UL << BDMA_ISR_HTIF2_Pos) USB_OTG_GINTSTS_LPMINT_Pos (27U) HRTIM_IER_FLT3_Pos (2U) USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) xPSR_ICI_IT_2_Pos 25U ETH_MACLMIR_LSI_Msk (0xFFUL << ETH_MACLMIR_LSI_Pos) __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET MDMA_REQUEST_QUADSPI_FIFO_TH ((uint32_t)0x00000016U) RCC_APB4_DIV8 RCC_D3CFGR_D3PPRE_DIV8 EXTI_LINE40 ((uint32_t)0x28) HRTIM_MPER_MPER HRTIM_MPER_MPER_Msk GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) __HAL_RCC_ETH1RX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1RXLPEN)) HRTIM_TIMDIER_CMP2IE HRTIM_TIMDIER_CMP2IE_Msk ETH_DMACSR_REB_Msk (0x7UL << ETH_DMACSR_REB_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk ETH_DMACIER_CDEE ETH_DMACIER_CDEE_Msk SYSCFG_PMCR_I2C2_FMP SYSCFG_PMCR_I2C2_FMP_Msk RAMECC1_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor2_BASE) __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET __EXP(x) __ ##x ##__ RTC_TIMESTAMPPIN_DEFAULT 0x00000000u __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE BDMA_IFCR_CGIF7_Pos (28U) SDMMC_MASK_TXFIFOEIE_Pos (18U) __STDC_UTF_16__ 1 __HAL_RCC_MDIOS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) == 0U) RCC_AHB4LPENR_D3SRAM1LPEN RCC_AHB4LPENR_SRAM4LPEN DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) SAI4_Block_B ((SAI_Block_TypeDef *)SAI4_Block_B_BASE) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE HRTIM_RST2R_EXTVNT3_Pos (23U) SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) FDCAN_RXF1C_F1SA_Msk (0x3FFFUL << FDCAN_RXF1C_F1SA_Pos) FDCAN_TXFQS_TFQPI_Msk (0x1FUL << FDCAN_TXFQS_TFQPI_Pos) __HAL_RCC_ADC12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN); UNUSED(tmpreg); } while(0) __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLL1QCLK) || ((SOURCE) == RCC_MCO1SOURCE_HSI48)) FMC_PATT_ATTHIZ_Msk (0xFFUL << FMC_PATT_ATTHIZ_Pos) RCC_CR_D1CKRDY_Msk (0x1UL << RCC_CR_D1CKRDY_Pos) ADC_CR_LINCALRDYW4_Pos (25U) FLASH_CR_OPERRIE_Pos (22U) DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) RTC_ALARMSUBSECONDMASK_SS14_13 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) RCC_APB1LRSTR_CECRST_Pos (27U) APB4FZ1 SYSCFG_EXTICR4_EXTI15_PI ((uint32_t)0x00008000) DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE RCC_APB1LENR_TIM3EN RCC_APB1LENR_TIM3EN_Msk RCC_CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS RCC_AHB4RSTR_GPIOGRST RCC_AHB4RSTR_GPIOGRST_Msk IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) ADC_CFGR_OVRMOD_Pos (12U) GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) HRTIM_EECR3_EE10F_1 (0x2UL << HRTIM_EECR3_EE10F_Pos) SPDIFRX_CSR_SOB_Pos (24U) EXTI_PR1_PR8 EXTI_PR1_PR8_Msk __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE OTG_FS_IRQn ADC_JDR3_JDATA_16 (0x00010000UL << ADC_JDR3_JDATA_Pos) HAL_FLASH_ERROR_OPE_BANK2 FLASH_FLAG_OPERR_BANK2 PWR_EXTERNAL_SOURCE_SUPPLY PWR_CR3_BYPASS USART_CR3_NACK USART_CR3_NACK_Msk __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART8LPEN) ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) QUADSPI_CCR_ADMODE_Pos (10U) LTDC_SRCR_VBR_Pos (1U) ADC_CR_LINCALRDYW5 ADC_CR_LINCALRDYW5_Msk USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) DAC_CR_CEN1 DAC_CR_CEN1_Msk USART_CR3_RXFTCFG_2 (0x4UL << USART_CR3_RXFTCFG_Pos) FLASH_PRAR_DMEP_Msk (0x1UL << FLASH_PRAR_DMEP_Pos) ETH_MACACR_ATSEN2_Pos (6U) RAMECC1_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor1_BASE) TIM_SMCR_SMS_Pos (0U) RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk EXTI_RTSR1_TR9_Msk (0x1UL << EXTI_RTSR1_TR9_Pos) RTC_BKP_DR1 0x01u DCFG_FRAME_INTERVAL_95 3U SCB_AIRCR_VECTRESET_Msk (1UL ) HRTIM_MCR_SYNCRSTM_Msk (0x1UL << HRTIM_MCR_SYNCRSTM_Pos) HRTIM_MCR_BRSTDMA_0 (0x1UL << HRTIM_MCR_BRSTDMA_Pos) USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk __HAL_RCC_ETH1MAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) != 0U) SDMMC_IT_CKSTOP SDMMC_MASK_CKSTOPIE WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk BDMA_Channel3 ((BDMA_Channel_TypeDef *) BDMA_Channel3_BASE) FDCAN_IE_TEFFE_Msk (0x1UL << FDCAN_IE_TEFFE_Pos) EXTI_RTSR1_TR20 EXTI_RTSR1_TR20_Msk SDMMC_FLAG_TXFIFOE SDMMC_STA_TXFIFOE CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk ETH_MACMDIOAR_CR_DIV14AR ETH_MACMDIOAR_CR_DIV14AR_Msk COMP_OR_AFOPI1 COMP_OR_AFOPI1_Msk RCC_AHB3LPENR_DTCM1LPEN_Pos (28U) TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) RTC_TIMESTAMPEDGE_FALLING RTC_CR_TSEDGE __HAL_PWR_AVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) == PWR_EXTI_LINE_AVD) ? 1UL : 0UL) I2C_CR2_STOP_Pos (14U) USART_CR1_TXFEIE_Pos (30U) HRTIM_MCR_DACSYNC HRTIM_MCR_DACSYNC_Msk USART_CR1_EOBIE USART_CR1_EOBIE_Msk HRTIM_RSTBR_TIMACMP1 HRTIM_RSTBR_TIMACMP1_Msk PWR_WKUPFR_WKUPF3_Msk (0x1UL << PWR_WKUPFR_WKUPF3_Pos) IWDG_PR_PR_Pos (0U) HRTIM_ADC2R_AD2EEV6_Msk (0x1UL << HRTIM_ADC2R_AD2EEV6_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ADC_SMPR2_SMP11_Pos (3U) TPI_DEVTYPE_MajorType_Pos 0U IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) GPIO_NOPULL (0x00000000U) DLYB_CFGR_LNG_Msk (0xFFFUL << DLYB_CFGR_LNG_Pos) short unsigned int GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) FLASH_CR_WRPERRIE_Msk (0x1UL << FLASH_CR_WRPERRIE_Pos) __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT ETH_MACHWF1R_ADDR64_Pos (14U) __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) != 0U) __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET RCC_RSR_WWDG1RSTF RCC_RSR_WWDG1RSTF_Msk ETH_MTLTQDR_TWCSTS ETH_MTLTQDR_TWCSTS_Msk RCC_AHB4RSTR_HSEMRST_Msk (0x1UL << RCC_AHB4RSTR_HSEMRST_Pos) RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk UART_ADVFEATURE_TXINVERT_INIT 0x00000001U __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT FDCAN_TTOCN_GCS_Msk (0x1UL << FDCAN_TTOCN_GCS_Pos) UART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U ETH_MACPFR_HPF_Msk (0x1UL << ETH_MACPFR_HPF_Pos) GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED FLASH_OPTSR_IWDG1_SW_Msk (0x1UL << FLASH_OPTSR_IWDG1_SW_Pos) EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk BDMA_ISR_GIF4_Msk (0x1UL << BDMA_ISR_GIF4_Pos) RAMECC_IER_GIE_Pos (0U) SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk USART_CR2_DIS_NSS USART_CR2_DIS_NSS_Msk MDMA_Channel15 ((MDMA_Channel_TypeDef *)MDMA_Channel15_BASE) HAL_FLASH_ERROR_WRP_BANK2 FLASH_FLAG_WRPERR_BANK2 ETH_MTLTQDR_TWCSTS_Pos (3U) __HAL_RCC_CSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSION) EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk MDMA_CTCR_DBURST_Pos (15U) DAC_SWTRIGR_SWTRIG1_Pos (0U) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) HAL_SD_ERROR_RX_OVERRUN SDMMC_ERROR_RX_OVERRUN __ULFRACT_IBIT__ 0 __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM13)) __HAL_RCC_USART1_CONFIG __HAL_RCC_USART16_CONFIG HRTIM_ADC3R_AD3MPER_Msk (0x1UL << HRTIM_ADC3R_AD3MPER_Pos) ETH_MACSPI2R_SPI2_Pos (0U) IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB) BDMA_CCR_MEM2MEM_Pos (14U) SDMMC_CMD_SD_APP_GET_MID ((uint8_t)44U) RTC_OUTPUT_POLARITY_LOW RTC_CR_POL GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos) ADC_OFR4_OFFSET4_4 (0x0000010UL << ADC_OFR4_OFFSET4_Pos) SYSCFG_CFGR_SRAM4L_Msk (0x1UL << SYSCFG_CFGR_SRAM4L_Pos) DMA_SxCR_EN_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV12 (0x0000C300U) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk EXTI_LINE_75 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk __HAL_MDMA_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CIFCR = (__FLAG__)) DLYB_CFGR_LNG_7 (0x080UL << DLYB_CFGR_LNG_Pos) __HAL_ADC_SMPR1 ADC_SMPR1 EXTI_D1_BASE (EXTI_BASE + 0x0080UL) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET RCC_AHB1ENR_USB1OTGHSULPIEN_Pos (26U) ETH_DMACTCR_TPBL ETH_DMACTCR_TPBL_Msk RCC_CFGR_STOPKERWUCK_Pos (7U) GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk FLASH_CCR_CLR_EOP_Msk (0x1UL << FLASH_CCR_CLR_EOP_Pos) GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk HRTIM_CR2_TDSWU_Msk (0x1UL << HRTIM_CR2_TDSWU_Pos) HRTIM_CR2_TBSWU_Pos (2U) EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk EXTI_RISING_EDGE ((uint32_t)0x00100000) GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) ETH_MACHWF1R_AVSEL_Msk (0x1UL << ETH_MACHWF1R_AVSEL_Pos) GPIO_OTYPER_OT14_Pos (14U) OB_WDG_HW OB_IWDG_HW HRTIM_SET1R_EXTVNT1 HRTIM_SET1R_EXTVNT1_Msk EXTI_PR1_PR9_Msk (0x1UL << EXTI_PR1_PR9_Pos) FMC_BTRx_CLKDIV_Pos (20U) HRTIM_MCR_TECEN_Msk (0x1UL << HRTIM_MCR_TECEN_Pos) SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE __lock_init(lock) __retarget_lock_init(&lock) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT ETH_MACCR_IPG_80BIT ((uint32_t)0x02000000) GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk HSEM_C1ISR_ISF26 HSEM_C1ISR_ISF26_Msk INT_LEAST64_MAX (__INT_LEAST64_MAX__) RTC_DISABLE_BKP_ERASE_ON_TAMPER_2 RTC_TAMPCR_TAMP2NOERASE FDCAN_TTIE_GTDE_Msk (0x1UL << FDCAN_TTIE_GTDE_Pos) ETH_MACLCSR_TLPIST_Msk (0x1UL << ETH_MACLCSR_TLPIST_Pos) DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos) ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk I2S_IT_RXNE I2S_IT_RXP BDMA_CM1AR_MA_Pos (0U) GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk FPU_MVFR0_Divide_Pos 16U SPI_IT_TSERF SPI_IER_TSERFIE USART_CR1_IDLEIE_Pos (4U) USB_OTG_PCGCCTL_GATECLK_Pos (1U) SDMMC_FIFO_FIFODATA_Pos (0U) RCC_SPI1CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 FDCAN_ILS_RF1WL FDCAN_ILS_RF1WL_Msk GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk ADC_OFR1_OFFSET1_21 (0x0200000UL << ADC_OFR1_OFFSET1_Pos) TIM_OCPOLARITY_HIGH 0x00000000U EXTI_LINE3 ((uint32_t)0x03) NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT)) RCC_USART234578CLKSOURCE_HSI (RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_1) ADC_CFGR2_RSHIFT1_Msk (0x1UL << ADC_CFGR2_RSHIFT1_Pos) AHB3LPENR HRTIM_RST2R_EXTVNT7_Msk (0x1UL << HRTIM_RST2R_EXTVNT7_Pos) RCC_D3CCIPR_ADCSEL_0 (0x1UL << RCC_D3CCIPR_ADCSEL_Pos) GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__)) HRTIM_SET1R_TIMEVNT7_Pos (18U) FPU_FPCCR_ASPEN_Pos 31U HRTIM_CPT2CR_TC1SET_Msk (0x1UL << HRTIM_CPT2CR_TC1SET_Pos) __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE SYSCFG_PMCR_I2C2_FMP_Pos (1U) EXTI_EMR2_EM37_Pos (5U) DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) RTC_OR_OUT_RMP_Pos (1U) HRTIM_ADC1R_AD1MC4 HRTIM_ADC1R_AD1MC4_Msk ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk SYSCFG_EXTICR1_EXTI0_PC ((uint32_t)0x00000002) UART_STATE_ENABLE USART_CR1_UE GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk __ARM_FEATURE_FP16_FML USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) TIM_IT_CC4 TIM_DIER_CC4IE ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk IS_RTC_SHIFT_SUBFS(FS) ((FS) <= RTC_SHIFTR_SUBFS) FLASH_SCAR_SEC_AREA_START FLASH_SCAR_SEC_AREA_START_Msk __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT FMC_WAIT_SIGNAL_POLARITY_HIGH (0x00000200U) TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) != 0U) GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) RCC_SAI4BCLKSOURCE_PLL (0x00000000U) FDCAN_TTOCN_GCS_Pos (9U) HRTIM_RSTBR_TIMECMP4_Msk (0x1UL << HRTIM_RSTBR_TIMECMP4_Pos) ETH_MACPPSCR_TRGTMODSEL0_Msk (0x3UL << ETH_MACPPSCR_TRGTMODSEL0_Pos) __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) EXTI_RTSR3_TR85 EXTI_RTSR3_TR85_Msk RCC_CR_HSEON_Pos (16U) ETH_DMACTCR_OSP ETH_DMACTCR_OSP_Msk HRTIM_BDTUPR_TIMCNT HRTIM_BDTUPR_TIMCNT_Msk RTC_OUTPUT_TYPE_PUSHPULL RTC_OR_ALARMOUTTYPE __HAL_RCC_GET_SPI2_SOURCE __HAL_RCC_GET_SPI123_SOURCE __HAL_ADC_SQR1 ADC_SQR1 BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX ADC_JDR1_JDATA_26 (0x04000000UL << ADC_JDR1_JDATA_Pos) GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) USB_OTG_HCSPLT_HUBADDR_Pos (7U) SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM17LPEN) HRTIM_TIMCR_CK_PSC_Msk (0x7UL << HRTIM_TIMCR_CK_PSC_Pos) SPI_CR1_RCRCINI_Msk (0x1UL << SPI_CR1_RCRCINI_Pos) I2C_IT_STOPI I2C_CR1_STOPIE HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID EXTI_D3PMR1_MR15_Msk (0x1UL << EXTI_D3PMR1_MR15_Pos) DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk HRTIM_EECR1_EE2FAST HRTIM_EECR1_EE2FAST_Msk EXTI_EMR2_EM32 EXTI_EMR2_EM32_Msk RCC_RTCCLKSOURCE_HSE_DIV33 (0x00021300U) FDCAN_NDAT2_ND51 FDCAN_NDAT2_ND51_Msk __CHAR16_TYPE__ short unsigned int xPSR_ICI_IT_1_Pos 10U RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) RCC_CIER_HSERDYIE_Pos (3U) PWR_WKUPFR_WKUPF5 PWR_WKUPFR_WKUPF5_Msk ETH_MACTSSR_ATSSTM_Msk (0x1UL << ETH_MACTSSR_ATSSTM_Pos) BDMA_IFCR_CTCIF0_Pos (1U) DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk ETH_DMAMR_PR_2_1 ((uint32_t)0x00001000) FMC_BTRx_CLKDIV_1 (0x2UL << FMC_BTRx_CLKDIV_Pos) SPI_IER_TXTFIE_Pos (4U) RCC_CFGR_RTCPRE_Msk (0x3FUL << RCC_CFGR_RTCPRE_Pos) SDMMC_MASK_DBCKENDIE_Pos (10U) MDMA_REQUEST_DMA2_Stream6_TC ((uint32_t)0x0000000EU) MDMA_CESR_ASE_Pos (10U) USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS TIM_CLOCKSOURCE_ITR4 TIM_TS_ITR4 GPIO_MODER_MODE7_Pos (14U) HRTIM_SET1R_EXTVNT10_Msk (0x1UL << HRTIM_SET1R_EXTVNT10_Pos) __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE DMA_REQUEST_TIM5_CH2 56U SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos) RCC_APB1LRSTR_LPTIM1RST_Pos (9U) USB_OTG_GINTMSK_WUIM_Pos (31U) SAI_PDMDLY_DLYM4R SAI_PDMDLY_DLYM4R_Msk __HAL_RCC_LPUART1_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPUART1AMEN) TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 RCC_D3AMR_SAI4AMEN RCC_D3AMR_SAI4AMEN_Msk SPI_DATASIZE_29BIT (0x0000001CUL) TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) RCC_AHB4ENR_HSEMEN_Pos (25U) FDCAN_IE_RF0NE_Pos (0U) EXTI_FTSR2_TR_Msk (0x5UL << EXTI_FTSR2_TR_Pos) TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) HRTIM_DTR_SDTF HRTIM_DTR_SDTF_Msk SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos) EXTI_PR3_PR86_Pos (22U) UR10 UR11 UR12 UR13 UR14 ADC_OFR3_OFFSET3_7 (0x0000080UL << ADC_OFR3_OFFSET3_Pos) UR16 UR17 USB_OTG_DOEPMSK_AHBERRM_Pos (2U) FDCAN_RWD_WDV_Msk (0xFFUL << FDCAN_RWD_WDV_Pos) I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk RCC_APB2LPENR_SAI1LPEN_Pos (22U) DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) USB_OTG_GOTGCTL_EHEN_Pos (12U) CSR_OFFSET_BB PWR_CSR_OFFSET_BB HRTIM_OUTR_DIDL1 HRTIM_OUTR_DIDL1_Msk DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos) RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk __HAL_RCC_LPTIM3_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) != 0U) PWR_WKUPEPR_WKUPPUPD2_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD2_Pos) TPI_TRIGGER_TRIGGER_Msk (0x1UL ) ETH_MACRXTXSR_LCOL_Msk (0x1UL << ETH_MACRXTXSR_LCOL_Pos) HRTIM_MCR_TBCEN_Msk (0x1UL << HRTIM_MCR_TBCEN_Pos) __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TE0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TE6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TE7 : (uint32_t)0x00000000) I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT() (EXTI_D1->IMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL SPI_MASTER_SS_IDLENESS_03CYCLE (0x00000003UL) TIM_CR2_MMS2_Pos (20U) RCC_AHB3RSTR_JPGDECRST RCC_AHB3RSTR_JPGDECRST_Msk USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk DAC_CR_TSEL2_3 (0x8UL << DAC_CR_TSEL2_Pos) RCC_CIER_PLL1RDYIE_Msk (0x1UL << RCC_CIER_PLL1RDYIE_Pos) TIM_BREAK2_ENABLE TIM_BDTR_BK2E HRTIM_ADC4R_AD4TDC3 HRTIM_ADC4R_AD4TDC3_Msk USART_CR3_RXFTCFG USART_CR3_RXFTCFG_Msk EXTI_IMR3_IM71_Msk (0x1UL << EXTI_IMR3_IM71_Pos) HRTIM_RST2R_CMP2_Msk (0x1UL << HRTIM_RST2R_CMP2_Pos) RCC_APB2ENR_SAI3EN_Pos (24U) RCC_APB4_DIV1 RCC_D3CFGR_D3PPRE_DIV1 HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 SDMMC_CMD_STOP_TRANSMISSION ((uint8_t)12U) PWR_WKUPCR_WKUPC5_Pos (4U) PWR_WKUPEPR_WKUPPUPD6 PWR_WKUPEPR_WKUPPUPD6_Msk RCC_LPTIM345CLKSOURCE_LSI RCC_D3CCIPR_LPTIM345SEL_2 GPIO_AF8_SAI2 ((uint8_t)0x08) RTC_TSTR_HU_Pos (16U) DAC_DHR12RD_DACC1DHR_Pos (0U) GRXSTS_PKTSTS_CH_HALTED 7U FDCAN_TTGTP_TP_Pos (0U) HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT HRTIM_RSTBR_TIMACMP2_Msk (0x1UL << HRTIM_RSTBR_TIMACMP2_Pos) FDCAN_ILS_TSWL_Msk (0x1UL << FDCAN_ILS_TSWL_Pos) BDMA_IFCR_CHTIF1 BDMA_IFCR_CHTIF1_Msk BDMA_IFCR_CHTIF2_Pos (10U) HAL_DMAMUX_REQ_GEN_RISING DMAMUX_RGxCR_GPOL_0 ETH_MMCRAEPR_RXALGNERR_msk (0xFFFFFFFFUL << ETH_MMCRAEPR_RXALGNERR_Pos) ETH_MMCCR_CNTSTOPRO_Pos (1U) HRTIM_BDMUPR_MREP_Msk (0x1UL << HRTIM_BDMUPR_MREP_Pos) ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) NOR_ERROR HAL_NOR_STATUS_ERROR SYSCFG_CFGR_AXISRAML_Pos (15U) FPU_MVFR0_Double_precision_Pos 8U QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk RCC_UART5CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI USART_CR3_TXFTCFG_0 (0x1UL << USART_CR3_TXFTCFG_Pos) HRTIM_ADC3R_AD3MC1 HRTIM_ADC3R_AD3MC1_Msk SPI_DATASIZE_4BIT (0x00000003UL) SDMMC_IT_DTIMEOUT SDMMC_MASK_DTIMEOUTIE RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) ETH_DMACIER_AIE_Msk (0x1UL << ETH_DMACIER_AIE_Pos) __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB2OTGHSRST)) GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk RCC_SAI1CLKSOURCE_PLL3 RCC_D2CCIP1R_SAI1SEL_1 ETH_MACDR_TFCSTS_GENERATEPCP ETH_MACDR_TFCSTS_GENERATEPCP_Msk HRTIM_RST2R_MSTCMP1 HRTIM_RST2R_MSTCMP1_Msk FDCAN_NDAT2_ND57_Pos (25U) RCC_D2CCIP2R_CECSEL_Pos (22U) __BSD_VISIBLE 1 __HAL_RCC_OPAMP_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) != 0U) HRTIM_TIMDIER_RST1DE_Pos (26U) HRTIM_CPT2CR_UPDCPT HRTIM_CPT2CR_UPDCPT_Msk HRTIM_BDTUPR_TIMCMP2_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP2_Pos) HAL_ResumeTick CRC_INPUTDATA_FORMAT_UNDEFINED 0x00000000U USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk SPI_DATASIZE_16BIT (0x0000000FUL) USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) SYSCFG_EXTICR3_EXTI11_PE ((uint32_t)0x00004000) SYSCFG_CFGR_SRAM1L_Pos (12U) SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos) SDMMC_ICR_DCRCFAILC_Pos (1U) RCC_APB1HRSTR_CRSRST_Pos (1U) DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk UART_LINBREAKDETECTLENGTH_10B 0x00000000U GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) SCB_ICSR_VECTPENDING_Pos 12U ADC_OFR2_SSATE_Msk (0x1UL << ADC_OFR2_SSATE_Pos) RCC_APB1LLPENR_USART2LPEN RCC_APB1LLPENR_USART2LPEN_Msk __HAL_RCC_BDMA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) != 0U) __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 RCC_AHB4RSTR_GPIOARST_Pos (0U) MDMA_CTCR_SINC MDMA_CTCR_SINC_Msk RCC_APB1LENR_TIM13EN_Pos (7U) __GNUCLIKE_MATH_BUILTIN_RELOPS  USB_OTG_HCINT_FRMOR_Pos (9U) DMAMUX_CSR_SOF14_Msk (0x1UL << DMAMUX_CSR_SOF14_Pos) DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos) TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk FLASH_SIZE ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0xFFFFU)) ? 0x200000U : ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x0000U)) ? 0x200000U : (((uint32_t)(*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) << 10U))) __XSI_VISIBLE 0 USART_ICR_TXFECF USART_ICR_TXFECF_Msk HRTIM_TIMICR_DLYPRTC HRTIM_TIMICR_DLYPRTC_Msk __HAL_RCC_HRTIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) == 0U) __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED FDCAN_TTOCN_ECS_Pos (1U) HRTIM_SET1R_CMP3_Pos (5U) TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER CEC ((CEC_TypeDef *) CEC_BASE) USART_CR3_RXFTIE USART_CR3_RXFTIE_Msk ETH_DMACMFCR_MFCO_Pos (15U) SPI_CFG2_SSOM_Pos (30U) SDMMC_DPSM_ENABLE SDMMC_DCTRL_DTEN USB_OTG_GLPMCFG_ENBESL_Pos (28U) RTC_SMOOTHCALIB_PLUSPULSES_RESET 0x00000000u USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk RCC_AHB4RSTR_GPIOHRST_Pos (7U) SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk LPTIM3_BASE (D3_APB1PERIPH_BASE + 0x2800UL) ETH_DMACTDLAR_TDESLA_Pos (2U) FLASH_SR_DBECCERR_Pos (26U) EXTI_EMR1_EM17_Pos (17U) FDCAN_NDAT2_ND49 FDCAN_NDAT2_ND49_Msk CR_MSION_BB RCC_CR_MSION_BB RCC_PLLSOURCE_NONE (0x00000003U) USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) HRTIM_ADC1R_AD1TBC2_Pos (15U) FMC_SDTRx_TRAS_Msk (0xFUL << FMC_SDTRx_TRAS_Pos) ETH_MACRXTXSR_EXDEF_Msk (0x1UL << ETH_MACRXTXSR_EXDEF_Pos) LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk UART_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 RCC_APB1LRSTR_I2C1RST RCC_APB1LRSTR_I2C1RST_Msk GPIOH_BASE (D3_AHB1PERIPH_BASE + 0x1C00UL) HRTIM_ICR_SYSFLTC_Msk (0x1UL << HRTIM_ICR_SYSFLTC_Pos) __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) != 0U) BDMA_CCR_EN_Msk (0x1UL << BDMA_CCR_EN_Pos) SDMMC_IT_RXOVERR SDMMC_MASK_RXOVERRIE UART_WORDLENGTH_7B USART_CR1_M1 FLASH_IT_ALL_BANK1 (FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1 | FLASH_IT_RDPERR_BANK1 | FLASH_IT_RDSERR_BANK1 | FLASH_IT_SNECCERR_BANK1 | FLASH_IT_DBECCERR_BANK1 | FLASH_IT_CRCEND_BANK1 | FLASH_IT_CRCRDERR_BANK1) DBGMCU_APB1LFZ1_DBG_I2C1 DBGMCU_APB1LFZ1_DBG_I2C1_Msk DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos) SWPMI_CR_LPBK_Pos (4U) __HAL_RCC_SPI6_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SPI6AMEN) RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1 DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) D1_APB1PERIPH_BASE (PERIPH_BASE + 0x10000000UL) __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) != 0U) LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS RTC_DAYLIGHTSAVING_ADD1H RTC_CR_ADD1H OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 TIM2_AF1_ETRSEL_2 (0x4UL << TIM2_AF1_ETRSEL_Pos) RCC_AHB4RSTR_GPIODRST RCC_AHB4RSTR_GPIODRST_Msk DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE BDMA_FLAG_TC5 ((uint32_t)0x00200000) RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER HRTIM_RST1R_EXTVNT9_Msk (0x1UL << HRTIM_RST1R_EXTVNT9_Pos) MDMA_DEST_BURST_64BEATS ((uint32_t)MDMA_CTCR_DBURST_1 | (uint32_t)MDMA_CTCR_DBURST_2) ETH_MACTTSSNR_TXTSSLO_Msk (0x7FFFFFFFUL << ETH_MACTTSSNR_TXTSSLO_Pos) ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) ETH_MACA3HR_SA_Pos (30U) DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk I2C_ISR_TC_Pos (6U) RCC_APB1LLPENR_UART8LPEN RCC_APB1LLPENR_UART8LPEN_Msk MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_HEX) HRTIM_TIMCR_UPDGAT_3 (0x8UL << HRTIM_TIMCR_UPDGAT_Pos) HRTIM_RSTR_EXTEVNT7 HRTIM_RSTR_EXTEVNT7_Msk SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE FLASH_OPTSR_IO_HSLV_Pos (29U) SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos) RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk ADC_CALFACT_CALFACT_S_7 (0x080UL << ADC_CALFACT_CALFACT_S_Pos) FDCAN_NDAT1_ND11_Pos (11U) ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) RCC_D1CFGR_D1PPRE_0 (0x1UL << RCC_D1CFGR_D1PPRE_Pos) RTC_MONTH_JULY ((uint8_t)0x07) FMC_PATT_ATTHOLD_Msk (0xFFUL << FMC_PATT_ATTHOLD_Pos) SPI_BAUDRATEPRESCALER_2 (0x00000000UL) ETH_MACCR_GPSLCE_Pos (23U) GPIO_MODER_MODE12_Pos (24U) SPI_MASTER_INTERDATA_IDLENESS_15CYCLE (0x000000F0UL) M_SQRT2 1.41421356237309504880 TIM_TIM5_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) OPAMP1_HSOTR_TRIMHSOFFSETP OPAMP1_HSOTR_TRIMHSOFFSETP_Msk HRTIM_ADC2R_AD2TDC3 HRTIM_ADC2R_AD2TDC3_Msk DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk SPI_SR_TXP_Pos (1U) FMC_BCR1_FMCEN_Pos (31U) TIM_TIM15_TI1_TIM3_CH1 TIM_TISEL_TI1SEL_1 TIM_CCER_CC5E_Pos (16U) DWT_CTRL_NUMCOMP_Pos 28U HRTIM_FLTINR2_FLT5SRC_Pos (2U) IS_TIM_REMAP(__RREMAP__) (((__RREMAP__) == TIM_TIM1_ETR_GPIO) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD1) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD2) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD3) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD1) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD2) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD3) || ((__RREMAP__) == TIM_TIM1_ETR_COMP1) || ((__RREMAP__) == TIM_TIM1_ETR_COMP2) || ((__RREMAP__) == TIM_TIM8_ETR_GPIO) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD1) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD2) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD3) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD1) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD2) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD3) || ((__RREMAP__) == TIM_TIM8_ETR_COMP1) || ((__RREMAP__) == TIM_TIM8_ETR_COMP2) || ((__RREMAP__) == TIM_TIM2_ETR_GPIO) || ((__RREMAP__) == TIM_TIM2_ETR_COMP1) || ((__RREMAP__) == TIM_TIM2_ETR_COMP2) || ((__RREMAP__) == TIM_TIM2_ETR_RCC_LSE) || ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSA) || ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSB) || ((__RREMAP__) == TIM_TIM3_ETR_GPIO) || ((__RREMAP__) == TIM_TIM3_ETR_COMP1) || ((__RREMAP__) == TIM_TIM5_ETR_GPIO) || ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSA) || ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSB) || ((__RREMAP__) == TIM_TIM23_ETR_GPIO) || ((__RREMAP__) == TIM_TIM23_ETR_COMP1) || ((__RREMAP__) == TIM_TIM23_ETR_COMP2) || ((__RREMAP__) == TIM_TIM24_ETR_GPIO) || ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSA) || ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSB) || ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSA) || ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSB)) AHB2LPENR HRTIM_MDIER_MREPDE_Msk (0x1UL << HRTIM_MDIER_MREPDE_Pos) RCC_D2CCIP1R_FDCANSEL_Msk (0x3UL << RCC_D2CCIP1R_FDCANSEL_Pos) FMC_PATT_ATTSET_3 (0x08UL << FMC_PATT_ATTSET_Pos) USART_ISR_NE USART_ISR_NE_Msk I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) _REENT_TM(ptr) ((ptr)->_localtime_buf) DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk ETH_DMACTDRLR_TDRL ETH_DMACTDRLR_TDRL_Msk HRTIM_MDIER_MUPDIE HRTIM_MDIER_MUPDIE_Msk RTC_WAKEUPCLOCK_RTCCLK_DIV4 RTC_CR_WUCKSEL_1 EXTI_IMR3_IM66_Pos (2U) __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE RCC_PLLCFGR_PLL3FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL3FRACEN_Pos) I2C_FLAG_TC I2C_ISR_TC RCC_RTCCLKSOURCE_HSE_DIV6 (0x00006300U) RTC_TAMPER_X_TRIGGER (RTC_TAMPER_1_TRIGGER | RTC_TAMPER_2_TRIGGER | RTC_TAMPER_3_TRIGGER) RTC_ALRMBR_HT_Pos (20U) SPI_CFG2_MSSI_Pos (0U) USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk DLYB_CFGR_UNIT_0 (0x01UL << DLYB_CFGR_UNIT_Pos) FLASH_SR_STRBERR_Pos (19U) DMA_REQUEST_HRTIM_TIMER_A 96U GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) CONTROL_nPRIV_Pos 0U DFSDM_FLTISR_ROVRF_Pos (3U) RCC_APB1LLPENR_TIM4LPEN RCC_APB1LLPENR_TIM4LPEN_Msk SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos) SDMMC_VOLTAGE_WINDOW_SD ((uint32_t)0x80100000U) USB_OTG_DCTL_CGINAK_Pos (8U) SDMMC_STA_IDMATE_Pos (27U) RTC_BKP1R RTC_BKP1R_Msk FDCAN_TEST_TX_Pos (5U) HRTIM_ADC1R_AD1EEV3_Pos (7U) HRTIM_ISR_BMPER_Msk (0x1UL << HRTIM_ISR_BMPER_Pos) __used __attribute__((__used__)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos) HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect xPSR_GE_Pos 16U EXTI_FTSR1_TR15 EXTI_FTSR1_TR15_Msk SDMMC_OCR_LOCK_UNLOCK_FAILED ((uint32_t)0x01000000U) GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) == 0U) HRTIM_RST2R_EXTVNT8_Pos (28U) FDCAN_ILE_EINT0 FDCAN_ILE_EINT0_Msk RCC_AHB4ENR_HSEMEN_Msk (0x1UL << RCC_AHB4ENR_HSEMEN_Pos) FDCAN_TTOCN_SWP_Msk (0x1UL << FDCAN_TTOCN_SWP_Pos) RCC_SYSCLK_DIV128 RCC_D1CFGR_D1CPRE_DIV128 SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk EXTI_D3PCR2H_PCS49_Msk (0x3UL << EXTI_D3PCR2H_PCS49_Pos) SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) RAMECC3_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor1_BASE) RCC_SPI3CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos) DMAMUX_CFR_CSOF5_Pos (5U) ETH_DMACCR_MSS_Msk (0x3FFFUL << ETH_DMACCR_MSS_Pos) FDCAN_CCCR_EFBI_Pos (13U) I2C_ICR_OVRCF_Pos (10U) RTC_CR_SUB1H_Pos (17U) SAI_PDMDLY_DLYM1R_2 (0x4UL << SAI_PDMDLY_DLYM1R_Pos) EXTI_FTSR1_TR5_Pos (5U) HRTIM_EECR2_EE7SNS HRTIM_EECR2_EE7SNS_Msk SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE COMP_CFGRx_INMSEL_1 (0x2UL << COMP_CFGRx_INMSEL_Pos) FDCAN_NBTP_NTSEG2 FDCAN_NBTP_NTSEG2_Msk DMA_REQUEST_TIM15_TRIG 107U ADC_OFR1_OFFSET1_9 (0x0000200UL << ADC_OFR1_OFFSET1_Pos) DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) SCB_CLIDR_LOC_Pos 24U EXTI_TRIGGER_FALLING 0x00000002U EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos) MDMA_GISR0_GIF12_Msk (0x1UL << MDMA_GISR0_GIF12_Pos) USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) IS_SDMMC_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFFU) IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) RTC_BKP3R RTC_BKP3R_Msk FDCAN_TTTMK_TICC_Msk (0x7FUL << FDCAN_TTTMK_TICC_Pos) OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 RCC_D3CFGR_D3PPRE_DIV2_Msk (0x1UL << RCC_D3CFGR_D3PPRE_DIV2_Pos) RCC_AHB4RSTR_GPIOJRST RCC_AHB4RSTR_GPIOJRST_Msk SDMMC_ICR_IDMABTCC_Pos (28U) DFSDM_CHCFGR1_SPICKSEL_Pos (2U) __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM3RST) EXTI_LINE86 ((uint32_t)0x56) GPIO_AF9_FDCAN1 ((uint8_t)0x09) FDCAN_TTIR_CSM_Pos (2U) RCC_CRS_NONE (0x00000000U) DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) TIM1_AF1_BKDF1BK0E TIM1_AF1_BKDF1BK0E_Msk _BSD_PTRDIFF_T_  USB_OTG_GLPMCFG_L1SSEN_Pos (7U) RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) SCB_CCSIDR_RA_Pos 29U RCC_UART8CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 RCC_LPUART1CLKSOURCE_PCLK4 RCC_LPUART1CLKSOURCE_D3PCLK1 ETH_MMCTIMR 0x00000110U RCC_AHB3RSTR_DMA2DRST_Pos (4U) HRTIM_MCNTR_MCNTR_Pos (0U) __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT SDMMC_TRANSFER_MODE_BLOCK ((uint32_t)0x00000000U) OTG_FS_WKUP_IRQn ADC_PCSEL_PCSEL_0 (0x00001UL << ADC_PCSEL_PCSEL_Pos) TIM_TIM2_TI4_GPIO 0x00000000U ETH_DMASBMR_FB_Pos (0U) FMC_SDRAM_COLUMN_BITS_NUM_10 (0x00000002U) FDCAN_TTILS_SOGS_Msk (0x1UL << FDCAN_TTILS_SOGS_Pos) ETH_MMCTIR_TXSCOLGPIS ETH_MMCTIR_TXSCOLGPIS_Msk HRTIM_TIMDIER_SET1IE_Pos (9U) RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 HRTIM_IER_FLT3_Msk (0x1UL << HRTIM_IER_FLT3_Pos) GPIO_AF12_FMC ((uint8_t)0x0C) DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos) HRTIM_TIMCR_UPDGAT_1 (0x2UL << HRTIM_TIMCR_UPDGAT_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET MPU_CTRL_ENABLE_Pos 0U FDCAN_ILS_TOOE FDCAN_ILS_TOOE_Msk USART_CR3_TCBGTIE USART_CR3_TCBGTIE_Msk __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE ADC_JDR3_JDATA_13 (0x00002000UL << ADC_JDR3_JDATA_Pos) ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) SDMMC_CMD_SD_ERASE_GRP_START ((uint8_t)32U) JPEG_CR_OFTIE_Pos (3U) __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || ((POL) == RTC_OUTPUT_POLARITY_LOW)) MDMA_CIFCR_CBTIF_Msk (0x1UL << MDMA_CIFCR_CBTIF_Pos) ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) ETH_MTLTQOMR_TTC_32BITS ((uint32_t)0x00000000) HAL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT 1U ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos) HRTIM_TIMICR_SET1C HRTIM_TIMICR_SET1C_Msk COMP_OR_AFOPA8_Pos (1U) USART_ISR_TXE_TXFNF_Msk (0x1UL << USART_ISR_TXE_TXFNF_Pos) HRTIM_RST2R_TIMEVNT1 HRTIM_RST2R_TIMEVNT1_Msk CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) FDCAN_TTILS_IWTS FDCAN_TTILS_IWTS_Msk RTC_TAMPERFILTER_2SAMPLE RTC_TAMPCR_TAMPFLT_0 ADC_SQR2_SQ8_Pos (18U) RCC_SYSCLK_DIV1 RCC_D1CFGR_D1CPRE_DIV1 DMA_HISR_HTIF7_Pos (26U) FMC_BTRx_ACCMOD FMC_BTRx_ACCMOD_Msk GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) SYSCFG_UR2_BOOT_ADD0_Pos (16U) TIM_TIM8_ETR_ADC3_AWD1 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1) ETH_DMADSR_TPS_FETCHING_Msk (0x1UL << ETH_DMADSR_TPS_FETCHING_Pos) ETH_MACIER_LPIIE_Msk (0x1UL << ETH_MACIER_LPIIE_Pos) __LDBL_MAX_10_EXP__ 308 __HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) != 0U) SCB_BASE (SCS_BASE + 0x0D00UL) GPIO_AF0_MCO ((uint8_t)0x00) GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) RCC_AHB4ENR_GPIOKEN_Pos (10U) QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos) SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk CRC_INPUTDATA_INVERSION_NONE 0x00000000U SAI_PDMDLY_DLYM3R_Pos (20U) IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3)) __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART8RST) JPGDEC_BASE (D1_AHB1PERIPH_BASE + 0x3000UL) HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback FMC_BTRx_ADDSET_3 (0x8UL << FMC_BTRx_ADDSET_Pos) SPDIFRX_IDR_ID_Pos (0U) TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) TIM_CR2_OIS2_Pos (10U) USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) EXTI_EMR3_EM66_Msk (0x1UL << EXTI_EMR3_EM66_Pos) ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) HRTIM_IER_FLT5_Pos (4U) MDMA_CBNDTR_BRSUM_Pos (18U) HRTIM_CPT2CR_TD1SET HRTIM_CPT2CR_TD1SET_Msk LTDC_STARTPOSITION LTDC_LxWHPCR_WHSTPOS IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE)) FLASH_CRCCR_CRC_SECT_Msk (0x7UL << FLASH_CRCCR_CRC_SECT_Pos) I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN) ETH_MACHWF1R_DCBEN_Pos (16U) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET EXTI_SWIER2_SWIER51_Msk (0x1UL << EXTI_SWIER2_SWIER51_Pos) BDMA_IFCR_CTEIF2 BDMA_IFCR_CTEIF2_Msk DCMI_SR_VSYNC_Pos (1U) SAI_xCR1_MCKDIV_2 (0x04UL << SAI_xCR1_MCKDIV_Pos) HRTIM_SET2R_RESYNC_Msk (0x1UL << HRTIM_SET2R_RESYNC_Pos) USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk SCB_CTR_IMINLINE_Pos 0U ADC_SQR2_SQ7_Pos (12U) SPI_CR1_HDDIR SPI_CR1_HDDIR_Msk ETH_MACAHR_MBC_LBITS7_0 ((uint32_t)0x01000000) QUADSPI_CR_TCEN_Pos (3U) SYSCFG_CCCSR_EN_Pos (0U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() RTC_ALARM_B RTC_CR_ALRBE PWR_CR1_ALS_LEV1 PWR_CR1_ALS_LEV1_Msk SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS ((uint8_t)22U) ETH_MACWTR_PWE_Pos (8U) ADC_SQR1_SQ1_Pos (6U) GPV_BASE (PERIPH_BASE + 0x11000000UL) ETH_MTLQICSR_RXOIE ETH_MTLQICSR_RXOIE_Msk BDMA_IFCR_CGIF3_Msk (0x1UL << BDMA_IFCR_CGIF3_Pos) FDCAN_ILS_TCFL FDCAN_ILS_TCFL_Msk USART_ISR_RXFF_Msk (0x1UL << USART_ISR_RXFF_Pos) EXTI_FTSR1_TR11_Msk (0x1UL << EXTI_FTSR1_TR11_Pos) ADC_JDR1_JDATA_20 (0x00100000UL << ADC_JDR1_JDATA_Pos) RCC_APB2RSTR_SAI2RST_Pos (23U) RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) HRTIM_REP_REP_Pos (0U) IS_RCC_SWPMI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SWPMI1CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_SWPMI1CLKSOURCE_HSI)) SPI_SR_TXC_Pos (12U) TIM_BDTR_LOCK_Pos (8U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ RCC_PLLCKSELR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_HSE_Pos) HRTIM_RSTBR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP4_Pos) HRTIM_ADC1R_AD1TAC3_Msk (0x1UL << HRTIM_ADC1R_AD1TAC3_Pos) FMC_PMEM_MEMWAIT_3 (0x08UL << FMC_PMEM_MEMWAIT_Pos) __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); } while(0) I2C_ICR_PECCF I2C_ICR_PECCF_Msk RTC_BKP5R RTC_BKP5R_Msk FDCAN_TXFQS_TFFL FDCAN_TXFQS_TFFL_Msk ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) RCC_MCO2SOURCE_CSICLK RCC_CFGR_MCO2_2 FDCAN_TTIE_CERE_Msk (0x1UL << FDCAN_TTIE_CERE_Pos) EXTI_LINE43 ((uint32_t)0x2B) SPDIFRX_DR1_PE_Pos (0U) RNG_CR_CED_Pos (5U) HRTIM_TIMISR_CPT2_Pos (8U) HRTIM_BMCR_BME_Msk (0x1UL << HRTIM_BMCR_BME_Pos) GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) INT64_C(x) __INT64_C(x) ETH_MACTFCR_PLT_MINUS28_Pos (4U) TIM1_AF1_ETRSEL_Msk (0xFUL << TIM1_AF1_ETRSEL_Pos) RCC_UART5CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI DCMI_DR_BYTE2_Pos (16U) FMC_BWTRx_ACCMOD_Pos (28U) SDMMC_ICR_DHOLDC SDMMC_ICR_DHOLDC_Msk QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk ETH_DMACSR_CDE ETH_DMACSR_CDE_Msk SPI_DATASIZE_13BIT (0x0000000CUL) __THROW  __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk ETH_MACPCSR_PWRDWN ETH_MACPCSR_PWRDWN_Msk LSION_BitNumber RCC_LSION_BIT_NUMBER USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk RCC_CIFR_LSECSSF_Pos (9U) TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 RCC_AHB2ENR_D2SRAM1EN_Msk RCC_AHB2ENR_SRAM1EN_Msk __FMC_NAND_ENABLE(__INSTANCE__) ((__INSTANCE__)->PCR |= FMC_PCR_PBKEN) LTDC_HSPOLARITY_AH LTDC_GCR_HSPOL TIM8_AF1_ETRSEL_2 (0x4UL << TIM8_AF1_ETRSEL_Pos) HRTIM_EECR1_EE4SNS HRTIM_EECR1_EE4SNS_Msk BDMA_REQUEST_GENERATOR2 3U RCC_PERIPHCLK_SPI45 (0x00002000U) RCC_SAI23CLKSOURCE_PLL (0x00000000U) HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock HRTIM_MDIER_MCMP4IE_Pos (3U) RCC_APB3_DIV1 RCC_D1CFGR_D1PPRE_DIV1 FDCAN_IE_RF0LE_Msk (0x1UL << FDCAN_IE_RF0LE_Pos) ADC_JDR2_JDATA_17 (0x00020000UL << ADC_JDR2_JDATA_Pos) TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos (16U) HRTIM_CNTR_CNTR HRTIM_CNTR_CNTR_Msk PWR_WKUPEPR_WKUPP6 PWR_WKUPEPR_WKUPP6_Msk __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI_D1->EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) ETH_MACCR_IPC ETH_MACCR_IPC_Msk RTC_BKP7R RTC_BKP7R_Msk SPI_CR1_IOLOCK SPI_CR1_IOLOCK_Msk CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) FDCAN_IR_BO_Msk (0x1UL << FDCAN_IR_BO_Pos) USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM4LPEN) ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) M_LOG2_E _M_LN2 RCC_PLL3DIVR_N3_Pos (0U) BDMA_ISR_GIF5_Pos (20U) GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk MDMA_REQUEST_DMA1_Stream5_TC ((uint32_t)0x00000005U) RCC_SPI6CLKSOURCE_HSE (RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_2) IS_LTDC_VCONFIGSP(__VCONFIGSP__) ((__VCONFIGSP__) <= LTDC_STOPPOSITION) EXTI_LINE_41 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x09U) TIM_TIM23_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) RCC_SPI123CLKSOURCE_PLL3 RCC_D2CCIP1R_SPI123SEL_1 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE(); } while(0) RCC_USART3CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 MDMA_CTCR_SSIZE MDMA_CTCR_SSIZE_Msk UINT_LEAST64_MAX (__UINT_LEAST64_MAX__) OB_BOOT_ADD0 0x01U USB_OTG_EMBEDDED_PHY 2U __FRACT_EPSILON__ 0x1P-15R HRTIM_RSTR_EXTEVNT3_Pos (11U) __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) <= 255U) DMA_SxCR_CT_Pos (19U) TIM_TIM24_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 __has_extension __has_feature FDCANCCU_CREL_SUBSTEP_Msk (0xFUL << FDCANCCU_CREL_SUBSTEP_Pos) RTC_TR_HU_Pos (16U) ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk ADC_JDR3_JDATA_1 (0x00000002UL << ADC_JDR3_JDATA_Pos) HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT 1U QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos) RTC_ALRMASSR_SS_Pos (0U) CRS_ISR_FECAP CRS_ISR_FECAP_Msk HRTIM_ADC1R_AD1MC2_Msk (0x1UL << HRTIM_ADC1R_AD1MC2_Pos) ADC_PCSEL_PCSEL_4 (0x00010UL << ADC_PCSEL_PCSEL_Pos) UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM6RST) RESERVED1 EXTI_EMR2_EM39_Pos (7U) HRTIM_BDTUPR_TIMEEFR1 HRTIM_BDTUPR_TIMEEFR1_Msk RESERVED4 RESERVED5 RESERVED6 RESERVED7 RESERVED8 __SIZEOF_POINTER__ 4 USE_HAL_MDIOS_REGISTER_CALLBACKS 0U FDCAN_CREL_YEAR_Msk (0xFUL << FDCAN_CREL_YEAR_Pos) RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) LPTIM_CFGR2_IN2SEL_Msk (0x3UL << LPTIM_CFGR2_IN2SEL_Pos) ADC_CCR_TSEN ADC_CCR_TSEN_Msk HRTIM_BMCMPR_BMCMPR HRTIM_BMCMPR_BMCMPR_Msk EXTI_RTSR1_TR1_Pos (1U) EXTI_IMR1_IM16_Pos (16U) SYSCFG_UR6_PAEND_BANK1_Pos (16U) __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER HRTIM_TIMCR_TREPU_Msk (0x1UL << HRTIM_TIMCR_TREPU_Pos) RTC_FLAG_INITS RTC_ISR_INITS DBGMCU_APB4FZ1_DBG_LPTIM3_Pos (10U) GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk ETH_MACMDIODR_MD_Msk (0xFFFFUL << ETH_MACMDIODR_MD_Pos) GPIO_OTYPER_OT3_Pos (3U) LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk STM32H743xx_H  QUADSPI_CR_FTHRES_0 (0x1UL << QUADSPI_CR_FTHRES_Pos) BDMA_ISR_TCIF2 BDMA_ISR_TCIF2_Msk USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk __HAL_SDRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SDRAM_STATE_RESET) HRTIM_TIMDIER_CPT2DE_Msk (0x1UL << HRTIM_TIMDIER_CPT2DE_Pos) ETH_MACPPSCR_TRGTMODSEL0 ETH_MACPPSCR_TRGTMODSEL0_Msk EXTI_LINE_64 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK JPEG_CONFR5_NB_Pos (4U) DMAMUX_RGSR_OF2_Pos (2U) USART_RQR_TXFRQ_Pos (4U) DAC_MCR_MODE2_Pos (16U) I2C_OAR1_OA1 I2C_OAR1_OA1_Msk HRTIM_EEFR1_EE5FLTR_Msk (0xFUL << HRTIM_EEFR1_EE5FLTR_Pos) __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) != 0U) RCC_PLL3DIVR_Q3_Pos (16U) USART_ISR_PE_Pos (0U) SCB_CCR_DC_Pos 16U __HAL_RCC_USART6_CONFIG __HAL_RCC_USART16_CONFIG RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) ETH_MACLCSR_LPITXA_Pos (19U) IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) MDMA_CCR_PL_Msk (0x3UL << MDMA_CCR_PL_Pos) PWR_WAKEUP_PIN5_LOW (PWR_WKUPEPR_WKUPP5 | PWR_WKUPEPR_WKUPEN5) RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos) DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos) __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) EXTI_LINE10 ((uint32_t)0x0A) DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB RTC_DR_YU RTC_DR_YU_Msk FDCAN_NDAT1_ND26_Msk (0x1UL << FDCAN_NDAT1_ND26_Pos) IS_SPI_CRC_LENGTH(LENGTH) (((LENGTH) == SPI_CRC_LENGTH_DATASIZE) || ((LENGTH) == SPI_CRC_LENGTH_32BIT) || ((LENGTH) == SPI_CRC_LENGTH_31BIT) || ((LENGTH) == SPI_CRC_LENGTH_30BIT) || ((LENGTH) == SPI_CRC_LENGTH_29BIT) || ((LENGTH) == SPI_CRC_LENGTH_28BIT) || ((LENGTH) == SPI_CRC_LENGTH_27BIT) || ((LENGTH) == SPI_CRC_LENGTH_26BIT) || ((LENGTH) == SPI_CRC_LENGTH_25BIT) || ((LENGTH) == SPI_CRC_LENGTH_24BIT) || ((LENGTH) == SPI_CRC_LENGTH_23BIT) || ((LENGTH) == SPI_CRC_LENGTH_22BIT) || ((LENGTH) == SPI_CRC_LENGTH_21BIT) || ((LENGTH) == SPI_CRC_LENGTH_20BIT) || ((LENGTH) == SPI_CRC_LENGTH_19BIT) || ((LENGTH) == SPI_CRC_LENGTH_18BIT) || ((LENGTH) == SPI_CRC_LENGTH_17BIT) || ((LENGTH) == SPI_CRC_LENGTH_16BIT) || ((LENGTH) == SPI_CRC_LENGTH_15BIT) || ((LENGTH) == SPI_CRC_LENGTH_14BIT) || ((LENGTH) == SPI_CRC_LENGTH_13BIT) || ((LENGTH) == SPI_CRC_LENGTH_12BIT) || ((LENGTH) == SPI_CRC_LENGTH_11BIT) || ((LENGTH) == SPI_CRC_LENGTH_10BIT) || ((LENGTH) == SPI_CRC_LENGTH_9BIT) || ((LENGTH) == SPI_CRC_LENGTH_8BIT) || ((LENGTH) == SPI_CRC_LENGTH_7BIT) || ((LENGTH) == SPI_CRC_LENGTH_6BIT) || ((LENGTH) == SPI_CRC_LENGTH_5BIT) || ((LENGTH) == SPI_CRC_LENGTH_4BIT)) SWIER1 SWIER2 SWIER3 USART_ISR_RXFF_Pos (24U) FDCAN_IR_ELO FDCAN_IR_ELO_Msk DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk RCC_AHB4RSTR_GPIOARST RCC_AHB4RSTR_GPIOARST_Msk FDCAN_ECR_RP_Pos (15U) DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk TIM1_BASE (D2_APB2PERIPH_BASE + 0x0000UL) MDIOS_SR_PERF_Pos (0U) JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos) ETH_DMACMFCR_MFCO ETH_DMACMFCR_MFCO_Msk M_LN10 2.30258509299404568402 SAI_xSLOTR_FBOFF_Pos (0U) FDCAN_IR_PED_Msk (0x1UL << FDCAN_IR_PED_Pos) HRTIM_OUTR_IDLM1_Pos (2U) PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPDS RCC_PERIPHCLK_DFSDM1 (0x00200000U) TIM_DIER_COMIE TIM_DIER_COMIE_Msk TIM17_AF1_BKCMP2P TIM17_AF1_BKCMP2P_Msk AHB1LPENR USART_ISR_RTOF USART_ISR_RTOF_Msk __SACCUM_MAX__ 0X7FFFP-7HK SYSCFG_EXTICR1_EXTI1_PF ((uint32_t)0x00000050) RCC_AHB4RSTR_GPIOERST_Msk (0x1UL << RCC_AHB4RSTR_GPIOERST_Pos) USART_CR3_EIE_Pos (0U) HRTIM_RST1R_TIMEVNT3_Pos (14U) RCC_APB1LLPENR_CECLPEN_Msk (0x1UL << RCC_APB1LLPENR_CECLPEN_Pos) FLASH_CR_SNB_Msk (0x7UL << FLASH_CR_SNB_Pos) EXTI_EMR3_EM64_Pos (0U) __CC_SUPPORTS___INLINE__ 1 DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk ETH_MTLTQUR_UFPKTCNT_Pos (0U) RTC_CALR_CALM RTC_CALR_CALM_Msk ETH_MACPPSTTNR_TRGTBUSY0 ETH_MACPPSTTNR_TRGTBUSY0_Msk ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) __HAL_RCC_AHB4_RELEASE_RESET() (RCC->AHB4RSTR = 0x00U) __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT() EXTI_D1->IMR2 |= (USB_OTG_HS_WAKEUP_EXTI_LINE) TIM_CR1_ARPE_Pos (7U) EXTI_D3PMR1_MR0 EXTI_D3PMR1_MR0_Msk MODE_ANALOG (0x3uL << GPIO_MODE_Pos) HRTIM_OUTR_CHP2_Pos (22U) TIM_TISEL_TI2SEL_Msk (0xFUL << TIM_TISEL_TI2SEL_Pos) __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE EXTI_FTSR1_TR12_Pos (12U) ETH_MACSTNR_TSSS_Pos (0U) DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) FLASH_SIZE_DATA_REGISTER 0x1FF1E880U FDCAN_IR_RF1F_Msk (0x1UL << FDCAN_IR_RF1F_Pos) QUADSPI_CCR_DCYC_Pos (18U) __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI __HAL_I2C_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U SYSCFG_SWITCH_PC2_OPEN SYSCFG_PMCR_PC2SO QUADSPI_CR_TCIE_Pos (17U) RTC_ATAMP_ASYNCPRES_RTCCLK_4 TAMP_ATCR1_ATCKSEL_1 HSEM_C1MISR_MISF28 HSEM_C1MISR_MISF28_Msk HRTIM_ADC2R_AD2TEC2_Pos (28U) HRTIM_SET2R_TIMEVNT5_Msk (0x1UL << HRTIM_SET2R_TIMEVNT5_Pos) FDCAN_IE_TEFNE FDCAN_IE_TEFNE_Msk RAMECC_CR_ECCDEIE RAMECC_CR_ECCDEIE_Msk HRTIM_RST1R_TIMEVNT2 HRTIM_RST1R_TIMEVNT2_Msk FMC_SDRAM_RPIPE_DELAY_2 (0x00004000U) FDCANCCU_CREL_STEP FDCANCCU_CREL_STEP_Msk USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) __ALIGNED(x) __attribute__((aligned(x))) __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE SWPMI_CR_SWPACT_Pos (5U) RCC_AHB3ENR_MDMAEN_Pos (0U) CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk SYSCFG_EXTICR1_EXTI0_PK ((uint32_t)0x0000000A) RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) TIM1_AF2_BK2CMP1P_Pos (10U) I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) ETH_MACMDIOAR_CR_DIV16 ETH_MACMDIOAR_CR_DIV16_Msk USART_CR3_HDSEL USART_CR3_HDSEL_Msk RTC_BKP30R RTC_BKP30R_Msk SPDIFRX_DIR_TLO_Pos (16U) FDCAN_TTLGT_GT_Msk (0xFFFFUL << FDCAN_TTLGT_GT_Pos) ADC_OFR1_OFFSET1_Pos (0U) USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) HRTIM_BMCMPR_BMCMPR_Msk (0xFFFFUL << HRTIM_BMCMPR_BMCMPR_Pos) RCC_AHB2ENR_SDMMC2EN_Pos (9U) FDCANCCU_CREL_SUBSTEP_Pos (20U) GPIO_AF4_CEC ((uint8_t)0x04) __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) != 0U) MPU_CTRL_ENABLE_Msk (1UL ) RCC_D1CFGR_D1CPRE_DIV16_Pos (8U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) __HAL_RCC_HRTIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_HRTIMLPEN) SDMMC_CMD_SD_APP_SET_CER_RES2 ((uint8_t)47U) __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) HRTIM_CPT1CR_TE1RST_Pos (29U) I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) RCC_AHB2ENR_D2SRAM1EN_Pos RCC_AHB2ENR_SRAM1EN_Pos _NOTHROW  GPIO_MODER_MODE4_Pos (8U) EXTI_IMR2_IM52_Msk (0x1UL << EXTI_IMR2_IM52_Pos) TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK OBEX_PCROP OPTIONBYTE_PCROP HRTIM_RST2R_MSTCMP3_Msk (0x1UL << HRTIM_RST2R_MSTCMP3_Pos) __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE PWR_CR1_AVDEN_Msk (0x1UL << PWR_CR1_AVDEN_Pos) HRTIM_BMTRGR_TCCMP2 HRTIM_BMTRGR_TCCMP2_Msk PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos) ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) GPIO_IDR_ID3_Pos (3U) SDMMC_ERROR_CMD_CRC_FAIL ((uint32_t)0x00000001U) SPI_I2SCFGR_FIXCH_Pos (12U) DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk RCC_D1CCIPR_CKPERSEL_1 (0x2UL << RCC_D1CCIPR_CKPERSEL_Pos) HRTIM_OENR_TA2OEN_Msk (0x1UL << HRTIM_OENR_TA2OEN_Pos) GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) RCC_CFGR_SWS_HSI (0x00000000UL) FDCAN_TTOCN_LCKC_Msk (0x1UL << FDCAN_TTOCN_LCKC_Pos) USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) ADC_SMPR1_SMP3_Pos (9U) _Kmax (sizeof (size_t) << 3) SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk SCB_STIR_INTID_Msk (0x1FFUL ) QSPI_TIMEOUT_COUNTER_ENABLE ((uint32_t)QUADSPI_CR_TCEN) HRTIM_EECR1_EE1POL_Msk (0x1UL << HRTIM_EECR1_EE1POL_Pos) USBD_HS_SPEED 0U DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) ETH_MACSPI0R_SPI0 ETH_MACSPI0R_SPI0_Msk FMC_NAND_TypeDef FMC_Bank3_TypeDef EXTI_LINE_1 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x01U) GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) TIM_CCMR3_OC6M_2 (0x4UL << TIM_CCMR3_OC6M_Pos) HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE) ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos) ETH_MACPOCR_ASYNCTRIG_Msk (0x1UL << ETH_MACPOCR_ASYNCTRIG_Pos) USB_OTG_GCCFG_DCDEN_Msk (0x1UL << USB_OTG_GCCFG_DCDEN_Pos) EXTI_D3PMR1_MR0_Pos (0U) USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) FDCAN_TTOCN_TMC_Msk (0x3UL << FDCAN_TTOCN_TMC_Pos) RCC_SYSCLK_DIV512 RCC_D1CFGR_D1CPRE_DIV512 GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk RCC_APB4LPENR_LPTIM4LPEN_Pos (11U) SDMMC_ERROR_INVALID_PARAMETER ((uint32_t)0x08000000U) TIM_CCMR2_CC3S_Pos (0U) HRTIM_TIMDIER_RST2IE_Pos (12U) ETH_DMADSR_RPS_SUSPENDED_Pos (14U) USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) JPEG_CONFR7_NB_Pos (4U) GPIO_AF6_I2C4 ((uint8_t)0x06) PWR_CR1_PLS_LEV3_Pos (5U) IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE)) SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk RCC_RTCCLKSOURCE_HSE_DIV41 (0x00029300U) FLASH_FLAG_CRC_BUSY_BANK2 (FLASH_SR_CRC_BUSY | 0x80000000U) USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk HRTIM_TIMICR_CMP4C_Pos (3U) MDMA_GISR0_GIF8_Pos (8U) DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk FDCAN_NDAT1_ND17_Msk (0x1UL << FDCAN_NDAT1_ND17_Pos) FLASH_BOOT_ADD0_Msk (0xFFFFUL << FLASH_BOOT_ADD0_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) IS_RCC_HSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7FU) RCC_PERIPHCLK_SAI1 (0x00000100U) SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) ETH_MACIVIR_VLP_Pos (18U) __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) GNU C11 10.3.1 20210824 (release) -mcpu=cortex-m7 -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -march=armv7e-m+fp.dp -g3 -O0 -std=gnu11 -ffunction-sections -fdata-sections -fstack-usage RCC_PLLDIV_4 RCC_PLL_DIV4 long long int RTC_CR_ALRBE RTC_CR_ALRBE_Msk RTC_BKP22R_Pos (0U) ETH_MMCRIMR_RXALGNERPIM ETH_MMCRIMR_RXALGNERPIM_Msk TIM_OUTPUTSTATE_DISABLE 0x00000000U TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos) __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_LPTIM1LPEN) ARM_MPU_AP_NONE 0U SYSCFG_SWITCH_PA1 SYSCFG_PMCR_PA1SO SD_CONTEXT_WRITE_MULTIPLE_BLOCK ((uint32_t)0x00000020U) DMA_LISR_DMEIF1_Pos (8U) USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk FDCAN_GFC_RRFE FDCAN_GFC_RRFE_Msk USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) USBx_OUTEP(i) ((USB_OTG_OUTEndpointTypeDef *)(USBx_BASE + USB_OTG_OUT_ENDPOINT_BASE + ((i) * USB_OTG_EP_REG_SIZE))) I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk QSPI_DATA_NONE 0x00000000U RTC_TR_MNT RTC_TR_MNT_Msk RTC_TAMPER_ERASE_BACKUP_ENABLE 0x00000000u DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk RCC_APB3_DIV8 RCC_D1CFGR_D1PPRE_DIV8 __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV32) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV33) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV34) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV35) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV36) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV37) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV38) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV39) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV40) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV41) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV42) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV43) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV44) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV45) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV46) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV47) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV48) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV49) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV50) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV51) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV52) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV53) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV54) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV55) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV56) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV57) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV58) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV59) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV60) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV61) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV62) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV63)) USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk HRTIM_RSTER_TIMBCMP1_Msk (0x1UL << HRTIM_RSTER_TIMBCMP1_Pos) SAI_PDMDLY_DLYM1L_1 (0x2UL << SAI_PDMDLY_DLYM1L_Pos) SPI_I2SCFGR_MCKOE SPI_I2SCFGR_MCKOE_Msk HRTIM_SET1R_EXTVNT8 HRTIM_SET1R_EXTVNT8_Msk USART_CR3_WUFIE_Pos (22U) DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos) SCB_CTR_DMINLINE_Pos 16U DMA_HISR_TCIF4_Pos (5U) ETH_MACCR_CST_Pos (21U) SYSCFG_EXTICR4_EXTI14_PF ((uint32_t)0x00000500) JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk FDCAN_CREL_REL_Pos (28U) DMA_MINC_DISABLE ((uint32_t)0x00000000U) RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) BDMA_CCR_TEIE_Msk (0x1UL << BDMA_CCR_TEIE_Pos) EXTI_IMR3_IM82_Msk (0x1UL << EXTI_IMR3_IM82_Pos) HRTIM_SET2R_RESYNC_Pos (1U) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT TIM_CCER_CC1P_Pos (1U) HRTIM_EECR1_EE5SRC_Msk (0x3UL << HRTIM_EECR1_EE5SRC_Pos) IS_RTC_TAMPER_TRIGGER(__TRIGGER__) (((__TRIGGER__) == RTC_TAMPERTRIGGER_RISINGEDGE) || ((__TRIGGER__) == RTC_TAMPERTRIGGER_FALLINGEDGE) || ((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL) || ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL)) EXTI_PR1_PR4_Msk (0x1UL << EXTI_PR1_PR4_Pos) I2C_CR1_SBC_Pos (16U) HRTIM_RST1R_EXTVNT1_Pos (21U) ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) RTC_CR_COSEL_Pos (19U) _UINT16_T_DECLARED  __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk TIM_SMCR_TS_Pos (4U) HRTIM_ADC2R_AD2TCPER_Pos (21U) FDCAN_TTIR_TXU_Msk (0x1UL << FDCAN_TTIR_TXU_Pos) TIM_EGR_BG_Pos (7U) SPDIFRX_CR_CKSBKPEN_Pos (21U) RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) RAMECC2_BASE (D2_AHB2PERIPH_BASE + 0x3000UL) HRTIM_MDIER_MCMP2DE HRTIM_MDIER_MCMP2DE_Msk MODE_OUTPUT (0x1uL << GPIO_MODE_Pos) EXTI_IMR3_IM68_Pos (4U) __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos) USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) ADC_CR_LINCALRDYW1_Pos (22U) HRTIM_EEFR2_EE9FLTR HRTIM_EEFR2_EE9FLTR_Msk ETH_MACVTR_VTHM_Pos (25U) ETH_MTLRQOMR_RFD ETH_MTLRQOMR_RFD_Msk __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) ETH_MACVIR_VLP ETH_MACVIR_VLP_Msk EXTI_LINE89 ((uint32_t)0x59) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos) EXTI_LINE_56 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) RCC_APB4LPENR_LPTIM3LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM3LPEN_Pos) HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive FDCANCCU_CWD_WDV_Msk (0xFFFFUL << FDCANCCU_CWD_WDV_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETN_Pos) DMA_REQUEST_UART7_RX 79U CoreDebug_DEMCR_MON_EN_Pos 16U TIM15_AF1_BKINP TIM15_AF1_BKINP_Msk UINTPTR_MAX (__UINTPTR_MAX__) RCC_D2CFGR_D2PPRE1_2 (0x4UL << RCC_D2CFGR_D2PPRE1_Pos) ETH_MACVTR_EIVLS ETH_MACVTR_EIVLS_Msk RTC_STOREOPERATION_SET RTC_CR_BKP FMC_SDRAM_RBURST_DISABLE (0x00000000U) __HAL_PWR_AVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) != 0U) TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) MDMA_CCR_BRTIE MDMA_CCR_BRTIE_Msk UART_HALF_DUPLEX_DISABLE 0x00000000U SWPMI_IER_TIE_Msk (0x1UL << SWPMI_IER_TIE_Pos) FDCAN_TTIR_SE1 FDCAN_TTIR_SE1_Msk ETH_MACAHR_MBC_LBITS15_8 ((uint32_t)0x02000000) ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) FMC_SDTRx_TRP_Pos (20U) ETH_MACPFR_VTFE_Msk (0x1UL << ETH_MACPFR_VTFE_Pos) HRTIM_SET2R_EXTVNT9_Pos (29U) TIM_TIM24_ETR_SAI1_FSA (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) UART_FLAG_NE USART_ISR_NE DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) ETH_DMACCARDR_CURRDESAPTR_Pos (0U) IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART6CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART6CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART6CLKSOURCE_CSI) || ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || ((SOURCE) == RCC_USART6CLKSOURCE_HSI)) TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) FDCANCCU_IR_CSC_Msk (0x1UL << FDCANCCU_IR_CSC_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) SDMMC_ERROR_ADDR_OUT_OF_RANGE ((uint32_t)0x02000000U) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) FMC_PMEM_MEMHOLD_7 (0x80UL << FMC_PMEM_MEMHOLD_Pos) DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14_Msk FLASH_FLAG_CRCRDERR_BANK2 (FLASH_SR_CRCRDERR | 0x80000000U) DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) SDMMC_STA_CTIMEOUT_Pos (2U) SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos) RCC_APB1HENR_MDIOSEN RCC_APB1HENR_MDIOSEN_Msk HSEM_C1MISR_MISF31_Msk (0x1UL << HSEM_C1MISR_MISF31_Pos) FDCAN_NBTP_NBRP_Msk (0x1FFUL << FDCAN_NBTP_NBRP_Pos) COMP_OR_AFOPK2_Pos (10U) ETH_MACTFCR_PLT_MINUS144_Msk (0x3UL << ETH_MACTFCR_PLT_MINUS144_Pos) RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL1 ETH_MACWTR_WTO_9KB ((uint32_t)0x00000007) HRTIM_ADC1R_AD1EEV5 HRTIM_ADC1R_AD1EEV5_Msk RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk DCMI_IER_ERR_IE_Pos (2U) ETH_MACA0LR_ADDRLO ETH_MACA0LR_ADDRLO_Msk USART_CR1_TE_Pos (3U) HRTIM_CPT1CR_EXEV5CPT_Pos (6U) SYSCFG_UR12_SECURE SYSCFG_UR12_SECURE_Msk __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED SYSCFG_SWITCH_PA1_CLOSE ((uint32_t)0x00000000) DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos) GPIO_BSRR_BS7_Pos (7U) RCC_D1CFGR_D1PPRE_DIV8_Msk (0x3UL << RCC_D1CFGR_D1PPRE_DIV8_Pos) SPI_CRC_LENGTH_4BIT (0x00030000UL) RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) SYSCFG_EXTICR4_EXTI14_PI ((uint32_t)0x00000800) RTC_STOREOPERATION_RESET 0x00000000u USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) RCC_APB4ENR_COMP12EN_Msk (0x1UL << RCC_APB4ENR_COMP12EN_Pos) DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk FMC_SDSR_RE_Pos (0U) FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) BDMA_CCR_MEM2MEM BDMA_CCR_MEM2MEM_Msk RCC_LPTIM1CLKSOURCE_LSE (RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_1) EXTI_LINE_87 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) FDCAN_IR_RF0W FDCAN_IR_RF0W_Msk TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 HRTIM_ADC2R_AD2TAC3 HRTIM_ADC2R_AD2TAC3_Msk RCC_BDCR_LSEON_Pos (0U) ETH_MACATSSR_AUXTSHI_Msk (0xFFFFFFFFUL << ETH_MACATSSR_AUXTSHI_Pos) __LDBL_MANT_DIG__ 53 HRTIM_ADC3R_AD3TBPER HRTIM_ADC3R_AD3TBPER_Msk __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) USB_MASK_INTERRUPT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->GINTMSK &= ~(__INTERRUPT__)) HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT FDCAN_TTIR_GTE_Pos (9U) __NOR_WRITE NOR_WRITE SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos) DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) ETH_DMACSR_ERI_Pos (11U) HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 SDMMC_IDMA_IDMABACT SDMMC_IDMA_IDMABACT_Msk SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos) HRTIM_BMTRGR_TAEEV7_Pos (27U) EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) DMA_FLAG_TEIF0_4 ((uint32_t)0x00000008U) SPI_MASTER_INTERDATA_IDLENESS_03CYCLE (0x00000030UL) ADC_OFR3_OFFSET3_CH_Pos (26U) USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk __size_t ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk HAL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT 5U BDMA_REQUEST_GENERATOR1 2U IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C4CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C4CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_I2C3CLKSOURCE_CSI)) __HAL_RCC_UART5_CONFIG __HAL_RCC_USART234578_CONFIG RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) FLASH_IT_RDPERR_BANK1 FLASH_CR_RDPERRIE TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 ADC_CR_JADSTP ADC_CR_JADSTP_Msk FDCAN_TSCV_TSC FDCAN_TSCV_TSC_Msk ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk ETH_MACVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACVIR_VLT_CFIDEI_Pos) TPI_FFSR_FtStopped_Pos 1U HRTIM_RSTDR_TIMACMP1 HRTIM_RSTDR_TIMACMP1_Msk USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) M_INVLN2 1.4426950408889633870E0 HRTIM_ADC1R_AD1EEV5_Pos (9U) HSEM_C1ICR_ISC13 HSEM_C1ICR_ISC13_Msk HSEM_KEYR_KEY_Pos (16U) HRTIM_TIMDIER_SET1DE HRTIM_TIMDIER_SET1DE_Msk ETH_MTLRQDR_RRCSTS_READINGDATA_Pos (1U) DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) ETH_MACVTR_EVLS_DONOTSTRIP ((uint32_t)0x00000000) USART_CR1_FIFOEN_Pos (29U) GPIO_AF5_SPI6 ((uint8_t)0x05) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOGRST) HRTIM_RSTER_TIMCCMP2_Msk (0x1UL << HRTIM_RSTER_TIMCCMP2_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U RCC_CICR_LSIRDYC_Pos (0U) __STATIC_INLINE static inline __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) __ADC_DISABLE __HAL_ADC_DISABLE TIM_TIM24_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS HRTIM_CPT1CR_EXEV1CPT HRTIM_CPT1CR_EXEV1CPT_Msk GPIO_AF0_TRACE ((uint8_t)0x00) GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) GPIO_OTYPER_OT11_Pos (11U) DLYB_CFGR_LNG_8 (0x100UL << DLYB_CFGR_LNG_Pos) DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk IS_UART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_8) || ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_4) || ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_2) || ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_3_4) || ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_7_8) || ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_8_8)) __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) { WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); } else { WRITE_REG(CRS->ICR, (__INTERRUPT__)); } } while(0) FDCAN_PSR_LEC_Msk (0x7UL << FDCAN_PSR_LEC_Pos) OPAMP2_CSR_CALSEL_1 (0x2UL << OPAMP2_CSR_CALSEL_Pos) HSEM_C1ISR_ISF24_Pos (24U) HRTIM_OENR_TB2OEN_Msk (0x1UL << HRTIM_OENR_TB2OEN_Pos) RCC_AHB3LPENR_FMCLPEN_Pos (12U) DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE) FDCAN_ILS_TSWL_Pos (16U) FMC_SDRAM_CMD_PALL (0x00000002U) HRTIM_BDMUPR_MCMP1 HRTIM_BDMUPR_MCMP1_Msk IS_RCC_PLLN_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) TIM_TISEL_TI3SEL_1 (0x2UL << TIM_TISEL_TI3SEL_Pos) SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk RTC_TAMPER_2_TRIGGER RTC_TAMPCR_TAMP2TRG TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) INT_FAST64_MAX (__INT_FAST64_MAX__) LTDC_PIXEL_FORMAT_AL44 0x00000006U __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) == 0U) RTC_TAMPCR_TAMP3NOERASE_Pos (23U) SPDIFRX_CSR_CS_Pos (16U) QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk GPIO_MODE_Pos 0u TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) > 0x0UL) TIM5_AF1_ETRSEL_0 (0x1UL << TIM5_AF1_ETRSEL_Pos) RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI3EN) TIM_TIM1_ETR_ADC3_AWD1 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) HSEM_C1ISR_ISF16_Msk (0x1UL << HSEM_C1ISR_ISF16_Pos) LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk __LDBL_HAS_QUIET_NAN__ 1 GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) __HAL_RCC_GET_SPI6_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL))) RTC_FLAG_ALRBF RTC_ISR_ALRBF DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) SYSCFG_PKGR_PKG_Pos (0U) SPI_IER_CRCEIE_Msk (0x1UL << SPI_IER_CRCEIE_Pos) RCC_D3AMR_CRCAMEN RCC_D3AMR_CRCAMEN_Msk HRTIM_RSTDR_TIMECMP1 HRTIM_RSTDR_TIMECMP1_Msk __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) == 0U) UART_IT_ORE 0x0300U DBGMCU_APB1LFZ1_DBG_I2C2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C2_Pos) ETH_MTLRQMPOCR_OVFCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_OVFCNTOVF_Pos) SAI_PDMDLY_DLYM3L_Msk (0x7UL << SAI_PDMDLY_DLYM3L_Pos) HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT 1U FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram HSEM_C1IER_ISE22 HSEM_C1IER_ISE22_Msk HRTIM_ADC2R_AD2EEV7_Msk (0x1UL << HRTIM_ADC2R_AD2EEV7_Pos) FLASH_ACR_LATENCY_13WS (0x0000000DUL) HRTIM_SET1R_TIMEVNT4_Pos (15U) LTDC_BLENDING_FACTOR1_PAxCA 0x00000600U ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) ADC_JDR1_JDATA_3 (0x00000008UL << ADC_JDR1_JDATA_Pos) JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos) HRTIM_OUTR_DLYPRT_2 (0x4UL << HRTIM_OUTR_DLYPRT_Pos) RCC_D2CCIP2R_USBSEL_0 (0x1UL << RCC_D2CCIP2R_USBSEL_Pos) EXTI_EMR2_EM47_Msk (0x1UL << EXTI_EMR2_EM47_Pos) FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk HRTIM_RSTDR_TIMCCMP1 HRTIM_RSTDR_TIMCCMP1_Msk HRTIM_ADC3R_AD3TBRST_Pos (19U) IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) UART_FLAG_RXFNE USART_ISR_RXNE_RXFNE LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk ETH_MACPCSR_RWKPTR_Msk (0x1FUL << ETH_MACPCSR_RWKPTR_Pos) RTC_BKP_DR22 0x16u FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk SYSCFG_EXTICR2_EXTI6_PJ ((uint32_t)0x00000900) DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) RTC_ISR_ALRAWF_Pos (0U) __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED SPI_RXDR_RXDR_Msk (0xFFFFFFFFUL << SPI_RXDR_RXDR_Pos) RTC_SHIFTR_SUBFS_Pos (0U) SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) HSEM_C1IER_ISE28_Msk (0x1UL << HSEM_C1IER_ISE28_Pos) LPTIM_CR_RSTARE LPTIM_CR_RSTARE_Msk __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPDIFRXRST) HRTIM_TIMDIER_RST1DE_Msk (0x1UL << HRTIM_TIMDIER_RST1DE_Pos) CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos) USB_OTG_HS USB1_OTG_HS RCC_PLL1FRACR_FRACN1_Msk (0x1FFFUL << RCC_PLL1FRACR_FRACN1_Pos) HRTIM_TIMICR_CPT2C_Msk (0x1UL << HRTIM_TIMICR_CPT2C_Pos) MDMA_Channel8_BASE (MDMA_BASE + 0x00000240UL) DBGMCU_APB1LFZ1_DBG_LPTIM1 DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk __ARM_NEON__ __HAL_RCC_UART7_CONFIG __HAL_RCC_USART234578_CONFIG RTC_ALRMAR_WDSEL_Pos (30U) EXTI_D3PMR2_MR50_Msk (0x1UL << EXTI_D3PMR2_MR50_Pos) SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV ETH_DMAISR_MACIS_Pos (17U) FDCAN_ILS_RF0LL FDCAN_ILS_RF0LL_Msk RCC_HCLK_DIV128 RCC_D1CFGR_HPRE_DIV128 ETH_MACTSCR_TSENALL_Pos (8U) CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos) RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) SPI_CRCCALCULATION_ENABLE SPI_CFG1_CRCEN HSEM_C1ICR_ISC21 HSEM_C1ICR_ISC21_Msk RCC_SAI3CLKSOURCE_PLL3 RCC_SAI23CLKSOURCE_PLL3 ETH_MACVTR_VL_VID ETH_MACVTR_VL_VID_Msk RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) EXTI_PR1_PR1_Pos (1U) DFSDM_CHDATINR_INDAT1_Pos (16U) GPIO_OSPEEDR_OSPEED12_Pos (24U) __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 LPTIM_CFGR_TRIGEN_Pos (17U) __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) == 0U) ETH_DMACCATBR_CURTBUFAPTR ETH_DMACCATBR_CURTBUFAPTR_Msk pRegv HRTIM_TIMICR_SET2C_Msk (0x1UL << HRTIM_TIMICR_SET2C_Pos) EXTI_FTSR2_TR49_Msk (0x1UL << EXTI_FTSR2_TR49_Pos) CEC_ISR_TXERR_Pos (11U) ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk GPIO_PIN_11 ((uint16_t)0x0800) __HAL_RCC_ETH1TX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) == 0U) BDMA_CCR_EN_Pos (0U) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE FDCAN_NDAT2_ND61_Pos (29U) TIM_TIM8_ETR_ADC2_AWD2 (TIM8_AF1_ETRSEL_2) DEFAULT_POLYNOMIAL_ENABLE ((uint8_t)0x00U) ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) GPIO_AF3_DFSDM1 ((uint8_t)0x03) QUADSPI_SR_BUSY_Pos (5U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM13RST) _RETARGETABLE_LOCKING 1 RCC_AHB4LPENR_SRAM4LPEN_Pos (29U) EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) FMC_SR_FEMPT_Pos (6U) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) __HAL_RCC_LPTIM5_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM5RST) SPI_CRC_LENGTH_26BIT (0x00190000UL) JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos) RTC_CR_BYPSHAD_Pos (5U) EXTI_D3PCR1L_PCS5_Pos (10U) USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) TIM_IT_BREAK TIM_DIER_BIE EXTI_LINE23 ((uint32_t)0x17) FMC_SDCRx_WP_Pos (9U) HSEM_C1ICR_ISC6 HSEM_C1ICR_ISC6_Msk __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg))) SCB_CLIDR_LOUU_Pos 27U USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos) SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) HRTIM_SET2R_EXTVNT2_Msk (0x1UL << HRTIM_SET2R_EXTVNT2_Pos) HSEM_C1ICR_ISC30_Pos (30U) ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) HRTIM_RST2R_MSTCMP1_Pos (8U) HRTIM_MISR_MCMP1_Pos (0U) FDCAN_TTIE_TTMIE FDCAN_TTIE_TTMIE_Msk HRTIM_SET2R_UPDATE_Msk (0x1UL << HRTIM_SET2R_UPDATE_Pos) RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk DFSDM_CHCFGR1_SCDEN_Pos (5U) RCC_APB1LENR_I2C3EN RCC_APB1LENR_I2C3EN_Msk SCB_CCSIDR_LINESIZE_Pos 0U HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk ___int_least16_t_defined 1 ETH_MACL4AR_L4DP_Pos (16U) QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos) __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) FDCAN_NDAT1_ND4 FDCAN_NDAT1_ND4_Msk TIM17_AF1_BKDF1BK2E_Msk (0x1UL << TIM17_AF1_BKDF1BK2E_Pos) ADC_IER_OVRIE_Pos (4U) __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) TIM_SMCR_ETF_Pos (8U) RCC_APB1LRSTR_USART3RST_Pos (18U) EXTI_RTSR1_TR3_Pos (3U) SYSCFG_EXTICR2_EXTI5_PE ((uint32_t)0x00000040) HRTIM_BDMUPR_MICR_Pos (1U) HRTIM_MCR_SYNCSTRTM_Msk (0x1UL << HRTIM_MCR_SYNCSTRTM_Pos) ETH_MACHWF2R_TXQCNT_Pos (6U) SYSCFG_CCCR_PCC_Msk (0xFUL << SYSCFG_CCCR_PCC_Pos) __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) != 0U) HRTIM_OENR_TC2OEN_Msk (0x1UL << HRTIM_OENR_TC2OEN_Pos) __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) == 0U) __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE _SYS__TYPES_H  __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP) SDMMC_STA_BUSYD0_Pos (20U) IS_QSPI_DATA_MODE(MODE) (((MODE) == QSPI_DATA_NONE) || ((MODE) == QSPI_DATA_1_LINE) || ((MODE) == QSPI_DATA_2_LINES) || ((MODE) == QSPI_DATA_4_LINES)) __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE SYSCFG_EXTICR4_EXTI12_PB ((uint32_t)0x00000001) USBH_HS_SPEED 0U FLASH_CR_LOCK FLASH_CR_LOCK_Msk DMA2D_OCOLR_GREEN_3_Pos (5U) EXTI_GPIO ((0x04UL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) TIM16_AF1_BKCMP1P_Pos (10U) EXTI_RTSR3_TR86_Pos (22U) FDCAN_TTIE_SMCE FDCAN_TTIE_SMCE_Msk HRTIM_IER_FLT2 HRTIM_IER_FLT2_Msk __ARM_FEATURE_FMA 1 RCC_CR_CSION_Msk (0x1UL << RCC_CR_CSION_Pos) ETH_MTLTQDR_TRCSTS_Pos (1U) MDMA_GISR0_GIF14 MDMA_GISR0_GIF14_Msk HRTIM_TIMDIER_UPDDE HRTIM_TIMDIER_UPDDE_Msk RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) TIM_TISEL_TI4SEL_Pos (24U) EXTI_LINE_72 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk FDCAN_PSR_BO_Msk (0x1UL << FDCAN_PSR_BO_Pos) DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos) __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention MDMA_IT_BFTC ((uint32_t)MDMA_CCR_TCIE) __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) ADC_IER_AWD3IE_Pos (9U) DAC1_CHANNEL_2 DAC_CHANNEL_2 QSPI_ALTERNATE_BYTES_2_LINES ((uint32_t)QUADSPI_CCR_ABMODE_1) D2_AXISRAM_BASE (0x10000000UL) DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos) HRTIM_ODSR_TD2ODS_Msk (0x1UL << HRTIM_ODSR_TD2ODS_Pos) ETH_MACSTSUR_TSS_Pos (0U) ADC_CFGR2_RSHIFT3_Pos (13U) SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk LTDC_LIPCR_LIPOS_Pos (0U) RCC_APB2LPENR_TIM1LPEN_Pos (0U) FDCAN_NDAT2_ND54_Pos (22U) DMA_SxCR_TRBUFF_Msk (0x1UL << DMA_SxCR_TRBUFF_Pos) HRTIM_MCR_SYNC_OUT_Pos (12U) SDMMC_CMD_HS_SWITCH ((uint8_t)6U) SPI_CFG1_MBR SPI_CFG1_MBR_Msk DWT_BASE (0xE0001000UL) RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) MDMA_IT_BT ((uint32_t)MDMA_CCR_BTIE) __HAL_LTDC_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__)) SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos) RCC_PERIPHCLK_I2C4 (0x00000010U) ETH_DMACRCR_RPBL_1PBL ((uint32_t)0x00010000) RCC_D2CCIP2R_LPTIM1SEL_2 (0x4UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) HAL_DMAMUX2_REQ_GEN_SPI6_IT 23U SDMMC_CLKCR_BUSSPEED SDMMC_CLKCR_BUSSPEED_Msk EXTI_LINE5 ((uint32_t)0x05) RCC_APB1LLPENR_I2C1LPEN_Pos (21U) __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS EXTI_D3PCR2H_PCS52_Msk (0x3UL << EXTI_D3PCR2H_PCS52_Pos) SPI_RXDR_RXDR SPI_RXDR_RXDR_Msk SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos) ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) ETH_MTLTQDR_TRCSTS_Msk (0x3UL << ETH_MTLTQDR_TRCSTS_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) HRTIM1_TIMD_BASE (HRTIM1_BASE + 0x00000200UL) FMC_PMEM_MEMWAIT_5 (0x20UL << FMC_PMEM_MEMWAIT_Pos) RCC_APB4LPENR_LPTIM2LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM2LPEN_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) USB_OTG_DOEPINT_BERR_Msk (0x1UL << USB_OTG_DOEPINT_BERR_Pos) __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) __HAL_PWR_CLEAR_WAKEUPFLAG(__FLAG__) SET_BIT(PWR->WKUPCR, (__FLAG__)) HAL_DBGMCU_EnableDBGSleepMode ETH_MACTSSR_TSTRGTERR0_Msk (0x1UL << ETH_MACTSSR_TSTRGTERR0_Pos) EXTI_SWIER1_SWIER20_Pos (20U) FDCAN_ILS_TEFFL_Pos (14U) RTC_TAMPCR_TAMPFLT_Pos (11U) BDMA_CCR_MINC BDMA_CCR_MINC_Msk DAC_CR_WAVE2 DAC_CR_WAVE2_Msk RCC_APB1LENR_TIM14EN_Pos (8U) __HAL_I2C_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) M_E 2.7182818284590452354 __ARM_FEATURE_FP16_VECTOR_ARITHMETIC MDMA_CTBR_TSEL_Msk (0xFFUL << MDMA_CTBR_TSEL_Pos) DCMI_ESUR_LSU_Pos (8U) ETH_MACMDIOAR_CR_DIV12AR_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV12AR_Pos) FLASH_IT_RDSERR_BANK2 (FLASH_CR_RDSERRIE | 0x80000000U) HSEM_C1ICR_ISC19 HSEM_C1ICR_ISC19_Msk RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) SPDIF_RX_IRQn USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) EXTI_EMR1_EM14_Pos (14U) RTC_DAYLIGHTSAVING_SUB1H RTC_CR_SUB1H __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) != 0U) TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) FDCAN2_IT1_IRQn HRTIM_FLTINR1_FLT1P HRTIM_FLTINR1_FLT1P_Msk DMA2D_LWR_LW_Pos (0U) ETH_MACPOCR_PTOEN ETH_MACPOCR_PTOEN_Msk ADC_PCSEL_PCSEL_3 (0x00008UL << ADC_PCSEL_PCSEL_Pos) RCC_RTCCLKSOURCE_HSE_DIV57 (0x00039300U) RCC_CIER_CSIRDYIE_Msk (0x1UL << RCC_CIER_CSIRDYIE_Pos) USART_CR3_IREN_Pos (1U) RCC_LPTIM4CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) FDCAN_TTOCN_ECS_Msk (0x1UL << FDCAN_TTOCN_ECS_Pos) HRTIM_RST2R_MSTPER_Msk (0x1UL << HRTIM_RST2R_MSTPER_Pos) JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos) FMC_BCRx_MTYP_Pos (2U) SDMMC_ERROR_NONE ((uint32_t)0x00000000U) HRTIM_ICR_BMPERC_Msk (0x1UL << HRTIM_ICR_BMPERC_Pos) SDMMC_HSPEED_CLK_DIV ((uint8_t)0x2) SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk ETH_MACISR_TXSTSIS ETH_MACISR_TXSTSIS_Msk EXTI_SWIER3_SWIER85_Msk (0x1UL << EXTI_SWIER3_SWIER85_Pos) ETH_DMACSR_TBU ETH_DMACSR_TBU_Msk HAL_SD_CARD_DISCONNECTED 0x00000008U TIM_DMABASE_CR2 0x00000001U PWR_FLAG_VBATL (0x17U) FDCAN_IR_RF1L_Pos (7U) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk __HAL_DMA_ENABLE(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= DMA_SxCR_EN) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= BDMA_CCR_EN)) IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) OPAMP_CSR_OPAHSM OPAMP_CSR_OPAHSM_Msk SAI_PDMCR_CKEN3_Pos (10U) OPAMP_OTR_TRIMOFFSETP_Pos (8U) _RAND48_SEED_0 (0x330e) FLASH_CRCCR_ALL_BANK FLASH_CRCCR_ALL_BANK_Msk HRTIM_CPT1CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV10CPT_Pos) LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk IS_RCC_LPUART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_LPUART1CLKSOURCE_D3PCLK1) || ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPUART1CLKSOURCE_CSI) || ((SOURCE) == RCC_LPUART1CLKSOURCE_LSE) || ((SOURCE) == RCC_LPUART1CLKSOURCE_HSI)) OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk EXTI_LINE66 ((uint32_t)0x42) HRTIM_MCR_TACEN_Pos (17U) RCC_DBP_TIMEOUT_VALUE (100U) HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 USB_OTG_HCINTMSK_STALLM_Pos (3U) AHB2RSTR RTC_TAMPCR_TAMP3TRG_Pos (6U) HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 SDMMC_RESP2_CARDSTATUS2_Pos (0U) __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__) do{ (__HANDLE__)->Instance->WPR = 0xFFU; } while(0u) MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos) WCHAR_MIN (__WCHAR_MIN__) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE IWDG1_BASE (D3_APB1PERIPH_BASE + 0x4800UL) ADC_IER_EOCIE_Pos (2U) USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos) HSEM_C1IER_ISE0 HSEM_C1IER_ISE0_Msk LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) _WCHAR_T_DEFINED_  FMC_BWTRx_ACCMOD_1 (0x2UL << FMC_BWTRx_ACCMOD_Pos) FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos) EXTI_D3PCR1L_PCS2_Msk (0x3UL << EXTI_D3PCR1L_PCS2_Pos) __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE)) USART_ICR_LBDCF_Pos (8U) IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || ((MODE) == I2C_AUTOEND_MODE) || ((MODE) == I2C_SOFTEND_MODE)) IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) BDMA_IFCR_CTEIF6_Pos (27U) HSEM_C1IER_ISE19_Msk (0x1UL << HSEM_C1IER_ISE19_Pos) RCC_AHB3LPENR_JPGDECLPEN_Msk (0x1UL << RCC_AHB3LPENR_JPGDECLPEN_Pos) DLYB_CFGR_LNG_6 (0x040UL << DLYB_CFGR_LNG_Pos) HRTIM_TIMISR_RST_Pos (13U) HRTIM_ODISR_TE1ODIS_Pos (8U) SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos) __UINT_LEAST8_MAX__ 0xff RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos) SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk SDMMC_INIT_CLK_DIV ((uint8_t)0xFA) TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos) EXTI_D3PMR2_MR41_Msk (0x1UL << EXTI_D3PMR2_MR41_Pos) USB_OTG_HCINT_NAK_Pos (4U) __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE RCC_QSPICLKSOURCE_D1HCLK (0x00000000U) HRTIM_EECR1_EE1SNS_Msk (0x3UL << HRTIM_EECR1_EE1SNS_Pos) FPU_FPCCR_BFRDY_Pos 6U ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c SDMMC_IDMA_IDMABACT_Pos (2U) RNG_IRQn __HAL_RCC_TIM17_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); UNUSED(tmpreg); } while(0) EXTI_EMR2_EM62_Pos (30U) TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) ETH_DMACIER_TBUE_Pos (2U) FLASH_CCR_CLR_PGSERR_Pos (18U) RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos) ETH_DMAMR_PR_6_1 ((uint32_t)0x00005000) IS_FLASH_IT_BANK2(IT) (((IT) & FLASH_IT_ALL_BANK2) == (IT)) ETH_MACPOCR_ASYNCTRIG_Pos (4U) __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) DMA_PRIORITY_LOW ((uint32_t)0x00000000U) ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) UART_WORDLENGTH_8B 0x00000000U ETH_DMACTDRLR_TDRL_Msk (0x3FFUL << ETH_DMACTDRLR_TDRL_Pos) DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) RCC_BDCR_LSEBYP_Pos (2U) HRTIM_RSTCR_TIMACMP2 HRTIM_RSTCR_TIMACMP2_Msk __HAL_PWR_GET_WAKEUPFLAG(__FLAG__) ((PWR->WKUPFR & (__FLAG__)) ? 0 : 1) __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) DBGMCU_CR_DBG_CKD1EN_Pos (21U) ETH_MMCRIR_RXLPITRCIS_Msk (0x1UL << ETH_MMCRIR_RXLPITRCIS_Pos) RCC_D1CFGR_D1PPRE_DIV4_Pos (4U) PWR_CPUCR_RUN_D3 PWR_CPUCR_RUN_D3_Msk GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk OB_BOOT_ADD_BOTH 0x03U GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) FDCAN_RXF0S_F0F_Pos (24U) SYSCFG_PMCR_I2C_PB7_FMP_Pos (5U) FDCAN_NDAT1_ND29 FDCAN_NDAT1_ND29_Msk HRTIM_RST2R_EXTVNT5_Pos (25U) FMC_SDTRx_TXSR_Msk (0xFUL << FMC_SDTRx_TXSR_Pos) FLASH_CR_WRPERRIE_Pos (17U) HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT FDCAN_IR_BO FDCAN_IR_BO_Msk ETH_MACPOCR_DN_Msk (0xFFUL << ETH_MACPOCR_DN_Pos) DMA_SxCR_TRBUFF_Pos (20U) SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) IS_BDMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT) BDMA_IFCR_CGIF1 BDMA_IFCR_CGIF1_Msk RCC_LPTIM3CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 HRTIM_RSTCR_TIMECMP4_Pos (30U) HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) ADC_CALFACT2_LINCALFACT_26 (0x04000000UL << ADC_CALFACT2_LINCALFACT_Pos) SAI_PDMDLY_DLYM4L_Pos (24U) FDCAN_CCCR_INIT_Msk (0x1UL << FDCAN_CCCR_INIT_Pos) ETH_MTLRQOMR_RFA_Pos (8U) HRTIM_ADC4R_AD4TDPER HRTIM_ADC4R_AD4TDPER_Msk SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS_OUT2 NAN (__builtin_nanf("")) TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk RCC_APB4ENR_I2C4EN_Pos (7U) SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos) DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) RCC_SYSCLK_DIV16 RCC_D1CFGR_D1CPRE_DIV16 RCC_UART8CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE EXTI_EMR1_EM1_Pos (1U) __HAL_RTC_ALARMB_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE)) __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM RCC_PERIPHCLK_USART16 (0x00000001U) FMC_SDTRx_TRCD_Msk (0xFUL << FMC_SDTRx_TRCD_Pos) RTC_CALIBOUTPUT_512HZ 0x00000000u FLASH_SR_WRPERR_Pos (17U) RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) ETH_MACISR_PMTIS_Pos (4U) HRTIM_DTR_DTF_8 (0x100UL << HRTIM_DTR_DTF_Pos) DFSDM_FLTCR1_JSWSTART_Pos (1U) EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk MDMA_CTCR_TRGM MDMA_CTCR_TRGM_Msk TIM_LOCKLEVEL_OFF 0x00000000U CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk RCC_USART1CLKSOURCE_D2PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 FDCAN_TTTMK_TICC FDCAN_TTTMK_TICC_Msk USART_ISR_TC USART_ISR_TC_Msk ETH_MACHWF2R_AUXSNAPNUM_Pos (28U) HRTIM_RSTCR_TIMECMP2 HRTIM_RSTCR_TIMECMP2_Msk GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) RCC_D3AMR_SAI4AMEN_Pos (21U) GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) FDCAN_RXF1S_F1GI FDCAN_RXF1S_F1GI_Msk IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= (RTC_PRER_PREDIV_S >> RTC_PRER_PREDIV_S_Pos)) HRTIM_OENR_TD2OEN_Msk (0x1UL << HRTIM_OENR_TD2OEN_Pos) I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || ((EDGE) == RTC_TIMESTAMPEDGE_FALLING)) RCC_APB1LRSTR_TIM5RST_Msk (0x1UL << RCC_APB1LRSTR_TIM5RST_Pos) SYSCFG_EXTICR3_EXTI9_PF ((uint32_t)0x00000050) RCC_SPI2CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk HSEM_C1MISR_MISF22_Msk (0x1UL << HSEM_C1MISR_MISF22_Pos) LTDC_TWCR_TOTALW_Pos (16U) EXTI_IMR2_IM63_Msk (0x1UL << EXTI_IMR2_IM63_Pos) ETH_DMACRDTPR_RDT_Pos (2U) DMA_REQUEST_GENERATOR6 7U CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk HRTIM_TIMISR_CMP1 HRTIM_TIMISR_CMP1_Msk _SIZE_T_DECLARED  SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk BDMA_ISR_TEIF6_Pos (27U) __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET HRTIM_TIMDIER_REPDE_Msk (0x1UL << HRTIM_TIMDIER_REPDE_Pos) ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) BDMA_IFCR_CGIF1_Msk (0x1UL << BDMA_IFCR_CGIF1_Pos) USB_OTG_GINTMSK_MMISM_Pos (1U) FDCAN_HPMS_FLST_Msk (0x1UL << FDCAN_HPMS_FLST_Pos) HRTIM_EECR1_EE1SNS_Pos (3U) HRTIM_RST1R_MSTPER_Msk (0x1UL << HRTIM_RST1R_MSTPER_Pos) SPDIFRX_DR0_U_Pos (26U) RAMECC3_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor2_BASE) USB_OTG_DCTL_TCTL_Pos (4U) GPIO_AF10_CRS_SYNC ((uint8_t)0x0A) ETH_MACTSCR_TSIPV4ENA ETH_MACTSCR_TSIPV4ENA_Msk HRTIM_FLTINR1_FLT3SRC_Pos (18U) RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) RTC_TAMPERTRIGGER_FALLINGEDGE 0x02u USART_RTOR_RTO_Pos (0U) FDCAN_NDAT2_ND33 FDCAN_NDAT2_ND33_Msk RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk PWR_CR1_ALS_LEV3_Msk (0x3UL << PWR_CR1_ALS_LEV3_Pos) IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) USE_HAL_DSI_REGISTER_CALLBACKS 0U GPIO_PIN_10 ((uint16_t)0x0400) __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS ETH_MACTTSSNR_TXTSSMIS ETH_MACTTSSNR_TXTSSMIS_Msk GPIO_AF3_LPTIM5 ((uint8_t)0x03) GPIOG_PIN_AVAILABLE GPIO_PIN_All CR_PLLON_BB RCC_CR_PLLON_BB COMP_CFGRx_POLARITY COMP_CFGRx_POLARITY_Msk TIM_FLAG_CC3OF TIM_SR_CC3OF USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) RTC_ALRMAR_PM_Pos (22U) UART_ADDRESS_DETECT_4B 0x00000000U SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos) EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk DMA_HIFCR_CFEIF4_Pos (0U) RTC_BKP7R_Pos (0U) BDMA_ISR_HTIF3 BDMA_ISR_HTIF3_Msk DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) __HAL_RCC_TIM15_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) == 0U) WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) RCC_PLL1DIVR_R1 RCC_PLL1DIVR_R1_Msk IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos) EXTI_FTSR1_TR9_Pos (9U) ETH_MACISR_RXSTSIS ETH_MACISR_RXSTSIS_Msk DBGMCU_APB2FZ1_DBG_TIM16 DBGMCU_APB2FZ1_DBG_TIM16_Msk FDCAN_TTILS_IWTS_Msk (0x1UL << FDCAN_TTILS_IWTS_Pos) DMA_FLAG_TCIF0_4 ((uint32_t)0x00000020U) FDCANCCU_CREL_DAY_Pos (0U) OB_IWDG_STDBY_FREEZE 0x00000000U DBGMCU_APB2FZ1_DBG_TIM16_Pos (17U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH RTC_FLAG_TAMP3F RTC_ISR_TAMP3F RCC_CIER_PLL1RDYIE_Pos (6U) RCC_D3CCIPR_LPUART1SEL_Pos (0U) __GNUC_PATCHLEVEL__ 1 IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) (((ADDRESS) >= FLASH_BANK1_BASE) && ((ADDRESS) < FLASH_BANK2_BASE)) EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) FLASH_SR_DBECCERR_Msk (0x1UL << FLASH_SR_DBECCERR_Pos) DMA_LIFCR_CHTIF1_Pos (10U) TIM_DMABASE_DMAR 0x00000013U __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) != 0U) __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_RTCAPBLPEN) FDCAN_TTOCN_TMC FDCAN_TTOCN_TMC_Msk xPSR_V_Pos 28U JPEG_CONFR5_VSF_Pos (8U) TIM7 ((TIM_TypeDef *) TIM7_BASE) GPIO_BSRR_BR9_Pos (25U) ETH_MTLRQOMR_RQS ETH_MTLRQOMR_RQS_Msk HSEM_C1IER_ISE31_Msk (0x1UL << HSEM_C1IER_ISE31_Pos) USART_ICR_ORECF_Pos (3U) RCC_APB2ENR_USART1EN_Pos (4U) offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos) TIM_TIM2_ETR_COMP2 (TIM2_AF1_ETRSEL_1) __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET HRTIM_CR1_ADC2USRC_0 (0x1UL << HRTIM_CR1_ADC2USRC_Pos) ETH_MACRXTXSR_EXCOL_Msk (0x1UL << ETH_MACRXTXSR_EXCOL_Pos) I2C_ICR_ALERTCF_Pos (13U) RCC_AHB4LPENR_GPIOGLPEN_Pos (6U) USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk HRTIM_BMCR_TDBM HRTIM_BMCR_TDBM_Msk RCC_D2CFGR_D2PPRE1_DIV2_Pos (6U) USB_OTG_BCNT USB_OTG_BCNT_Msk ADC_CR_BOOST_Pos (8U) HRTIM_FLTINR2_FLT5E HRTIM_FLTINR2_FLT5E_Msk ETH_MACVIR_VLC_VLANTAGREPLACE ETH_MACVIR_VLC_VLANTAGREPLACE_Msk __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos) TIM16_AF1_BKCMP2P TIM16_AF1_BKCMP2P_Msk FDCAN2_IT0_IRQn SPI_NSS_HARD_INPUT (0x00000000UL) MDMA_DEST_BURST_128BEATS ((uint32_t)MDMA_CTCR_DBURST) __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN); UNUSED(tmpreg); } while(0) _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed) RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos) RCC_APB1LLPENR_LPTIM1LPEN RCC_APB1LLPENR_LPTIM1LPEN_Msk ETH_MACISR_TSIS_Pos (12U) __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE FPU_FPCAR_ADDRESS_Pos 3U __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET FMC_SDTRx_TRCD_2 (0x4UL << FMC_SDTRx_TRCD_Pos) ADC_SMPR1_SMP9_Pos (27U) QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 FLASH_OPTSR_BOR_LEV_Msk (0x3UL << FLASH_OPTSR_BOR_LEV_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 0x3FU)) COMP_OR_AFOPA6 COMP_OR_AFOPA6_Msk ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) RCC_USART234578CLKSOURCE_PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) FDCAN_TXFQS_TFQF_Msk (0x1UL << FDCAN_TXFQS_TFQF_Pos) FDCAN_TTOST_GSI_Msk (0x1UL << FDCAN_TTOST_GSI_Pos) RCC_RSR_RMVF RCC_RSR_RMVF_Msk FMC_PCR_PWID FMC_PCR_PWID_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) DMA_LISR_TCIF0_Pos (5U) AES_FLAG_RDERR CRYP_FLAG_RDERR RCC_HSICFGR_HSICAL_11 (0x800UL << RCC_HSICFGR_HSICAL_Pos) USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) HRTIM_RSTR_UPDATE_Pos (1U) DCMI_MIS_ERR_MIS_Pos (2U) FDCAN_CREL_REL_Msk (0xFUL << FDCAN_CREL_REL_Pos) EXTI_MODE (0x3uL << EXTI_MODE_Pos) _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0) SYSCFG_EXTICR4_EXTI13_PF ((uint32_t)0x00000050) SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos) RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV OPAMP2_CSR_VMSEL_0 (0x1UL << OPAMP2_CSR_VMSEL_Pos) RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk HRTIM_TIMDIER_UPDIE_Pos (6U) SYSCFG_PMCR_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB6_FMP_Pos) ETH_MTLRQOMR_EHFC_Msk (0x1UL << ETH_MTLRQOMR_EHFC_Pos) ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) GPIO_AF4_I2C2 ((uint8_t)0x04) MDMA_REQUEST_JPEG_OUTFIFO_TH ((uint32_t)0x00000013U) LTDC_LxCFBLNR_CFBLNBR_Pos (0U) EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOCLPEN) SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos) EXTI_SWIER1_SWIER4 EXTI_SWIER1_SWIER4_Msk __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE EXTI_EMR3_EM73_Pos (9U) HRTIM_TIMCR_DELCMP2_0 (0x1UL << HRTIM_TIMCR_DELCMP2_Pos) RCC_I2C2CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) WWDG1 ((WWDG_TypeDef *) WWDG1_BASE) EXTI_RTSR1_TR5_Msk (0x1UL << EXTI_RTSR1_TR5_Pos) PWR_CR2_VBATL_Msk (0x1UL << PWR_CR2_VBATL_Pos) ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos) UART7_IRQn ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) FDCAN_ILS_TCFL_Msk (0x1UL << FDCAN_ILS_TCFL_Pos) FLASH_OPTCR_SWAP_BANK_Msk (0x1UL << FLASH_OPTCR_SWAP_BANK_Pos) _INT32_EQ_LONG  HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) HRTIM_EEFR2_EE6FLTR_2 (0x4UL << HRTIM_EEFR2_EE6FLTR_Pos) SCB_ITCMCR_RMW_Pos 1U FDCAN_TOCC_TOP_Pos (16U) __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE RCC_RTCCLKSOURCE_HSE_DIV54 (0x00036300U) USART_ICR_UDRCF_Pos (13U) GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) SDMMC_ICR_ACKTIMEOUTC_Pos (24U) RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk FDCAN_ECR_REC FDCAN_ECR_REC_Msk ETH_MACL3L4CR_L4SPM_Msk (0x1UL << ETH_MACL3L4CR_L4SPM_Pos) PWR_CPUCR_CSSF_Msk (0x1UL << PWR_CPUCR_CSSF_Pos) RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) PWR_WKUPEPR_WKUPPUPD6_Pos (26U) RTC_TSDR_WDU_Pos (13U) __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) != 0U) ETH_MACHWF2R_PPSOUTNUM_Pos (24U) HAL_SPI_ERROR_RELOAD (0x00000800UL) TPI_FIFO0_ETM1_Pos 8U FDCAN_HPMS_MSI_Pos (6U) DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos) GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) __HAL_RCC_GET_SPI5_SOURCE __HAL_RCC_GET_SPI45_SOURCE DMA2_Stream7_IRQn SAI_xCR1_DS_Pos (5U) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk FDCAN_RXF0S_F0FL FDCAN_RXF0S_F0FL_Msk HSEM_C1MISR_MISF14_Pos (14U) TIM_CCMR2_OC3CE_Pos (7U) SWPMI_ICR_CTXUNRF SWPMI_ICR_CTXUNRF_Msk RCC_PLLCFGR_PLL3FRACEN_Pos (8U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE USB_OTG_GINTSTS_IISOIXFR_Pos (20U) COMP_SR_C1IF_Pos (16U) OPAMP1_CSR_CALSEL_0 (0x1UL << OPAMP1_CSR_CALSEL_Pos) I2C_ISR_ADDR_Pos (3U) DMA_REQUEST_TIM1_CH2 12U RCC_D3AMR_LPTIM2AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM2AMEN_Pos) ADC12_COMMON_BASE (D2_AHB1PERIPH_BASE + 0x2300UL) RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) ETH_DMACTDTPR_TDT ETH_DMACTDTPR_TDT_Msk __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE HRTIM_TIMICR_CMP2C_Pos (1U) HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 ADC_JDR4_JDATA_26 (0x04000000UL << ADC_JDR4_JDATA_Pos) EXTI_IMR1_IM13_Pos (13U) DFSDM_FLTICR_CLRCKABF_Pos (16U) RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk RCC_AHB3LPENR_JPGDECLPEN RCC_AHB3LPENR_JPGDECLPEN_Msk USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) EXTI_IMR2_IM59_Pos (27U) USART_RQR_MMRQ_Pos (2U) RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) TIM_DMABase_DMAR TIM_DMABASE_DMAR MDMA_SRC_DEC_HALFWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_0) PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER HRTIM_EEFR1_EE1FLTR_0 (0x1UL << HRTIM_EEFR1_EE1FLTR_Pos) RTC_BKP20R RTC_BKP20R_Msk TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos (4U) GPIO_AF5_SPI2 ((uint8_t)0x05) HRTIM_RST2R_EXTVNT9_Msk (0x1UL << HRTIM_RST2R_EXTVNT9_Pos) HRTIM_FLTINR1_FLT1P_Pos (1U) SCB_CPUID_REVISION_Pos 0U MPU_ACCESS_SHAREABLE ((uint8_t)0x01) MDIOS_WKUP_IRQn SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U HRTIM_ADC1R_AD1TAC4_Msk (0x1UL << HRTIM_ADC1R_AD1TAC4_Pos) HRTIM_ADC1R_AD1TDC2 HRTIM_ADC1R_AD1TDC2_Msk DMA_REQUEST_GENERATOR4 5U SYSCFG_UR6_PAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PAEND_BANK1_Pos) OPAMP2_CSR_OPAHSM_Msk (0x1UL << OPAMP2_CSR_OPAHSM_Pos) FDCAN_TXEFS_EFGI_Msk (0x1FUL << FDCAN_TXEFS_EFGI_Pos) IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || ((SAVE) == RTC_DAYLIGHTSAVING_NONE)) ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk __HAL_CRC_OUTPUTREVERSAL_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_REV_OUT) HRTIM_RST2R_CMP3 HRTIM_RST2R_CMP3_Msk SDMMC_ICR_DHOLDC_Msk (0x1UL << SDMMC_ICR_DHOLDC_Pos) DMA_REQUEST_SPI1_TX 38U GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3) || ((INSTANCE) == SPI4) || ((INSTANCE) == SPI5) || ((INSTANCE) == SPI6)) UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE _INTPTR_T_DECLARED  IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U)) HRTIM_DTR_DTRLK_Msk (0x1UL << HRTIM_DTR_DTRLK_Pos) DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE FLASH_SCAR_SEC_AREA_END_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_END_Pos) IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE) ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos) RCC_PLL2DIVR_P2_Pos (9U) FDCAN_ILS_BOE FDCAN_ILS_BOE_Msk FDCAN_TXEFC_EFSA_Msk (0x3FFFUL << FDCAN_TXEFC_EFSA_Pos) HRTIM_CR1_TCUDIS_Msk (0x1UL << HRTIM_CR1_TCUDIS_Pos) SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) DCMI_DR_BYTE3_Pos (24U) __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) FDCAN_CCCR_TEST_Pos (7U) TIM_DIER_TDE_Pos (14U) DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL) SWPMI_ISR_RXBFF_Pos (0U) __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOJEN) HRTIM_CPT1CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP2_Pos) HRTIM_ADC2R_AD2MC1 HRTIM_ADC2R_AD2MC1_Msk UART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL) FDCAN_ILS_BEUE FDCAN_ILS_BEUE_Msk ETH_MACTSSR_ATSSTN_Pos (16U) FMC_BTRx_ADDHLD_0 (0x1UL << FMC_BTRx_ADDHLD_Pos) ETH_DMAISR_MTLIS ETH_DMAISR_MTLIS_Msk GPIOI ((GPIO_TypeDef *) GPIOI_BASE) RCC_CIER_PLL2RDYIE_Msk (0x1UL << RCC_CIER_PLL2RDYIE_Pos) FLASH_SR_INCERR FLASH_SR_INCERR_Msk PLL3DIVR DBGMCU_APB2FZ1_DBG_HRTIM_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_HRTIM_Pos) HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT __HAL_HSEM_DISABLE_IT(__SEM_MASK__) (HSEM->IER &= ~(__SEM_MASK__)) USART2 ((USART_TypeDef *) USART2_BASE) HRTIM_OENR_TC2OEN_Pos (5U) HRTIM_FLTR_FLT5EN_Msk (0x1UL << HRTIM_FLTR_FLT5EN_Pos) IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8)) USB_OTG_GINTSTS_CIDSCHG_Pos (28U) __HAL_RCC_USART16_CONFIG(__USART16910CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL, (uint32_t)(__USART16910CLKSource__)) COMP_OR_AFOPA6_Pos (0U) UART_DMA_RX_DISABLE 0x00000000U RCC_CICR_PLL3RDYC_Pos (8U) EXTI_RTSR1_TR5_Pos (5U) RCC_D1CFGR_D1CPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1CPRE_DIV2_Pos) HRTIM_BMCR_BME HRTIM_BMCR_BME_Msk HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop BDMA_ISR_TEIF0 BDMA_ISR_TEIF0_Msk EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) RAMECC2 ((RAMECC_TypeDef *)RAMECC2_BASE) RCC_AHB2LPENR_D2SRAM1LPEN_Msk RCC_AHB2LPENR_SRAM1LPEN_Msk FDCAN_TTIR_CSM FDCAN_TTIR_CSM_Msk FMC_BTRx_DATAST_7 (0x80UL << FMC_BTRx_DATAST_Pos) GPIO_ODR_OD0 GPIO_ODR_OD0_Msk COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 RCC_AHB2LPENR_DCMILPEN_Pos (0U) MPU_REGION_NUMBER6 ((uint8_t)0x06) GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) ETH_MACVIR_VLC_Pos (16U) MDMA_FLAG_TE ((uint32_t)MDMA_CISR_TEIF) PWR_CSR1_ACTVOSRDY_Msk (0x1UL << PWR_CSR1_ACTVOSRDY_Pos) RCC_CRS_TRIMOV RCC_CRS_TRIMOVF USB_OTG_DOEPINT_OTEPSPR_Pos (5U) RTC_ISR_TAMP3F_Pos (15U) ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) != 0U) DMAMUX_RGxCR_GNBREQ_Pos (19U) __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_ADC3LPEN) FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN USART_ICR_TXFECF_Msk (0x1UL << USART_ICR_TXFECF_Pos) HRTIM_CR1_TBUDIS_Msk (0x1UL << HRTIM_CR1_TBUDIS_Pos) SYSCFG_CCCSR_READY_Msk (0x1UL << SYSCFG_CCCSR_READY_Pos) HRTIM_FLTINR2_FLT5LCK_Msk (0x1UL << HRTIM_FLTINR2_FLT5LCK_Pos) CRS_ISR_SYNCMISS_Pos (9U) HRTIM_EECR2_EE8SNS HRTIM_EECR2_EE8SNS_Msk FLASH_CR_INCERRIE_Msk (0x1UL << FLASH_CR_INCERRIE_Pos) MDMA_REQUEST_DMA1_Stream6_TC ((uint32_t)0x00000006U) HAL_FLASH_ERROR_PGS_BANK2 FLASH_FLAG_PGSERR_BANK2 RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos) EXTI_EVENT_PRESENCE_SHIFT 28U SDMMC_STA_IDMATE SDMMC_STA_IDMATE_Msk USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) FORMAT_BIN RTC_FORMAT_BIN MDMA_CSAR_SAR_Pos (0U) HRTIM_RSTER_TIMCCMP1_Pos (25U) FDCAN_NDAT2_ND61_Msk (0x1UL << FDCAN_NDAT2_ND61_Pos) USB_OTG_GINTMSK_PRTIM_Pos (24U) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk __always_inline __inline__ __attribute__((__always_inline__)) HSEM_C1MISR_MISF8 HSEM_C1MISR_MISF8_Msk JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos) SDMMC_CLOCK_POWER_SAVE_ENABLE SDMMC_CLKCR_PWRSAV RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03) RTC_BKP22R RTC_BKP22R_Msk TIM_OCIDLESTATE_SET TIM_CR2_OIS1 __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG FLASH_IT_STRBERR_BANK2 (FLASH_CR_STRBERRIE | 0x80000000U) RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) != 0U) TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 MDMA_Channel0_BASE (MDMA_BASE + 0x00000040UL) PWR_WKUPCR_WKUPC4_Msk (0x1UL << PWR_WKUPCR_WKUPC4_Pos) SDMMC_TRANSFER_MODE_STREAM SDMMC_DCTRL_DTMODE_1 DMA_REQUEST_TIM4_UP 32U USART_CR2_LBDIE_Pos (6U) RAMECC_CR_ECCDEBWIE_Msk (0x1UL << RAMECC_CR_ECCDEBWIE_Pos) EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_RNGEN)) SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk __LONG_LONG_MAX__ 0x7fffffffffffffffLL USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) RCC_CIFR_HSECSSF_Msk (0x1UL << RCC_CIFR_HSECSSF_Pos) HSEM ((HSEM_TypeDef *) HSEM_BASE) JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos) HRTIM_CHPR_CARFRQ_2 (0x4UL << HRTIM_CHPR_CARFRQ_Pos) EXTI_LINE69 ((uint32_t)0x45) ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) TIM_TIM8_TI1_GPIO 0x00000000U PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) ETH_MACPOCR_ASYNCEN_Msk (0x1UL << ETH_MACPOCR_ASYNCEN_Pos) ETH_MACMDIOAR_MOC ETH_MACMDIOAR_MOC_Msk SCB_CCR_BP_Pos 18U JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos) HRTIM_EEFR1_EE2FLTR_0 (0x1UL << HRTIM_EEFR1_EE2FLTR_Pos) FMC_NORSRAM_BANK2 (0x00000002U) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA1EN)) HRTIM_CPT2CR_TD1RST_Msk (0x1UL << HRTIM_CPT2CR_TD1RST_Pos) EXTI_EMR2_EM59_Msk (0x1UL << EXTI_EMR2_EM59_Pos) OB_WRP_SECTOR_ALL 0x000000FFU USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOEEN) __UINT_LEAST8_TYPE__ unsigned char FDCAN_TTILS_RTMIS_Pos (4U) EXTI_LINE_85 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x15U) USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos) ETH_MTLOMR_CNTPRST_Pos (8U) __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED SPI_MASTER_RX_AUTOSUSP_DISABLE (0x00000000UL) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT MDMA_CTCR_TRGM_0 (0x1UL << MDMA_CTCR_TRGM_Pos) __GCC_ATOMIC_LLONG_LOCK_FREE 1 HRTIM_FLTR_FLT1EN HRTIM_FLTR_FLT1EN_Msk LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) HRTIM_CPT1CR_TIMDCMP1_Pos (26U) HRTIM_RST1R_MSTCMP3_Pos (10U) HRTIM_TIMCR_DELCMP4 HRTIM_TIMCR_DELCMP4_Msk TIM8_AF2_BK2INP_Pos (9U) FDCAN_TTCPT_SWV_Msk (0xFFFFUL << FDCAN_TTCPT_SWV_Pos) HRTIM_RST2R_MSTCMP1_Msk (0x1UL << HRTIM_RST2R_MSTCMP1_Pos) USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk RCC_AHB3ENR_QSPIEN_Pos (14U) IS_HSEM_KEY(__KEY__) ((__KEY__) <= HSEM_CLEAR_KEY_MAX ) HRTIM_RST1R_RESYNC_Msk (0x1UL << HRTIM_RST1R_RESYNC_Pos) __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) == 0U) EXTI_LINE26 ((uint32_t)0x1A) HRTIM_MCR_PREEN_Pos (27U) HRTIM_CMP3R_CMP3R HRTIM_CMP3R_CMP3R_Msk USE_HAL_SAI_REGISTER_CALLBACKS 0U TIM_CCMR3_OC5M_Pos (4U) RCC_APB1HRSTR_MDIOSRST RCC_APB1HRSTR_MDIOSRST_Msk UART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U HRTIM_CR2_TDRST_Pos (12U) __ULLACCUM_EPSILON__ 0x1P-32ULLK FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk BDMA_CPAR_PA_Pos (0U) MDMA_CBRUR_SUV_Msk (0xFFFFUL << MDMA_CBRUR_SUV_Pos) TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH HRTIM_EEFR2_EE7FLTR_2 (0x4UL << HRTIM_EEFR2_EE7FLTR_Pos) __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk GPIOB_BASE (D3_AHB1PERIPH_BASE + 0x0400UL) FMC_BTRx_CLKDIV_2 (0x4UL << FMC_BTRx_CLKDIV_Pos) __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE ETH_DMACCR_8PBL ((uint32_t)0x00010000) TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) HRTIM_MDIER_MCMP1IE_Msk (0x1UL << HRTIM_MDIER_MCMP1IE_Pos) JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos) SDMMC_CMD_GO_IDLE_STATE ((uint8_t)0U) HRTIM_EEFR2_EE10FLTR_0 (0x1UL << HRTIM_EEFR2_EE10FLTR_Pos) EXTI_D3PMR1_MR19_Pos (19U) IS_QSPI_TIMEOUT_PERIOD(PERIOD) ((PERIOD) <= 0xFFFFU) DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos) EXTI_EMR2_EM33 EXTI_EMR2_EM33_Msk HPRT0_PRTSPD_FULL_SPEED 1U QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos) USART_CR2_RTOEN USART_CR2_RTOEN_Msk OPAMP1_CSR_OPAEN_Pos (0U) CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos) __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) FDCAN_TTIE_GTEE_Pos (9U) _BSD_WCHAR_T_  __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET GPIO_MODER_MODE1_Pos (2U) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) != 0U) __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk HSEM_C1ICR_ISC29_Pos (29U) HSEM_C1IER_ISE10_Msk (0x1UL << HSEM_C1IER_ISE10_Pos) DMA2_Stream6_IRQn FMC_BCR1_BMAP FMC_BCR1_BMAP_Msk FLASH_PRAR_PROT_AREA_START_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_START_Pos) EXTI_D3PCR1L_PCS12_Msk (0x3UL << EXTI_D3PCR1L_PCS12_Pos) RCC_PLL3FRACR_FRACN3_Pos (3U) EXTI_D3PCR1L_PCS8_Pos (16U) TIM_FLAG_COM TIM_SR_COMIF UID_BASE (0x1FF1E800UL) ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk TIM8_UP_TIM13_IRQn ETH_MACLCSR_LPITXA ETH_MACLCSR_LPITXA_Msk GPIO_OSPEEDR_OSPEED6_Pos (12U) HRTIM_BMTRGR_TACMP2_Msk (0x1UL << HRTIM_BMTRGR_TACMP2_Pos) HRTIM_ADC4R_AD4TCC4_Pos (20U) __HAL_ADC_SQR2_RK ADC_SQR2_RK RCC_LPTIM345CLKSOURCE_D3PCLK1 (0x00000000U) HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET HRTIM_RST2R_MSTCMP4_Msk (0x1UL << HRTIM_RST2R_MSTCMP4_Pos) TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) RTC_IT_TAMP3 RTC_TAMPCR_TAMP3IE SCB_ICSR_ISRPREEMPT_Pos 23U SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) __IMPORT  ETH_MTLRQOMR_RFD_Msk (0x7UL << ETH_MTLRQOMR_RFD_Pos) DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos) RCC_D2CCIP1R_DFSDM1SEL_Msk (0x1UL << RCC_D2CCIP1R_DFSDM1SEL_Pos) HRTIM_BDTUPR_TIMCMP4 HRTIM_BDTUPR_TIMCMP4_Msk RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k) DMAMUX_CFR_CSOF2_Pos (2U) __UINT_LEAST16_TYPE__ short unsigned int HRTIM_EECR1_EE3SRC_Msk (0x3UL << HRTIM_EECR1_EE3SRC_Pos) SCB_CCSIDR_ASSOCIATIVITY_Pos 3U __ARM_FEATURE_BF16_SCALAR_ARITHMETIC IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15U) ETH_MACAHR_AE_Msk (0x1UL << ETH_MACAHR_AE_Pos) FDCAN_NDAT2_ND52_Msk (0x1UL << FDCAN_NDAT2_ND52_Pos) IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8)) FLASH_IT_STRBERR_BANK1 FLASH_CR_STRBERRIE IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) <= 8191U) TIM1_BRK_TIM9_IRQHandler TIM1_BRK_IRQHandler IS_RCC_LPTIM2CLK(SOURCE) (((SOURCE) == RCC_LPTIM2CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_CLKP)) EXTI_LINE36 ((uint32_t)0x24) DMA_LISR_TCIF3_Pos (27U) USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) HRTIM_FLTINR2_FLT5F_0 (0x1UL << HRTIM_FLTINR2_FLT5F_Pos) __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) == 0U) SDMMC_STA_IDMABTC SDMMC_STA_IDMABTC_Msk SDMMC_POWER_VSWITCH_Msk (0x1UL << SDMMC_POWER_VSWITCH_Pos) TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) EXTI_LINE_58 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) RCC_D3CCIPR_I2C4SEL RCC_D3CCIPR_I2C4SEL_Msk HRTIM_SET2R_EXTVNT6_Pos (26U) __SFRACT_IBIT__ 0 DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) ADC_PCSEL_PCSEL_9 (0x00200UL << ADC_PCSEL_PCSEL_Pos) __HAL_RCC_D3SRAM1_CLKAM_DISABLE() (RCC->D3AMR)&= ~ (RCC_D3AMR_SRAM4AMEN) SPI_IER_MODFIE SPI_IER_MODFIE_Msk USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HAL_DBGMCU_DisableDBGStandbyMode __ARM_FP16_FORMAT_ALTERNATIVE __GNUCLIKE_BUILTIN_STDARG 1 SPDIFRX_CR_RXSTEO_Pos (3U) EXTI_FTSR1_TR19 EXTI_FTSR1_TR19_Msk RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) ETH_MMCRLPIMSTR_RXLPIUSC_Pos (0U) DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk EXTI_D3PMR2_MR35 EXTI_D3PMR2_MR35_Msk EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) SCnSCB_ACTLR_DISISSCH1_Pos 21U RTC_CR_TSEDGE_Pos (3U) _ATTRIBUTE(attrs) __attribute__ (attrs) SDMMC_STA_BUSYD0 SDMMC_STA_BUSYD0_Msk FDCAN_TXFQS_TFQPI FDCAN_TXFQS_TFQPI_Msk __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET HRTIM_ADC1R_AD1TCC4_Pos (22U) IS_SPI_CPOL(CPOL) (((CPOL) == SPI_POLARITY_LOW) || ((CPOL) == SPI_POLARITY_HIGH)) EXTI_EMR1_EM3_Pos (3U) FLASH_OPTSR_OPT_BUSY_Msk (0x1UL << FLASH_OPTSR_OPT_BUSY_Pos) ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) SDMMC_DCTRL_RWSTART_Pos (8U) USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) I2C_OAR2_OA2MASK02_Pos (9U) DMA_LISR_TCIF2_Pos (21U) PWR_CPUCR_SBF_Pos (6U) SCnSCB_ACTLR_DISDYNADD_Msk (1UL << SCnSCB_ACTLR_DISDYNADD_Pos) ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) _ANSIDECL_H_  SDMMC_CMD_GEN_CMD ((uint8_t)56U) __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI1RST) __FLT32_NORM_MAX__ 3.4028234663852886e+38F32 HRTIM_CPT2CR_TIMACMP2_Pos (15U) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk RCC_RSR_PORRSTF_Pos (23U) EXTI_SWIER1_SWIER19_Pos (19U) PWR_WAKEUP_PIN6_HIGH PWR_WKUPEPR_WKUPEN6 HSEM_C1MISR_MISF16_Msk (0x1UL << HSEM_C1MISR_MISF16_Pos) SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) RCC_APB2LPENR_SAI2LPEN_Pos (23U) EXTI_LINE16 ((uint32_t)0x10) DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) __HAL_RCC_LPTIM4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM4AMEN) WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB HRTIM_RST2R_PER HRTIM_RST2R_PER_Msk CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk ETH_MACMDIOAR_SKAP ETH_MACMDIOAR_SKAP_Msk ETH_MACL3A1R_L3A1_Msk (0xFFFFFFFFUL << ETH_MACL3A1R_L3A1_Pos) FDCAN_IR_HPM_Msk (0x1UL << FDCAN_IR_HPM_Pos) SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) DMAMUX2_Channel0_BASE (DMAMUX2_BASE) USBH_FSLS_SPEED 1U RCC_PLLMUL_3 RCC_PLL_MUL3 DMA2D_ISR_TCIF_Pos (1U) EXTI_EMR3_EM78_Pos (14U) EXTI_D3PCR2L_PCS35_Msk (0x3UL << EXTI_D3PCR2L_PCS35_Pos) USART_ICR_WUCF_Pos (20U) __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) == 0U) RCC_APB1LENR_CECEN_Pos (27U) ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 HRTIM_MDIER_MCMP4IE HRTIM_MDIER_MCMP4IE_Msk ADC_OFR2_OFFSET2_14 (0x0004000UL << ADC_OFR2_OFFSET2_Pos) RTC_ATAMP_ASYNCPRES_RTCCLK_2 TAMP_ATCR1_ATCKSEL_0 TIM_CCMR2_OC4CE_Pos (15U) SYSCFG_UR8_MESAD_BANK2_Msk (0x1UL << SYSCFG_UR8_MESAD_BANK2_Pos) TIM_DMABASE_DCR 0x00000012U __HAL_FLASH_CLEAR_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) : __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__)) RCC_CR_PLL3RDY RCC_CR_PLL3RDY_Msk FLASH_ACR_WRHIGHFREQ_1 (0x2UL << FLASH_ACR_WRHIGHFREQ_Pos) HRTIM_TIMISR_IPPSTAT HRTIM_TIMISR_IPPSTAT_Msk HRTIM_ADC1R_AD1EEV3 HRTIM_ADC1R_AD1EEV3_Msk RCC_AHB1ENR_ETH1RXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1RXEN_Pos) HSEM_C1ICR_ISC12_Msk (0x1UL << HSEM_C1ICR_ISC12_Pos) ADC_CSR_AWD3_SLV_Pos (25U) USB_OTG_NPTXFD_Pos (16U) DMA2D_OCOLR_RED_4_Pos (8U) HRTIM_EEFR2_EE8FLTR_2 (0x4UL << HRTIM_EEFR2_EE8FLTR_Pos) RCC_D3CCIPR_LPUART1SEL_Msk (0x7UL << RCC_D3CCIPR_LPUART1SEL_Pos) IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE SAI_xIMR_OVRUDRIE_Pos (0U) FDCAN_IR_PED_Pos (28U) EXTI_D3PMR1_MR10_Pos (10U) LTDC_CDSR_HSYNCS_Pos (3U) HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC DMA_FLAG_FEIF2_6 ((uint32_t)0x00010000U) ETH_MACMDIOAR_CR_DIV6AR ETH_MACMDIOAR_CR_DIV6AR_Msk FDCAN_IR_RF0L_Msk (0x1UL << FDCAN_IR_RF0L_Pos) __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))) ETH_MTLRQCR_RQPA ETH_MTLRQCR_RQPA_Msk IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || ((__ADDRESS__) == UART_ADDRESS_DETECT_7B)) __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED SDMMC_CMD_CMDSTOP_Pos (7U) RCC_CICR_HSECSSC RCC_CICR_HSECSSC_Msk RCC_FLAG_LSERDY ((uint8_t)0x41) HRTIM_RSTR_MSTPER_Pos (4U) MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos) TIM_CCMR1_OC2PE_Pos (11U) __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE HRTIM_BDMUPR_MCMP1_Pos (6U) I2C_NO_STARTSTOP (0x00000000U) HSEM_C1ISR_ISF21_Pos (21U) DMA_REQUEST_TIM4_CH1 29U ETH_DMACIER_RSE_Msk (0x1UL << ETH_DMACIER_RSE_Pos) DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) OPAMP_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETN_Pos) HRTIM_TIMISR_SET2_Pos (11U) GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) ETH_DMACIER_ETIE ETH_DMACIER_ETIE_Msk __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE MDMA_SRC_DEC_WORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_1) RCC_APB1LRSTR_UART4RST_Pos (19U) QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos) TickPriority SDMMC_CLKCR_SELCLKRX SDMMC_CLKCR_SELCLKRX_Msk RCC_HSICFGR_HSICAL_9 (0x200UL << RCC_HSICFGR_HSICAL_Pos) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS SCnSCB_ACTLR_DISBTACREAD_Msk (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos) long long unsigned int RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) ETH_MACHWF0R_SMASEL_Pos (5U) ETH_MACMDIOAR_PSE_Pos (27U) TIM_CLOCKDIVISION_DIV1 0x00000000U HRTIM_CPT1CR_EXEV2CPT_Pos (3U) __STM32H7xx_CMSIS_DEVICE_VERSION_MAIN (0x01) HRTIM_EEFR1_EE3FLTR_0 (0x1UL << HRTIM_EEFR1_EE3FLTR_Pos) __HAL_RCC_I2C123_CONFIG(__I2C1235CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL, (uint32_t)(__I2C1235CLKSource__)) SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk __HAL_DBGMCU_FREEZE_TIM15() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM15)) __HAL_RCC_COMP12_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) != 0U) HRTIM_CR1_ADC4USRC_2 (0x0UL << HRTIM_CR1_ADC4USRC_Pos) USB_OTG_GUSBCFG_TRDT_Pos (10U) ADC_JDR4_JDATA_20 (0x00100000UL << ADC_JDR4_JDATA_Pos) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos (5U) LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos) EXTI_EMR2_EM32_Msk (0x1UL << EXTI_EMR2_EM32_Pos) HRTIM_CR2_TCSWU_Pos (3U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) SDMMC_MASK_DHOLDIE SDMMC_MASK_DHOLDIE_Msk SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) SDMMC_FLAG_ACKTIMEOUT SDMMC_STA_ACKTIMEOUT UART_GET_DIV_FACTOR(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) ? 1U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) ? 2U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) ? 4U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) ? 6U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) ? 8U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) ? 10U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) ? 12U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) ? 16U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) ? 32U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) ? 64U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) ? 128U : ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256) ? 256U : 1U) TIM_CR1_URS TIM_CR1_URS_Msk EXTI_PR1_PR10 EXTI_PR1_PR10_Msk __HAL_I2C_RESET_CR2 I2C_RESET_CR2 ETH_MACECR_SPEN_Msk (0x1UL << ETH_MACECR_SPEN_Pos) HRTIM_SET2R_TIMEVNT6 HRTIM_SET2R_TIMEVNT6_Msk RCC_HSICFGR_HSICAL_0 (0x001UL << RCC_HSICFGR_HSICAL_Pos) DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 HRTIM_SET1R_TIMEVNT1_Pos (12U) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE HRTIM_ADC1R_AD1MPER HRTIM_ADC1R_AD1MPER_Msk ADC_JDR1_JDATA_14 (0x00004000UL << ADC_JDR1_JDATA_Pos) DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) == 0U) HAL_MDMA_ERROR_NO_XFER ((uint32_t)0x00000080U) FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos (30U) DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos) EXTI_D3PCR1L_PCS5 EXTI_D3PCR1L_PCS5_Msk ADC_JDR4_JDATA_9 (0x00000200UL << ADC_JDR4_JDATA_Pos) ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 SPI_CRC_LENGTH_19BIT (0x00120000UL) HRTIM_EECR3_EE9F_1 (0x2UL << HRTIM_EECR3_EE9F_Pos) USART_CR1_CMIE USART_CR1_CMIE_Msk FMC_BTRx_DATAST_6 (0x40UL << FMC_BTRx_DATAST_Pos) RTC_TAMPERMASK_FLAG_DISABLE 0x00000000u SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos) __exported __attribute__((__visibility__("default"))) __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) == 0U) ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos) DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) HRTIM_EEFR2_EE10FLTR_2 (0x4UL << HRTIM_EEFR2_EE10FLTR_Pos) DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) ETH_MACA2HR_MBC_Pos (24U) RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk RCC_SPI4CLKSOURCE_D2PCLK1 RCC_SPI45CLKSOURCE_D2PCLK1 HRTIM_ADC4R_AD4TBC2_Pos (14U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 FMC_BWTRx_ACCMOD_0 (0x1UL << FMC_BWTRx_ACCMOD_Pos) SWPMI_IER_RXOVRIE_Msk (0x1UL << SWPMI_IER_RXOVRIE_Pos) IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE)) EXTI_PR1_PR18 EXTI_PR1_PR18_Msk __LDBL_MIN__ 2.2250738585072014e-308L RCC_PLLCKSELR_DIVM2_Msk (0x3FUL << RCC_PLLCKSELR_DIVM2_Pos) RCC_D1CFGR_D1PPRE_DIV16_Pos (4U) SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL) RCC_FLAG_PLL3RDY ((uint8_t)0x3D) SDMMC_IDMABASE1_IDMABASE1 ((uint32_t)0xFFFFFFFF) TIM1_TRG_COM_IRQn HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 ETH_MACHWF0R_MMCSEL_Pos (8U) SPDIFRX_SIDR_SID_Msk (0xFFFFFFFFUL << SPDIFRX_SIDR_SID_Pos) SDMMC_ICR_CMDSENTC_Pos (7U) OPTIONBYTE_RDP 0x02U SDMMC_MASK_TXUNDERRIE_Pos (4U) MDMA_PRIORITY_VERY_HIGH ((uint32_t)MDMA_CCR_PL) __SIZE_TYPE__ unsigned int HRTIM_ADC4R_AD4EEV9 HRTIM_ADC4R_AD4EEV9_Msk ETH_MACCR_DCRS ETH_MACCR_DCRS_Msk HRTIM_RST1R_TIMEVNT5_Msk (0x1UL << HRTIM_RST1R_TIMEVNT5_Pos) __HAL_RTC_ALARMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE)) ETH_DMACIER_RIE ETH_DMACIER_RIE_Msk EXTI_LINE_22 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_RTCAPBLPEN) __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) == 0U) ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk DMA2_Stream5_IRQn EXTI_PR1_PR14 EXTI_PR1_PR14_Msk UART_TXFIFO_THRESHOLD_1_8 0x00000000U FMC_SR_ILS_Pos (1U) HRTIM_EECR3_EE10F_2 (0x4UL << HRTIM_EECR3_EE10F_Pos) SYSCFG_EXTICR2_EXTI7_PD ((uint32_t)0x00003000) ETH_MACSPI0R_SPI0_Msk (0xFFFFFFFFUL << ETH_MACSPI0R_SPI0_Pos) RCC_APB1LRSTR_SPI2RST_Pos (14U) USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) HRTIM_RSTR_TIMBCMP2 HRTIM_RSTR_TIMBCMP2_Msk DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos) USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos) USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, ) EXTI_PR1_PR12 EXTI_PR1_PR12_Msk RCC_PERIPHCLK_TIM (0x40000000U) CEC_ISR_RXBR CEC_ISR_RXBR_Msk USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk FDCAN_TXEFC_EFSA_Pos (2U) LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos) RCC_APB4ENR_SAI4EN_Msk (0x1UL << RCC_APB4ENR_SAI4EN_Pos) MPU_TYPE_SEPARATE_Pos 0U EXTI_PR1_PR15_Pos (15U) SYSCFG_CFGR_SRAM3L SYSCFG_CFGR_SRAM3L_Msk APSR_N_Msk (1UL << APSR_N_Pos) HRTIM_MICR_MCMP4_Msk (0x1UL << HRTIM_MICR_MCMP4_Pos) QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 PWR_CPUCR_PDDS_D2_Msk (0x1UL << PWR_CPUCR_PDDS_D2_Pos) FLASH_SECTOR_6 6U RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) LTDC_COLOR_FRAME_BUFFER LTDC_LxCFBLR_CFBLL FDCAN_ILS_TFEL FDCAN_ILS_TFEL_Msk __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) RCC_APB1LLPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART3LPEN_Pos) SDMMC_STA_DBCKEND_Pos (10U) DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos) __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk ADC_CALFACT2_LINCALFACT_1 (0x00000002UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_RCC_USB1_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) == 0U) RCC_SAI2CLKSOURCE_PLL RCC_SAI23CLKSOURCE_PLL JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk HRTIM_ADC1R_AD1MC1_Msk (0x1UL << HRTIM_ADC1R_AD1MC1_Pos) PWR_WKUPEPR_WKUPPUPD4_Pos (22U) EXTI_EMR2_EM57_Pos (25U) RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) RCC_D2CFGR_D2PPRE1_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE1_DIV8_Pos) BDMA_Channel3_BASE (BDMA_BASE + 0x0044UL) DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk M_1_PI 0.31830988618379067154 __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) GPIO_BSRR_BS0_Pos (0U) TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL) SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) BDMA_IFCR_CGIF0_Pos (0U) IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE)) SDMMC_SDR104_SWITCH_PATTERN ((uint32_t)0x80FF1F03U) ETH_MACPPSIR_PPSINT0 ETH_MACPPSIR_PPSINT0_Msk PWR_CR2_VBATH_Pos (21U) HRTIM_TIMCR_TCU HRTIM_TIMCR_TCU_Msk ETH_MACCR_IPG_72BIT ((uint32_t)0x03000000) RAMECC_IER_GECCDEIE_Pos (2U) FDCAN_NDAT2_ND34_Msk (0x1UL << FDCAN_NDAT2_ND34_Pos) JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk __STM32H7xx_HAL_VERSION ((__STM32H7xx_HAL_VERSION_MAIN << 24) |(__STM32H7xx_HAL_VERSION_SUB1 << 16) |(__STM32H7xx_HAL_VERSION_SUB2 << 8 ) |(__STM32H7xx_HAL_VERSION_RC)) DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk FDCAN_TTOST_TMP_Pos (24U) __HAL_RCC_LPTIM3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM3AMEN) ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) HAL_MDMA_ERROR_BUSY ((uint32_t)0x00000100U) ETH_MACL3L4CR_L3SAIM ETH_MACL3L4CR_L3SAIM_Msk RCC_PLL3DIVR_P3_Msk (0x7FUL << RCC_PLL3DIVR_P3_Pos) DCMI_SR_FNE DCMI_SR_FNE_Msk RCC_APB2_DIV8 RCC_D2CFGR_D2PPRE2_DIV8 __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) != 0U) EXTI_PR1_PR5_Pos (5U) EXTI_RTSR1_TR18_Pos (18U) ADC_HTR_HT_Pos (0U) INJECTED_GROUP ADC_INJECTED_GROUP ETH_MACHWF0R_HDSEL_Msk (0x1UL << ETH_MACHWF0R_HDSEL_Pos) GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) __LDBL_DIG__ 15 FMC_BURST_ACCESS_MODE_DISABLE (0x00000000U) GPIO_MODER_MODE0_Pos (0U) RCC_AHB2RSTR_SDMMC2RST_Pos (9U) SWPMI_CR_RXMODE SWPMI_CR_RXMODE_Msk FDCAN_NDAT1_ND14 FDCAN_NDAT1_ND14_Msk GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED FDCANCCU_CREL_SUBSTEP FDCANCCU_CREL_SUBSTEP_Msk RCC_APB1LRSTR_I2C3RST_Msk (0x1UL << RCC_APB1LRSTR_I2C3RST_Pos) HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT SPI_SR_RXPLVL_1 (0x2UL << SPI_SR_RXPLVL_Pos) JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk USART_CR2_DIS_NSS_Pos (3U) EXTI_D3PMR2_MR50 EXTI_D3PMR2_MR50_Msk HAL_MDMA_ERROR_TIMEOUT ((uint32_t)0x00000040U) EXTI_FTSR3_TR82 EXTI_FTSR3_TR82_Msk USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) HRTIM_TIMDIER_RSTDE_Pos (29U) DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk FMC_BTRx_DATAST_4 (0x10UL << FMC_BTRx_DATAST_Pos) RCC_FMCCLKSOURCE_D1HCLK (0x00000000U) ETH_MACRXTXSR_LCOL_Pos (4U) JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos) ETH ((ETH_TypeDef *)ETH_BASE) USART_ISR_TCBGT_Msk (0x1UL << USART_ISR_TCBGT_Pos) TIM1_UP_TIM10_IRQn TIM1_UP_IRQn RCC_AHB2LPENR_D2SRAM2LPEN_Msk RCC_AHB2LPENR_SRAM2LPEN_Msk RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP DCMI_MIS_LINE_MIS_Pos (4U) ETH_MMCRIR_RXCRCERPIS ETH_MMCRIR_RXCRCERPIS_Msk HRTIM_RSTDR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP1_Pos) __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET OPAMP_CSR_CALOUT_Msk (0x1UL << OPAMP_CSR_CALOUT_Pos) DMA2D_CR_CAEIE_Pos (11U) HAL_SD_ERROR_AKE_SEQ_ERR SDMMC_ERROR_AKE_SEQ_ERR RNG_CR_RNGEN_Pos (2U) FDCAN_TTOCF_EVTP FDCAN_TTOCF_EVTP_Msk RCC_D2CFGR_D2PPRE2_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE2_DIV2_Pos) FDCAN_IE_RF0WE FDCAN_IE_RF0WE_Msk EXTI_LINE_33 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) TIM15_AF1_BKINP_Pos (9U) USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk _INT8_T_DECLARED  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(__RCC_STOPKERWUCLK__) MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPKERWUCK, (__RCC_STOPKERWUCLK__)) ETH_MACIVIR_VLP_Msk (0x1UL << ETH_MACIVIR_VLP_Pos) DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos) SDMMC_MASK_VSWENDIE_Pos (25U) __LACCUM_IBIT__ 32 PWR_CR1_ALS_LEV1_Msk (0x1UL << PWR_CR1_ALS_LEV1_Pos) HRTIM_EEFR2_EE9FLTR_2 (0x4UL << HRTIM_EEFR2_EE9FLTR_Pos) USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) __HAL_RCC_PLL2CLKOUT_DISABLE(__RCC_PLL2ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos) DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE CAN_IT_RQCP1 CAN_IT_TME ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk TIM_OUTPUTNSTATE_DISABLE 0x00000000U RCC_AHB4LPENR_BDMALPEN RCC_AHB4LPENR_BDMALPEN_Msk USB_OTG_NPTXFSA_Pos (0U) HRTIM_TIMCR_DELCMP2_Msk (0x3UL << HRTIM_TIMCR_DELCMP2_Pos) USB_OTG_GINTMSK_ESUSPM_Pos (10U) OTG_FS_EP1_OUT_IRQn EXTI_EMR1_EM11_Pos (11U) RCC_PLLCKSELR_DIVM1_2 (0x04UL << RCC_PLLCKSELR_DIVM1_Pos) ETH_MACPFR_HPF_Pos (10U) HRTIM_SET2R_EXTVNT3_Msk (0x1UL << HRTIM_SET2R_EXTVNT3_Pos) SDMMC_DATABLOCK_SIZE_64B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2) OPAMP_CSR_PGGAIN_Msk (0xFUL << OPAMP_CSR_PGGAIN_Pos) USART_CR3_DMAR USART_CR3_DMAR_Msk RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) ETH_MACPCSR_RWKPKTEN_Pos (2U) TIM_CR1_CKD_Pos (8U) __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET UART_PRESCALER_DIV6 0x00000003U TPI_DEVTYPE_SubType_Pos 4U HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA CEC_IER_TXENDIE_Pos (9U) HRTIM_DTR_DTPRSC HRTIM_DTR_DTPRSC_Msk DMA2_BASE (D2_AHB1PERIPH_BASE + 0x0400UL) HRTIM_CR1_ADC1USRC_Pos (16U) TIM_DMABASE_SMCR 0x00000002U __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0) DCMI_CR_ESS_Pos (4U) __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE HRTIM_BMCR_BME_Pos (0U) IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE) HRTIM_TIMICR_CMP2C_Msk (0x1UL << HRTIM_TIMICR_CMP2C_Pos) FLASH_CR_RDSERRIE FLASH_CR_RDSERRIE_Msk BDMA_CM1AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM1AR_MA_Pos) HRTIM_ADC3R_AD3EEV1_Msk (0x1UL << HRTIM_ADC3R_AD3EEV1_Pos) FDCAN_NBTP_NTSEG1_Pos (8U) HRTIM_ADC2R_AD2TCC3_Pos (19U) FDCAN_IE_BECE_Msk (0x1UL << FDCAN_IE_BECE_Pos) SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) ADC_CSR_JEOS_MST_Pos (6U) HRTIM_SET2R_MSTPER HRTIM_SET2R_MSTPER_Msk __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET LTDC_LxCLUTWR_BLUE_Pos (0U) FLASH_CR_SER_Pos (2U) SDMMC_CLKCR_SELCLKRX_Msk (0x3UL << SDMMC_CLKCR_SELCLKRX_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 _STDDEF_H  UART_CLEAR_CMF USART_ICR_CMCF __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE FDCAN_ILS_WDIE FDCAN_ILS_WDIE_Msk RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) HRTIM_EEFR2_EE10FLTR HRTIM_EEFR2_EE10FLTR_Msk OPAMP1_HSOTR_TRIMHSOFFSETP_Pos (8U) FDCAN_GFC_ANFS_Pos (4U) HRTIM_ADC1R_AD1TAC2 HRTIM_ADC1R_AD1TAC2_Msk BDMA_ISR_HTIF3_Pos (14U) __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSLPEN)) __USACCUM_FBIT__ 8 DLYB_CFGR_LNG_10 (0x400UL << DLYB_CFGR_LNG_Pos) HRTIM_BMCR_TBBM_Pos (18U) HRTIM_BDTUPR_TIMPER_Pos (4U) LPTIM_CFGR2_IN1SEL_Msk (0x3UL << LPTIM_CFGR2_IN1SEL_Pos) MDMA_GISR0_GIF7_Msk (0x1UL << MDMA_GISR0_GIF7_Pos) FDCAN_ILS_TEFLL_Msk (0x1UL << FDCAN_ILS_TEFLL_Pos) FDCAN_TTMLM_TXEW_Pos (8U) I2C_ISR_TXIS I2C_ISR_TXIS_Msk USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos) FDCAN_ILS_RF1WL_Msk (0x1UL << FDCAN_ILS_RF1WL_Pos) USART_CR3_CTSIE USART_CR3_CTSIE_Msk USART_CR1_TXEIE USART_CR1_TXEIE_TXFNFIE HAL_RCC_MODULE_ENABLED  ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos (21U) HRTIM_CPT1CR_TC1SET_Msk (0x1UL << HRTIM_CPT1CR_TC1SET_Pos) USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) CRS_ICR_SYNCWARNC_Pos (1U) EXTI_IMR1_IM1_Pos (1U) OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA | OPTIONBYTE_BOOTADD) HRTIM_BMCR_BMPREN HRTIM_BMCR_BMPREN_Msk FMC_FLAG_FEMPT (0x00000040U) IWDG_PR_PR IWDG_PR_PR_Msk ADC_SQR3_SQ14_Pos (24U) DEFAULT_CRC32_POLY 0x04C11DB7U SYSCFG_UR0_RDP_Pos (16U) FDCAN_RXF0A_F0AI_Msk (0x3FUL << FDCAN_RXF0A_F0AI_Pos) ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) TPI_FFSR_FtNonStop_Pos 3U HRTIM_EECR2_EE10SRC_Pos (24U) ETH_DMACSR_RI_Pos (6U) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE MDMA_CMAR_MAR MDMA_CMAR_MAR_Msk EXTI_LINE53 ((uint32_t)0x35) HRTIM_ADC2R_AD2MC3_Pos (2U) _TIMER_T_ unsigned long SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) FDCAN_RXF0S_RF0L FDCAN_RXF0S_RF0L_Msk ETH_DMADSR_RPS_CLOSING_Msk (0x5UL << ETH_DMADSR_RPS_CLOSING_Pos) SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk RTC_TSTR_HU RTC_TSTR_HU_Msk I2C_CR2_SADD_Pos (0U) RCC_APB4ENR_SPI6EN_Pos (5U) FORMAT_BCD RTC_FORMAT_BCD USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) TIM_CNT_CNT TIM_CNT_CNT_Msk FMC_NORSRAM_FLASH_ACCESS_DISABLE (0x00000000U) ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_BDTUPR_TIMEEFR2_Pos (16U) HAL_SYSCFG_CompensationCodeConfig HRTIM_RST2R_EXTVNT10 HRTIM_RST2R_EXTVNT10_Msk RCC_AHB2ENR_SRAM3EN_Msk (0x1UL << RCC_AHB2ENR_SRAM3EN_Pos) HRTIM_BMTRGR_OCHPEV_Msk (0x1UL << HRTIM_BMTRGR_OCHPEV_Pos) SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB __HAL_RCC_TIM15_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); UNUSED(tmpreg); } while(0) SPI_NSS_PULSE_DISABLE (0x00000000UL) FDCAN_TTOCF_LDSDL_Pos (5U) QSPI_ADDRESS_4_LINES ((uint32_t)QUADSPI_CCR_ADMODE) SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) PWR_SLEEPENTRY_WFE (0x02U) HSEM_C1ISR_ISF22 HSEM_C1ISR_ISF22_Msk USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk RCC_LPTIM2CLKSOURCE_LSE (RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_1) EXTI_LINE19 ((uint32_t)0x13) __GCC_ATOMIC_SHORT_LOCK_FREE 2 __HAL_RCC_JPGDECEN_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) == 0U) ETH_MMCRIR_RXLPITRCIS ETH_MMCRIR_RXLPITRCIS_Msk HRTIM_FLTINR1_FLT3E HRTIM_FLTINR1_FLT3E_Msk __int20__ +2 ADC_OFR4_OFFSET4_0 (0x0000001UL << ADC_OFR4_OFFSET4_Pos) SPDIFRX_SR_TERR_Pos (8U) ETH_MACTFCR_TFE_Pos (1U) FLASH_SR_RDSERR_Msk (0x1UL << FLASH_SR_RDSERR_Pos) INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1) __HAL_RCC_WWDG1_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) == 0U) BDMA_FLAG_TC6 ((uint32_t)0x02000000) FDCAN_ILS_TSWL FDCAN_ILS_TSWL_Msk SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos) USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk RCC_D2CFGR_D2PPRE1_Pos (4U) EXTI_D3PMR2_MR48 EXTI_D3PMR2_MR48_Msk USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) ETH_MACMDIOAR_CR_DIV14AR_Msk (0xDUL << ETH_MACMDIOAR_CR_DIV14AR_Pos) IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) TIM_CR2_MMS_Pos (4U) ETH_MACSPI1R_SPI1_Msk (0xFFFFFFFFUL << ETH_MACSPI1R_SPI1_Pos) double HRTIM_RST2R_EXTVNT2_Pos (22U) I2C_FLAG_MASK (0x0001FFFFU) RAMECC_FAR_FDATAH_Pos (0U) FDCAN_PSR_LEC FDCAN_PSR_LEC_Msk ADC_CSR_JQOVF_MST_Pos (10U) ETH_MTLRQDR_PRXQ ETH_MTLRQDR_PRXQ_Msk RCC_CIFR_PLL2RDYF_Msk (0x1UL << RCC_CIFR_PLL2RDYF_Pos) WRPSTATE_ENABLE OB_WRPSTATE_ENABLE FDCANCCU_CCFG_BCC_Msk (0x1UL << FDCANCCU_CCFG_BCC_Pos) RCC_I2C1CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 GPIO_OSPEEDR_OSPEED10_Pos (20U) TIM_TIM3_ETR_GPIO 0x00000000U DWT_CTRL_FOLDEVTENA_Pos 21U SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) HRTIM_TIMDIER_CPT1DE_Msk (0x1UL << HRTIM_TIMDIER_CPT1DE_Pos) GPIO_MODER_MODE15_Pos (30U) DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos) DLYB_CR_DEN_Msk (0x1UL << DLYB_CR_DEN_Pos) ETH_MACCR_TE ETH_MACCR_TE_Msk TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk TIM_FLAG_CC5 TIM_SR_CC5IF FMC_BWTRx_DATAST_4 (0x10UL << FMC_BWTRx_DATAST_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) HRTIM_ADC3R_AD3TBC3_Pos (16U) ETH_MTLRQOMR_RFD_Pos (14U) TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 TIM5 ((TIM_TypeDef *) TIM5_BASE) GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 IS_QSPI_DDR_MODE(DDR_MODE) (((DDR_MODE) == QSPI_DDR_MODE_DISABLE) || ((DDR_MODE) == QSPI_DDR_MODE_ENABLE)) _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state) HRTIM_SET1R_SST HRTIM_SET1R_SST_Msk EXTI_SWIER3_SWIER86_Msk (0x1UL << EXTI_SWIER3_SWIER86_Pos) FDCAN_TTOST_QCS FDCAN_TTOST_QCS_Msk DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || ((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_1_5) || ((__STOPBITS__) == UART_STOPBITS_2)) RCC_PLLCFGR_DIVR2EN RCC_PLLCFGR_DIVR2EN_Msk USB_OTG_GINTSTS_GINAKEFF_Pos (6U) SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk ADC_JDR3_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR3_JDATA_Pos) DLYB_CFGR_UNIT_Pos (8U) SPI_CRC_LENGTH_24BIT (0x00170000UL) HRTIM_SET2R_TIMEVNT5 HRTIM_SET2R_TIMEVNT5_Msk EXTI_D3PMR1_MR25_Msk (0x1UL << EXTI_D3PMR1_MR25_Pos) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM1)) FDCAN_ILS_RF1NL_Pos (4U) EXTI_D3_PENDCLR_SRC_LPTIM4 0x00000003U ETH_DMACIER_RWTE_Msk (0x1UL << ETH_DMACIER_RWTE_Pos) GPIO_OSPEEDR_OSPEED1_Pos (2U) SPI_CR1_HDDIR_Msk (0x1UL << SPI_CR1_HDDIR_Pos) FLASH_IT_DBECCERR_BANK2 (FLASH_CR_DBECCERRIE | 0x80000000U) RCC_D3CCIPR_I2C4SEL_Msk (0x3UL << RCC_D3CCIPR_I2C4SEL_Pos) __HAL_RCC_GET_LPTIM5_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE SCB_ICSR_PENDSTSET_Pos 26U TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) ETH_MACHWF0R_TSSEL ETH_MACHWF0R_TSSEL_Msk TIM8_AF2_BK2CMP1P_Msk (0x1UL << TIM8_AF2_BK2CMP1P_Pos) ADC_CFGR2_LSHIFT_1 (0x2UL << ADC_CFGR2_LSHIFT_Pos) SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) SPI_CR1_IOLOCK_Pos (16U) MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) IS_RCC_PLL3VCO_VALUE(VALUE) (((VALUE) == RCC_PLL3VCOWIDE) || ((VALUE) == RCC_PLL3VCOMEDIUM)) RCC_RTCCLKSOURCE_HSE_DIV31 (0x0001F300U) RCC_APB1_DIV1 RCC_D2CFGR_D2PPRE1_DIV1 HRTIM_CPT2CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV1CPT_Pos) ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) MDMA_CESR_TELD_Msk (0x1UL << MDMA_CESR_TELD_Pos) GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) ADC_SMPR1_SMP0_Pos (0U) HRTIM_RSTR_TIMDCMP1_Pos (25U) FMC_BCRx_CPSIZE_0 (0x1UL << FMC_BCRx_CPSIZE_Pos) __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE UART_ADVFEATURE_SWAP_INIT 0x00000008U HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown SPI_FIFO_THRESHOLD_14DATA (0x000001A0UL) GPIO_AF11_ETH ((uint8_t)0x0B) RTC_TAMPERFILTER_MASK RTC_TAMPCR_TAMPFLT GPIO_AF4_DFSDM1 ((uint8_t)0x04) __HAL_RCC_SPI3_CONFIG __HAL_RCC_SPI123_CONFIG DMAMUX_CFR_CSOF4_Pos (4U) EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) FMC_SDCRx_CAS FMC_SDCRx_CAS_Msk FMC_WAIT_TIMING_DURING_WS (0x00000800U) HRTIM_SET1R_SST_Pos (0U) I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) FDCAN_TTOCF_IRTO_Msk (0x7FUL << FDCAN_TTOCF_IRTO_Pos) GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) RCC_APB1LRSTR_I2C1RST_Pos (21U) HRTIM_ADC2R_AD2MC4 HRTIM_ADC2R_AD2MC4_Msk RCC_FLAG_SFTRST ((uint8_t)0x98) ETH_DMACRCR_SR_Msk (0x1UL << ETH_DMACRCR_SR_Pos) DMAMUX_CFR_CSOF11_Pos (11U) FLASH_CR_SNB_0 (0x1UL << FLASH_CR_SNB_Pos) ETH_MACLTCR_LST_Pos (16U) __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET FLASH_OPTSR_FZ_IWDG_SDBY FLASH_OPTSR_FZ_IWDG_SDBY_Msk RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) DFSDM_FLTEXMIN_EXMINCH_Pos (0U) __alloc_size2(n,x) __attribute__((__alloc_size__(n, x))) HRTIM_OENR_TC1OEN HRTIM_OENR_TC1OEN_Msk GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk FLASH_PSIZE_WORD FLASH_CR_PSIZE_1 TIM_DMABASE_AF2 0x00000019U DLYB_CFGR_LNG_1 (0x002UL << DLYB_CFGR_LNG_Pos) SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos) HAVE_INITFINI_ARRAY 1 ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk HRTIM_MDIER_MUPDDE_Pos (22U) SWPMI_ISR_DEACTF SWPMI_ISR_DEACTF_Msk DBGMCU_APB2FZ1_DBG_TIM1_Pos (0U) FMC_SR_IREN FMC_SR_IREN_Msk ETH_MMCRIR_RXCRCERPIS_Pos (5U) DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos) EXTI_IMR2_IM47 EXTI_IMR2_IM47_Msk HRTIM_ADC1R_AD1EEV4_Msk (0x1UL << HRTIM_ADC1R_AD1EEV4_Pos) USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) SDMMC_STA_BUSYD0END_Msk (0x1UL << SDMMC_STA_BUSYD0END_Pos) HRTIM_TIMDIER_CPT2DE_Pos (24U) EXTI_PR1_PR18_Msk (0x1UL << EXTI_PR1_PR18_Pos) RCC_GET_PLL_OSCSOURCE() ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) >> RCC_PLLCKSELR_PLLSRC_Pos) MDMA_CTCR_TRGM_Msk (0x3UL << MDMA_CTCR_TRGM_Pos) USB_OTG_DSTS_FNSOF_Pos (8U) DMA_REQUEST_SPI5_TX 86U IS_DMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_SYNC_TIM12_TRGO) HRTIM_MCR_DACSYNC_0 (0x1UL << HRTIM_MCR_DACSYNC_Pos) RCC_AHB3LPENR_AXISRAMLPEN_Pos (31U) RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE PWR_WKUPEPR_WKUPPUPD5 PWR_WKUPEPR_WKUPPUPD5_Msk HRTIM_ADC4R_AD4TCC4 HRTIM_ADC4R_AD4TCC4_Msk __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) != 0U) DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk HSEM_C1MISR_MISF30_Msk (0x1UL << HSEM_C1MISR_MISF30_Pos) RCC_APB4LPENR_LPUART1LPEN_Msk (0x1UL << RCC_APB4LPENR_LPUART1LPEN_Pos) __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL))) EXTI_EMR1_EM5_Pos (5U) UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) HSEM_C1ICR_ISC7_Msk (0x1UL << HSEM_C1ICR_ISC7_Pos) __HAL_RCC_GET_HRTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HRTIMSEL))) ETH_MACHWF0R_ADDMACADRSEL_Pos (18U) SYSCFG_UR3_BOOT_ADD1_Msk (0xFFFFUL << SYSCFG_UR3_BOOT_ADD1_Pos) USB_OTG_DCFG_DSPD_Pos (0U) BDMA_ISR_TCIF0_Msk (0x1UL << BDMA_ISR_TCIF0_Pos) RCC_AHB4ENR_GPIOGEN RCC_AHB4ENR_GPIOGEN_Msk __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN); UNUSED(tmpreg); } while(0) RCC_SAI4ACLKSOURCE_CLKP RCC_D3CCIPR_SAI4ASEL_2 JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos) DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk ETH_MACSPI0R_SPI0_Pos (0U) __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL))) FDCAN_ILS_HPML_Msk (0x1UL << FDCAN_ILS_HPML_Pos) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) TIM1_AF1_BKCMP1P_Pos (10U) HAL_TIM_MODULE_ENABLED  EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos) HAL_DMAMUX1_SYNC_LPTIM3_OUT 5U CSI_TIMEOUT_VALUE (2U) DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL HSEM_C1ICR_ISC22 HSEM_C1ICR_ISC22_Msk RCC_AHB2ENR_SRAM2EN RCC_AHB2ENR_SRAM2EN_Msk CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) FDCAN_NDAT1_ND30_Pos (30U) JPEG_CONFR4_QT_Pos (2U) RCC_APB1LRSTR_USART3RST_Msk (0x1UL << RCC_APB1LRSTR_USART3RST_Pos) RCC_APB1HRSTR_CRSRST RCC_APB1HRSTR_CRSRST_Msk PWR_FLAG_TEMPH (0x14U) ADC_JDR4_JDATA_12 (0x00001000UL << ADC_JDR4_JDATA_Pos) RCC_SPI1CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) TIM_SR_SBIF_Pos (13U) __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED RTC_MONTH_NOVEMBER ((uint8_t)0x11) TIM_TIM17_TI1_GPIO 0x00000000U SYSCFG_PMCR_PC2SO SYSCFG_PMCR_PC2SO_Msk __HAL_SD_DISABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__)) TIM_IT_COM TIM_DIER_COMIE HRTIM_BDMUPR_MREP_Pos (5U) ADC_PCSEL_PCSEL_8 (0x00100UL << ADC_PCSEL_PCSEL_Pos) _RAND48_MULT_0 (0xe66d) DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos) FDCAN_HPMS_FLST_Pos (15U) __GCC_IEC_559 2 HRTIM_TIMISR_CPT2 HRTIM_TIMISR_CPT2_Msk RCC_CIFR_PLL3RDYF_Msk (0x1UL << RCC_CIFR_PLL3RDYF_Pos) DCFG_FRAME_INTERVAL_90 2U __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_CR_ALRAE RTC_CR_ALRAE_Msk TIM17_AF1_BKINE_Msk (0x1UL << TIM17_AF1_BKINE_Pos) __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos) __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE GPIO_PUPDR_PUPD7_Pos (14U) EXTI_SWIER1_SWIER16 EXTI_SWIER1_SWIER16_Msk FDCAN_NDAT1_ND27 FDCAN_NDAT1_ND27_Msk TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 RTC_ATAMP_ASYNCPRES_RTCCLK 0u USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk FDCAN_IE_ARAE_Msk (0x1UL << FDCAN_IE_ARAE_Pos) JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk HRTIM_BDTUPR_TIMDTR HRTIM_BDTUPR_TIMDTR_Msk QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos) MDMA_REQUEST_DMA1_Stream3_TC ((uint32_t)0x00000003U) __DA_FBIT__ 31 EP_SPEED_HIGH 2U USART_CR3_HDSEL_Pos (3U) HSEM_C1MISR_MISF6_Msk (0x1UL << HSEM_C1MISR_MISF6_Pos) RCC_SPI45CLKSOURCE_PCLK1 RCC_SPI45CLKSOURCE_D2PCLK1 RCC_D3CCIPR_SAI4ASEL_1 (0x2UL << RCC_D3CCIPR_SAI4ASEL_Pos) MDMA_CCR_TEIE_Msk (0x1UL << MDMA_CCR_TEIE_Pos) RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) HRTIM_BDMUPR_MCMP3_Pos (8U) TIM_DIER_CC3DE_Pos (11U) RTC_ALRMAR_MNU_Pos (8U) HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef HRTIM_ADC2R_AD2TDPER_Pos (26U) D3_BKPSRAM_BASE (0x38800000UL) SYSCFG_UR10_PAEND_BANK2 SYSCFG_UR10_PAEND_BANK2_Msk QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos) __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 __HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H(__HANDLE__,__BKP__) do { __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_ADD1H); MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); } while(0u); EXTI_LINE49 ((uint32_t)0x31) SAI_GCR_SYNCOUT_Pos (4U) HSEM_PROCESSID_MAX (255U) _INTPTR_EQ_INT  FDCAN_NDAT2_ND45 FDCAN_NDAT2_ND45_Msk __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) : __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__)) __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));}) __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) == 0U) TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) HRTIM_CPT1CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP1_Pos) LTDC_PIXEL_FORMAT_L8 0x00000005U __CMSIS_GCC_USE_REG(r) "r" (r) EXTI_LINE_65 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) HRTIM_ISR_SYSFLT_Pos (5U) HRTIM_CPT2CR_TB1SET_Msk (0x1UL << HRTIM_CPT2CR_TB1SET_Pos) MDMA_REQUEST_DMA2D_CLUT_TC ((uint32_t)0x00000018U) TIM_CR1_DIR_Pos (4U) FDCAN_NDAT2_ND40_Pos (8U) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE HRTIM_RST1R_MSTCMP1_Pos (8U) TIM_DMABASE_CCR1 0x0000000DU FLASH_OPTCR_SWAP_BANK_Pos (31U) RCC_AHB1ENR_USB1OTGHSULPIEN RCC_AHB1ENR_USB1OTGHSULPIEN_Msk HAL_DMAMUX2_REQ_GEN_COMP2_OUT 18U SYSCFG_UR14_D1STPRST SYSCFG_UR14_D1STPRST_Msk RCC_SDMMCCLKSOURCE_PLL (0x00000000U) ETH_DMAMR_SWR_Msk (0x1UL << ETH_DMAMR_SWR_Pos) TIM_CR1_CMS TIM_CR1_CMS_Msk HRTIM_BDMUPR_MREP HRTIM_BDMUPR_MREP_Msk TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0) HSEM_C1MISR_MISF11_Pos (11U) __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE RCC_BDCR_LSEDRV_Pos (3U) SDMMC_STD_CAPACITY ((uint32_t)0x00000000U) SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos) RCC_D2CCIP2R_USART16SEL_2 (0x4UL << RCC_D2CCIP2R_USART16SEL_Pos) GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) HRTIM_BDMUPR_MICR HRTIM_BDMUPR_MICR_Msk RTC_CR_ADD1H_Pos (16U) RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) HSEM_C1MISR_MISF11 HSEM_C1MISR_MISF11_Msk GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) RCC_APB2LPENR_SAI3LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI3LPEN_Pos) SCnSCB ((SCnSCB_Type *) SCS_BASE ) ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CM7_CPUID ((uint32_t)0x00000003) ADC_CFGR_EXTSEL_2 (0x04UL << ADC_CFGR_EXTSEL_Pos) FDCAN_HPMS_FIDX FDCAN_HPMS_FIDX_Msk HRTIM_RST2R_CMP3_Msk (0x1UL << HRTIM_RST2R_CMP3_Pos) FDCAN_CCCR_ASM_Msk (0x1UL << FDCAN_CCCR_ASM_Pos) SCB_DCISW_SET_Pos 5U COMP_OR_AFOPI1_Pos (8U) HRTIM_MDIER_MCMP1IE HRTIM_MDIER_MCMP1IE_Msk COMP_CFGRx_INMSEL_2 (0x4UL << COMP_CFGRx_INMSEL_Pos) DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk RCC_APB1LLPENR_HDMICECEN_Pos RCC_APB1LLPENR_CECLPEN_Pos USART_CR3_TXFTCFG_Msk (0x7UL << USART_CR3_TXFTCFG_Pos) ADC_SQR2_SQ5_Pos (0U) HRTIM_CPT1CR_TIMCCMP1_Pos (22U) ADC_CCR_PRESC ADC_CCR_PRESC_Msk EXTI_PR2_PR51 EXTI_PR2_PR51_Msk __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST) RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk RTC_BKP10R RTC_BKP10R_Msk SAI_xSLOTR_NBSLOT_Pos (8U) HRTIM_ADC3R_AD3EEV1 HRTIM_ADC3R_AD3EEV1_Msk EXTI_IMR2_IM32_Pos (0U) __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos) TIM_TISEL_TI2SEL_3 (0x8UL << TIM_TISEL_TI2SEL_Pos) GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk HRTIM_RST1R_MSTCMP1 HRTIM_RST1R_MSTCMP1_Msk TIM_SR_CC5IF TIM_SR_CC5IF_Msk QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) FPU_MVFR0_A_SIMD_registers_Pos 0U __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) ADC_CSR_EOS_MST_Pos (3U) RCC_CFGR_MCO2_2 (0x4UL << RCC_CFGR_MCO2_Pos) FDCAN_TXEFS_EFPI_Pos (16U) DWT_EXCCNT_EXCCNT_Pos 0U TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) MDMA_CISR_BRTIF_Msk (0x1UL << MDMA_CISR_BRTIF_Pos) FDCAN_TTIR_SE2 FDCAN_TTIR_SE2_Msk RCC_LPTIM5CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk RTC_TIMESTAMPONTAMPERDETECTION_ENABLE RTC_TAMPCR_TAMPTS SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk DMAMUX1_RequestGenerator5_BASE (DMAMUX1_BASE + 0x0114UL) SAI_xSR_LFSDET_Pos (6U) BDMA_ISR_TEIF6_Msk (0x1UL << BDMA_ISR_TEIF6_Pos) HRTIM_ADC4R_AD4TCC2 HRTIM_ADC4R_AD4TCC2_Msk IS_LTDC_PCPOL(__PCPOL__) (((__PCPOL__) == LTDC_PCPOLARITY_IPC) || ((__PCPOL__) == LTDC_PCPOLARITY_IIPC)) I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN I2C_FASTMODEPLUS_PB7 SYSCFG_PMCR_I2C_PB7_FMP _LDBL_EQ_DBL 1 JPEG_CONFR6_QT_Pos (2U) HRTIM1_TIME ((HRTIM_Timerx_TypeDef *) HRTIM1_TIME_BASE) __FLT32_MAX_EXP__ 128 __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART7RST) FDCAN_IE_BECE_Pos (20U) SYSCFG_EXTICR2_EXTI4_PA ((uint32_t)0x00000000) RCC_APB1LRSTR_UART4RST RCC_APB1LRSTR_UART4RST_Msk LTDC_ISR_RRIF_Pos (3U) ETH_MACMDIOAR_MB_Msk (0x1UL << ETH_MACMDIOAR_MB_Pos) ETH_MACA1LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA1LR_ADDRLO_Pos) DMA_REQUEST_USART3_TX 46U SPI_IT_FRE SPI_IER_TIFREIE IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)) RCC_D3AMR_COMP12AMEN RCC_D3AMR_COMP12AMEN_Msk BDMA_FLAG_HT7 ((uint32_t)0x40000000) CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 HRTIM_SET1R_TIMEVNT6 HRTIM_SET1R_TIMEVNT6_Msk SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) SPI_CRC_LENGTH_15BIT (0x000E0000UL) RCC_AHB4RSTR_GPIOKRST_Pos (10U) LPTIM_CFGR2_IN1SEL_Pos (0U) SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) ETH_MACISR_TXSTSIS_Pos (13U) IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15U) IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE)) uint32_t ADC_SQR4_SQ15_Pos (0U) ETH_MACPOCR_PTOEN_Pos (0U) HRTIM_ODSR_TE1ODS HRTIM_ODSR_TE1ODS_Msk ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk __HAL_RCC_SAI4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SAI4EN) RCC_APB1LRSTR_USART2RST_Msk (0x1UL << RCC_APB1LRSTR_USART2RST_Pos) DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) MDMA_CTCR_PAM_Pos (26U) ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U RCC_APB1LLPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART4LPEN_Pos) FDCAN_IE_PEAE_Pos (27U) ADC_OFR4_OFFSET4_15 (0x0008000UL << ADC_OFR4_OFFSET4_Pos) FMC_BCRx_CBURSTRW_Msk (0x1UL << FMC_BCRx_CBURSTRW_Pos) SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos) USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk EXTI_LINE_25 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x19U) GPIO_AF11_TIM8 ((uint8_t)0x0B) __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, (((__RTCCLKSource__) & 0xFFFFCFFU) >> 4)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) ETH_MACIER_TSIE_Pos (12U) TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos) DCMI_CR_CRE DCMI_CR_CRE_Msk ETH_MACVTR_EVLS_ALWAYSSTRIP ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk HRTIM_RST2R_EXTVNT6 HRTIM_RST2R_EXTVNT6_Msk UART_CLEAR_OREF USART_ICR_ORECF RNG_SR_SECS_Pos (2U) EXTI_LINE73 ((uint32_t)0x49) __SIG_ATOMIC_WIDTH__ 32 FLASH_CRC_BANK (FLASH_CRCCR_ALL_BANK | FLASH_CRCCR_CRC_BY_SECT) __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD IS_PWR_AVD_LEVEL(LEVEL) (((LEVEL) == PWR_AVDLEVEL_0) || ((LEVEL) == PWR_AVDLEVEL_1) || ((LEVEL) == PWR_AVDLEVEL_2) || ((LEVEL) == PWR_AVDLEVEL_3)) MDIOS_CR_EIE_Pos (3U) RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos) FDCAN_RWD_WDV_Pos (8U) PWR_WAKEUP_PIN1_LOW (PWR_WKUPEPR_WKUPP1 | PWR_WKUPEPR_WKUPEN1) HRTIM_DTR_DTR_6 (0x040UL << HRTIM_DTR_DTR_Pos) FDCAN_TXEFS_EFFL_Pos (0U) RCC_CR_HSIDIV_8 (0x3UL << RCC_CR_HSIDIV_Pos) FDCAN_TTIE_TTMIE_Msk (0x1UL << FDCAN_TTIE_TTMIE_Pos) CRC_DR_DR_Pos (0U) TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U RCC_AHB2LPENR_D2SRAM3LPEN_Msk RCC_AHB2LPENR_SRAM3LPEN_Msk TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) RCC_APB3_DIV2 RCC_D1CFGR_D1PPRE_DIV2 __HAL_RCC_TIM17_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) == 0U) FDCAN_NDAT1_ND8 FDCAN_NDAT1_ND8_Msk IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13)) RTC_WAKEUPCLOCK_RTCCLK_DIV2 (RTC_CR_WUCKSEL_0 | RTC_CR_WUCKSEL_1) HAL_UART_RECEPTION_TOCHARMATCH (0x00000003U) PWR_WKUPEPR_WKUPP5 PWR_WKUPEPR_WKUPP5_Msk EXTI_EMR3_EM73_Msk (0x1UL << EXTI_EMR3_EM73_Pos) _STDINT_H  HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT I2C_FLAG_ADDR I2C_ISR_ADDR DMAMUX1_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator7_BASE) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE __HAL_HSEM_GET_IT(__SEM_MASK__) ((__SEM_MASK__) & HSEM->MISR) __HAL_RCC_HRTIM1_CONFIG(__HRTIM1CLKSource__) MODIFY_REG(RCC->CFGR, RCC_CFGR_HRTIMSEL, (uint32_t)(__HRTIM1CLKSource__)) TIM_TISEL_TI1SEL_Pos (0U) FDCAN_TSCC_TCP_Msk (0xFUL << FDCAN_TSCC_TCP_Pos) TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) SAI_xSR_MUTEDET_Pos (1U) DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos) I2C_FLAG_BUSY I2C_ISR_BUSY DLYB_CFGR_UNIT_3 (0x08UL << DLYB_CFGR_UNIT_Pos) GPIO_OTYPER_OT0_Pos (0U) SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos) PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0 ETH_MACHWF1R_TXFIFOSIZE_Pos (6U) HRTIM_RSTDR_TIMBCMP2_Pos (23U) TIM1_AF2_BK2DFBK1E_Pos (8U) HRTIM_RST2R_TIMEVNT3_Msk (0x1UL << HRTIM_RST2R_TIMEVNT3_Pos) DMA_HISR_TEIF5_Pos (9U) CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) RCC_CIER_LSERDYIE_Pos (1U) ETH_MACVIR_VLT ETH_MACVIR_VLT_Msk SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) ADC_JDR2_JDATA_19 (0x00080000UL << ADC_JDR2_JDATA_Pos) BDMA_ISR_GIF5_Msk (0x1UL << BDMA_ISR_GIF5_Pos) HRTIM_FLTINR1_FLT3F_0 (0x1UL << HRTIM_FLTINR1_FLT3F_Pos) RCC_HSI_DIV8 (RCC_CR_HSIDIV | RCC_CR_HSION) UINT16_C(x) __UINT16_C(x) LTDC_IER_TERRIE_Pos (2U) FDCAN_TTCTC_CT_Msk (0xFFFFUL << FDCAN_TTCTC_CT_Pos) RCC_PLLCFGR_PLL1RGE_2 (0x2UL << RCC_PLLCFGR_PLL1RGE_Pos) HSEM_C1ISR_ISF6 HSEM_C1ISR_ISF6_Msk DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) ADC_OFR4_OFFSET4_24 (0x1000000UL << ADC_OFR4_OFFSET4_Pos) DFSDM_FLTISR_JCIP_Pos (13U) __ARM_FEATURE_COPROC 15 SYSCFG_PMCR_I2C_PB6_FMP_Pos (4U) COMP_SR_C1IF_Msk (0x1UL << COMP_SR_C1IF_Pos) SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) SDMMC_RESP2 ((uint32_t)0x00000004U) RTC_BKP16R_Pos (0U) SPI_IFCR_OVRC_Pos (6U) ETH_MACL4AR_L4DP_Msk (0xFFFFUL << ETH_MACL4AR_L4DP_Pos) RCC_APB2LPENR_SPI5LPEN_Pos (20U) GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE OPAMP2_CSR_PGGAIN OPAMP2_CSR_PGGAIN_Msk USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) USB_OTG_GPWRDN_ADPMEN USB_OTG_GPWRDN_ADPMEN_Msk DMAMUX_CSR_SOF15_Msk (0x1UL << DMAMUX_CSR_SOF15_Pos) ETH_MTLRQMPOCR_MISPKTCNT_Pos (16U) MDMA_CCR_TCIE_Pos (5U) TIM_DMABase_CR1 TIM_DMABASE_CR1 SPI_I2SCFGR_I2SCFG_2 (0x4UL << SPI_I2SCFGR_I2SCFG_Pos) ETH_MACLCSR_RLPIEX_Pos (3U) MPU_RASR_C_Pos 17U FDCAN_TXBTO_TO_Pos (0U) HSEM_C1IER_ISE4 HSEM_C1IER_ISE4_Msk HRTIM_CR2_TASWU_Msk (0x1UL << HRTIM_CR2_TASWU_Pos) EXTI_D3PCR2H_PCS51_Msk (0x3UL << EXTI_D3PCR2H_PCS51_Pos) UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos) USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) ADC_CALFACT_CALFACT_S_4 (0x010UL << ADC_CALFACT_CALFACT_S_Pos) __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI1LPEN) __ARM_NEON TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT HSEM_C1ISR_ISF0_Pos (0U) __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) RTC_DR_YT_Pos (20U) HRTIM_BMTRGR_TDREP HRTIM_BMTRGR_TDREP_Msk TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) USART_CR3_IRLP_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET __GNUCLIKE___OFFSETOF 1 PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 ETH_MMCTIR_TXLPITRCIS ETH_MMCTIR_TXLPITRCIS_Msk __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED RCC_USART6CLKSOURCE_PLL2 RCC_USART16CLKSOURCE_PLL2 RCC_UART8CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI IS_LTDC_HSYNC(__HSYNC__) ((__HSYNC__) <= LTDC_HORIZONTALSYNC) RCC_SPI3CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) FMC_BTRx_CLKDIV FMC_BTRx_CLKDIV_Msk RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk RCC_AHB2LPENR_D2SRAM1LPEN_Pos RCC_AHB2LPENR_SRAM1LPEN_Pos HRTIM_TIMICR_DLYPRTC_Pos (14U) RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk FDCAN_TTILS_SMCS_Pos (1U) JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos) RCC_PLL2DIVR_Q2_Msk (0x7FUL << RCC_PLL2DIVR_Q2_Pos) FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) == 0U) ADC_CFGR2_OVSR_2 (0x004UL << ADC_CFGR2_OVSR_Pos) OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET ETH_MACA1LR_ADDRLO ETH_MACA1LR_ADDRLO_Msk I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) EXTI_D3PMR1_MR1_Pos (1U) DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk RTC_OUTPUT_TYPE_OPENDRAIN 0x00000000u SPI_CRC_LENGTH_12BIT (0x000B0000UL) ADC_OFR4_OFFSET4_18 (0x0040000UL << ADC_OFR4_OFFSET4_Pos) RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk FLASH_CRCCR_CLEAN_SECT FLASH_CRCCR_CLEAN_SECT_Msk TIM17_AF1_BKINP_Pos (9U) HRTIM_EECR1_EE1SRC_Msk (0x3UL << HRTIM_EECR1_EE1SRC_Pos) RCC_D3CFGR_D3PPRE_DIV1 ((uint32_t)0x00000000) MDMA_CTCR_PKE_Pos (25U) __HAL_RCC_GET_SPI123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL))) FPU_MVFR2_VFP_Misc_Pos 4U ETH_MACPFR_PR_Pos (0U) GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) RAMECC_IER_GECCDEBWIE RAMECC_IER_GECCDEBWIE_Msk USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) HRTIM_CPT2CR_EXEV3CPT_Pos (4U) EXTI_LINE_31 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) FLT_EVAL_METHOD __FLT_EVAL_METHOD__ USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk HRTIM_ADC2R_AD2TERST_Pos (31U) IS_MDMA_LEVEL_COMPLETE(__LEVEL__) (((__LEVEL__) == HAL_MDMA_FULL_TRANSFER ) || ((__LEVEL__) == HAL_MDMA_BUFFER_TRANSFER )|| ((__LEVEL__) == HAL_MDMA_BLOCK_TRANSFER ) || ((__LEVEL__) == HAL_MDMA_REPEAT_BLOCK_TRANSFER )) IS_TIM_TISEL(__TISEL__) (((__TISEL__) == TIM_TIM1_TI1_GPIO) || ((__TISEL__) == TIM_TIM1_TI1_COMP1) || ((__TISEL__) == TIM_TIM8_TI1_GPIO) || ((__TISEL__) == TIM_TIM8_TI1_COMP2) || ((__TISEL__) == TIM_TIM2_TI4_GPIO) || ((__TISEL__) == TIM_TIM2_TI4_COMP1) || ((__TISEL__) == TIM_TIM2_TI4_COMP2) || ((__TISEL__) == TIM_TIM2_TI4_COMP1_COMP2) || ((__TISEL__) == TIM_TIM3_TI1_GPIO) || ((__TISEL__) == TIM_TIM3_TI1_COMP1) || ((__TISEL__) == TIM_TIM3_TI1_COMP2) || ((__TISEL__) == TIM_TIM3_TI1_COMP1_COMP2) || ((__TISEL__) == TIM_TIM5_TI1_GPIO) || ((__TISEL__) == TIM_TIM5_TI1_CAN_TMP) || ((__TISEL__) == TIM_TIM5_TI1_CAN_RTP) || ((__TISEL__) == TIM_TIM12_TI1_SPDIF_FS) || ((__TISEL__) == TIM_TIM12_TI1_GPIO) || ((__TISEL__) == TIM_TIM15_TI1_GPIO) || ((__TISEL__) == TIM_TIM15_TI1_TIM2_CH1) || ((__TISEL__) == TIM_TIM15_TI1_TIM3_CH1) || ((__TISEL__) == TIM_TIM15_TI1_TIM4_CH1) || ((__TISEL__) == TIM_TIM15_TI1_RCC_LSE) || ((__TISEL__) == TIM_TIM15_TI1_RCC_CSI) || ((__TISEL__) == TIM_TIM15_TI1_RCC_MCO2) || ((__TISEL__) == TIM_TIM15_TI2_GPIO) || ((__TISEL__) == TIM_TIM15_TI2_TIM2_CH2) || ((__TISEL__) == TIM_TIM15_TI2_TIM3_CH2) || ((__TISEL__) == TIM_TIM15_TI2_TIM4_CH2) || ((__TISEL__) == TIM_TIM16_TI1_GPIO) || ((__TISEL__) == TIM_TIM16_TI1_RCC_LSI) || ((__TISEL__) == TIM_TIM16_TI1_RCC_LSE) || ((__TISEL__) == TIM_TIM16_TI1_WKUP_IT) || ((__TISEL__) == TIM_TIM17_TI1_GPIO) || ((__TISEL__) == TIM_TIM17_TI1_SPDIF_FS) || ((__TISEL__) == TIM_TIM17_TI1_RCC_HSE1MHZ) || ((__TISEL__) == TIM_TIM17_TI1_RCC_MCO1) || ((__TISEL__) == TIM_TIM23_TI4_GPIO) || ((__TISEL__) == TIM_TIM23_TI4_COMP1) || ((__TISEL__) == TIM_TIM23_TI4_COMP2) || ((__TISEL__) == TIM_TIM23_TI4_COMP1_COMP2) || ((__TISEL__) == TIM_TIM24_TI1_GPIO) || ((__TISEL__) == TIM_TIM24_TI1_CAN_TMP) || ((__TISEL__) == TIM_TIM24_TI1_CAN_RTP) || ((__TISEL__) == TIM_TIM24_TI1_CAN_SOC)) SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk DBGMCU_APB1LFZ1_DBG_TIM2 DBGMCU_APB1LFZ1_DBG_TIM2_Msk M_SQRT1_2 0.70710678118654752440 FDCAN_TXEFC_EFWM_Msk (0x3FUL << FDCAN_TXEFC_EFWM_Pos) HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT HRTIM_MDIER_MREPDE HRTIM_MDIER_MREPDE_Msk PWR_PIN_NO_PULL (0x00000000U) SYSCFG_EXTICR1_EXTI3_PG ((uint32_t)0x00006000) ADC_CFGR_JQDIS_Pos (31U) ETH_MACHWF1R_L3L4FNUM_Pos (27U) RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER ADC_OFR3_OFFSET3_6 (0x0000040UL << ADC_OFR3_OFFSET3_Pos) FDCAN_NDAT2_ND60 FDCAN_NDAT2_ND60_Msk TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) RCC_D1CCIPR_QSPISEL_Pos (4U) TIM_TIM16_TI1_WKUP_IT (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos) USB_OTG_SPEED_HIGH_IN_FULL 1U DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) RCC_UART4CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI HSEM_C1ICR_ISC26_Pos (26U) ETH_MACTSCR_TSIPENA ETH_MACTSCR_TSIPENA_Msk TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE ADC_CCR_DUAL_Pos (0U) DMAMUX_RGCFR_COF2_Pos (2U) EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk FLASH_SECTOR_7 7U __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET M_LN2 _M_LN2 IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U)) __HAL_DBGMCU_UnFreeze_HRTIM() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_HRTIM)) SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) MDMA_SRC_INC_HALFWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_0) __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) == 0U) QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos) EXTI_EMR3_EM82_Pos (18U) FDCAN_TURCF_ELT_Msk (0x1UL << FDCAN_TURCF_ELT_Pos) ETH_DMACSR_RBU ETH_DMACSR_RBU_Msk RCC_RTCCLKSOURCE_HSE_DIV47 (0x0002F300U) PWR_WKUPEPR_WKUPEN_Msk (0x3FUL << PWR_WKUPEPR_WKUPEN_Pos) RCC_AHB3RSTR_QSPIRST_Pos (14U) RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk ETH_DMAMR_SWR_Pos (0U) ETH_DMACRCR_RPBL_4PBL ((uint32_t)0x00040000) RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos) EXTI_PR1_PR4 EXTI_PR1_PR4_Msk PWR_VBAT_ABOVE_HIGH_THRESHOLD PWR_CR2_VBATH HRTIM_MCR_TECEN_Pos (21U) DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos) RCC_APB1LRSTR_TIM12RST_Pos (6U) HRTIM_EEFR2_EE9LTCH_Msk (0x1UL << HRTIM_EEFR2_EE9LTCH_Pos) RCC_D2CCIP2R_USART16SEL_Pos (3U) USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) RCC_AHB2ENR_SRAM1EN RCC_AHB2ENR_SRAM1EN_Msk DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) EXTI_IMR2_IM63_Pos (31U) SYSCFG_UR8_MEPAD_BANK2 SYSCFG_UR8_MEPAD_BANK2_Msk __STRING(x) #x TIM_CCER_CC1E_Pos (0U) USB_OTG_HCTSIZ_PKTCNT_Pos (19U) IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_ITR4) || ((__SELECTION__) == TIM_TS_ITR5) || ((__SELECTION__) == TIM_TS_ITR6) || ((__SELECTION__) == TIM_TS_ITR7) || ((__SELECTION__) == TIM_TS_ITR8) || ((__SELECTION__) == TIM_TS_ITR12) || ((__SELECTION__) == TIM_TS_ITR13) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF)) TIM_DMABASE_CCR3 0x0000000FU HAL_SD_ERROR_DMA SDMMC_ERROR_DMA __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk RCC_AHB1ENR_ADC12EN_Pos (5U) CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) ETH_MACACR_ATSFC_Pos (0U) TIM_TIM2_ETR_SAI1_FSA TIM2_AF1_ETRSEL_2 HRTIM_SET2R_EXTVNT3_Pos (23U) DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) HRTIM_CPT1CR_TIMBCMP2 HRTIM_CPT1CR_TIMBCMP2_Msk FDCAN_NDAT2_ND58 FDCAN_NDAT2_ND58_Msk __HAL_DBGMCU_UnFreeze_I2C2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C2)) __ARM_ARCH_7EM__ 1 __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE FDCAN_DBTP_DSJW_Pos (0U) IS_RCC_PLL3P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) I2C_ISR_STOPF_Pos (5U) MDMA_CTCR_PKE_Msk (0x1UL << MDMA_CTCR_PKE_Pos) HRTIM_MICR_MCMP1_Pos (0U) __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) != 0U) USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) SDMMC_DCTRL_DTDIR_Pos (1U) ETH_MMCRIMR_RXLPIUSCIM_Pos (26U) TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos) RCC_D1CFGR_HPRE_DIV2_Pos (3U) MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) HRTIM_EEFR2_EE8LTCH HRTIM_EEFR2_EE8LTCH_Msk RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk FDCAN_CCCR_BRSE_Pos (9U) __HAL_RCC_LPTIM5_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) == 0U) HRTIM_IER_FLT3 HRTIM_IER_FLT3_Msk __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos) HRTIM_MDIER_MCMP1IE_Pos (0U) IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16)) HSEM_C1ICR_ISC3 HSEM_C1ICR_ISC3_Msk ADC_CFGR_DMNGT_0 (0x1UL << ADC_CFGR_DMNGT_Pos) HRTIM_ADC4R_AD4TEC3_Pos (29U) PWR_CR1_ALS_LEV0 (0UL) BDMA_IFCR_CGIF5 BDMA_IFCR_CGIF5_Msk ETH_MACA0HR_AE ETH_MACA0HR_AE_Msk FDCAN_TTIR_GTE_Msk (0x1UL << FDCAN_TTIR_GTE_Pos) UART_IT_TC 0x0626U TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) ETH_MMCTLPITCR_TXLPITRC_Pos (0U) RCC_UART8CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) ADC_CFGR2_OVSR_9 (0x200UL << ADC_CFGR2_OVSR_Pos) FDCAN1_BASE (D2_APB1PERIPH_BASE + 0xA000UL) FMC_SDTRx_TWR_0 (0x1UL << FMC_SDTRx_TWR_Pos) COMP_ICFR_C1IF COMP_ICFR_C1IF_Msk RCC_APB4RSTR_I2C4RST_Pos (7U) COMP_OR_AFOPB12_Pos (2U) HSEM_C1IER_ISE27_Pos (27U) QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk DMAMUX2_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel1_BASE) SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2400UL) EXTI_SWIER1_SWIER16_Pos (16U) RCC_CICR_CSIRDYC_Msk (0x1UL << RCC_CICR_CSIRDYC_Pos) __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF) TIM8_AF1_BKCMP1E TIM8_AF1_BKCMP1E_Msk TIM_CCER_CC3NP_Pos (11U) HRTIM_CPT2CR_TE1SET_Pos (28U) TIM_TIM24_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos) RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk INT_FAST8_MAX (__INT_FAST8_MAX__) SDMMC_MAXERASETIMEOUT ((uint32_t)63000U) RCC_USART2CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI RCC_RSR_RMVF_Msk (0x1UL << RCC_RSR_RMVF_Pos) EXTI_EMR3_EM75_Pos (11U) SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) EXTI_SWIER1_SWIER20_Msk (0x1UL << EXTI_SWIER1_SWIER20_Pos) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE DMAMUX_CFR_CSOF6_Pos (6U) ETH_MACWTR_WTO_16KB ((uint32_t)0x0000000E) _TIME_T_ __int_least64_t USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) ADC_JDR1_JDATA_5 (0x00000020UL << ADC_JDR1_JDATA_Pos) __GNUCLIKE_BUILTIN_VAALIST 1 DBGMCU_APB4FZ1_DBG_LPTIM4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM4_Pos) SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SYSCFGRST) GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) ETH_MMCRIMR_RXUCGPIM_Pos (17U) INT32_MAX (__INT32_MAX__) ADC_CR_ADSTART ADC_CR_ADSTART_Msk IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS) (((ADDRESS) >= FLASH_BANK2_BASE ) && ((ADDRESS) <= FLASH_END)) HRTIM_RST1R_TIMEVNT6_Msk (0x1UL << HRTIM_RST1R_TIMEVNT6_Pos) HRTIM_EECR3_EEVSD_0 (0x1UL << HRTIM_EECR3_EEVSD_Pos) USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) FMC_PMEM_MEMHOLD_Msk (0xFFUL << FMC_PMEM_MEMHOLD_Pos) SPDIFRX_IMR_PERRIE_Pos (2U) RCC_APB1LLPENR_I2C1LPEN RCC_APB1LLPENR_I2C1LPEN_Msk __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM5RST) __HAL_RCC_D2SRAM1_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM1EN)) DMA_REQUEST_TIM17_CH1 111U RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk FLASH_OPTSR_ST_RAM_SIZE_Msk (0x3UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) HRTIM_ADC2R_AD2TDRST_Pos (27U) SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) UART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004) DFSDM_CHCFGR2_OFFSET_Pos (8U) IS_RTC_HOURFORMAT12(PM) (((PM) == RTC_HOURFORMAT12_AM) || ((PM) == RTC_HOURFORMAT12_PM)) __ULFRACT_FBIT__ 32 MDMA_Channel2 ((MDMA_Channel_TypeDef *)MDMA_Channel2_BASE) DMA2_Stream2_IRQn TIM_BREAK_INPUT_SUPPORT  DAC_SR_CAL_FLAG2_Pos (30U) DAC_DHR12LD_DACC2DHR_Pos (20U) RCC_CFGR_SWS_PLL1 (0x00000018UL) HRTIM_EEFR1_EE4FLTR HRTIM_EEFR1_EE4FLTR_Msk USART_CR2_LBDIE USART_CR2_LBDIE_Msk RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk TIM_CCER_CC4E_Pos (12U) __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0) EXTI_FTSR1_TR5 EXTI_FTSR1_TR5_Msk USB_OTG_DIEPINT_ITTXFE_Pos (4U) MDIOS_SR_CSERF_Pos (1U) HAL_SD_ERROR_DATA_CRC_FAIL SDMMC_ERROR_DATA_CRC_FAIL TIM_TIM23_ETR_GPIO 0x00000000U JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk __GNU_VISIBLE 0 RCC_PLL3VCIRANGE_1 RCC_PLLCFGR_PLL3RGE_1 BDMA_IFCR_CTCIF6 BDMA_IFCR_CTCIF6_Msk ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) DMA2D_OCOLR_ALPHA_1_Msk (0xFFUL << DMA2D_OCOLR_ALPHA_1_Pos) __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) != 0U) LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos) TIM8_AF1_BKCMP1E_Pos (1U) __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE(); __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE(); } while(0) FLASH_TYPEERASE_MASSERASE 0x01U MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos) TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos) UART_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) I2C_OA2_MASK04 ((uint8_t)0x04U) SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos) SPI_FLAG_OVR SPI_SR_OVR ETH_MACVTR_VTIM ETH_MACVTR_VTIM_Msk SPI_CFG1_MBR_Msk (0x7UL << SPI_CFG1_MBR_Pos) TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS TIM_TIM5_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 MPU_RNR_REGION_Msk (0xFFUL ) OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG HRTIM_SET1R_CMP1_Msk (0x1UL << HRTIM_SET1R_CMP1_Pos) USART_CR1_FIFOEN USART_CR1_FIFOEN_Msk DMAMUX2_Channel4_BASE (DMAMUX2_BASE + 0x0010UL) EXTI_EMR3_EM81 EXTI_EMR3_EM81_Msk ETH_MACTSICNR_TSIC_Msk (0xFFFFFFFFUL << ETH_MACTSICNR_TSIC_Pos) IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM1)) HRTIM_SET2R_CMP1 HRTIM_SET2R_CMP1_Msk RCC_PLLCFGR_PLL1FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL1FRACEN_Pos) QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos) CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk FDCAN_TTOCN_FGP_Pos (10U) UART_FIFOMODE_ENABLE USART_CR1_FIFOEN SPI_MASTER_SS_IDLENESS_02CYCLE (0x00000002UL) ETH_DMACIER_RIE_Msk (0x1UL << ETH_DMACIER_RIE_Pos) SDMMC_IDMA_IDMABMODE_Pos (1U) DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE HAL_SPI_ERROR_UDR (0x00000080UL) ADC_CALFACT_CALFACT_D_8 (0x100UL << ADC_CALFACT_CALFACT_D_Pos) HRTIM_MCR_TECEN HRTIM_MCR_TECEN_Msk SPDIFRX_CR_CUMSK_Pos (8U) HRTIM_CR1_MUDIS HRTIM_CR1_MUDIS_Msk ETH_MACACR_ATSEN2_Msk (0x1UL << ETH_MACACR_ATSEN2_Pos) RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk RCC_APB2RSTR_TIM16RST_Pos (17U) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) __HAL_RCC_GET_I2C2_SOURCE __HAL_RCC_GET_I2C123_SOURCE __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) DMA_REQUEST_TIM5_CH4 58U USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) HRTIM_ODISR_TA2ODIS_Msk (0x1UL << HRTIM_ODISR_TA2ODIS_Pos) __HAL_RCC_APB1H_FORCE_RESET() (RCC->APB1HRSTR = 0x00000136U) DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE) EXTI_EMR2_EM61_Pos (29U) DFSDM_CHWDATR_WDATA_Pos (0U) UART_PARITY_EVEN USART_CR1_PCE USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) BDMA_Channel6 ((BDMA_Channel_TypeDef *) BDMA_Channel6_BASE) TIM8_AF2_BK2DFBK3E_Msk (0x1UL << TIM8_AF2_BK2DFBK3E_Pos) COMP_CFGRx_INPSEL COMP_CFGRx_INPSEL_Msk HRTIM_ODISR_TD2ODIS HRTIM_ODISR_TD2ODIS_Msk __HAL_DBGMCU_UnFreeze_I2C4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_I2C4)) ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) GPIO_AF5_SPI3 ((uint8_t)0x05) USART_ISR_LBDF_Pos (8U) RCC_APB1HENR_CRSEN RCC_APB1HENR_CRSEN_Msk ETH_DMACTCR_OSP_Msk (0x1UL << ETH_DMACTCR_OSP_Pos) DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT 25U FDCAN_ILS_TEFWL FDCAN_ILS_TEFWL_Msk __UINTPTR_MAX__ 0xffffffffU EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) __HAL_UART_CLEAR_IT(__HANDLE__,__IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) USB_OTG_HCFG_FSLSPCS_Pos (0U) ETH_MACAHR_SA_Pos (30U) DMA2D_OMAR_MA_Pos (0U) DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos) ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT ETH_MACMDIOAR_CR_DIV16_Pos (9U) GPIO_AF6_SAI3 ((uint8_t)0x06) USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk GPIO_LCKR_LCK15_Pos (15U) FLASH_CCR_CLR_RDSERR_Msk (0x1UL << FLASH_CCR_CLR_RDSERR_Pos) ETH_MTLRQOMR_RQS_Msk (0x7UL << ETH_MTLRQOMR_RQS_Pos) STM32H7xx_HAL_MDMA_H  CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) HAL_RCC_CCSCallback HAL_RCC_CSSCallback DMA_REQUEST_TIM2_CH1 18U FLASH_CRCCR_CLEAN_CRC_Pos (17U) SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk SPDIFRX_DIR_THI_Msk (0x1FFFUL << SPDIFRX_DIR_THI_Pos) TIM_BDTR_BKP_Pos (13U) QUADSPI_CR_FTHRES_Pos (8U) SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos) HRTIM_ADC4R_AD4TEC3_Msk (0x1UL << HRTIM_ADC4R_AD4TEC3_Pos) RCC_RSR_LPWRRSTF_Pos (30U) SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos) IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE)) ADC_JDR1_JDATA_17 (0x00020000UL << ADC_JDR1_JDATA_Pos) ADC_CFGR2_ROVSM_Pos (10U) FDCAN_TXBC_TBSA FDCAN_TXBC_TBSA_Msk QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos) SDMMC_CLOCK_POWER_SAVE_DISABLE ((uint32_t)0x00000000U) RCC_AHB4RSTR_BDMARST_Pos (21U) RCC_CIER_PLL3RDYIE_Msk (0x1UL << RCC_CIER_PLL3RDYIE_Pos) BDMA_REQUEST_MEM2MEM 0U HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) SCB_DFSR_HALTED_Msk (1UL ) MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos) GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) SYSCFG_EXTICR3_EXTI8_PC ((uint32_t)0x00000002) EXTI_PR2_PR51_Msk (0x1UL << EXTI_PR2_PR51_Pos) USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) FP_INFINITE 1 UINT32_C(x) __UINT32_C(x) RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) GPIO_AF0_C1SLEEP ((uint8_t)0x00) GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) RCC_AHB4ENR_BKPRAMEN_Pos (28U) EXTI_RTSR1_TR1_Msk (0x1UL << EXTI_RTSR1_TR1_Pos) EXTI_PR3_PR85 EXTI_PR3_PR85_Msk DMA_HISR_HTIF6_Pos (20U) LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) SPI_CRC_LENGTH_7BIT (0x00060000UL) STM32H7xx_HAL_RCC_EX_H  HSEM_C1IER_ISE8 HSEM_C1IER_ISE8_Msk ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 EXTI_PR1_PR12_Pos (12U) HRTIM_ADC1R_AD1MC1 HRTIM_ADC1R_AD1MC1_Msk GPIO_BSRR_BS13_Pos (13U) DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos) RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) HRTIM_CPT1CR_TIMCCMP2 HRTIM_CPT1CR_TIMCCMP2_Msk IS_RCC_LPTIM4CLK(SOURCE) (((SOURCE) == RCC_LPTIM4CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_CLKP)) ETH_MMCCR_CNTRST_Pos (0U) SAI_xCR1_MCKDIV_0 (0x01UL << SAI_xCR1_MCKDIV_Pos) HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP ETH_MACPCSR_MGKPRCVD ETH_MACPCSR_MGKPRCVD_Msk RCC_APB1LLPENR_TIM12LPEN RCC_APB1LLPENR_TIM12LPEN_Msk HRTIM_CPT1R_CPT1R_Msk (0xFFFFUL << HRTIM_CPT1R_CPT1R_Pos) __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN); UNUSED(tmpreg); } while(0) USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) FDCAN_TXESC_TBDS_Pos (0U) RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) FDCAN_IR_TSW_Msk (0x1UL << FDCAN_IR_TSW_Pos) NVIC_STIR_INTID_Pos 0U ADC_CALFACT2_LINCALFACT_20 (0x00100000UL << ADC_CALFACT2_LINCALFACT_Pos) FDCAN_NDAT1_ND25_Msk (0x1UL << FDCAN_NDAT1_ND25_Pos) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk TIM_CR2_OIS2N_Pos (11U) EXTI_EMR2_EM51_Msk (0x1UL << EXTI_EMR2_EM51_Pos) FMC_PATT_ATTSET_1 (0x02UL << FMC_PATT_ATTSET_Pos) SPI_I2SCFGR_I2SSTD_Pos (4U) ETH_MTLQICSR_TXUNFIS_Msk (0x1UL << ETH_MTLQICSR_TXUNFIS_Pos) HRTIM_EEFR1_EE4FLTR_Msk (0xFUL << HRTIM_EEFR1_EE4FLTR_Pos) HRTIM_CR2_TCRST HRTIM_CR2_TCRST_Msk TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) USART_CR1_CMIE_Pos (14U) FLASH_CR_START_Msk (0x1UL << FLASH_CR_START_Pos) USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) PWR_CR3_VBRS_Pos (9U) RCC_CSICFGR_CSICAL_4 (0x10UL << RCC_CSICFGR_CSICAL_Pos) OPAMP1_CSR_CALOUT_Pos (30U) __HAL_RTC_TAMPER_GET_PULLUP_STATUS(__HANDLE__) ((uint32_t)(((__HANDLE__)->Instance->TAMPCR) & (RTC_TAMPER_PULLUP_MASK))) RCC_AHB4LPENR_GPIOBLPEN_Pos (1U) SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk EXTI_LINE_30 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) RCC_AHB4LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB4LPENR_CRCLPEN_Pos) GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0 JPEG_CONFR5_HD_Pos (0U) ADC_JDR1_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR1_JDATA_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U TIM16_AF1_BKCMP2P_Msk (0x1UL << TIM16_AF1_BKCMP2P_Pos) RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk PWR_MODE_EVT PWR_PVD_MODE_NORMAL EXTI_EMR2_EM46_Pos (14U) ETH_MTLRQDR_RRCSTS_READINGDATA_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGDATA_Pos) IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) EXTI_RTSR1_TR15_Pos (15U) HRTIM_FLTINR1_FLT4SRC HRTIM_FLTINR1_FLT4SRC_Msk FMC_BTRx_ACCMOD_Msk (0x3UL << FMC_BTRx_ACCMOD_Pos) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) BDMA_IFCR_CTCIF3_Msk (0x1UL << BDMA_IFCR_CTCIF3_Pos) SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) HRTIM_BMTRGR_TECMP1_Pos (25U) ADC_CCR_CKMODE_Pos (16U) SDMMC_MASK_CMDRENDIE_Pos (6U) TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk FMC_BCRx_EXTMOD_Msk (0x1UL << FMC_BCRx_EXTMOD_Pos) __HAL_RCC_SDMMC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); UNUSED(tmpreg); } while(0) __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_SDMMC2RST)) SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) FDCAN_NDAT1_ND27_Msk (0x1UL << FDCAN_NDAT1_ND27_Pos) USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) __min_size(x) static (x) USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) CoreDebug_DHCSR_S_RESET_ST_Pos 25U RCC_AHB3LPENR_MDMALPEN_Msk (0x1UL << RCC_AHB3LPENR_MDMALPEN_Pos) HRTIM_RSTDR_TIMECMP2_Pos (29U) RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk FLASH_CCR_CLR_SNECCERR FLASH_CCR_CLR_SNECCERR_Msk OPAMP2_CSR_VPSEL OPAMP2_CSR_VPSEL_Msk HRTIM_RSTBR_TIMCCMP4_Pos (24U) TIM_CR2_OIS3 TIM_CR2_OIS3_Msk I2C_ISR_BERR I2C_ISR_BERR_Msk FDCAN_NDAT1_ND29_Pos (29U) RTC_TAMPER_3_TRIGGER RTC_TAMPCR_TAMP3TRG USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) RTC_TIMESTAMPONTAMPERDETECTION_DISABLE 0x00000000u JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk MDMA_GISR0_GIF5_Msk (0x1UL << MDMA_GISR0_GIF5_Pos) ETH_MACACR_ATSEN2 ETH_MACACR_ATSEN2_Msk HRTIM_RSTR_MSTCMP3 HRTIM_RSTR_MSTCMP3_Msk ETH_DMASBMR_MB_Pos (14U) PWR_CR2_VBATH PWR_CR2_VBATH_Msk EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED ADC_CR_ADSTP_Pos (4U) DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos) FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS UART_PRESCALER_DIV10 0x00000005U DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk ETH_MACL3L4CR_L3SAIM_Msk (0x1UL << ETH_MACL3L4CR_L3SAIM_Pos) SDMMC_FLAG_DABORT SDMMC_STA_DABORT SPI_CR1_MASRX SPI_CR1_MASRX_Msk HRTIM_ADC1R_AD1TDC2_Msk (0x1UL << HRTIM_ADC1R_AD1TDC2_Pos) TIM16_AF1_BKINE_Pos (0U) __UINT8_MAX__ 0xff BDMA_ISR_GIF4 BDMA_ISR_GIF4_Msk __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL))) SPI_CFG1_CRCEN SPI_CFG1_CRCEN_Msk ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk ETH_MACIER_PMTIE_Msk (0x1UL << ETH_MACIER_PMTIE_Pos) ETH_MMCRIR_RXUCGPIS_Pos (17U) ETH_MTLRQDR_RXQSTS_EMPTY ((uint32_t)0x00000000) RCC_APB4ENR_RTCAPBEN RCC_APB4ENR_RTCAPBEN_Msk I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) SWPMI_ICR_CTXBEF_Pos (1U) SPDIFRX_CR_PTMSK_Pos (9U) OPAMP1_CSR_TSTREF_Pos (29U) RCC_FDCANCLKSOURCE_PLL RCC_D2CCIP1R_FDCANSEL_0 FDCAN_ILS_RF1LL_Pos (7U) FLASH_CCR_CLR_DBECCERR_Pos (26U) RCC_APB4ENR_SYSCFGEN RCC_APB4ENR_SYSCFGEN_Msk HRTIM_FLTINR1_FLT4F_3 (0x8UL << HRTIM_FLTINR1_FLT4F_Pos) USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk DAC_CR_DMAUDRIE2_Pos (29U) SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) RCC_I2C3CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI RCC_RSR_PINRSTF RCC_RSR_PINRSTF_Msk GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW ETH_DMACMFCR_MFCO_Msk (0x1UL << ETH_DMACMFCR_MFCO_Pos) TIM_TIM12_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 RCC_AHB1ENR_ETH1TXEN_Pos (16U) HRTIM_CPT2CR_TIMDCMP1_Pos (26U) __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI2EN) HRTIM_CR2_TDRST_Msk (0x1UL << HRTIM_CR2_TDRST_Pos) __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_DFSDM1RST) HRTIM1_TIMC ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMC_BASE) FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR DBGMCU_APB1LFZ1_DBG_TIM12 DBGMCU_APB1LFZ1_DBG_TIM12_Msk MDMA_CTCR_PAM_Msk (0x3UL << MDMA_CTCR_PAM_Pos) SPI_SR_OVR SPI_SR_OVR_Msk USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) FDCAN_ILS_TEFNL_Pos (12U) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) RTC_TSDR_DU RTC_TSDR_DU_Msk HSEM_C1MISR_MISF3 HSEM_C1MISR_MISF3_Msk HRTIM_EECR1_EE5SNS_Pos (27U) GPIO_OTYPER_OT2_Pos (2U) PWR_WKUPEPR_WKUPP6_Msk (0x1UL << PWR_WKUPEPR_WKUPP6_Pos) DMA2D_CR_MODE_2 (0x4UL << DMA2D_CR_MODE_Pos) IS_MDMA_DATA_ALIGNMENT(__ALIGNMENT__) (((__ALIGNMENT__) == MDMA_DATAALIGN_PACKENABLE ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT_SIGNED ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_LEFT)) __UINT64_MAX__ 0xffffffffffffffffULL USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk FDCAN_PSR_DLEC_Pos (8U) HRTIM_RSTR_UPDATE HRTIM_RSTR_UPDATE_Msk DMA_REQUEST_HRTIM_TIMER_C 98U SYSCFG_UR5_MESAD_BANK1 SYSCFG_UR5_MESAD_BANK1_Msk USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos) USART_CR3_CTSIE_Pos (10U) USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) __SIZE_MAX__ 0xffffffffU FDCAN_TXEFS_TEFL_Pos (25U) GPIOJ_BASE (D3_AHB1PERIPH_BASE + 0x2400UL) ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) HRTIM_ADC2R_AD2EEV9_Msk (0x1UL << HRTIM_ADC2R_AD2EEV9_Pos) PWR_CR2_VBATL PWR_CR2_VBATL_Msk HAL_SD_ERROR_ADDR_OUT_OF_RANGE SDMMC_ERROR_ADDR_OUT_OF_RANGE HRTIM_CPT1CR_TD1SET_Pos (24U) ETH_MACTFCR_PLT_Msk (0x7UL << ETH_MACTFCR_PLT_Pos) BDMA_IFCR_CGIF4_Pos (16U) QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos) HRTIM_CHPR_CARFRQ_3 (0x8UL << HRTIM_CHPR_CARFRQ_Pos) RCC_APB2_DIV2 RCC_D2CFGR_D2PPRE2_DIV2 RCC_CR_CSSHSEON_Pos (19U) SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk HRTIM_FLTR_FLT4EN_Msk (0x1UL << HRTIM_FLTR_FLT4EN_Pos) FLASH_OPTSR_IO_HSLV FLASH_OPTSR_IO_HSLV_Msk __ARM_ARCH I2C_CR1_TXDMAEN_Pos (14U) EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos) __HAL_RCC_LPTIM2_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM2RST) RCC_AHB2LPENR_D2SRAM2LPEN_Pos RCC_AHB2LPENR_SRAM2LPEN_Pos IS_FLASH_SECTOR(SECTOR) ((SECTOR) < FLASH_SECTOR_TOTAL) RCC_PLLMUL_16 RCC_PLL_MUL16 OB_STOP_NO_RST_D1 FLASH_OPTSR_NRST_STOP_D1 SPI_IER_TXTFIE_Msk (0x1UL << SPI_IER_TXTFIE_Pos) RCC_SPI3CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL __HAL_MDMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CBNDTR & MDMA_CBNDTR_BNDT) MDIOS_SR_SERF MDIOS_SR_SERF_Msk GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) RCC_CFGR_RTCPRE_0 (0x1UL << RCC_CFGR_RTCPRE_Pos) ETH_MACL3A2R_L3A2 ETH_MACL3A2R_L3A2_Msk OPAMP2_CSR_PGGAIN_1 (0x2UL << OPAMP2_CSR_PGGAIN_Pos) ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk __INT64_C(c) c ## LL __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE HRTIM_BMTRGR_MSTCMP3_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP3_Pos) FMC_NAND_DEVICE FMC_Bank3_R USB_OTG_HPRT_PCDET_Pos (1U) DMA2D_FGPFCCR_RBS_Pos (21U) UART_PRESCALER_DIV16 0x00000007U EXTI_IMR3_IM EXTI_IMR3_IM_Msk ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos) HRTIM_OUTR_FAULT1_0 (0x1UL << HRTIM_OUTR_FAULT1_Pos) HRTIM_EEFR2_EE8FLTR_Pos (13U) __EXP HSEM_C1ISR_ISF2_Pos (2U) ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) HRTIM_ADC1R_AD1TCC3 HRTIM_ADC1R_AD1TCC3_Msk __GNUC_STDC_INLINE__ 1 JPEG_CONFR7_HD_Pos (0U) HRTIM_EECR2_EE10SNS_0 (0x1UL << HRTIM_EECR2_EE10SNS_Pos) EXTI_RTSR1_TR13 EXTI_RTSR1_TR13_Msk FDCAN_IR_TEFW FDCAN_IR_TEFW_Msk TIM_SR_CC6IF_Pos (17U) RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA FMC_WRITE_BURST_DISABLE (0x00000000U) IS_ALARM IS_RTC_ALARM DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) HRTIM_RST2R_SRT_Msk (0x1UL << HRTIM_RST2R_SRT_Pos) FDCAN_NDAT1_ND18_Msk (0x1UL << FDCAN_NDAT1_ND18_Pos) PWR_CR3_SCUEN_Pos (2U) USB_OTG_HCINT_CHH_Pos (1U) ADC_JDR2_JDATA_7 (0x00000080UL << ADC_JDR2_JDATA_Pos) RCC_SPI45CLKSOURCE_CSI RCC_D2CCIP1R_SPI45SEL_2 SPI_MASTER_SS_IDLENESS_07CYCLE (0x00000007UL) __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) == 0U) EXTI_FTSR1_TR8_Msk (0x1UL << EXTI_FTSR1_TR8_Pos) SDMMC_DCTRL_DTMODE_1 (0x2UL << SDMMC_DCTRL_DTMODE_Pos) RTC_BKP_DR29 0x1Du SAI_PDMDLY_DLYM4R_1 (0x2UL << SAI_PDMDLY_DLYM4R_Pos) __USA_FBIT__ 16 DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos) SPI_IO_SWAP_ENABLE SPI_CFG2_IOSWP IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) ETH_IRQn SYSCFG_EXTICR4_EXTI12_PC ((uint32_t)0x00000002) SDMMC_CMD_SD_APP_SECURE_WRITE_MKB ((uint8_t)48U) MDMA_SRC_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS) HRTIM_FLTINR1_FLT2F_2 (0x4UL << HRTIM_FLTINR1_FLT2F_Pos) SYSCFG_PMCR_BOOSTVDDSEL_Msk (0x1UL << SYSCFG_PMCR_BOOSTVDDSEL_Pos) FDCAN_TXEFS_EFFL_Msk (0x3FUL << FDCAN_TXEFS_EFFL_Pos) BDMA_ISR_HTIF7_Pos (30U) DMA2_Stream1_IRQn CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG EXTI_D3PMR1_MR3_Pos (3U) __HAL_RCC_DAC12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_DAC12LPEN) SysTick_CALIB_TENMS_Pos 0U M_PI 3.14159265358979323846 FDCAN_TTIE_GTDE_Pos (8U) IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) LPTIM_IER_EXTTRIGIE_Pos (2U) __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED RCC_AHB1RSTR_USB2OTGHSRST_Pos RCC_AHB1RSTR_USB2OTGFSRST_Pos DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) HRTIM_SET2R_EXTVNT4_Msk (0x1UL << HRTIM_SET2R_EXTVNT4_Pos) ETH_MACSTSUR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSUR_TSS_Pos) OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk ___int_size_t_h  USART_CR2_DATAINV USART_CR2_DATAINV_Msk SYSCFG_CCCSR_CS_Pos (1U) ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE __HAL_RCC_ETH1RX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) == 0U) HRTIM_RSTR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTR_TIMDCMP1_Pos) HRTIM_EECR2_EE7POL HRTIM_EECR2_EE7POL_Msk ETH_MACPFR_DNTU ETH_MACPFR_DNTU_Msk MDMA_CTCR_SWRM_Pos (30U) SYSCFG_EXTICR3_EXTI11_PB ((uint32_t)0x00001000) FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos) DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) HSEM_C1ICR_ISC21_Msk (0x1UL << HSEM_C1ICR_ISC21_Pos) ADC_JDR3_JDATA_6 (0x00000040UL << ADC_JDR3_JDATA_Pos) SPI_UNDERRUN_BEHAV_REGISTER_PATTERN (0x00000000UL) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U) HRTIM_ADC3R_AD3EEV2_Msk (0x1UL << HRTIM_ADC3R_AD3EEV2_Pos) RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk FDCAN_TXBC_NDTB FDCAN_TXBC_NDTB_Msk __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_DFSDM1RST) HRTIM_DTR_DTR_Pos (0U) EXTI_EMR3_EM84_Msk (0x1UL << EXTI_EMR3_EM84_Pos) OPAMP2_CSR_CALON_Msk (0x1UL << OPAMP2_CSR_CALON_Pos) RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) EXTI_EMR2_EM54_Msk (0x1UL << EXTI_EMR2_EM54_Pos) DMA2D_ISR_CTCIF_Pos (4U) CEC_CFGR_SFT CEC_CFGR_SFT_Msk __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) == 0U) ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) RCC_HSICFGR_HSICAL RCC_HSICFGR_HSICAL_Msk RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk __HAL_RCC_I2C4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_I2C4AMEN) ADC_OFR3_OFFSET3_24 (0x1000000UL << ADC_OFR3_OFFSET3_Pos) status __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE FDCAN_RXF0S_RF0L_Msk (0x1UL << FDCAN_RXF0S_RF0L_Pos) HRTIM_IER_BMPER_Msk (0x1UL << HRTIM_IER_BMPER_Pos) DBGMCU_CR_DBG_CKD3EN_Pos (22U) ETH_MACPFR_DNTU_Msk (0x1UL << ETH_MACPFR_DNTU_Pos) TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos) SPI_CR1_MASRX_Pos (8U) HRTIM_SET1R_TIMEVNT8_Msk (0x1UL << HRTIM_SET1R_TIMEVNT8_Pos) LTDC_Layer1_BASE (LTDC_BASE + 0x84UL) CoreDebug_DEMCR_VC_MMERR_Pos 4U __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) == 0U) EXTI_D3PCR1L_PCS11_Msk (0x3UL << EXTI_D3PCR1L_PCS11_Pos) CEC_TXDR_TXD_Pos (0U) RTC_BKP2R_Pos (0U) MDMA_SOURCE_BURST_8BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_1) ADC_JDR3_JDATA_2 (0x00000004UL << ADC_JDR3_JDATA_Pos) __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE DMA_HIFCR_CTCIF7_Pos (27U) SDMMC_OCR_CARD_ECC_FAILED ((uint32_t)0x00200000U) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) != 0U) USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS FMC_PCR_PBKEN_Pos (2U) FLASH_CR_PG_Pos (1U) __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON); EXTI_D3PCR2L_PCS34_Msk (0x3UL << EXTI_D3PCR2L_PCS34_Pos) ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) __SYS_LOCK_H__  QSPI_ADDRESS_1_LINE ((uint32_t)QUADSPI_CCR_ADMODE_0) TIM1_BRK_TIM9_IRQn TIM1_BRK_IRQn ETH_MTLRQMPOCR_OVFPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_OVFPKTCNT_Pos) ETH_DMAMR_PR_5_1 ((uint32_t)0x00004000) JPEG_CONFR2_NMCU_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV52 (0x00034300U) HRTIM_RSTER_TIMDCMP2_Pos (29U) SCB_CFSR_USGFAULTSR_Pos 16U RTC_TAMPER_X ((uint32_t) (RTC_TAMPER_1 | RTC_TAMPER_2 | RTC_TAMPER_3)) HSEM_C1ISR_ISF26_Msk (0x1UL << HSEM_C1ISR_ISF26_Pos) HAL_I2C_ERROR_ARLO (0x00000002U) __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CONFIG(__LPTIM1CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__)) TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) HRTIM_TIMISR_O2STAT_Msk (0x1UL << HRTIM_TIMISR_O2STAT_Pos) ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) UART_IT_TXE 0x0727U MDMA_DATAALIGN_PACKENABLE ((uint32_t)MDMA_CTCR_PKE) IS_FDCAN_TT_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FDCAN1) RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) ETH_MACL4AR_L4SP ETH_MACL4AR_L4SP_Msk DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos) LTDC_LAYER(__HANDLE__,__LAYER__) ((LTDC_Layer_TypeDef *)((uint32_t)( ((uint32_t)((__HANDLE__)->Instance)) + 0x84U + (0x80U*(__LAYER__))))) RCC_AHB1ENR_USB1OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSULPIEN_Pos) ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) PWR_CPUCR_SBF_Msk (0x1UL << PWR_CPUCR_SBF_Pos) TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos) FMC_PMEM_MEMHIZ_Pos (24U) BDMA_REQUEST_I2C4_TX 14U ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) RCC_D1CFGR_HPRE_DIV64_Pos (2U) BDMA_ISR_TEIF1 BDMA_ISR_TEIF1_Msk ADC_OFR4_OFFSET4_12 (0x0001000UL << ADC_OFR4_OFFSET4_Pos) RCC_LPTIM345CLKSOURCE_CLKP (RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_2) ADC_JDR3_JDATA_24 (0x01000000UL << ADC_JDR3_JDATA_Pos) DBGMCU_APB1LFZ1_DBG_TIM13_Pos (7U) HRTIM_MICR_MCMP3_Pos (2U) __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) != 0U) LTDC_LxCKCR_CKBLUE_Pos (0U) ETH_DMACCR_MSS ETH_DMACCR_MSS_Msk FMC_PMEM_MEMWAIT_6 (0x40UL << FMC_PMEM_MEMWAIT_Pos) SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk TIM15_AF1_BKINE_Msk (0x1UL << TIM15_AF1_BKINE_Pos) LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk QSPI_R_BASE (D1_AHB1PERIPH_BASE + 0x5000UL) __UHQ_IBIT__ 0 ADC_OFR3_OFFSET3_18 (0x0040000UL << ADC_OFR3_OFFSET3_Pos) SDMMC_CMD_CMDTRANS_Msk (0x1UL << SDMMC_CMD_CMDTRANS_Pos) __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) STM32H7xx_HAL_FLASH_H  _T_SIZE  OPAMP2_HSOTR_TRIMHSOFFSETP OPAMP2_HSOTR_TRIMHSOFFSETP_Msk HRTIM_CPT1CR_TIMDCMP2 HRTIM_CPT1CR_TIMDCMP2_Msk ADC_OFR1_OFFSET1_8 (0x0000100UL << ADC_OFR1_OFFSET1_Pos) EXTI_BASE (D3_APB1PERIPH_BASE + 0x0000UL) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIODLPEN) RCC_CICR_HSIRDYC_Pos (2U) FDCAN_TTOCN_TMG FDCAN_TTOCN_TMG_Msk PWR_AVDLEVEL_0 PWR_CR1_ALS_LEV0 DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos) __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPDIFRXEN) OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE) RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk __HAL_RCC_QSPI_CONFIG(__QSPICLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL, (uint32_t)(__QSPICLKSource__)) __HAL_PCD_GATE_PHYCLOCK(__HANDLE__) *(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE) |= USB_OTG_PCGCCTL_STOPCLK DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos) EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk HAL_UART_MODULE_ENABLED  __HAL_DBGMCU_UnFreeze_TIM15() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM15)) I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk SAI_VER_V2_X  RCC_FLAG_PINRST ((uint8_t)0x96) MDMA_CCR_WEX MDMA_CCR_WEX_Msk ADC_ISR_EOS_Pos (3U) ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) DMAMUX_RGCFR_COF4_Pos (4U) USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) __HAL_I2C_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) PWR_FLAG_ACTVOSRDY (0x0DU) RCC_SPI45CLKSOURCE_HSE (RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_2) HRTIM_TIMCR_TAU_Msk (0x1UL << HRTIM_TIMCR_TAU_Pos) __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_SDMMC1LPEN)) EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk RCC_APB1_DIV2 RCC_D2CFGR_D2PPRE1_DIV2 UART_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) DCFG_FRAME_INTERVAL_85 1U HSEM_C1MISR_MISF15_Msk (0x1UL << HSEM_C1MISR_MISF15_Pos) DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk RTC_ISR_WUTF_Pos (10U) TIM1_AF2_BK2DFBK1E TIM1_AF2_BK2DFBK1E_Msk MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_MCR_TDCEN_Msk (0x1UL << HRTIM_MCR_TDCEN_Pos) HRTIM_CPT2CR_TIMECMP1_Pos (30U) EXTI_FTSR1_TR21 EXTI_FTSR1_TR21_Msk SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos) DMAMUX_CFR_CSOF8_Pos (8U) EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk unsigned char GPIO_MODER_MODE10_Pos (20U) DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk __SDMMC_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__)) SDMMC_ICR_DTIMEOUTC_Pos (3U) SDMMC_SINGLE_BUS_SUPPORT ((uint32_t)0x00010000U) HSEM_C1IER_ISE16 HSEM_C1IER_ISE16_Msk ETH_MACL3L4CR_L3HDBM ETH_MACL3L4CR_L3HDBM_Msk EXTI_IMR2_IM53_Pos (21U) SYSCFG_EXTICR3_EXTI10_PA ((uint32_t)0x00000000) IS_RCC_PLL2VCO_VALUE(VALUE) (((VALUE) == RCC_PLL2VCOWIDE) || ((VALUE) == RCC_PLL2VCOMEDIUM)) EXTI_IMR2_IM60_Pos (28U) __ORDER_LITTLE_ENDIAN__ 1234 HRTIM_RSTCR_TIMBCMP4_Pos (24U) RCC_PLL1DIVR_R1_Msk (0x7FUL << RCC_PLL1DIVR_R1_Pos) __INT32_MAX__ 0x7fffffffL SYSCFG_PMCR_BOOSTVDDSEL_Pos (9U) USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U) RCC_APB1HRSTR_MDIOSRST_Msk (0x1UL << RCC_APB1HRSTR_MDIOSRST_Pos) IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3) || ((INSTANCE) == I2C4)) CRC_POLYLENGTH_7B CRC_CR_POLYSIZE RCC_D3CFGR_D3PPRE_DIV4_Pos (4U) __HAL_SYSCFG_BREAK_DTCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_DTCML) USART_ISR_IDLE_Pos (4U) HRTIM_EECR1_EE1SRC_Pos (0U) FMC_SR_FEMPT FMC_SR_FEMPT_Msk __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE SDMMC_CMD_SEND_WRITE_PROT ((uint8_t)30U) FDCAN_DBTP_DTSEG2_Pos (4U) PWR_PVD_MODE_EVENT_RISING_FALLING (0x00020003U) SDMMC_CMD_GO_IRQ_STATE ((uint8_t)40U) _POSIX_SOURCE USART_PRESC_PRESCALER_1 (0x2UL << USART_PRESC_PRESCALER_Pos) ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk HRTIM_SET1R_CMP1 HRTIM_SET1R_CMP1_Msk ADC_AWD2CR_AWD2CH_Pos (0U) FDCAN_HPMS_MSI_Msk (0x3UL << FDCAN_HPMS_MSI_Pos) HSEM_C1MISR_MISF19 HSEM_C1MISR_MISF19_Msk HRTIM_EECR3_EE10F_3 (0x8UL << HRTIM_EECR3_EE10F_Pos) JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos) DMA_HIFCR_CTCIF6_Pos (21U) SWPMI_ISR_RDYF SWPMI_ISR_RDYF_Msk SYSCFG_EXTICR2_EXTI5_Pos (4U) SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE TIM_DMABase_CCR2 TIM_DMABASE_CCR2 __ARM_FEATURE_QBIT 1 SWPMI_CR_TXMODE_Pos (3U) FLASH_CRCCR_CLEAN_CRC_Msk (0x1UL << FLASH_CRCCR_CLEAN_CRC_Pos) RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk EXTI_EMR1_EM9_Pos (9U) __DBL_MIN_EXP__ (-1021) HRTIM_FLTINR1_FLT2F_Pos (11U) RCC_SPI4CLKSOURCE_CSI RCC_SPI45CLKSOURCE_CSI FDCAN_TXBRP_TRP_Msk (0xFFFFFFFFUL << FDCAN_TXBRP_TRP_Pos) USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk FDCAN_TTILS_GTWS_Pos (7U) HRTIM_MCR_MCEN_Msk (0x1UL << HRTIM_MCR_MCEN_Pos) TIM8_AF1_BKDFBK2E_Pos (8U) RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk HRTIM_FLTINR1_FLT1SRC HRTIM_FLTINR1_FLT1SRC_Msk MDMA_GISR0_GIF7 MDMA_GISR0_GIF7_Msk __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED HRTIM_TIMDIER_CMP1DE HRTIM_TIMDIER_CMP1DE_Msk RAMECC_SR_DEBWDF RAMECC_SR_DEBWDF_Msk FDCAN_ILS_ARAE_Msk (0x1UL << FDCAN_ILS_ARAE_Pos) TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk HSEM_C1ISR_ISF17_Msk (0x1UL << HSEM_C1ISR_ISF17_Pos) GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) SDMMC_IT_IDMABTC SDMMC_MASK_IDMABTCIE ADC_JDR1_JDATA_27 (0x08000000UL << ADC_JDR1_JDATA_Pos) ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) RTC_BKP_DR15 0x0Fu HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) DMA_SxFCR_DMDIS_Pos (2U) SDMMC_MASK_IDMABTCIE_Msk (0x1UL << SDMMC_MASK_IDMABTCIE_Pos) ADC_JDR4_JDATA_14 (0x00004000UL << ADC_JDR4_JDATA_Pos) SCB_ABFSR_AHBP_Pos 2U USART_ISR_RWU_Pos (19U) LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos) ETH_MACVTR_ERIVLT ETH_MACVTR_ERIVLT_Msk HRTIM_ADC4R_AD4TEC3 HRTIM_ADC4R_AD4TEC3_Msk HRTIM_ADC2R_AD2TBPER_Pos (17U) SAI_PDMDLY_DLYM3R_0 (0x1UL << SAI_PDMDLY_DLYM3R_Pos) MDMA_Channel9_BASE (MDMA_BASE + 0x00000280UL) RCC_SAI3CLKSOURCE_PIN RCC_SAI23CLKSOURCE_PIN RCC_PLLSOURCE_HSI (0x00000000U) EXTI_D3PCR1L_PCS0 EXTI_D3PCR1L_PCS0_Msk CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U DMA_DOUBLE_BUFFER_M0 ((uint32_t)DMA_SxCR_DBM) HSEM_C1MISR_MISF26_Msk (0x1UL << HSEM_C1MISR_MISF26_Pos) __weak __attribute__((weak)) ETH_MACPFR_DAIF ETH_MACPFR_DAIF_Msk __HAL_CRC_SET_IDR(__HANDLE__,__VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__))) ETH_DMACTDTPR_TDT_Msk (0x3FFFFFFFUL << ETH_DMACTDTPR_TDT_Pos) I2C_ANALOGFILTER_ENABLE 0x00000000U UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk ETH_DMACIER_RWTE ETH_DMACIER_RWTE_Msk TIM_SMCR_TS_Msk (0x30007UL << TIM_SMCR_TS_Pos) OB_STOP_RST_D1 0x00000000U HRTIM_MISR_MCMP2 HRTIM_MISR_MCMP2_Msk SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 __HAL_RCC_GET_USART3_SOURCE __HAL_RCC_GET_USART234578_SOURCE I2C_ISR_TCR I2C_ISR_TCR_Msk APB1LRSTR HRTIM_SET2R_EXTVNT1_Msk (0x1UL << HRTIM_SET2R_EXTVNT1_Pos) HSEM_C1IER_ISE29_Msk (0x1UL << HSEM_C1IER_ISE29_Pos) RCC_CIFR_PLL2RDYF_Pos (7U) HRTIM_BMCR_TDBM_Pos (20U) FDCAN_CCCR_EFBI_Msk (0x1UL << FDCAN_CCCR_EFBI_Pos) GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) __HAL_RCC_MDIOS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN); UNUSED(tmpreg); } while(0) DMA2_Stream0_IRQn __SFRACT_EPSILON__ 0x1P-7HR ETH_MACECR_EIPGEN_Pos (24U) HRTIM_EECR1_EE5SNS HRTIM_EECR1_EE5SNS_Msk EXTI_D3_PENDCLR_SRC_DMACH7 0x00000002U ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) FLASH_SR_OPERR_Pos (22U) EXTI_D3PMR2_MR51_Msk (0x1UL << EXTI_D3PMR2_MR51_Pos) HRTIM_ADC2R_AD2TEC3 HRTIM_ADC2R_AD2TEC3_Msk EXTI_PR1_PR21 EXTI_PR1_PR21_Msk IS_PWR_BATTERY_RESISTOR_SELECT(RESISTOR) (((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_5) || ((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos) IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE __HAL_RCC_SAI23_CONFIG(__RCC_SAI23CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL, (__RCC_SAI23CLKSource__)) SYSCFG_EXTICR3_EXTI10_PD ((uint32_t)0x00000300) __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE ETH_MACA3HR_ADDRHI_Pos (0U) PWR_AVD_MODE_NORMAL (0x00000000U) DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) RCC_HCLK_DIV1 RCC_D1CFGR_HPRE_DIV1 RCC_APB1LRSTR_SPDIFRXRST RCC_APB1LRSTR_SPDIFRXRST_Msk PWR_WKUPEPR_WKUPP3 PWR_WKUPEPR_WKUPP3_Msk HRTIM_MICR_MREP HRTIM_MICR_MREP_Msk DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL EXTI_LINE_15 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0FU) SYSCFG_EXTICR3_EXTI10_PG ((uint32_t)0x00000600) SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) RCC_D3CCIPR_LPTIM2SEL RCC_D3CCIPR_LPTIM2SEL_Msk RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk CEC_CR_TXSOM CEC_CR_TXSOM_Msk __HAL_RCC_DTCM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM1LPEN)) ETH_MMCTIMR_TXLPITRCIM ETH_MMCTIMR_TXLPITRCIM_Msk ADC_CSR_EOSMP_MST_Pos (1U) I2C_FLAG_TXE I2C_ISR_TXE I2C_ISR_RXNE I2C_ISR_RXNE_Msk DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos) SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk MDMA_GISR0_GIF3 MDMA_GISR0_GIF3_Msk __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM1LPEN) RCC_CIFR_CSIRDYF RCC_CIFR_CSIRDYF_Msk SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos) DMA_LIFCR_CFEIF0_Pos (0U) REGULAR_GROUP ADC_REGULAR_GROUP CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk SPI_MASTER_SS_IDLENESS_13CYCLE (0x0000000DUL) FDCAN_IR_MRAF_Pos (17U) ETH_MACTSAR_TSAR_Msk (0xFFFFFFFFUL << ETH_MACTSAR_TSAR_Pos) OB_USER_IOHSLV 0x0080U RCC_MCODIV_13 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) __THUMBEL__ 1 EXTI_FTSR3_TR86 EXTI_FTSR3_TR86_Msk CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk __ACCUM_FBIT__ 15 __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE TIM15_AF1_BKCMP1E_Pos (1U) EXTI_TARGET_MSK_ALL EXTI_TARGET_MASK __size_t  SAI4_Block_A ((SAI_Block_TypeDef *)SAI4_Block_A_BASE) RCC_APB1LRSTR_DAC12RST_Pos (29U) HRTIM_RSTDR_TIMACMP1_Pos (19U) __CMSIS_GCC_RW_REG(r) "+r" (r) MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000) SD_CONTEXT_READ_SINGLE_BLOCK ((uint32_t)0x00000001U) ETH_MACTFCR_PT_Pos (16U) __IOM volatile HRTIM_FLTINR1_FLT1E_Pos (0U) COMP_OR_AFOPA8_Msk (0x1UL << COMP_OR_AFOPA8_Pos) DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) FDCAN_CCCR_CCE_Msk (0x1UL << FDCAN_CCCR_CCE_Pos) GPIO_AF10_OTG2_FS ((uint8_t)0x0A) IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 12500001U) RCC_D2CFGR_D2PPRE2_DIV1 ((uint32_t)0x00000000) CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) FDCAN_IE_RF1FE FDCAN_IE_RF1FE_Msk TIM_TISEL_TI4SEL_3 (0x8UL << TIM_TISEL_TI4SEL_Pos) LTDC_AWCR_AAH_Pos (0U) MemoryManagement_IRQn TIM_DMAR_DMAB_Pos (0U) LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) ETH_MACSPI2R_SPI2 ETH_MACSPI2R_SPI2_Msk __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == 0U) DAC_CR_EN2_Pos (16U) PWR_WKUPEPR_WKUPPUPD3_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD3_Pos) FDCAN_TTIE_TTMIE_Pos (5U) ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk RTC_BKP29R_Pos (0U) GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) HRTIM_RSTR_EXTEVNT3 HRTIM_RSTR_EXTEVNT3_Msk SDMMC_RESPONSE_SHORT SDMMC_CMD_WAITRESP_0 HRTIM_CPT2CR_EXEV9CPT_Pos (10U) GPIO_AF4_TIM15 ((uint8_t)0x04) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET BDMA_IFCR_CGIF6_Pos (24U) I2C_CR2_RD_WRN_Pos (10U) RTC_BKP30R_Pos (0U) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) RCC_PLLCKSELR_DIVM3_4 (0x10UL << RCC_PLLCKSELR_DIVM3_Pos) USB_OTG_HCCHAR_EPNUM_Pos (11U) TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) HSEM_C1IER_ISE31 HSEM_C1IER_ISE31_Msk RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) ETH_MACAHR_MBC_HBITS15_8 ((uint32_t)0x20000000) PWR_CPUCR_PDDS_D1 PWR_CPUCR_PDDS_D1_Msk RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) ETH_MTLRQCR_RQPA_Msk (0x1UL << ETH_MTLRQCR_RQPA_Pos) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U IWDG_SR_PVU IWDG_SR_PVU_Msk ETH_MACAHR_MACAH ETH_MACAHR_MACAH_Msk ADC_CSR_ADRDY_MST_Pos (0U) IS_RCC_LPTIM5CLK(SOURCE) (((SOURCE) == RCC_LPTIM5CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_CLKP)) FMC_BWTRx_ADDHLD_Msk (0xFUL << FMC_BWTRx_ADDHLD_Pos) GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) I2C_TIMEOUTR_TEXTEN_Pos (31U) PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3 HSEM_C1ISR_ISF17_Pos (17U) HRTIM_CR2_TASWU HRTIM_CR2_TASWU_Msk DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) HRTIM_FLTINR1_FLT3F_1 (0x2UL << HRTIM_FLTINR1_FLT3F_Pos) RCC_PERIPHCLK_DSI (0x04000000U) DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos) I2C_IT_ADDRI I2C_CR1_ADDRIE GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk __O volatile FDCAN_TTILS_SOGS_Pos (3U) FDCAN_TTIR_IWT FDCAN_TTIR_IWT_Msk TPI_FIFO0_ITM_ATVALID_Pos 29U FDCAN_RXF1C_F1SA_Pos (2U) USB_OTG_DCFG_PFIVL_Pos (11U) __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))) SYSCFG_EXTICR4_EXTI13_PJ ((uint32_t)0x00000090) HRTIM_FLTINR1_FLT4P HRTIM_FLTINR1_FLT4P_Msk SPI_I2SCFGR_I2SCFG_Pos (1U) SDMMC_MAX_VOLT_TRIAL ((uint32_t)0x0000FFFFU) IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE SYSCFG_EXTICR3_EXTI10_PJ ((uint32_t)0x00000900) RCC_AHB4RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOFRST_Pos) LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos) USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ETH_MACHWF1R_SPHEN ETH_MACHWF1R_SPHEN_Msk HRTIM_MDIER_MCMP4DE_Pos (19U) FDCAN_TTIR_TTMI_Msk (0x1UL << FDCAN_TTIR_TTMI_Pos) FMC_SDTRx_TMRD_3 (0x8UL << FMC_SDTRx_TMRD_Pos) ADC_PCSEL_PCSEL_Msk (0xFFFFFUL << ADC_PCSEL_PCSEL_Pos) LPTIM_ISR_DOWN_Pos (6U) HSEM_C1MISR_MISF24 HSEM_C1MISR_MISF24_Msk RCC_LPTIM5CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 DMA_REQUEST_TIM8_CH1 47U DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk GPIO_AF11_SWP ((uint8_t)0x0B) USB_OTG_HCCHAR_MPSIZ_Pos (0U) HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) M_SQRT3 1.73205080756887719000 FDCAN_TTIR_IWT_Msk (0x1UL << FDCAN_TTIR_IWT_Pos) USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 HRTIM_RSTCR_TIMECMP2_Msk (0x1UL << HRTIM_RSTCR_TIMECMP2_Pos) __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG HRTIM_CHPR_CARDTY_Msk (0x7UL << HRTIM_CHPR_CARDTY_Pos) HRTIM_TIMISR_IPPSTAT_Pos (17U) SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos) __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED FDCAN_IE_BEUE_Pos (21U) CRC_INPUTDATA_FORMAT_BYTES 0x00000001U USART_ICR_WUCF USART_ICR_WUCF_Msk HRTIM_ICR_FLT3C_Msk (0x1UL << HRTIM_ICR_FLT3C_Pos) TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) HRTIM_CR2_MSWU_Msk (0x1UL << HRTIM_CR2_MSWU_Pos) SDMMC_STA_CPSMACT_Pos (13U) MDMA_CESR_TEA_Pos (0U) TIM_SR_CC3IF TIM_SR_CC3IF_Msk FMC_SDRAM_CAS_LATENCY_3 (0x00000180U) GPIO_AF2_TIM3 ((uint8_t)0x02) TIM_CHANNEL_6 0x00000014U LTDC_IER_FUIE_Pos (1U) I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE)) HRTIM_ADC2R_AD2TAPER_Pos (13U) __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE FDCAN_RXF0S_F0PI FDCAN_RXF0S_F0PI_Msk RCC_APB1LLPENR_TIM13LPEN RCC_APB1LLPENR_TIM13LPEN_Msk DWT_FUNCTION_DATAVSIZE_Pos 10U __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_FMCRST)) __HAL_RCC_VREF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN); UNUSED(tmpreg); } while(0) __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE ETH_MACL3A3R_L3A3_Msk (0xFFFFFFFFUL << ETH_MACL3A3R_L3A3_Pos) FDCAN_NDAT1_ND1 FDCAN_NDAT1_ND1_Msk RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk SPI_FIFO_THRESHOLD_08DATA (0x000000E0UL) RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos) SDMMC_DCTRL_DBLOCKSIZE_Pos (4U) FMC_BWTRx_ADDSET_2 (0x4UL << FMC_BWTRx_ADDSET_Pos) RCC_AHB2LPENR_D2SRAM3LPEN_Pos RCC_AHB2LPENR_SRAM3LPEN_Pos HRTIM_CPT1CR_TIMECMP2 HRTIM_CPT1CR_TIMECMP2_Msk FMC_SDCRx_NC_0 (0x1UL << FMC_SDCRx_NC_Pos) CONTROL_FPCA_Pos 2U _UINTMAX_T_DECLARED  USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) DMAMUX_RGCFR_COF4_Msk (0x1UL << DMAMUX_RGCFR_COF4_Pos) DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos) __INT16_TYPE__ short int __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == 0U) ADC_OFR3_SSATE ADC_OFR3_SSATE_Msk DMA2D_NLR_NL DMA2D_NLR_NL_Msk MDIOS_SR_CPERF_Msk (0x1UL << MDIOS_SR_CPERF_Pos) ADC_OFR4_SSATE ADC_OFR4_SSATE_Msk RCC_HSICFGR_HSICAL_Msk (0xFFFUL << RCC_HSICFGR_HSICAL_Pos) USART_PRESC_PRESCALER_3 (0x8UL << USART_PRESC_PRESCALER_Pos) ETH_MACLCSR_LPIEN_Msk (0x1UL << ETH_MACLCSR_LPIEN_Pos) DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) RCC_APB1LENR_SPDIFRXEN RCC_APB1LENR_SPDIFRXEN_Msk FMC_SDRAM_CAS_LATENCY_1 (0x00000080U) FLASH_CRCCR_START_CRC FLASH_CRCCR_START_CRC_Msk SYSCFG_UR16_PKP SYSCFG_UR16_PKP_Msk SCB_CPUID_REVISION_Msk (0xFUL ) GPIO_OTYPER_OT4_Pos (4U) USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DMA2DLPEN)) HRTIM_SET2R_TIMEVNT8_Msk (0x1UL << HRTIM_SET2R_TIMEVNT8_Pos) FDCAN_IE_WDIE FDCAN_IE_WDIE_Msk USART_ISR_TEACK_Pos (21U) TIM_TIM17_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 EXTERNAL_CLOCK_VALUE 12288000UL __HAL_RCC_MDMA_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_MDMALPEN)) USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk SWPMI_ICR_CRXBERF SWPMI_ICR_CRXBERF_Msk DAC_DHR8R1_DACC1DHR_Pos (0U) SPI_UDRDR_UDRDR_Msk (0xFFFFFFFFUL << SPI_UDRDR_UDRDR_Pos) GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk HRTIM_DTR_DTF_Msk (0x1FFUL << HRTIM_DTR_DTF_Pos) USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) HRTIM_RST1R_MSTPER_Pos (7U) TIM_EGR_CC3G_Pos (3U) HRTIM_SET1R_MSTCMP2 HRTIM_SET1R_MSTCMP2_Msk RCC_HCLK_DIV4 RCC_D1CFGR_HPRE_DIV4 HSEM_C1ICR_ISC30 HSEM_C1ICR_ISC30_Msk FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos) HRTIM_MCR_SYNC_IN_Pos (8U) USART_BRR_DIV_MANTISSA_Pos (4U) USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) JPEG_IRQn LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk ETH_MACIER_RXSTSIE_Msk (0x1UL << ETH_MACIER_RXSTSIE_Pos) DBGMCU_CR_DBG_SLEEPD1_Msk (0x1UL << DBGMCU_CR_DBG_SLEEPD1_Pos) HRTIM1_COMMON_BASE (HRTIM1_BASE + 0x00000380UL) __HAL_RCC_LPTIM5_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM5LPEN) EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk IRQn_Type __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM12EN) HSEM_C1ICR_ISC23_Pos (23U) OPAMP1_CSR_CALSEL_Msk (0x3UL << OPAMP1_CSR_CALSEL_Pos) FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE MDMA_CBNDTR_BNDT MDMA_CBNDTR_BNDT_Msk RCC_RTCCLKSOURCE_HSE_DIV13 (0x0000D300U) __CORTEX_M (7U) HSEM_C1IER_ISE29 HSEM_C1IER_ISE29_Msk __HAL_RCC_I2C4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN); UNUSED(tmpreg); } while(0) HAL_SYSCFG_CompensationCodeSelect HRTIM_BDTUPR_TIMEEFR1_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR1_Pos) I2C_RXDR_RXDATA_Pos (0U) UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING FDCAN_TTIR_GTD_Pos (8U) DMA2D_CR_LOM_Msk (0x1UL << DMA2D_CR_LOM_Pos) LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) NVIC_DisableIRQ __NVIC_DisableIRQ TIM_DMABase_CCR5 TIM_DMABASE_CCR5 USB_OTG_GINTSTS_OTGINT_Pos (2U) LSE_VALUE (32768UL) LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) != 0U) ETH_DMACCARBR_CURRBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARBR_CURRBUFAPTR_Pos) HSEM_C1ISR_ISF4_Pos (4U) SDMMC_ERROR_TIMEOUT ((uint32_t)0x80000000U) USART_CR1_M1 USART_CR1_M1_Msk SYSCFG_UR17_IOHSLV SYSCFG_UR17_IOHSLV_Msk DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos) SYSCFG_PMCR_I2C_PB8_FMP SYSCFG_PMCR_I2C_PB8_FMP_Msk __HAL_PWR_AVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) SCB_DTCMCR_EN_Msk (1UL ) DMA_REQUEST_SAI2_A 89U CoreDebug_DCRSR_REGWnR_Pos 16U RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk UART_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF) __HAL_QSPI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (READ_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) == (__INTERRUPT__)) FMC_SDTRx_TXSR FMC_SDTRx_TXSR_Msk __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET MDMA_IT_BRT ((uint32_t)MDMA_CCR_BRTIE) HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End HRTIM1_TIMA ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMA_BASE) SAI_xFRCR_FSOFF_Pos (18U) ETH_MACDR_TFCSTS_GENERATEPCP_Pos (18U) ADC_OFR2_OFFSET2_Pos (0U) SDMMC_ERROR_COM_CRC_FAILED ((uint32_t)0x00001000U) MDMA_CMDR_MDR MDMA_CMDR_MDR_Msk ETH_MACHWF0R_SAVLANINS_Msk (0x1UL << ETH_MACHWF0R_SAVLANINS_Pos) TIM17_AF1_BKCMP2E_Pos (2U) FDCAN_TTOCN_FGP FDCAN_TTOCN_FGP_Msk SCB_AIRCR_SYSRESETREQ_Pos 2U __HAL_RCC_BDMA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_BDMARST) HSEM_C1ICR_ISC28 HSEM_C1ICR_ISC28_Msk HRTIM_BMTRGR_TCREP_Pos (16U) ADC_ISR_AWD1_Pos (7U) DMA2D_OOR_LO_Msk (0xFFFFUL << DMA2D_OOR_LO_Pos) EXTI_D3PMR1_MR5_Pos (5U) FMC_SDCRx_NB_Msk (0x1UL << FMC_SDCRx_NB_Pos) OPAMP1_CSR_PGGAIN_0 (0x1UL << OPAMP1_CSR_PGGAIN_Pos) HRTIM_SET2R_EXTVNT7 HRTIM_SET2R_EXTVNT7_Msk ETH_MACRXTXSR_EXCOL_Pos (5U) TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) SWPMI_CR_SWPEN_Msk (0x1UL << SWPMI_CR_SWPEN_Pos) RCC_PLLCFGR_PLL3VCOSEL_Pos (9U) QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos) TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) RCC_CFGR_HRTIMSEL_Pos (14U) EXTI_FTSR3_TR86_Msk (0x1UL << EXTI_FTSR3_TR86_Pos) QUADSPI_SR_SMF_Pos (3U) FDCAN_NDAT2_ND33_Pos (1U) TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos) USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos) FDCAN_NDAT2_ND47_Pos (15U) TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 USART_ISR_TXFT USART_ISR_TXFT_Msk ADC_CSR_JEOC_SLV_Pos (21U) FDCAN_TTIE_ELCE FDCAN_TTIE_ELCE_Msk COMP_CFGRx_PWRMODE_1 (0x2UL << COMP_CFGRx_PWRMODE_Pos) ETH_MMCTIMR_TXGPKTIM ETH_MMCTIMR_TXGPKTIM_Msk RTC_ISR_RECALPF_Pos (16U) I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DATASIZE_32BIT) || ((DATASIZE) == SPI_DATASIZE_31BIT) || ((DATASIZE) == SPI_DATASIZE_30BIT) || ((DATASIZE) == SPI_DATASIZE_29BIT) || ((DATASIZE) == SPI_DATASIZE_28BIT) || ((DATASIZE) == SPI_DATASIZE_27BIT) || ((DATASIZE) == SPI_DATASIZE_26BIT) || ((DATASIZE) == SPI_DATASIZE_25BIT) || ((DATASIZE) == SPI_DATASIZE_24BIT) || ((DATASIZE) == SPI_DATASIZE_23BIT) || ((DATASIZE) == SPI_DATASIZE_22BIT) || ((DATASIZE) == SPI_DATASIZE_21BIT) || ((DATASIZE) == SPI_DATASIZE_20BIT) || ((DATASIZE) == SPI_DATASIZE_22BIT) || ((DATASIZE) == SPI_DATASIZE_19BIT) || ((DATASIZE) == SPI_DATASIZE_18BIT) || ((DATASIZE) == SPI_DATASIZE_17BIT) || ((DATASIZE) == SPI_DATASIZE_16BIT) || ((DATASIZE) == SPI_DATASIZE_15BIT) || ((DATASIZE) == SPI_DATASIZE_14BIT) || ((DATASIZE) == SPI_DATASIZE_13BIT) || ((DATASIZE) == SPI_DATASIZE_12BIT) || ((DATASIZE) == SPI_DATASIZE_11BIT) || ((DATASIZE) == SPI_DATASIZE_10BIT) || ((DATASIZE) == SPI_DATASIZE_9BIT) || ((DATASIZE) == SPI_DATASIZE_8BIT) || ((DATASIZE) == SPI_DATASIZE_7BIT) || ((DATASIZE) == SPI_DATASIZE_6BIT) || ((DATASIZE) == SPI_DATASIZE_5BIT) || ((DATASIZE) == SPI_DATASIZE_4BIT)) HSEM_SEMID_MIN (0U) RCC_APB1LRSTR_TIM13RST RCC_APB1LRSTR_TIM13RST_Msk HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 FMC_BWTRx_ADDSET_0 (0x1UL << FMC_BWTRx_ADDSET_Pos) HRTIM_MCR_SYNC_OUT_0 (0x1UL << HRTIM_MCR_SYNC_OUT_Pos) TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY)) RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk RCC_D1CFGR_D1PPRE_DIV4 RCC_D1CFGR_D1PPRE_DIV4_Msk FMC_SDRAM_ROW_BITS_NUM_13 (0x00000008U) FDCAN_CCCR_TXP FDCAN_CCCR_TXP_Msk PWR_CPUCR_RUN_D3_Msk (0x1UL << PWR_CPUCR_RUN_D3_Pos) APB1HENR SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE RCC_D1CFGR_D1PPRE_DIV8 RCC_D1CFGR_D1PPRE_DIV8_Msk RCC_SAI1CLKSOURCE_PLL (0x00000000U) HAL_MspInit IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 SAI_PDMCR_CKEN3 SAI_PDMCR_CKEN3_Msk HSEM_C1IER_ISE24_Pos (24U) JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos) __HAL_RCC_VREF_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_VREFAMEN) LTDC_LxCACR_CONSTA_Pos (0U) HRTIM_RSTER_TIMBCMP4_Msk (0x1UL << HRTIM_RSTER_TIMBCMP4_Pos) __HAL_RCC_TIM16_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM16EN) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE __STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 (0x02) EXTI_SWIER1_SWIER13_Pos (13U) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART5EN) FDCAN_TTMLM_CSS_Pos (6U) ADC_CSR_EOC_SLV_Pos (18U) HRTIM_CR2_TDSWU_Pos (4U) __FLT32_HAS_INFINITY__ 1 ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos) DLYB_CFGR_UNIT_2 (0x04UL << DLYB_CFGR_UNIT_Pos) USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS GPIO_PUPDR_PUPD11_Pos (22U) SDMMC_MASK_ACKTIMEOUTIE_Pos (24U) __HAL_RCC_D2SRAM1_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) != 0U) HRTIM_ADC2R_AD2TCRST_Pos (22U) __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST) SWPMI_CR_SWPACT SWPMI_CR_SWPACT_Msk HRTIM_TIMICR_RST1C_Pos (10U) USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) MDMA_Channel10 ((MDMA_Channel_TypeDef *)MDMA_Channel10_BASE) __FLT_EPSILON__ 1.1920928955078125e-7F SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) OPAMP1_CSR_OPAHSM_Pos (8U) HRTIM_CPT1CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV8CPT_Pos) ETH_MACTSSR_ATSSTM ETH_MACTSSR_ATSSTM_Msk LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) SDMMC_IT_ACKTIMEOUT SDMMC_MASK_ACKTIMEOUTIE IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist) FDCAN_IR_RF0W_Msk (0x1UL << FDCAN_IR_RF0W_Pos) __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk RCC_D2CCIP1R_DFSDM1SEL_Pos (24U) FLASH_SR_WBNE FLASH_SR_WBNE_Msk HRTIM_TIMCR_TRSTU HRTIM_TIMCR_TRSTU_Msk RCC_D3CCIPR_LPTIM345SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM345SEL_Pos) GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk TIM17 ((TIM_TypeDef *) TIM17_BASE) TIM_CR2_OIS1N_Pos (9U) RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) ETH_MACLCSR_TLPIEX_Msk (0x1UL << ETH_MACLCSR_TLPIEX_Pos) EXTI_LINE_14 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0EU) LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk GPIO_LCKR_LCK12_Pos (12U) DCMI_ESCR_LEC_Pos (16U) RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) EXTI_RTSR1_TR9_Pos (9U) OPAMP_CSR_CALOUT_Pos (30U) EXTI_LINE_54 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) DMAMUX2_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator4_BASE) DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B)) __HAL_RCC_GET_SPI45_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL))) HRTIM_RSTER_TIMACMP4_Pos (21U) FLASH_IT_EOP_BANK1 FLASH_CR_EOPIE GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk EXTI_RTSR1_TR18_Msk (0x1UL << EXTI_RTSR1_TR18_Pos) FDCAN_ECR_CEL_Msk (0xFFUL << FDCAN_ECR_CEL_Pos) HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 ADC_SMPR2_SMP19 ADC_SMPR2_SMP19_Msk ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ __int64_t_defined 1 LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) ETH_MACCR_SARC_INSADDR0 ETH_MACCR_SARC_INSADDR0_Msk DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) USE_HAL_CORDIC_REGISTER_CALLBACKS 0U MDMA_CTCR_DSIZE_Msk (0x3UL << MDMA_CTCR_DSIZE_Pos) _RAND48_ADD (0x000b) RCC_I2C1CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 IS_SYSCFG_CODE_CONFIG(CONFIG) ((CONFIG) < (0x10UL)) HRTIM_ISR_FLT1_Pos (0U) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") HC_PID_DATA1 2U __STM32H7xx_CMSIS_DEVICE_VERSION ((__STM32H7xx_CMSIS_DEVICE_VERSION_MAIN << 24) |(__STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 << 16) |(__STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 << 8 ) |(__STM32H7xx_CMSIS_DEVICE_VERSION_RC)) RCC_PERIPHCLK_LPTIM345 (0x00000080U) HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk FMC_NAND_ECC_PAGE_SIZE_4096BYTE (0x00080000U) USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) RCC_APB3ENR_LTDCEN RCC_APB3ENR_LTDCEN_Msk UINT_FAST16_MAX (__UINT_FAST16_MAX__) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE SAI_xCR1_LSBFIRST_Pos (8U) I2C_FASTMODEPLUS_PB6 SYSCFG_PMCR_I2C_PB6_FMP GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) HRTIM_RST1R_TIMEVNT5 HRTIM_RST1R_TIMEVNT5_Msk USB_OTG_GCCFG_PDET_Pos (1U) ADC_JDR1_JDATA_8 (0x00000100UL << ADC_JDR1_JDATA_Pos) EXTI_EMR2_EM49_Msk (0x1UL << EXTI_EMR2_EM49_Pos) SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter ETH_DMACCR_DSL_0BIT ((uint32_t)0x00000000) USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk RCC_RTCCLKSOURCE_HSE_DIV42 (0x0002A300U) DMAMUX_RGCFR_COF6_Pos (6U) ETH_DMADSR_TPS_CLOSING_Msk (0x7UL << ETH_DMADSR_TPS_CLOSING_Pos) USBx_DFIFO(i) *(__IO uint32_t *)(USBx_BASE + USB_OTG_FIFO_BASE + ((i) * USB_OTG_FIFO_SIZE)) I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) HRTIM_OUTR_FAULT2_0 (0x1UL << HRTIM_OUTR_FAULT2_Pos) HRTIM_MCR_SYNC_OUT HRTIM_MCR_SYNC_OUT_Msk RCC_APB1LLPENR_TIM7LPEN_Pos (5U) DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos) DBGMCU_APB1LFZ1_DBG_I2C2 DBGMCU_APB1LFZ1_DBG_I2C2_Msk RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos) FLASH_OPTSR_ST_RAM_SIZE_Pos (19U) LTDC_GCR_PCPOL_Pos (28U) SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) __HAL_DBGMCU_UnFreeze_LPTIM4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM4)) BDMA_IFCR_CTEIF0_Pos (3U) DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos) ETH_MACTFCR_PLT ETH_MACTFCR_PLT_Msk SYSCFG_PMCR_PC3SO SYSCFG_PMCR_PC3SO_Msk HRTIM_CPT2CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP1_Pos) RCC_APB2LPENR_TIM8LPEN_Pos (1U) RTC_BKP27R RTC_BKP27R_Msk SPI_CFG1_FTHLV_0 (0x1UL << SPI_CFG1_FTHLV_Pos) __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED SCB_ABFSR_ITCM_Msk (1UL ) HRTIM_MCMP1R_MCMP3R_Pos (0U) USB_OTG_GPWRDN_ADPMEN_Pos (0U) ETH_MACLMIR_DRSYNCR_Pos (8U) ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos) ETH_DMADSR_RPS_TRANSFERRING_Msk (0x7UL << ETH_DMADSR_RPS_TRANSFERRING_Pos) USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk SDMMC_CMD_DTHOLD SDMMC_CMD_DTHOLD_Msk IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0UL) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) FLASH_OPTSR_SECURITY FLASH_OPTSR_SECURITY_Msk ETH_MTLRQDR_RWCSTS_Pos (0U) ETH_MACL3L4CR_L4DPIM ETH_MACL3L4CR_L4DPIM_Msk ADC_IRQn DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk EXTI_PR1_PR4_Pos (4U) __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) __HAL_RCC_PLL2_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON) __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN); UNUSED(tmpreg); } while(0) __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE RCC_PLLCFGR_DIVR2EN_Msk (0x1UL << RCC_PLLCFGR_DIVR2EN_Pos) USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) SPI_CFG1_CRCSIZE_2 (0x04UL << SPI_CFG1_CRCSIZE_Pos) SYSCFG_UR15_FZIWDGSTB_Pos (16U) DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk EXTI_SWIER1_SWIER21_Msk (0x1UL << EXTI_SWIER1_SWIER21_Pos) SCB_DFSR_VCATCH_Pos 3U __HAL_RCC_VREF_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_VREFEN) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SYSCFGRST) TIM_CCMR1_IC1PSC_Pos (2U) SDMMC_ERROR_TX_UNDERRUN ((uint32_t)0x00000010U) I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST FLASH_LATENCY_DEFAULT FLASH_ACR_LATENCY_7WS FDCAN_TTRMC_RMPS FDCAN_TTRMC_RMPS_Msk USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE DMA_SxCR_DIR DMA_SxCR_DIR_Msk HSEM_C1ICR_ISC0_Pos (0U) SPDIFRX_CR_NBTR_Pos (12U) RCC_AHB3LPENR_DTCM2LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM2LPEN_Pos) ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) BDMA_FLAG_TE2 ((uint32_t)0x00000800) HRTIM_RSTR_TIMECMP2_Pos (29U) RTC_ALRMBR_MSK2_Pos (15U) ETH_DMACIER_RBUE ETH_DMACIER_RBUE_Msk CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos) ETH_MACPFR_PCF_FORWARDALL_Pos (7U) TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos) HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 RCC_CFGR_TIMPRE_Pos (15U) RAMECC_SR_SEDCF RAMECC_SR_SEDCF_Msk __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE FDCAN_NDAT1_ND26_Pos (26U) TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) FLASH_FLAG_BSY FLASH_SR_BSY TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C3CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C3CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C3CLKSOURCE_CSI)) EXTI_SWIER3_SWIER84_Msk (0x1UL << EXTI_SWIER3_SWIER84_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) == 0U) OPAMP1_CSR_VMSEL_1 (0x2UL << OPAMP1_CSR_VMSEL_Pos) FDCAN_TTILS_TXOS_Pos (11U) HSEM_C1ICR_ISC31_Msk (0x1UL << HSEM_C1ICR_ISC31_Pos) TIM_TIM1_ETR_GPIO 0x00000000U ETH_MACTSCR_TSEVNTENA_Msk (0x1UL << ETH_MACTSCR_TSEVNTENA_Pos) LPTIM2_BASE (D3_APB1PERIPH_BASE + 0x2400UL) MDMA_REQUEST_DMA2_Stream2_TC ((uint32_t)0x0000000AU) RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) HRTIM_RST1R_SRT_Pos (0U) __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE BDMA_FLAG_HT2 ((uint32_t)0x00000400) GPIO_BSRR_BS10_Pos (10U) RCC_D3CFGR_D3PPRE_DIV8 RCC_D3CFGR_D3PPRE_DIV8_Msk RCC_APB1LLPENR_TIM7LPEN RCC_APB1LLPENR_TIM7LPEN_Msk IS_EXTI_TARGET(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_CPU1) || (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)) FDCAN_TTMLM_TXEW FDCAN_TTMLM_TXEW_Msk HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)) RTC_BKP_DR16 0x10u MDMA_GISR0_GIF3_Msk (0x1UL << MDMA_GISR0_GIF3_Pos) JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos) SDMMC_CMD_CMDSTOP SDMMC_CMD_CMDSTOP_Msk __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 7))); IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| ((__MEMORY__) == FMC_MEMORY_TYPE_NOR)) RTC_ISR_ALRBF_Pos (9U) SCB_DFSR_BKPT_Pos 1U RCC_AHB4RSTR_BDMARST RCC_AHB4RSTR_BDMARST_Msk BDMA_FLAG_TE7 ((uint32_t)0x80000000) RCC_HSICFGR_HSITRIM_2 (0x04UL << RCC_HSICFGR_HSITRIM_Pos) TPI_FIFO0_ETM2_Pos 16U I2C_ISR_NACKF_Pos (4U) QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos) LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos) RCC_D1CFGR_D1CPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_D1CPRE_DIV256_Pos) UART_CR1_DEDT_ADDRESS_LSB_POS 16U __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI4LPEN) FMC_PATT_ATTHOLD_3 (0x08UL << FMC_PATT_ATTHOLD_Pos) RCC_CSICFGR_CSITRIM_Pos (24U) FLASH_SR_INCERR_Msk (0x1UL << FLASH_SR_INCERR_Pos) GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FMC_SWAPBMAP_SDRAMB2 FMC_BCR1_BMAP_1 __IRDA_DISABLE __HAL_IRDA_DISABLE __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET SPI_CFG1_DSIZE_Msk (0x1FUL << SPI_CFG1_DSIZE_Pos) __HAL_RCC_GET_LPTIM4_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE NVIC_SetVector __NVIC_SetVector SCB_CCR_NONBASETHRDENA_Msk (1UL ) RCC_APB1LLPENR_UART7LPEN_Pos (30U) ETH_MTLTQOMR_TSF ETH_MTLTQOMR_TSF_Msk RCC_CRS_IT_ESYNC CRS_CR_ESYNCIE HRTIM_CPT2CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP2_Pos) FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) ETH_DMACRIWTR_RWT ETH_DMACRIWTR_RWT_Msk IS_OB_USER_IWDG_STOP(VALUE) (((VALUE) == OB_IWDG_STOP_FREEZE) || ((VALUE) == OB_IWDG_STOP_ACTIVE)) RCC_AHB4RSTR_GPIOCRST_Pos (2U) ETH_MACVIR_VLC_Msk (0x3UL << ETH_MACVIR_VLC_Pos) FDCAN_NBTP_NSJW_Pos (25U) MPU_REGION_NUMBER12 ((uint8_t)0x0C) __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE EXTI_RTSR1_TR12_Pos (12U) SDMMC_STA_CKSTOP SDMMC_STA_CKSTOP_Msk HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter CRC_POL_POL CRC_POL_POL_Msk TIM_TISEL_TI2SEL_Pos (8U) __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE MDMA_CIFCR_CBRTIF MDMA_CIFCR_CBRTIF_Msk GPIO_AF10_QUADSPI ((uint8_t)0x0A) __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) != 0U) RCC_I2C2CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 HSEM_C1IER_ISE2_Msk (0x1UL << HSEM_C1IER_ISE2_Pos) __INT_LEAST8_MAX__ 0x7f ETH_DMADSR_TPS_CLOSING_Pos (12U) I2C_CR1_STOPIE_Pos (5U) USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) RCC_HSI_ON RCC_CR_HSION DMA2D_OCOLR_RED_3 DMA2D_OCOLR_RED_3_Msk USART_CR3_TXFTCFG USART_CR3_TXFTCFG_Msk USB_OTG_FIFO_BASE (0x1000UL) TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk ETH_MACIVIR_VLC_VLANTAGDELETE ETH_MACIVIR_VLC_VLANTAGDELETE_Msk USART_ICR_LBDCF USART_ICR_LBDCF_Msk __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE RCC_RTCCLKSOURCE_HSE_DIV39 (0x00027300U) HSEM_C1ISR_ISF22_Msk (0x1UL << HSEM_C1ISR_ISF22_Pos) RCC_LPTIM1CLKSOURCE_LSI RCC_D2CCIP2R_LPTIM1SEL_2 __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOCEN) __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED __HAL_RCC_SAI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) != 0U) HAL_SD_ERROR_STREAM_WRITE_OVERRUN SDMMC_ERROR_STREAM_WRITE_OVERRUN PWR_WAKEUP_PIN3 PWR_WKUPEPR_WKUPEN3 RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos) SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos) FLASH_CR_START_Pos (7U) RCC_CLOCKTYPE_SYSCLK (0x00000001U) MPU_RBAR_REGION_Pos 0U HRTIM_FLTINR1_FLT2LCK_Pos (15U) RCC_D1CFGR_D1CPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_D1CPRE_DIV16_Pos) GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk BDMA_BASE (D3_AHB1PERIPH_BASE + 0x5400UL) RCC_AHB3LPENR_ITCMLPEN_Pos (30U) HRTIM_EEFR2_EE6LTCH_Msk (0x1UL << HRTIM_EEFR2_EE6LTCH_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED HRTIM_CPT1CR_SWCPT HRTIM_CPT1CR_SWCPT_Msk ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk ETH_DMADSR_TPS_SUSPENDED_Msk (0x3UL << ETH_DMADSR_TPS_SUSPENDED_Pos) FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk __WINT_MAX__ 0xffffffffU OPAMP2_CSR_CALSEL_Pos (12U) RCC_CR_HSIDIV_Pos (3U) DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos) SPI_CRC_LENGTH_21BIT (0x00140000UL) HRTIM_BDTUPR_TIMFLTR_Msk (0x1UL << HRTIM_BDTUPR_TIMFLTR_Pos) TIM_OPMODE_SINGLE TIM_CR1_OPM LTDC_GCR_HSPOL_Pos (31U) USB_OTG_GOTGCTL_BVALOVAL_Pos (7U) ETH_MACIER_TSIE_Msk (0x1UL << ETH_MACIER_TSIE_Pos) DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE RCC_AHB4ENR_GPIOFEN_Msk (0x1UL << RCC_AHB4ENR_GPIOFEN_Pos) ADC_CFGR_AUTDLY_Pos (14U) RCC_AHB4LPENR_SRAM4LPEN RCC_AHB4LPENR_SRAM4LPEN_Msk USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos) JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos) HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) HRTIM_RST1R_SRT_Msk (0x1UL << HRTIM_RST1R_SRT_Pos) GPIO_AF12_LTDC ((uint8_t)0x0C) HRTIM_ADC2R_AD2TERST HRTIM_ADC2R_AD2TERST_Msk HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback DCMI_IT_OVF DCMI_IT_OVR SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) HRTIM_TIMICR_CPT2C_Pos (8U) TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) RCC_D1CFGR_HPRE_DIV8 RCC_D1CFGR_HPRE_DIV8_Msk TIM_CCR4_CCR4_Pos (0U) USB_OTG_DIEPMSK_INEPNMM_Pos (5U) FMC_PATT_ATTHIZ_6 (0x40UL << FMC_PATT_ATTHIZ_Pos) HSEM_C1IER_ISE21_Msk (0x1UL << HSEM_C1IER_ISE21_Pos) __volatile volatile JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos) RCC_LPTIM345CLKSOURCE_PLL2 RCC_D3CCIPR_LPTIM345SEL_0 IS_HSEM_ALL_INSTANCE(INSTANCE) ((INSTANCE) == HSEM) MDMA_DATAALIGN_RIGHT_SIGNED ((uint32_t)MDMA_CTCR_PAM_0) MPU_REGION_SIZE_16KB ((uint8_t)0x0D) DFSDM_FLTFCR_IOSR_Pos (0U) __HAL_RCC_LPTIM5_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM5RST) SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk ETH_MMCRLPITCR_RXLPITRC_Pos (0U) AHB4ENR RCC_APB4LPENR_VREFLPEN RCC_APB4LPENR_VREFLPEN_Msk ETH_MACWTR_PWE ETH_MACWTR_PWE_Msk ETH_MACTSCR_TSENA_Msk (0x1UL << ETH_MACTSCR_TSENA_Pos) ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) RCC_CFGR_SW_2 (0x4UL << RCC_CFGR_SW_Pos) EXTI_D3PMR2_MR49_Msk (0x1UL << EXTI_D3PMR2_MR49_Pos) ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) BDMA_FLAG_TC1 ((uint32_t)0x00000020) HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE BDMA_IFCR_CGIF2_Pos (8U) HSEM_C1ICR_ISC22_Msk (0x1UL << HSEM_C1ICR_ISC22_Pos) __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) == 0U) SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) USE_USB_DOUBLE_BUFFER 1U __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE HRTIM_ADC2R_AD2EEV7 HRTIM_ADC2R_AD2EEV7_Msk __LLACCUM_IBIT__ 32 I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) ETH_MMCCR_CNTRST ETH_MMCCR_CNTRST_Msk RCC_CR_HSI48RDY_Msk (0x1UL << RCC_CR_HSI48RDY_Pos) HAL_LTDC_ERROR_NONE 0x00000000U IS_QSPI_FLASH_ID(FLASH_ID) (((FLASH_ID) == QSPI_FLASH_ID_1) || ((FLASH_ID) == QSPI_FLASH_ID_2)) SPI_IFCR_TIFREC SPI_IFCR_TIFREC_Msk RCC_APB1HENR_OPAMPEN_Pos (4U) RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk RCC_CR_CSION_Pos (7U) USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) RCC_AHB4RSTR_GPIOJRST_Pos (9U) __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE EXTI_D3PMR1_MR13 EXTI_D3PMR1_MR13_Msk __HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF) __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) BDMA_IFCR_CHTIF4_Pos (18U) SysTick ((SysTick_Type *) SysTick_BASE ) BDMA_Channel2_BASE (BDMA_BASE + 0x0030UL) SDMMC_ICR_VSWENDC_Msk (0x1UL << SDMMC_ICR_VSWENDC_Pos) HRTIM_ADC4R_AD4TCRST HRTIM_ADC4R_AD4TCRST_Msk USB_OTG_HPRT_POCCHNG_Pos (5U) HRTIM_RSTDR_TIMACMP4 HRTIM_RSTDR_TIMACMP4_Msk FLASH_SR_CRCEND_Pos (27U) DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) __HAL_RCC_SAI4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SAI4LPEN) TIM_CLOCKSOURCE_ITR7 TIM_TS_ITR7 ETH_MTLTQOMR_TTC_384BITS ((uint32_t)0x00000060) COMP_OR_AFOPG2_Pos (5U) USB_OTG_GINTSTS_IEPINT_Pos (18U) HRTIM_EECR2_EE10POL_Pos (26U) EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV DMA2D_FGPFCCR_CSS_Pos (18U) USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) MDMA_GISR0_GIF1_Pos (1U) RCC_PLL1VCIRANGE_2 RCC_PLLCFGR_PLL1RGE_2 ADC_CALFACT_CALFACT_S_10 (0x400UL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_ADC1R_AD1TCPER_Msk (0x1UL << HRTIM_ADC1R_AD1TCPER_Pos) MDMA_FLAG_BT ((uint32_t)MDMA_CISR_BTIF) HRTIM_CPT2CR_TC1SET_Pos (20U) HAL_SD_CARD_READY 0x00000001U SPI_MASTER_INTERDATA_IDLENESS_02CYCLE (0x00000020UL) ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk I2C_CR1_ANFOFF_Pos (12U) HRTIM_RST2R_PER_Pos (2U) DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk ETH_MACTSCR_TSUPDT_Pos (3U) __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT() EXTI_D1->IMR2 &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE) SYSCFG_EXTICR3_EXTI11_PJ ((uint32_t)0x00009000) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 (RTC_TAMPCR_TAMPFREQ_1 | RTC_TAMPCR_TAMPFREQ_2) HSEM_C1ICR_ISC3_Msk (0x1UL << HSEM_C1ICR_ISC3_Pos) __HAL_FLASH_SET_PROGRAM_DELAY(__DELAY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_WRHIGHFREQ, (__DELAY__)) ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos) ETH_MACCR_IPG_64BIT ((uint32_t)0x04000000) __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_LPTIM1RST) HRTIM_SET1R_EXTVNT4 HRTIM_SET1R_EXTVNT4_Msk ETH_MACVTR_EVLS_Pos (21U) RCC_D2CCIP2R_USART28SEL_Msk (0x7UL << RCC_D2CCIP2R_USART28SEL_Pos) RCC_SPI123CLKSOURCE_PIN (RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1) GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) __HAL_RCC_SPI123_CONFIG(__RCC_SPI123CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__)) EXTI_D3PCR1H_PCS19_Pos (6U) ETH_MACALR_MACAL_Pos (0U) TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) RTC_WEEKDAY_MONDAY ((uint8_t)0x01) ETH_MACMDIOAR_CR_DIV26_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV26_Pos) OPAMP_CSR_USERTRIM_Pos (18U) ETH_MACPFR_HUC ETH_MACPFR_HUC_Msk __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB3RSTR) |= (RCC_APB3RSTR_LTDCRST) JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos) ADC_ISR_AWD2 ADC_ISR_AWD2_Msk RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk EXTI_EMR1_EM30_Pos (30U) SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk SPI_CFG2_CPOL_Pos (25U) LTDC_VSPOLARITY_AH LTDC_GCR_VSPOL USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) RCC_D1CCIPR_QSPISEL RCC_D1CCIPR_QSPISEL_Msk TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) UART_DIV_LPUART(__PCLK__,__BAUD__,__CLOCKPRESCALER__) ((uint32_t)((((((uint64_t)(__PCLK__))/(UARTPrescTable[(__CLOCKPRESCALER__)]))*256U)+ (uint32_t)((__BAUD__)/2U)) / (__BAUD__)) ) __HAL_PCD_DISABLE(__HANDLE__) (void)USB_DisableGlobalInt ((__HANDLE__)->Instance) ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) RCC_APB1LLPENR_UART5LPEN_Pos (20U) SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE GPIO_OTYPER_OT6_Pos (6U) HRTIM_RSTDR_TIMECMP4 HRTIM_RSTDR_TIMECMP4_Msk EXTI_RTSR1_TR21_Msk (0x1UL << EXTI_RTSR1_TR21_Pos) HAL_SD_ERROR_PARAM SDMMC_ERROR_INVALID_PARAMETER GPIO_IDR_ID4 GPIO_IDR_ID4_Msk __OM volatile CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS HRTIM_ADC1R_AD1TEC4 HRTIM_ADC1R_AD1TEC4_Msk RCC_CRRCR_HSI48CAL_7 (0x080UL << RCC_CRRCR_HSI48CAL_Pos) MDMA_DEST_INC_HALFWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_0) RAMECC3_Monitor1_BASE (RAMECC3_BASE + 0x20UL) SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) GPIO_AF7_SPI2 ((uint8_t)0x07) FMC_SDCRx_WP FMC_SDCRx_WP_Msk HRTIM_ODISR_TC2ODIS_Pos (5U) FMC_PATT_ATTHIZ_4 (0x10UL << FMC_PATT_ATTHIZ_Pos) FDCAN_RWD_WDC_Pos (0U) QUADSPI_CCR_DDRM_Pos (31U) HRTIM_RSTDR_TIMCCMP4 HRTIM_RSTDR_TIMCCMP4_Msk RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) D1_DTCMRAM_BASE (0x20000000UL) RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE) __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) HSEM_C1ICR_ISC7 HSEM_C1ICR_ISC7_Msk SYSCFG_EXTICR2_EXTI6_PC ((uint32_t)0x00000200) CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk EXTI_IMR3_IM65_Msk (0x1UL << EXTI_IMR3_IM65_Pos) TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk HRTIM_ICR_FLT3C_Pos (2U) USART_ISR_CTSIF_Pos (9U) wait ETH_MTLTQOMR_TSF_Msk (0x1UL << ETH_MTLTQOMR_TSF_Pos) HAL_FLASH_ERROR_PGS FLASH_FLAG_PGSERR ETH_MACPOCR_DRRDIS_Msk (0x1UL << ETH_MACPOCR_DRRDIS_Pos) RCC_CRS_SYNC_DIV1 (0x00000000U) USB_OTG_DIEPMSK_BIM_Pos (9U) GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 HRTIM_CPT2CR_TC1RST_Msk (0x1UL << HRTIM_CPT2CR_TC1RST_Pos) RCC_FLAG_LPWR2RST ((uint8_t)0x9F) __BEGIN_DECLS  MDMA_CTCR_SWRM MDMA_CTCR_SWRM_Msk MDMA_CCR_BEX MDMA_CCR_BEX_Msk USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_DMA2DRST)) SD_CONTEXT_IT ((uint32_t)0x00000008U) GPIO_BSRR_BR6_Pos (22U) PWR_CR3_VBE_Msk (0x1UL << PWR_CR3_VBE_Pos) RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 RCC_APB1LENR_USART3EN RCC_APB1LENR_USART3EN_Msk DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk EXTI_PR3_PR EXTI_PR3_PR_Msk __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET IS_PWR_AVD_MODE(MODE) (((MODE) == PWR_AVD_MODE_IT_RISING) || ((MODE) == PWR_AVD_MODE_IT_FALLING) || ((MODE) == PWR_AVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_AVD_MODE_EVENT_RISING) || ((MODE) == PWR_AVD_MODE_EVENT_FALLING) || ((MODE) == PWR_AVD_MODE_NORMAL) || ((MODE) == PWR_AVD_MODE_EVENT_RISING_FALLING)) SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) EXTI_D3PMR1_MR3 EXTI_D3PMR1_MR3_Msk FMC_SDCRx_CAS_1 (0x2UL << FMC_SDCRx_CAS_Pos) RAMECC_CR_ECCELEN_Pos (5U) __FP_FAST_FMAL 1 HAL_SYSCFG_EnableVREFBUF SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos) HRTIM_MCMP1R_MCMP4R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP4R_Pos) ETH_MACHWF0R_MGKSEL ETH_MACHWF0R_MGKSEL_Msk FDCAN_TTOST_RTO FDCAN_TTOST_RTO_Msk FDCAN_NDAT2_ND53_Msk (0x1UL << FDCAN_NDAT2_ND53_Pos) RCC_APB2LPENR_TIM17LPEN_Pos (18U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk HRTIM_EEFR2_EE8FLTR_0 (0x1UL << HRTIM_EEFR2_EE8FLTR_Pos) USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk ETH_MMCTLPITCR_TXLPITRC ETH_MMCTLPITCR_TXLPITRC_msk ADC_JDR2_JDATA_29 (0x20000000UL << ADC_JDR2_JDATA_Pos) INT32_C(x) __INT32_C(x) EXTI_D3PCR2H_PCS49 EXTI_D3PCR2H_PCS49_Msk __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 OPAMP1_OTR_TRIMOFFSETP_Pos (8U) RCC_APB4RSTR_SAI4RST_Pos (21U) ETH_MMCTGFCR 0x00000168U FDCAN_IE_TEFWE_Pos (13U) DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk MDMA_CTCR_SBURST_1 (0x2UL << MDMA_CTCR_SBURST_Pos) DLYB_CFGR_LNGF_Msk (0x1UL << DLYB_CFGR_LNGF_Pos) ETH_DMASBMR_RB_Pos (15U) MPU_RNR_REGION_Pos 0U IS_HAL_REMAPDMA IS_DMA_REMAP GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 EXTI_FTSR1_TR8 EXTI_FTSR1_TR8_Msk TIM_CR2_TI1S TIM_CR2_TI1S_Msk SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk FMC_SDSR_MODES1_Pos (1U) HRTIM_FLTINR2_FLT5LCK_Pos (7U) USART_TDR_TDR_Pos (0U) SPI_CFG1_UDRCFG_0 (0x1UL << SPI_CFG1_UDRCFG_Pos) __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) != 0U) TIM_IT_CC3 TIM_DIER_CC3IE RCC_APB1LLPENR_USART3LPEN RCC_APB1LLPENR_USART3LPEN_Msk EXTI_IMR2_IM52 EXTI_IMR2_IM52_Msk IS_LTDC_TOTALW(__TOTALW__) ((__TOTALW__) <= LTDC_HORIZONTALSYNC) HRTIM_ADC2R_AD2TCRST_Msk (0x1UL << HRTIM_ADC2R_AD2TCRST_Pos) CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos) FDCAN_NDAT2_ND35_Pos (3U) ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) SCB_AHBSCR_CTL_Pos 0U __lock_release(lock) __retarget_lock_release(lock) USART_CR1_TE USART_CR1_TE_Msk __FRACT_MAX__ 0X7FFFP-15R SYSCFG_PMCR_PC2SO_Msk (0x1UL << SYSCFG_PMCR_PC2SO_Pos) __DECIMAL_DIG__ 17 RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk HRTIM_ODSR_TA1ODS_Pos (0U) TIM15_AF1_BKCMP2E_Msk (0x1UL << TIM15_AF1_BKCMP2E_Pos) __wchar_t__  PWR_WKUPEPR_WKUPEN2_Msk (0x1UL << PWR_WKUPEPR_WKUPEN2_Pos) RCC_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos) ECC_IRQn SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE RCC_APB4RSTR_VREFRST_Msk (0x1UL << RCC_APB4RSTR_VREFRST_Pos) FMC_SDCRx_MWID_0 (0x1UL << FMC_SDCRx_MWID_Pos) RCC_PLL3DIVR_Q3_Msk (0x7FUL << RCC_PLL3DIVR_Q3_Pos) ETH_MACCR_DCRS_Pos (9U) PWR_REGULATOR_VOLTAGE_SCALE3 (PWR_D3CR_VOS_0) __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE RCC_AHB3RSTR_FMCRST_Pos (12U) SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk RCC_PLL2_DIVR RCC_PLLCFGR_DIVR2EN I2C3 ((I2C_TypeDef *) I2C3_BASE) PWR_FLAG_SCUEN (0x11U) __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI5LPEN) HRTIM_SET2R_EXTVNT5_Msk (0x1UL << HRTIM_SET2R_EXTVNT5_Pos) LTDC_LxCFBLR_CFBLL_Pos (0U) HRTIM_MDIER_SYNCIE HRTIM_MDIER_SYNCIE_Msk RCC_APB1LRSTR_TIM6RST_Msk (0x1UL << RCC_APB1LRSTR_TIM6RST_Pos) TIM_SR_CC1IF TIM_SR_CC1IF_Msk DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE SYSCFG_EXTICR2_EXTI6_PF ((uint32_t)0x00000500) __HAL_RCC_APB1L_FORCE_RESET() (RCC->APB1LRSTR = 0xE8FFC3FFU) ETH_MACMDIOAR_BTB_Msk (0x1UL << ETH_MACMDIOAR_BTB_Pos) FLASH_BANK_1 0x01U USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) RCC_APB3LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB3LPENR_LTDCLPEN_Pos) HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT RTC_TAMPCR_TAMP2NOERASE_Pos (20U) RCC_AHB3RSTR_SDMMC1RST_Msk (0x1UL << RCC_AHB3RSTR_SDMMC1RST_Pos) STM32H7xx_HAL_CRC_H  FMC_BTRx_ADDSET_1 (0x2UL << FMC_BTRx_ADDSET_Pos) ADC_OFR4_OFFSET4_25 (0x2000000UL << ADC_OFR4_OFFSET4_Pos) SYSCFG_CCVR_PCV_Pos (4U) SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) IS_EXTI_MODE_LINE(MODE) (((MODE) == EXTI_MODE_IT) || ((MODE) == EXTI_MODE_EVT)) HRTIM_TIMCR_TRSTU_Msk (0x1UL << HRTIM_TIMCR_TRSTU_Pos) QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos) TIM3_AF1_ETRSEL TIM3_AF1_ETRSEL_Msk HRTIM_ADC3R_AD3EEV3_Msk (0x1UL << HRTIM_ADC3R_AD3EEV3_Pos) FDCAN_NDAT1_ND10 FDCAN_NDAT1_ND10_Msk ADC_JDR2_JDATA_15 (0x00008000UL << ADC_JDR2_JDATA_Pos) FDCAN_NDAT1_ND7_Msk (0x1UL << FDCAN_NDAT1_ND7_Pos) HSEM_C1ISR_ISF6_Pos (6U) FLASH_CRC_ADDR 0x00000000U SPI_DATASIZE_9BIT (0x00000008UL) HSEM_C1ICR_ISC13_Msk (0x1UL << HSEM_C1ICR_ISC13_Pos) USB_OTG_IN_ENDPOINT_BASE (0x900UL) HAL_UART_STATE_BUSY_TX 0x00000021U FLASH_CRCSADD_CRC_START_ADDR FLASH_CRCSADD_CRC_START_ADDR_Msk __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((__SEM_MASK__) & HSEM->ISR) ETH_MMCTIMR_TXLPIUSCIM ETH_MMCTIMR_TXLPIUSCIM_Msk UART7 ((USART_TypeDef *) UART7_BASE) HAL_FLASH_ERROR_INC_BANK2 FLASH_FLAG_INCERR_BANK2 SDMMC_CMD_FAST_IO ((uint8_t)39U) ETH_MACWTR_WTO_10KB ((uint32_t)0x00000008) STS_SETUP_COMP 4U HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos) __SDMMC_START_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART) STM32H7xx_HAL_CRC_EX_H  RCC_APB1LLPENR_TIM14LPEN RCC_APB1LLPENR_TIM14LPEN_Msk TIM_CCMR2_CC4S_Pos (8U) __UACCUM_MIN__ 0.0UK TPI_ITATBCTR2_ATREADY1_Pos 0U __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) != 0U) MDMA_REQUEST_DMA1_Stream4_TC ((uint32_t)0x00000004U) __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) != 0U) HRTIM_EEFR1_EE3FLTR_Pos (13U) EXTI_EMR3_EM77_Msk (0x1UL << EXTI_EMR3_EM77_Pos) ETH_MACIVIR_VLC_NOVLANTAG ((uint32_t)0x00000000) DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos) EXTI_FTSR2_TR49 EXTI_FTSR2_TR49_Msk signed __lockable __lock_annotate(lockable) DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos) __UQQ_FBIT__ 8 USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk FDCANCCU_CREL_STEP_Msk (0xFUL << FDCANCCU_CREL_STEP_Pos) USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) RCC_PLLCKSELR_DIVM2 RCC_PLLCKSELR_DIVM2_Msk DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) DMAMUX2_RequestGenerator6_BASE (DMAMUX2_BASE + 0x0118UL) USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) HRTIM_RSTR_TIMDCMP1 HRTIM_RSTR_TIMDCMP1_Msk USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYS)) SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) ETH_MACACR_ATSFC_Msk (0x1UL << ETH_MACACR_ATSFC_Pos) DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos) SYSCFG_CFGR_DTCML_Msk (0x1UL << SYSCFG_CFGR_DTCML_Pos) SPI_IER_RXPIE_Pos (0U) QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk BDMA_ISR_TEIF2 BDMA_ISR_TEIF2_Msk HRTIM_ISR_FLT3_Pos (2U) BDMA_CM1AR_MA BDMA_CM1AR_MA_Msk IS_DEFAULT_POLYNOMIAL(DEFAULT) (((DEFAULT) == DEFAULT_POLYNOMIAL_ENABLE) || ((DEFAULT) == DEFAULT_POLYNOMIAL_DISABLE)) IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE)) SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos) TIM_OCIDLESTATE_RESET 0x00000000U SYSCFG_REGISTER_CODE SYSCFG_CCCSR_CS HRTIM_CPT2CR_TA1RST HRTIM_CPT2CR_TA1RST_Msk TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG FDCAN_NDAT2_ND44_Msk (0x1UL << FDCAN_NDAT2_ND44_Pos) RCC_APB1HRSTR_CRSRST_Msk (0x1UL << RCC_APB1HRSTR_CRSRST_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) RCC_APB1LENR_I2C1EN_Msk (0x1UL << RCC_APB1LENR_I2C1EN_Pos) RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT 4U __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 ETH_MACCR_JD_Pos (17U) GPIO_IDR_ID0 GPIO_IDR_ID0_Msk ETH_MTLQICSR_TXUNFIS ETH_MTLQICSR_TXUNFIS_Msk QUADSPI_CR_PRESCALER_Pos (24U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 HRTIM_CR1_ADC4USRC_0 (0x1UL << HRTIM_CR1_ADC4USRC_Pos) SAI_PDMDLY_DLYM1L_2 (0x4UL << SAI_PDMDLY_DLYM1L_Pos) SYSCFG_UR9_PABEG_BANK2_Pos (16U) IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART4CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART4CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART4CLKSOURCE_CSI) || ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || ((SOURCE) == RCC_UART4CLKSOURCE_HSI)) RCC_PLLMUL_6 RCC_PLL_MUL6 ETH_MACTSCR_TSEVNTENA ETH_MACTSCR_TSEVNTENA_Msk HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 MDMA_GISR0_GIF13 MDMA_GISR0_GIF13_Msk HRTIM_ADC3R_AD3EEV1_Pos (5U) IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC) OB_WRP_SECTOR_1 0x00000002U SPI_LOWEND_FIFO_SIZE 8UL GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk TIM15_AF1_BKDF1BK2E_Msk (0x1UL << TIM15_AF1_BKDF1BK2E_Pos) HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 SYSCFG_EXTICR2_EXTI6_PI ((uint32_t)0x00000800) HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 __HAL_RCC_GET_USART1_SOURCE __HAL_RCC_GET_USART16_SOURCE EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) MDMA_REQUEST_DMA2_Stream4_TC ((uint32_t)0x0000000CU) IS_SYSCFG_CODE_SELECT(SELECT) (((SELECT) == SYSCFG_CELL_CODE)|| ((SELECT) == SYSCFG_REGISTER_CODE)) FLASH_ECC_FA_FAIL_ECC_ADDR FLASH_ECC_FA_FAIL_ECC_ADDR_Msk DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) __FLT64_MAX_10_EXP__ 308 RCC_D1CFGR_HPRE_DIV16 RCC_D1CFGR_HPRE_DIV16_Msk CRC_POLYLENGTH_32B 0x00000000U HRTIM_ADC3R_AD3TCC2_Msk (0x1UL << HRTIM_ADC3R_AD3TCC2_Pos) RCC_APB4RSTR_I2C4RST_Msk (0x1UL << RCC_APB4RSTR_I2C4RST_Pos) RCC_D2CCIP2R_CECSEL_0 (0x1UL << RCC_D2CCIP2R_CECSEL_Pos) RCC_PERIPHCLK_SAI4B (0x00000800U) RTC_BKP11R_Pos (0U) MDMA_SOURCE_BURST_SINGLE ((uint32_t)0x00000000U) LPTIM_CFGR_TRGFLT_Pos (6U) SPI_TXCRC_TXCRC_Pos (0U) TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE MDMA_CESR_BSE_Msk (0x1UL << MDMA_CESR_BSE_Pos) USB_OTG_SPEED_FULL 3U TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) GPIOJ_PIN_AVAILABLE GPIO_PIN_All RCC_HSE_ON RCC_CR_HSEON DFSDM_FLTEXMIN_EXMIN_Pos (8U) FMC_SDCRx_NR FMC_SDCRx_NR_Msk ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) RCC_APB4RSTR_SAI4RST RCC_APB4RSTR_SAI4RST_Msk GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk SPI_CFG2_SSOE_Pos (29U) RCC_PLLCFGR_DIVP1EN_Msk (0x1UL << RCC_PLLCFGR_DIVP1EN_Pos) USB_OTG_GOTGCTL_AVALOVAL_Pos (5U) ETH_DMAISR_MTLIS_Pos (16U) DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) FMC_SDTRx_TMRD_0 (0x1UL << FMC_SDTRx_TMRD_Pos) DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) FLASH_FLAG_STRBERR_BANK2 (FLASH_SR_STRBERR | 0x80000000U) ETH_MACHWF0R_RWKSEL_Pos (6U) HRTIM_MCR_RETRIG_Msk (0x1UL << HRTIM_MCR_RETRIG_Pos) USART_CR2_RXINV USART_CR2_RXINV_Msk USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U RCC_PLLCFGR_PLL3RGE_0 (0x0UL << RCC_PLLCFGR_PLL3RGE_Pos) GPIO_PIN_3 ((uint16_t)0x0008) TIM_TIM1_ETR_ADC1_AWD1 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) SPDIFRX_IDR_ID SPDIFRX_IDR_ID_Msk DBGMCU_APB4FZ1_DBG_LPTIM5 DBGMCU_APB4FZ1_DBG_LPTIM5_Msk RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) TIM_TIM24_TI1_CAN_SOC (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) RTC_CR_ITSE_Pos (24U) USART_CR1_TXFEIE_Msk (0x1UL << USART_CR1_TXFEIE_Pos) EXTI_IMR2_IM34_Pos (2U) RCC_D2CCIP1R_SPDIFSEL RCC_D2CCIP1R_SPDIFSEL_Msk FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) ADC_OFR2_OFFSET2_12 (0x0001000UL << ADC_OFR2_OFFSET2_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos) SWPMI_IER_SRIE SWPMI_IER_SRIE_Msk USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) SDMMC_DCTRL_BOOTACKEN SDMMC_DCTRL_BOOTACKEN_Msk ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) ADC_CCR_DAMDF_Msk (0x3UL << ADC_CCR_DAMDF_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_SAI1CLKSOURCE_PLL2 RCC_D2CCIP1R_SAI1SEL_0 OB_SECURITY_ENABLE FLASH_OPTSR_SECURITY DBGMCU_APB4FZ1_DBG_LPTIM5_Pos (12U) IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) GPIO_IDR_ID1_Pos (1U) EXTI_D3PCR2L_PCS35 EXTI_D3PCR2L_PCS35_Msk FDCAN_TTOCF_IRTO FDCAN_TTOCF_IRTO_Msk HRTIM_IER_FLT4 HRTIM_IER_FLT4_Msk SPI_DATASIZE_20BIT (0x00000013UL) ETH_MACPFR_VTFE ETH_MACPFR_VTFE_Msk SDMMC_MASK_VSWENDIE_Msk (0x1UL << SDMMC_MASK_VSWENDIE_Pos) RCC_CR_HSEBYP_Pos (18U) __ATOMIC_RELEASE 3 __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0) USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk RCC_APB1LENR_I2C2EN_Pos (22U) FMC_SDCRx_NR_Pos (2U) QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos) PWR_CSR1_AVDO_Pos (16U) MDIOS_SR_CPERF MDIOS_SR_CPERF_Msk __INLINE inline I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk RCC_D1CFGR_HPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_HPRE_DIV512_Pos) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ADC_OFR3_OFFSET3_1 (0x0000002UL << ADC_OFR3_OFFSET3_Pos) RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) RCC_APB1LLPENR_SPI3LPEN_Pos (15U) __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) SDMMC_ALLZERO ((uint32_t)0x00000000U) EXTI_D3PMR2_MR34_Msk (0x1UL << EXTI_D3PMR2_MR34_Pos) PWR_CR3_BYPASS PWR_CR3_BYPASS_Msk LTDC_CDSR_VSYNCS_Pos (2U) TIM1_AF1_BKCMP1P TIM1_AF1_BKCMP1P_Msk USB_OTG_DCTL_SGINAK_Pos (7U) SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos) ETH_MACCR_IPG_88BIT ((uint32_t)0x01000000) ETH_DMACSR_RI ETH_DMACSR_RI_Msk EXTI_LINE_79 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0FU) FLASH_OPTSR_ST_RAM_SIZE_1 (0x2UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) HSEM_C1MISR_MISF30_Pos (30U) EXTI_LINE_19 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x13U) PWR_D3_DOMAIN_STOP (0x00000000U) ETH_MACPFR_PM_Pos (4U) FLASH_CRCCR_CRC_BURST_Pos (20U) USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) USART_CR2_CLKEN USART_CR2_CLKEN_Msk FDCAN_TTOCF_IRTO_Pos (8U) SAI_xCR1_OSR SAI_xCR1_OSR_Msk MPU_CTRL_HFNMIENA_Pos 1U SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos) LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos) FDCAN_TTILS_AWS_Msk (0x1UL << FDCAN_TTILS_AWS_Pos) BDMA_FLAG_GL2 ((uint32_t)0x00000100) SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) HRTIM_BDTUPR_TIMICR_Msk (0x1UL << HRTIM_BDTUPR_TIMICR_Pos) ETH_MACL3L4CR_L3SAM_Pos (2U) EXTI ((EXTI_TypeDef *) EXTI_BASE) __HAL_RCC_D2SRAM3_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM3LPEN)) USB_OTG_GOTGCTL_OTGVER_Pos (20U) EXTI_LINE_63 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) UART_PARITY_NONE 0x00000000U FDCAN_NDAT2_ND35_Msk (0x1UL << FDCAN_NDAT2_ND35_Pos) TIM_TIM24_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos) RCC_PERIPHCLK_USART6 RCC_PERIPHCLK_USART16 RCC_APB3LPENR_LTDCLPEN RCC_APB3LPENR_LTDCLPEN_Msk SDMMC_READ_WAIT_MODE_CLK (SDMMC_DCTRL_RWMOD) FDCAN_RXF1C_F1WM_Pos (24U) __ARM_FEATURE_SAT 1 __nonnull(x) __attribute__((__nonnull__ x)) HAL_SPI_ERROR_DMA (0x00000010UL) OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 HRTIM_FLTINR1_FLT3E_Pos (16U) FMC_SDRAM_COLUMN_BITS_NUM_11 (0x00000003U) QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 TIM_BREAKPOLARITY_LOW 0x00000000U RTC_TAMPER_ERASE_BACKUP_DISABLE RTC_TAMPCR_TAMP1NOERASE __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET HRTIM_IER_SYSFLT HRTIM_IER_SYSFLT_Msk ETH_MACPPSCR_PPSCTRL_Msk (0xFUL << ETH_MACPPSCR_PPSCTRL_Pos) MDMA_CTCR_DINCOS_Msk (0x3UL << MDMA_CTCR_DINCOS_Pos) EXTI_SWIER1_SWIER1 EXTI_SWIER1_SWIER1_Msk EXTI_IMR2_IM47_Pos (15U) RCC_APB1LLPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM13LPEN_Pos) GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) RCC_AHB4LPENR_BKPRAMLPEN_Msk (0x1UL << RCC_AHB4LPENR_BKPRAMLPEN_Pos) __HAL_RCC_MDMA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_MDMAEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_MDMAEN); UNUSED(tmpreg); } while(0) FLASH_SECTOR_SIZE 0x00020000UL HSEM_C1ICR_ISC2_Pos (2U) SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos) DMAMUX_CFR_CSOF14_Pos (14U) __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) == 0U) FDCAN_ILS_RF1LL FDCAN_ILS_RF1LL_Msk HRTIM_CR1_ADC3USRC_1 (0x2UL << HRTIM_CR1_ADC3USRC_Pos) FDCAN_PSR_TDCV_Pos (16U) __FLT_DIG__ 6 GPIO_BSRR_BR14_Pos (30U) OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 RCC_AHB2LPENR_SRAM1LPEN_Pos (29U) __HAL_ADC_SQR3_RK ADC_SQR3_RK IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) CRS_ISR_SYNCWARNF_Pos (1U) EXTI_IMR2_IM50_Pos (18U) SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) ETH_MACTSECNR_TSEC_Msk (0xFFFFFFFFUL << ETH_MACTSECNR_TSEC_Pos) __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) == 0U) USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) DMAMUX_RGSR_OF0_Pos (0U) DAC_CR_MAMP2 DAC_CR_MAMP2_Msk FDCAN_TTOST_AWE_Pos (29U) I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) FDCAN_TTIR_WT FDCAN_TTIR_WT_Msk ADC_OFR1_OFFSET1_18 (0x0040000UL << ADC_OFR1_OFFSET1_Pos) FDCAN_TTOST_QCS_Pos (7U) HRTIM_TIMICR_SET2C HRTIM_TIMICR_SET2C_Msk __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) == 0U) ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) PWR_WKUPEPR_WKUPPUPD4 PWR_WKUPEPR_WKUPPUPD4_Msk __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) do{ if((HAL_GetREVID() <= REV_ID_Y) && (((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || ((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH))) { MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (~(uint32_t)(__LSEDRIVE__)) & RCC_BDCR_LSEDRV_Msk); } else { MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__)); } } while(0) PWR_CR1_ALS_LEV2_Msk (0x1UL << PWR_CR1_ALS_LEV2_Pos) FLASH_SECTOR_5 5U ETH_MACL3A3R_L3A3_Pos (0U) __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) == 0U) USB_OTG_GINTMSK_USBRST_Pos (12U) LPTIM_CFGR2_IN2SEL_1 (0x2UL << LPTIM_CFGR2_IN2SEL_Pos) USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk __USACCUM_MIN__ 0.0UHK PWR_CR3_SCUEN PWR_CR3_SCUEN_Msk IS_LTDC_VCONFIGST(__VCONFIGST__) ((__VCONFIGST__) <= LTDC_STARTPOSITION) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 FLASH_OPTCR_OPTLOCK_Pos (0U) USART_CR2_LBDL USART_CR2_LBDL_Msk SPDIFRX_SR_SYNCD_Pos (5U) __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE __HAL_RCC_DAC12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) == 0U) HRTIM_CPT2CR_TIMECMP2 HRTIM_CPT2CR_TIMECMP2_Msk SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) RCC_D2CCIP1R_SPI45SEL_1 (0x2UL << RCC_D2CCIP1R_SPI45SEL_Pos) QUADSPI_CCR_DMODE_Pos (24U) DBGMCU_APB1LFZ1_DBG_TIM3_Pos (1U) FPU_MVFR0_Square_root_Pos 20U HAL_SetFMCMemorySwappingConfig ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA2RST)) LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk EXTI_LINE_12 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0CU) ETH_MACL3L4CR_L4SPM ETH_MACL3L4CR_L4SPM_Msk FLASH_VOLTAGE_RANGE_3 FLASH_CR_PSIZE_1 MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) ADC_OFR4_OFFSET4_13 (0x0002000UL << ADC_OFR4_OFFSET4_Pos) FDCAN_RXESC_F0DS_Msk (0x7UL << FDCAN_RXESC_F0DS_Pos) __HAL_RTC_ALARM_EXTI_DISABLE_EVENT() (EXTI_D1->EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) RCC_USART6CLKSOURCE_PLL3 RCC_USART16CLKSOURCE_PLL3 __HAL_RCC_ADC12_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) != 0U) IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) FMC_SDCRx_RBURST FMC_SDCRx_RBURST_Msk USARTNACK_ENABLED USART_NACK_ENABLE ETH_MACRWUPFR_D ETH_MACRWUPFR_D_Msk __INT_LEAST8_WIDTH__ 8 RCC_PLL1VCIRANGE_1 RCC_PLLCFGR_PLL1RGE_1 __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_PVDL) __HAL_RCC_ADC3_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_ADC3RST) HSEM_C1ISR_ISF16 HSEM_C1ISR_ISF16_Msk ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk DMAMUX_RGSR_OF1_Pos (1U) ADC_OFR4_OFFSET4_Msk (0x3FFFFFFUL << ADC_OFR4_OFFSET4_Pos) MDMA_Channel14_BASE (MDMA_BASE + 0x000003C0UL) EXTI_RTSR1_TR0 EXTI_RTSR1_TR0_Msk SYSCFG_PMCR_EPIS_SEL_Msk (0x7UL << SYSCFG_PMCR_EPIS_SEL_Pos) ETH_DMAMR_INTM_Pos (16U) TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) TIM8_AF1_BKCMP2P TIM8_AF1_BKCMP2P_Msk IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW)) SCB_CFSR_IACCVIOL_Msk (1UL ) DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk USART_ICR_CTSCF USART_ICR_CTSCF_Msk ETH_MACLCSR_TLPIST_Pos (8U) BDMA_ISR_HTIF7 BDMA_ISR_HTIF7_Msk MPU_HARDFAULT_NMI ((uint32_t)0x00000002) CRC_CR_POLYSIZE_Pos (3U) DMA_SxCR_PINC DMA_SxCR_PINC_Msk LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk ETH_MACRXTXSR_LCARR_Msk (0x1UL << ETH_MACRXTXSR_LCARR_Pos) DFSDM_CHCFGR1_DATMPX_Pos (12U) ETH_MACVTR_EVLS_STRIPIFPASS_Pos (21U) __HAL_RCC_HRTIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_HRTIMEN) TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) RCC_APB4ENR_LPTIM5EN_Msk (0x1UL << RCC_APB4ENR_LPTIM5EN_Pos) EXTI_LINE_74 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) FDCAN_TTMLM_CCM FDCAN_TTMLM_CCM_Msk __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN); UNUSED(tmpreg); } while(0) RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) DMA_REQUEST_TIM2_UP 22U DMA_REQUEST_CRYP_OUT 77U RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk USB_OTG_GINTSTS_CMOD_Pos (0U) FDCAN_ILS_RF1FL FDCAN_ILS_RF1FL_Msk STM32H7xx_HAL_RTC_H  PWR_WKUPEPR_WKUPP5_Msk (0x1UL << PWR_WKUPEPR_WKUPP5_Pos) FDCAN_NDAT2_ND51_Pos (19U) ETH_MTLRQDR_RXQSTS_FULL ETH_MTLRQDR_RXQSTS_FULL_Msk RCC_D2CCIP1R_SAI1SEL_Pos (0U) GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos) SPDIFRX_IMR_IFEIE_Pos (6U) RCC_D3AMR_SPI6AMEN RCC_D3AMR_SPI6AMEN_Msk ETH_MACHWF1R_DBGMEMA_Pos (19U) DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) ADC_CFGR_DMNGT_Pos (0U) ETH_MACTSCR_TSMSTRENA ETH_MACTSCR_TSMSTRENA_Msk EXTI_FTSR3_TR84_Msk (0x1UL << EXTI_FTSR3_TR84_Pos) FDCANCCU_CWD_WDC_Pos (0U) RTC_SHIFTADD1S_SET RTC_SHIFTR_ADD1S ETH_MACHWF0R_SAVLANINS ETH_MACHWF0R_SAVLANINS_Msk FDCAN_NDAT1_ND23 FDCAN_NDAT1_ND23_Msk USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos) BDMA_ISR_HTIF5 BDMA_ISR_HTIF5_Msk ADC_OFR3_OFFSET3_5 (0x0000020UL << ADC_OFR3_OFFSET3_Pos) HRTIM_FLTINR2_FLTSD_Pos (24U) ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) HSEM_C1ICR_ISC20_Pos (20U) PCD_PHY_ULPI 1U COMP_OR_AFOPG4_Pos (7U) LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) UART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos) GPIO_ODR_OD5 GPIO_ODR_OD5_Msk DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos) MDMA_GISR0_GIF3_Pos (3U) TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED HAL_DMAMUX2_REQ_GEN_COMP1_OUT 17U USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) RCC_AHB4ENR_GPIOBEN_Pos (1U) EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) MDIOS_SR_TERF_Pos (2U) EXTI_GPIOF 0x00000005U SYSCFG_PMCR_I2C3_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C3_FMP_Pos) HRTIM_CPT1CR_TIMACMP1 HRTIM_CPT1CR_TIMACMP1_Msk EXTI_D3PCR1L_PCS10_Msk (0x3UL << EXTI_D3PCR1L_PCS10_Pos) USART_CR1_FIFOEN_Msk (0x1UL << USART_CR1_FIFOEN_Pos) LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET ETH_DMACTCR_TPBL_8PBL ((uint32_t)0x00080000) CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_AHB3RSTR_MDMARST RCC_AHB3RSTR_MDMARST_Msk ETH_DMACMFCR_MFC_Pos (0U) __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 &= ~(uint32_t)((__INTERRUPT__) & 0x7FFFFFFFU)) EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) FDCAN_NDAT2_ND41 FDCAN_NDAT2_ND41_Msk HRTIM_EEFR1_EE4FLTR_2 (0x4UL << HRTIM_EEFR1_EE4FLTR_Pos) DMA2D_OCOLR_GREEN_1_Msk (0xFFUL<<DMA2D_OCOLR_GREEN_1_Pos) PWR_FLAG_STOP (0x01U) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET HRTIM_ADC1R_AD1TEPER HRTIM_ADC1R_AD1TEPER_Msk RCC_CR_HSION RCC_CR_HSION_Msk QUADSPI_CR_TOIE_Pos (20U) RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) HSEM_C1ISR_ISF14_Pos (14U) MDMA_CCR_CTCIE MDMA_CCR_CTCIE_Msk SPI_CR2_TSIZE SPI_CR2_TSIZE_Msk RCC_APB1LENR_TIM12EN_Msk (0x1UL << RCC_APB1LENR_TIM12EN_Pos) USB_OTG_HPRT_PTCTL_Pos (13U) EXTI_RTSR1_TR17 EXTI_RTSR1_TR17_Msk RCC_D1CFGR_D1PPRE_DIV2_Pos (6U) HRTIM_RSTBR_TIMECMP1_Msk (0x1UL << HRTIM_RSTBR_TIMECMP1_Pos) __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) EXTI_LINE33 ((uint32_t)0x21) SDMMC_ICR_DATAENDC_Pos (8U) HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow LTDC_LxWVPCR_WVSPPOS_Pos (16U) EXTI_FTSR1_TR4_Msk (0x1UL << EXTI_FTSR1_TR4_Pos) ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) DMA_LISR_DMEIF0_Pos (2U) HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) __UINT_FAST8_TYPE__ unsigned int HRTIM_ADC2R_AD2TDPER HRTIM_ADC2R_AD2TDPER_Msk __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) != 0U) FMC_SR_IFEN FMC_SR_IFEN_Msk __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK MDMA_GISR0_GIF12 MDMA_GISR0_GIF12_Msk uint8_t __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION ETH_MACTSSR_AUXTSTRIG_Pos (2U) FDCAN_NDAT2_ND44_Pos (12U) __HAL_RCC_ADC12_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ADC12LPEN)) RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos) HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA FDCAN_IE_MRAFE_Msk (0x1UL << FDCAN_IE_MRAFE_Pos) FDCAN_TTOST_SYS FDCAN_TTOST_SYS_Msk RCC_MCO_NODIV RCC_MCODIV_1 I2C_ISR_TXE_Pos (0U) EXTI_LINE_4 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x04U) SAI2_Block_B_BASE (SAI2_BASE + 0x024UL) EXTI_RTSR1_TR16_Msk (0x1UL << EXTI_RTSR1_TR16_Pos) OPAMP2_CSR_VPSEL_0 (0x1UL << OPAMP2_CSR_VPSEL_Pos) RTC_ALARMMASK_HOURS RTC_ALRMAR_MSK3 HRTIM_RST2R_TIMEVNT1_Msk (0x1UL << HRTIM_RST2R_TIMEVNT1_Pos) EXTI_LINE35 ((uint32_t)0x23) RTC_CR_WUCKSEL_Pos (0U) __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) != 0U) ETH_MACTSSR_TSTARGT0_Pos (1U) SPI_CRC_LENGTH_20BIT (0x00130000UL) EXTI_LINE54 ((uint32_t)0x36) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk USART2_BASE (D2_APB1PERIPH_BASE + 0x4400UL) DFSDM_FLTISR_CKABF_Pos (16U) HSEM_C1IER_ISE21_Pos (21U) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) SDMMC_CMD_SEND_CSD ((uint8_t)9U) HRTIM_ADC3R_AD3TDC4_Pos (26U) RCC_D1CFGR_D1CPRE_DIV8 RCC_D1CFGR_D1CPRE_DIV8_Msk HRTIM_ADC3R_AD3TCPER HRTIM_ADC3R_AD3TCPER_Msk HRTIM_ADC2R_AD2TDC2_Pos (23U) EXTI_SWIER1_SWIER10_Pos (10U) RCC_PLLCKSELR_PLLSRC_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_Pos) __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE IS_RCC_HCLK(HCLK) (((HCLK) == RCC_HCLK_DIV1) || ((HCLK) == RCC_HCLK_DIV2) || ((HCLK) == RCC_HCLK_DIV4) || ((HCLK) == RCC_HCLK_DIV8) || ((HCLK) == RCC_HCLK_DIV16) || ((HCLK) == RCC_HCLK_DIV64) || ((HCLK) == RCC_HCLK_DIV128) || ((HCLK) == RCC_HCLK_DIV256) || ((HCLK) == RCC_HCLK_DIV512)) SPI_CFG1_UDRCFG_Pos (9U) RCC_SPDIFRXCLKSOURCE_PLL (0x00000000U) ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) FMC_PATT_ATTHOLD_5 (0x20UL << FMC_PATT_ATTHOLD_Pos) I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk EXTI_EMR2_EM50_Msk (0x1UL << EXTI_EMR2_EM50_Pos) HRTIM_RST2R_CMP3_Pos (5U) __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL1ON) RTC_BKP17R RTC_BKP17R_Msk PWR_WAKEUP_FLAG_ALL (PWR_WKUPFR_WKUPF1 | PWR_WKUPFR_WKUPF2 | PWR_WKUPFR_WKUPF3 | PWR_WKUPFR_WKUPF4 | PWR_WKUPFR_WKUPF5 | PWR_WKUPFR_WKUPF6) DMA2D_BASE (D1_AHB1PERIPH_BASE + 0x1000UL) IS_FMC_CLK_DIV(__DIV__) (((__DIV__) > 1U) && ((__DIV__) <= 16U)) FMC_SDCRx_SDCLK FMC_SDCRx_SDCLK_Msk ETH_DMACSR_RBU_Msk (0x1UL << ETH_DMACSR_RBU_Pos) ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos) EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk OB_SECURITY_DISABLE 0x00000000U __INT_FAST32_TYPE__ int DMA_PINC_DISABLE ((uint32_t)0x00000000U) SYSCFG_CFGR_CM7L_Pos (6U) HRTIM_ADC4R_AD4TBC3_Msk (0x1UL << HRTIM_ADC4R_AD4TBC3_Pos) USART_ISR_BUSY USART_ISR_BUSY_Msk SPI_CFG1_DSIZE SPI_CFG1_DSIZE_Msk BDMA_ISR_TCIF2_Pos (9U) HRTIM_RSTR_EXTEVNT3_Msk (0x1UL << HRTIM_RSTR_EXTEVNT3_Pos) HRTIM_MISR_MREP_Msk (0x1UL << HRTIM_MISR_MREP_Pos) ADC_CALFACT_CALFACT_D_2 (0x004UL << ADC_CALFACT_CALFACT_D_Pos) EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) HRTIM_ADC4R_AD4TBPER HRTIM_ADC4R_AD4TBPER_Msk EXTI_FTSR1_TR2_Msk (0x1UL << EXTI_FTSR1_TR2_Pos) FDCAN_CCCR_MON_Msk (0x1UL << FDCAN_CCCR_MON_Pos) SDMMC_STA_CPSMACT SDMMC_STA_CPSMACT_Msk GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) FMC_PMEM_MEMWAIT_7 (0x80UL << FMC_PMEM_MEMWAIT_Pos) USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk ADC_CALFACT_CALFACT_S_3 (0x008UL << ADC_CALFACT_CALFACT_S_Pos) SDMMC_MAX_TRIAL ((uint32_t)0x0000FFFFU) HRTIM_BMTRGR_TERST_Pos (23U) TIM_TIM3_TI1_GPIO 0x00000000U ADC_CR_ADEN ADC_CR_ADEN_Msk SWPMI_ISR_TCF_Pos (7U) EXTI_D3PMR1_MR9_Pos (9U) OPAMP2_CSR_CALON_Pos (11U) HRTIM_DTR_DTRSLK_Pos (14U) SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos) EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk IS_RCC_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART234578CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART234578CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART234578CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART234578CLKSOURCE_CSI) || ((SOURCE) == RCC_USART234578CLKSOURCE_LSE) || ((SOURCE) == RCC_USART234578CLKSOURCE_HSI)) ADC_ISR_AWD2_Pos (8U) __UDA_IBIT__ 32 FDCAN_TTILS_RTMIS_Msk (0x1UL << FDCAN_TTILS_RTMIS_Pos) SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk I2C_FASTMODEPLUS_I2C4 SYSCFG_PMCR_I2C4_FMP RCC_CR_PLL2RDY_Pos (27U) __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_HT0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_HT6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_HT7 : (uint32_t)0x00000000) TIM8_AF1_BKDFBK2E TIM8_AF1_BKDFBK2E_Msk DBGMCU_APB1LFZ1_DBG_TIM6 DBGMCU_APB1LFZ1_DBG_TIM6_Msk IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || ((__FIFO__) == FMC_WRITE_FIFO_ENABLE)) RCC_RSR_IWDG1RSTF_Pos (26U) HRTIM_RSTDR_TIMACMP2_Msk (0x1UL << HRTIM_RSTDR_TIMACMP2_Pos) __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB3RSTR) &= ~ (RCC_APB3RSTR_LTDCRST) RCC_OSCILLATORTYPE_LSI (0x00000008U) GPIO_OTYPER_OT8_Pos (8U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk FDCAN_NDAT2_ND37_Pos (5U) HSEM_C1MISR_MISF13_Pos (13U) RCC_USART16CLKSOURCE_HSI (RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_1) I2C_CR1_TXIE_Pos (1U) ETH_MACTSSR_TXTSSIS_Pos (15U) HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 RCC_HRTIM1CLK_CPUCLK RCC_CFGR_HRTIMSEL IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) || IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS)) HRTIM_RST2R_CMP4 HRTIM_RST2R_CMP4_Msk USART1_BASE (D2_APB2PERIPH_BASE + 0x1000UL) RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) PWR_CR2_TEMPL_Pos (22U) SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos) OB_WRP_SECTOR_3 0x00000008U __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) == 0U) HRTIM_ADC3R_AD3TEC2 HRTIM_ADC3R_AD3TEC2_Msk HRTIM_ADC1R_AD1TBC4 HRTIM_ADC1R_AD1TBC4_Msk __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE HAL_FLASH_ERROR_WRP_BANK1 FLASH_FLAG_WRPERR_BANK1 __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) != 0U) ADC_AWD2CR_AWD2CH_19 (0x80000UL << ADC_AWD2CR_AWD2CH_Pos) USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos) LTDC_LxBFCR_BF2_Pos (0U) QSPI_IT_FT QUADSPI_CR_FTIE HSEM_C1IER_ISE0_Msk (0x1UL << HSEM_C1IER_ISE0_Pos) RCC_I2C123CLKSOURCE_PLL3 RCC_D2CCIP2R_I2C123SEL_0 UART_STATE_DISABLE 0x00000000U RTC_ISR_TSF RTC_ISR_TSF_Msk USART_ICR_IDLECF USART_ICR_IDLECF_Msk PWR_CSR1_AVDO_Msk (0x1UL << PWR_CSR1_AVDO_Pos) DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) TIM_TIM1_ETR_ADC3_AWD2 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) MDMA_CCR_SWRQ MDMA_CCR_SWRQ_Msk ADC_IER_JQOVFIE_Pos (10U) FMC_PMEM_MEMHOLD_2 (0x04UL << FMC_PMEM_MEMHOLD_Pos) FDCAN_NDAT2_ND39 FDCAN_NDAT2_ND39_Msk FDCAN_TURNA_NAV_Pos (0U) __HAL_RCC_DAC12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) == 0U) HAL_SYSCFG_CM7BootAddConfig USB_OTG_DPID USB_OTG_DPID_Msk DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos) ETH_MACVIR_VLT_Pos (0U) USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) FMC_SDRAM_FLAG_REFRESH_ERROR FMC_SDRTR_CRE MPU_RASR_B_Pos 16U RTC_EXTI_LINE_ALARM_EVENT EXTI_IMR1_IM17 CRS_CR_SWSYNC_Pos (7U) TIM_PSC_PSC_Pos (0U) SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) __ULACCUM_FBIT__ 32 HRTIM_SET1R_TIMEVNT7_Msk (0x1UL << HRTIM_SET1R_TIMEVNT7_Pos) HRTIM_EEFR1_EE3LTCH HRTIM_EEFR1_EE3LTCH_Msk TIM_CCR5_GC5C2_Pos (30U) RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) HRTIM_ADC3R_AD3TCC2_Pos (20U) SDMMC_IT_VSWEND SDMMC_MASK_VSWENDIE HSEM_C1ISR_ISF8_Pos (8U) RCC_D3AMR_I2C4AMEN RCC_D3AMR_I2C4AMEN_Msk FMC_WAIT_SIGNAL_POLARITY_LOW (0x00000000U) OPAMP1_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETP_Pos) FDCAN_CCCR_CSA FDCAN_CCCR_CSA_Msk RCC_D2CCIP2R_USART28SEL_1 (0x2UL << RCC_D2CCIP2R_USART28SEL_Pos) COMP_OR_AFOPI4 COMP_OR_AFOPI4_Msk UART_MUTE_MODE_REQUEST USART_RQR_MMRQ __SDMMC_CMDTRANS_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDTRANS) RCC_BDCR_RTCEN_Pos (15U) DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos) IS_RTC_TAMPER_PRECHARGE_DURATION(__DURATION__) (((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK)) GPIO_AF12_COMP2 ((uint8_t)0x0C) __UINT_FAST32_TYPE__ unsigned int HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) ETH_DMAMR_INTM ETH_DMAMR_INTM_Msk USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) EXTI_IMR3_IM76_Msk (0x1UL << EXTI_IMR3_IM76_Pos) __HAL_RCC_OPAMP_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_OPAMPEN) TIM_SMCR_TS TIM_SMCR_TS_Msk EXTI_EMR1_EM29_Pos (29U) __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET ETH_MTLRQDR_RRCSTS_Pos (1U) DMA_HIFCR_CTEIF5_Pos (9U) MDMA_GISR0_GIF1_Msk (0x1UL << MDMA_GISR0_GIF1_Pos) PWR_CPUCR_RUN_D3_Pos (11U) SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos) USART_CR2_ADDM7_Pos (4U) LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk FDCAN_IR_TEFF_Msk (0x1UL << FDCAN_IR_TEFF_Pos) IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) HSEM_C1ISR_ISF31 HSEM_C1ISR_ISF31_Msk HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 SDMMC_R6_COM_CRC_FAILED ((uint32_t)0x00008000U) ETH_MACA2HR_ADDRHI_Pos (0U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET __HAL_PWR_AVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) FDCAN_TTOCN_TMC_Pos (6U) RCC_APB2ENR_HRTIMEN RCC_APB2ENR_HRTIMEN_Msk CoreDebug_DEMCR_VC_BUSERR_Pos 8U __HAL_RCC_ETH1MAC_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1MACEN)) __CHAR32_TYPE__ long unsigned int __HAL_RCC_HRTIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) != 0U) RTC_ALARMDATEWEEKDAYSEL_DATE 0x00000000u SYSCFG_CFGR_AXISRAML SYSCFG_CFGR_AXISRAML_Msk DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos) LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) != 0U) SYSCFG_PMCR_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB8_FMP_Pos) ARM_MPU_AP_PRO 5U IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || ((__MODE__) == FMC_ACCESS_MODE_B) || ((__MODE__) == FMC_ACCESS_MODE_C) || ((__MODE__) == FMC_ACCESS_MODE_D)) TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos) TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED RCC_D2CCIP2R_I2C123SEL_0 (0x1UL << RCC_D2CCIP2R_I2C123SEL_Pos) ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) IS_QSPI_INSTRUCTION(INSTRUCTION) ((INSTRUCTION) <= 0xFFU) HRTIM_RSTBR_TIMDCMP2 HRTIM_RSTBR_TIMDCMP2_Msk GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) ETH_MMCTMCGPR_TXMULTCOLG ETH_MMCTMCGPR_TXMULTCOLG_msk FMC_SDTRx_TRAS_0 (0x1UL << FMC_SDTRx_TRAS_Pos) HRTIM_ISR_FLT5_Pos (4U) __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->RSR |= RCC_RSR_RMVF) RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) USART_ISR_ABRE USART_ISR_ABRE_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT 3U USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) RCC_CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C3LPEN) TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) FLASH_IT_RDPERR_BANK2 (FLASH_CR_RDPERRIE | 0x80000000U) ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) RCC_APB1LRSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1LRSTR_LPTIM1RST_Pos) FDCAN_IR_RF0L_Pos (3U) HRTIM_TIMCR_UPDGAT_0 (0x1UL << HRTIM_TIMCR_UPDGAT_Pos) HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT 12U FDCAN_NDAT1_ND23_Pos (23U) __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ HAL_SD_ERROR_CC_ERR SDMMC_ERROR_CC_ERR CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) HRTIM_CR1_ADC2USRC HRTIM_CR1_ADC2USRC_Msk FMC_SDSR_RE FMC_SDSR_RE_Msk RCC_APB4ENR_LPTIM2EN_Msk (0x1UL << RCC_APB4ENR_LPTIM2EN_Pos) __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos) DFSDM_FLTCR1_JDMAEN_Pos (5U) ETH_MACPFR_PR_Msk (0x1UL << ETH_MACPFR_PR_Pos) MPU_REGION_FULL_ACCESS ((uint8_t)0x03) GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) FMC_NAND_ECC_PAGE_SIZE_512BYTE (0x00020000U) __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != 0U) EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) EXTI_LINE_11 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0BU) SYSCFG_NMOSCode HSEM_C1ISR_ISF29 HSEM_C1ISR_ISF29_Msk DMA2D_BGOR_LO_Msk (0xFFFFUL << DMA2D_BGOR_LO_Pos) EXTI_PR1_PR19_Msk (0x1UL << EXTI_PR1_PR19_Pos) ETH_MTLRQDR_RXQSTS_Pos (4U) FDCAN_TTIE_SE1E_Pos (12U) __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE RCC_AHB4ENR_CRCEN_Pos (19U) TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) HRTIM_RST2R_CMP4_Msk (0x1UL << HRTIM_RST2R_CMP4_Pos) ADC_OFR3_OFFSET3_25 (0x2000000UL << ADC_OFR3_OFFSET3_Pos) QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_FMCEN)) FDCAN_CREL_SUBSTEP_Pos (20U) IS_RTC_TAMPER_PULLUP_STATE(__STATE__) (((__STATE__) == RTC_TAMPER_PULLUP_ENABLE) || ((__STATE__) == RTC_TAMPER_PULLUP_DISABLE)) FLASH_OPTSR_NRST_STOP_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STOP_D1_Pos) FMC_NORSRAM_EXTENDED_TypeDef FMC_Bank1E_TypeDef __DBL_EPSILON__ ((double)2.2204460492503131e-16L) ETH_MACHWF1R_RXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_RXFIFOSIZE_Pos) _INT64_T_DECLARED  USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) HRTIM_BMCR_TEBM HRTIM_BMCR_TEBM_Msk FDCAN_ENDN_ETV_Msk (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos) RCC_PLLCKSELR_DIVM2_4 (0x10UL << RCC_PLLCKSELR_DIVM2_Pos) SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) MDMA_Channel15_BASE (MDMA_BASE + 0x00000400UL) HRTIM_BMTRGR_MSTCMP2 HRTIM_BMTRGR_MSTCMP2_Msk TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 FLASH_IT_RDSERR_BANK1 FLASH_CR_RDSERRIE RCC_APB2LPENR_TIM16LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM16LPEN_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN); tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN); UNUSED(tmpreg); } while(0) SDMMC_ICR_CKSTOPC SDMMC_ICR_CKSTOPC_Msk USART_CR3_DMAT USART_CR3_DMAT_Msk ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING HRTIM_FLTINR1_FLT1F_1 (0x2UL << HRTIM_FLTINR1_FLT1F_Pos) DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos) PWR_MAINREGULATOR_ON (0U) RCC_LPTIM1CLKSOURCE_CLKP (RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_2) QSPI_CS_HIGH_TIME_7_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_2 | QUADSPI_DCR_CSHT_1) USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) IS_UART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) || ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256)) HRTIM_EECR2_EE9SNS_Msk (0x3UL << HRTIM_EECR2_EE9SNS_Pos) MDMA_CCR_BRTIE_Msk (0x1UL << MDMA_CCR_BRTIE_Pos) __HAL_RCC_CRC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_CRCAMEN) SAI_xDR_DATA SAI_xDR_DATA_Msk RCC_APB1LRSTR_TIM5RST RCC_APB1LRSTR_TIM5RST_Msk ETH_MACPOCR_ASYNCTRIG ETH_MACPOCR_ASYNCTRIG_Msk __HAL_DBGMCU_UnFreeze_FDCAN() (DBGMCU->APB1HFZ1 &= ~ (DBGMCU_APB1HFZ1_DBG_FDCAN)) CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos) RCC_PLL1DIVR_Q1_Msk (0x7FUL << RCC_PLL1DIVR_Q1_Pos) SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos) RCC_LPTIM345CLKSOURCE_PLL3 RCC_D3CCIPR_LPTIM345SEL_1 RTC_MONTH_FEBRUARY ((uint8_t)0x02) SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) HSEM_C1IER_ISE11_Msk (0x1UL << HSEM_C1IER_ISE11_Pos) EXTI_IMR2_IM36_Pos (4U) HAL_I2C_ERROR_TIMEOUT (0x00000020U) HRTIM_TIMICR_DLYPRTC_Msk (0x1UL << HRTIM_TIMICR_DLYPRTC_Pos) I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) __GNUCLIKE_ASM 3 CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk __FBSDID(s) struct __hack DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos) HRTIM_CPT1CR_TIMBCMP1 HRTIM_CPT1CR_TIMBCMP1_Msk SPI_SR_TSERF_Msk (0x1UL << SPI_SR_TSERF_Pos) SYSCFG_EXTICR2_EXTI7_PA ((uint32_t)0x00000000) RCC_PLL2DIVR_R2_Msk (0x7FUL << RCC_PLL2DIVR_R2_Pos) HRTIM_MCR_SYNCRSTM_Pos (10U) ADC_JDR4_JDATA_27 (0x08000000UL << ADC_JDR4_JDATA_Pos) SYSCFG_CFGR_SRAM4L_Pos (9U) FDCAN_TXEFC_EFS FDCAN_TXEFC_EFS_Msk ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos) RCC_AHB1LPENR_ADC12LPEN RCC_AHB1LPENR_ADC12LPEN_Msk ETH_MACVIR_VLT_UP ETH_MACVIR_VLT_UP_Msk SPI_CRC_LENGTH_11BIT (0x000A0000UL) LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) SYSCFG_EXTICR2_EXTI5_PF ((uint32_t)0x00000050) IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE RCC_HSICFGR_HSICAL_5 (0x020UL << RCC_HSICFGR_HSICAL_Pos) IS_RTC_ALARM_MASK(MASK) (((MASK) & ~(RTC_ALARMMASK_ALL)) == 0u) FLASH_OPTSR_NRST_STBY_D1_Pos (7U) HRTIM_MICR_MUPD HRTIM_MICR_MUPD_Msk REV_ID_B ((uint32_t)0x2000) FPU_FPCCR_MMRDY_Pos 5U MDMA_GISR0_GIF13_Pos (13U) FDCANCCU_CREL_STEP_Pos (24U) __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos) DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 EXTI_D3PCR1L_PCS0_Pos (0U) USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk USB_OTG_DOEPINT_OTEPDIS_Pos (4U) SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos) FMC_PATT_ATTHOLD_0 (0x01UL << FMC_PATT_ATTHOLD_Pos) ADC_OFR2_OFFSET2_3 (0x0000008UL << ADC_OFR2_OFFSET2_Pos) JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos) USB_OTG_GAHBCFG_GINT_Pos (0U) UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 TIM15_BASE (D2_APB2PERIPH_BASE + 0x4000UL) TIM_RCR_REP TIM_RCR_REP_Msk EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk RTC_ALRMBR_MSK3_Pos (23U) RCC_AHB1LPENR_ETH1TXLPEN RCC_AHB1LPENR_ETH1TXLPEN_Msk FLASH_CCR_CLR_SNECCERR_Msk (0x1UL << FLASH_CCR_CLR_SNECCERR_Pos) RCC_RSR_D2RSTF_Msk (0x1UL << RCC_RSR_D2RSTF_Pos) RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) IWDG_KR_KEY IWDG_KR_KEY_Msk ETH_MAC_ADDR3 (0x00UL) SYSCFG_CCVR_NCV SYSCFG_CCVR_NCV_Msk IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET HRTIM_TIMICR_CMP2C HRTIM_TIMICR_CMP2C_Msk __STM32H7xx_HAL_VERSION_SUB2 (0x00UL) TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) EXTI_IMR2_IM49_Pos (17U) EXTI_IMR2_IM43 EXTI_IMR2_IM43_Msk FDCAN_IE_PEAE FDCAN_IE_PEAE_Msk LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos) __HAL_RCC_D2SRAM2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) == 0U) __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED ETH_MACHWF0R_GMIISEL ETH_MACHWF0R_GMIISEL_Msk RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk ETH_MACA3HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA3HR_ADDRHI_Pos) QSPI_CS_HIGH_TIME_6_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_2 | QUADSPI_DCR_CSHT_0) USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk HRTIM_CPT2CR_EXEV6CPT HRTIM_CPT2CR_EXEV6CPT_Msk DBGMCU_APB2FZ1_DBG_TIM17 DBGMCU_APB2FZ1_DBG_TIM17_Msk HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 BDMA_IFCR_CTEIF5_Pos (23U) RCC_AHB2ENR_DCMIEN_Pos (0U) FDCAN_ILS_PEAE FDCAN_ILS_PEAE_Msk LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos) FDCAN_TTOCN_SWS_Msk (0x3UL << FDCAN_TTOCN_SWS_Pos) RCC_AHB2ENR_D2SRAM2EN_Pos RCC_AHB2ENR_SRAM2EN_Pos HSEM_C1ICR_ISC1_Msk (0x1UL << HSEM_C1ICR_ISC1_Pos) __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON) OUTPUT_TYPE (0x1uL << OUTPUT_TYPE_Pos) __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk FDCAN_XIDFC_FLESA_Pos (2U) GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7) RCC_D1CFGR_D1PPRE_DIV1 ((uint32_t)0x00000000) HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT 29U SysTick_CALIB_NOREF_Pos 31U IS_MDMA_DESTINATION_INC(__INC__) (((__INC__) == MDMA_DEST_INC_DISABLE ) || ((__INC__) == MDMA_DEST_INC_BYTE ) || ((__INC__) == MDMA_DEST_INC_HALFWORD ) || ((__INC__) == MDMA_DEST_INC_WORD ) || ((__INC__) == MDMA_DEST_INC_DOUBLEWORD) || ((__INC__) == MDMA_DEST_DEC_BYTE) || ((__INC__) == MDMA_DEST_DEC_HALFWORD) || ((__INC__) == MDMA_DEST_DEC_WORD) || ((__INC__) == MDMA_DEST_DEC_DOUBLEWORD)) SDMMC_DCTRL_DTEN_Pos (0U) TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) GPIO_AF7_USART2 ((uint8_t)0x07) DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) BDMA_ISR_TEIF5_Pos (23U) USB_OTG_GOTGCTL_ASVLD_Pos (18U) SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk DFSDM1_FLT3_IRQn IS_OB_USER_IWDG_STDBY(VALUE) (((VALUE) == OB_IWDG_STDBY_FREEZE) || ((VALUE) == OB_IWDG_STDBY_ACTIVE)) RCC_CRRCR_HSI48CAL_4 (0x010UL << RCC_CRRCR_HSI48CAL_Pos) MDMA_REPEAT_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_1) ETH_MACPCSR_RWKPFE ETH_MACPCSR_RWKPFE_Msk SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos) __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS TIM_SR_CC6IF TIM_SR_CC6IF_Msk FDCAN_TTILS_WTS_Pos (16U) I2C_ISR_RXNE_Pos (2U) HSEM_C1ICR_ISC4_Pos (4U) GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 HAL_DMAMUX_SYNC_RISING DMAMUX_CxCR_SPOL_0 RCC_CSICFGR_CSITRIM_2 (0x04UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) ETH_MTLRQMPOCR_OVFCNTOVF ETH_MTLRQMPOCR_OVFCNTOVF_Msk EXTI_GPIOJ 0x00000009U IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) BDMA_REQUEST_SAI4_B 16U TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E __INT_WCHAR_T_H  USART_CR2_STOP USART_CR2_STOP_Msk FDCAN_ILS_RF0LL_Msk (0x1UL << FDCAN_ILS_RF0LL_Pos) TIM_CR2_OIS4_Pos (14U) WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) FDCAN_NDAT2_ND37_Msk (0x1UL << FDCAN_NDAT2_ND37_Pos) ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) __STDC_VERSION__ 201112L CEC_ISR_RXBR_Pos (0U) ADC_OFR1_OFFSET1_12 (0x0001000UL << ADC_OFR1_OFFSET1_Pos) TIM_TIM5_TI1_GPIO 0x00000000U GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) <= 3U) _Nullable  DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk SYSCFG_EXTICR3_EXTI8_PD ((uint32_t)0x00000003) __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) FDCAN_IE_TEFWE_Msk (0x1UL << FDCAN_IE_TEFWE_Pos) ETH_MACIER_RXSTSIE_Pos (14U) TIM6_BASE (D2_APB1PERIPH_BASE + 0x1000UL) __HAL_RCC_BKPRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN); UNUSED(tmpreg); } while(0) SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos) SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos) EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk LTDC_GCR_DGW LTDC_GCR_DGW_Msk OPAMP_OTR_TRIMOFFSETN OPAMP_OTR_TRIMOFFSETN_Msk PWR_WKUPEPR_WKUPPUPD3_Pos (20U) __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) == 0U) BDMA_IFCR_CHTIF2_Msk (0x1UL << BDMA_IFCR_CHTIF2_Pos) HRTIM_BDTUPR_TIMDIER_Pos (2U) HRTIM_TIMICR_RST2C HRTIM_TIMICR_RST2C_Msk HRTIM_FLTINR2_FLT5SRC HRTIM_FLTINR2_FLT5SRC_Msk USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) RCC_D1CFGR_D1CPRE_DIV128 RCC_D1CFGR_D1CPRE_DIV128_Msk FLASH_SR_SNECCERR_Msk (0x1UL << FLASH_SR_SNECCERR_Pos) DMAMUX_RGSR_OF7 DMAMUX_RGSR_OF7_Msk SAI_xFRCR_FSDEF_Pos (16U) RCC_D2CCIP2R_USBSEL_Pos (20U) HSEM_C1MISR_MISF17_Msk (0x1UL << HSEM_C1MISR_MISF17_Pos) EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk HSEM_C1MISR_MISF1_Msk (0x1UL << HSEM_C1MISR_MISF1_Pos) EXTI_D3PCR1L_PCS9 EXTI_D3PCR1L_PCS9_Msk USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED RCC_APB4LPENR_VREFLPEN_Pos (15U) HRTIM_ADC1R_AD1TDC3_Pos (25U) TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) HRTIM_RSTDR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP4_Pos) SPI_NSS_HARD_OUTPUT SPI_CFG2_SSOE MDMA_Channel12_BASE (MDMA_BASE + 0x00000340UL) SDMMC_RESPONSE_NO ((uint32_t)0x00000000U) M_PI_2 1.57079632679489661923 GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) __HAL_PWR_GET_FLAG(__FLAG__) (((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) : ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) : ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) : ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->D3CR & PWR_D3CR_VOSRDY) == PWR_D3CR_VOSRDY) : ((__FLAG__) == PWR_FLAG_SCUEN) ? ((PWR->CR3 & PWR_CR3_SCUEN) == PWR_CR3_SCUEN) : ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) : ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) : ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) : ((__FLAG__) == PWR_FLAG_SB_D1) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D1) == PWR_CPUCR_SBF_D1) : ((__FLAG__) == PWR_FLAG_SB_D2) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D2) == PWR_CPUCR_SBF_D2) : ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) : ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) : ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) : ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) : ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) HRTIM_MPER_MPER_Msk (0xFFFFUL << HRTIM_MPER_MPER_Pos) HRTIM_ADC2R_AD2MC4_Msk (0x1UL << HRTIM_ADC2R_AD2MC4_Pos) HRTIM_SET1R_EXTVNT8_Msk (0x1UL << HRTIM_SET1R_EXTVNT8_Pos) RCC_UART7CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 RCC_APB4RSTR_LPTIM4RST_Pos (11U) LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER MDMA_FULL_TRANSFER ((uint32_t)MDMA_CTCR_TRGM) TIM_SR_COMIF TIM_SR_COMIF_Msk __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE)) __ARM_FEATURE_DOTPROD FMC_BTRx_DATAST_3 (0x08UL << FMC_BTRx_DATAST_Pos) ETH_MMCCR_CNTPRSTLVL_Msk (0x1UL << ETH_MMCCR_CNTPRSTLVL_Pos) HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk IWDG_SR_RVU_Pos (1U) FDCAN_DBTP_DTSEG1 FDCAN_DBTP_DTSEG1_Msk ADC_CFGR_EXTSEL_0 (0x01UL << ADC_CFGR_EXTSEL_Pos) IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) DBGMCU_APB1LFZ1_DBG_TIM13 DBGMCU_APB1LFZ1_DBG_TIM13_Msk TIM_EVENTSOURCE_UPDATE TIM_EGR_UG DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) CAN_TXSTATUS_FAILED ((uint8_t)0x00U) DMA2D_RGB888 DMA2D_OUTPUT_RGB888 ETH_MACTSSR_TSSOVF_Msk (0x1UL << ETH_MACTSSR_TSSOVF_Pos) HRTIM_ADC2R_AD2TDC2_Msk (0x1UL << HRTIM_ADC2R_AD2TDC2_Pos) LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk RCC_CSR_LSION_Pos (0U) IS_RTC_HOUR24(HOUR) ((HOUR) <= 23u) RCC_RTCCLKSOURCE_HSE_DIV11 (0x0000B300U) RCC_HSICFGR_HSITRIM_Msk (0x7FUL << RCC_HSICFGR_HSITRIM_Pos) RCC_APB1LRSTR_TIM3RST_Msk (0x1UL << RCC_APB1LRSTR_TIM3RST_Pos) HRTIM_CNTR_CNTR_Msk (0xFFFFUL << HRTIM_CNTR_CNTR_Pos) __SCCSID(s) struct __hack TIM8_AF1_BKCMP1P_Msk (0x1UL << TIM8_AF1_BKCMP1P_Pos) ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) LTDC_PIXEL_FORMAT_RGB565 0x00000002U __HAL_RCC_D2SRAM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN); UNUSED(tmpreg); } while(0) __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0) HRTIM_RST1R_EXTVNT6_Pos (26U) HRTIM_TIMDIER_REPDE HRTIM_TIMDIER_REPDE_Msk DMA2D_ISR_CAEIF_Pos (3U) BDMA_CCR_PSIZE_1 (0x2UL << BDMA_CCR_PSIZE_Pos) TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ETH_MACHWF0R_TSSEL_Pos (12U) ADC_CALFACT_CALFACT_S_0 (0x001UL << ADC_CALFACT_CALFACT_S_Pos) DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk HRTIM_EECR1_EE1SNS HRTIM_EECR1_EE1SNS_Msk DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE DMA2D_OCOLR_RED_1_Msk (0xFFUL << DMA2D_OCOLR_RED_1_Pos) RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) FDCAN_TTOCF_EVTP_Msk (0x1UL << FDCAN_TTOCF_EVTP_Pos) STM32H7xx_HAL_SD_H  TIM17_BASE (D2_APB2PERIPH_BASE + 0x4800UL) __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE __HAL_UART_CLEAR_TXFECF(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_TXFECF) FDCAN_CCCR_BRSE FDCAN_CCCR_BRSE_Msk PWR_CPUCR_CSSF PWR_CPUCR_CSSF_Msk TIM_CCR5_CCR5_Pos (0U) SDMMC_ERROR_CID_CSD_OVERWRITE ((uint32_t)0x00080000U) xPSR_Q_Pos 27U TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk FDCAN_IE_EPE_Pos (23U) GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) FDCAN_TTILS_TTMIS_Msk (0x1UL << FDCAN_TTILS_TTMIS_Pos) ETH_MACHWF2R_TXCHCNT_Msk (0xFUL << ETH_MACHWF2R_TXCHCNT_Pos) USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_DIEPINT_AHBERR_Pos (2U) TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos) DMA_HISR_TCIF5_Pos (11U) RCC_CSICFGR_CSICAL_3 (0x08UL << RCC_CSICFGR_CSICAL_Pos) USB_OTG_GRSTCTL_FCRST_Pos (2U) ETH_MACTSCR_TXTSSTSM ETH_MACTSCR_TXTSSTSM_Msk ADC_SMPR1_SMP6_Pos (18U) SWPMI_ICR_CRXBFF_Pos (0U) IWDG_WINR_WIN IWDG_WINR_WIN_Msk __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON)) HRTIM_CPT1CR_UPDCPT_Pos (1U) FLASH_CR_OPERRIE FLASH_CR_OPERRIE_Msk GRXSTS_PKTSTS_IN_XFER_COMP 3U FDCAN_TOCC_TOP FDCAN_TOCC_TOP_Msk RCC_D2CCIP2R_LPTIM1SEL RCC_D2CCIP2R_LPTIM1SEL_Msk ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET HSEM_C1MISR_MISF29_Pos (29U) ETH_MACCR_S2KP ETH_MACCR_S2KP_Msk EXTI_REG2 (0x01UL << EXTI_REG_SHIFT) DFSDM_FLTCR1_JSYNC_Pos (3U) FDCAN_ILS_BEUE_Msk (0x1UL << FDCAN_ILS_BEUE_Pos) EXTI_SWIER3_SWIER85 EXTI_SWIER3_SWIER85_Msk JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos) __INT_FAST32_WIDTH__ 32 ARM_MPU_AP_PRIV 1U SPI_CFG1_DSIZE_0 (0x01UL << SPI_CFG1_DSIZE_Pos) RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) RTC_ATAMP_4 3u BDMA_IFCR_CTCIF2 BDMA_IFCR_CTCIF2_Msk MSION_BITNUMBER RCC_MSION_BIT_NUMBER RTC_TAMPERPRECHARGEDURATION_2RTCCLK RTC_TAMPCR_TAMPPRCH_0 BDMA_ISR_GIF6_Msk (0x1UL << BDMA_ISR_GIF6_Pos) ETH_MACMDIOAR_C45E ETH_MACMDIOAR_C45E_Msk TIM5_AF1_ETRSEL TIM5_AF1_ETRSEL_Msk GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) USE_HAL_TIM_REGISTER_CALLBACKS 0U SCB_SCR_SEVONPEND_Pos 4U ETH_MACL3A0R_L3A0 ETH_MACL3A0R_L3A0_Msk ETH_MAC_RXFIFO_FULL 0x00000300U DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos) SPI_CR1_IOLOCK_Msk (0x1UL << SPI_CR1_IOLOCK_Pos) ADC_OFR3_OFFSET3_13 (0x0002000UL << ADC_OFR3_OFFSET3_Pos) ADC_CALFACT_CALFACT_D_6 (0x040UL << ADC_CALFACT_CALFACT_D_Pos) FDCAN_TXBAR_AR FDCAN_TXBAR_AR_Msk ETH_MACHWF0R_PCSSEL_Pos (3U) ETH_MTLRQDR_RWCSTS_Msk (0x1UL << ETH_MTLRQDR_RWCSTS_Pos) UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE RTC_FLAG_TAMP1F RTC_ISR_TAMP1F ETH_MMCRUPGR_RXUCASTG_Pos (0U) LTDC_BCCR_BCBLUE_Pos (0U) RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos) DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) long double USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) EXTI_FTSR1_TR10 EXTI_FTSR1_TR10_Msk SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) OPAMP2_CSR_CALON OPAMP2_CSR_CALON_Msk OB_IWDG_STOP_FREEZE 0x00000000U FDCAN_TTOST_GFI_Msk (0x1UL << FDCAN_TTOST_GFI_Pos) TIM8_AF1_BKCMP1E_Msk (0x1UL << TIM8_AF1_BKCMP1E_Pos) __INTMAX_C(c) c ## LL ADC_PCSEL_PCSEL_6 (0x00040UL << ADC_PCSEL_PCSEL_Pos) RCC_APB1LENR_TIM5EN_Msk (0x1UL << RCC_APB1LENR_TIM5EN_Pos) IS_QSPI_FLASH_SIZE(FSIZE) (((FSIZE) <= 31U)) TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 FLASH_FLAG_OPERR FLASH_SR_OPERR DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos) SWPMI_ISR_RXBERF_Pos (2U) _GLOBAL_REENT _global_impure_ptr TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos) RCC_RTCCLKSOURCE_HSE_DIV34 (0x00022300U) TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC SYSCFG_EXTICR3_EXTI9_PG ((uint32_t)0x00000060) ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk SYSCFG_PMCR_BOOSTVDDSEL SYSCFG_PMCR_BOOSTVDDSEL_Msk LTDC_CDSR_VDES_Pos (0U) USB_OTG_HCINTMSK_BBERRM_Pos (8U) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk OB_USER_NRST_STDBY_D1 0x0004U __FLT32_HAS_QUIET_NAN__ 1 SPI_FIFO_THRESHOLD_03DATA (0x00000040UL) HRTIM_BDTUPR_TIMSET1R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET1R_Pos) SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE QUADSPI_CCR_FMODE_Pos (26U) IS_RCC_SAI2CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN)) FDCAN_TTOCF_ECC_Pos (25U) VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) FDCAN_PSR_BO FDCAN_PSR_BO_Msk IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) __HAL_RCC_SWPMI1_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_SWPMIEN) EXTI_IMR1_IM_Pos (0U) HRTIM_CPT2CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV2CPT_Pos) IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) <= 254U) EXTI_LINE_10 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0AU) RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER I2C_OAR1_OA1_Pos (0U) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOHLPEN) SYSCFG_UR11_SAEND_BANK2_Pos (0U) RCC_LPTIM4CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 BDMA_CCR_DIR BDMA_CCR_DIR_Msk SPI_MASTER_INTERDATA_IDLENESS_12CYCLE (0x000000C0UL) DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) _WCHAR_T_DEFINED  MDMA_GISR0_GIF5_Pos (5U) FDCAN_IE_EWE_Pos (24U) HRTIM_OUTR_FAULT2_1 (0x2UL << HRTIM_OUTR_FAULT2_Pos) __HAL_RCC_D3SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR |= (RCC_AHB4LPENR_D3SRAM1LPEN)) IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) HRTIM_OENR_TB2OEN_Pos (3U) FDCAN_CCCR_CSR_Pos (4U) HRTIM_EEFR2_EE8LTCH_Msk (0x1UL << HRTIM_EEFR2_EE8LTCH_Pos) JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk RCC_AHB4ENR_CRCEN_Msk (0x1UL << RCC_AHB4ENR_CRCEN_Pos) RTC_ALARMMASK_ALL (RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES | RTC_ALARMMASK_SECONDS) HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos) RCC_MCO2SOURCE_LSICLK ((uint32_t)RCC_CFGR_MCO2_0 | RCC_CFGR_MCO2_2) _DEFAULT_SOURCE HRTIM_SET1R_MSTPER_Pos (7U) ETH_DMACSR_TI ETH_DMACSR_TI_Msk RCC_D2CCIP2R_USBSEL_Msk (0x3UL << RCC_D2CCIP2R_USBSEL_Pos) ETH_MTLTQOMR_TTC_512BITS ((uint32_t)0x00000070) ETH_MACPFR_HUC_Pos (1U) USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk SYSCFG_UR11_IWDG1M SYSCFG_UR11_IWDG1M_Msk CSI_VALUE (4000000UL) SYSCFG_CFGR_ITCML_Msk (0x1UL << SYSCFG_CFGR_ITCML_Pos) DAC_DHR12RD_DACC2DHR_Pos (16U) DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos) __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) ETH_DMACRDRLR_RDRL_Msk (0x3FFUL << ETH_DMACRDRLR_RDRL_Pos) SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) HRTIM_RST2R_TIMEVNT6_Pos (17U) FMC_SDRAM_TypeDef FMC_Bank5_6_TypeDef HRTIM_DTR_DTF_5 (0x020UL << HRTIM_DTR_DTF_Pos) FLASH_CCR_CLR_CRCEND_Msk (0x1UL << FLASH_CCR_CLR_CRCEND_Pos) HRTIM_CPT1CR_TIMCCMP1 HRTIM_CPT1CR_TIMCCMP1_Msk RCC_AHB1LPENR_ADC12LPEN_Msk (0x1UL << RCC_AHB1LPENR_ADC12LPEN_Pos) IS_LTDC_DEPOL(__DEPOL__) (((__DEPOL__) == LTDC_DEPOLARITY_AL) || ((__DEPOL__) == LTDC_DEPOLARITY_AH)) RCC_APB1LENR_USART3EN_Pos (18U) EXTI_IMR1_IM28_Pos (28U) RCC_APB1LRSTR_UART4RST_Msk (0x1UL << RCC_APB1LRSTR_UART4RST_Pos) GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) GPIO_AF10_COMP1 ((uint8_t)0x0A) FDCAN_IR_PEA FDCAN_IR_PEA_Msk RCC_CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF IS_TIM_CC6_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) LTDC_LxCFBAR_CFBADD_Pos (0U) ETH_MACTTSSNR_TXTSSLO ETH_MACTTSSNR_TXTSSLO_Msk OPAMP2_CSR_PGGAIN_2 (0x4UL << OPAMP2_CSR_PGGAIN_Pos) HRTIM_FLTINR1_FLT1LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT1LCK_Pos) FDCAN_NDAT2_ND39_Pos (7U) __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE SDMMC_POWER_VSWITCHEN_Pos (3U) USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) FMC_BTRx_DATAST_1 (0x02UL << FMC_BTRx_DATAST_Pos) __HAL_QSPI_CLEAR_FLAG(__HANDLE__,__FLAG__) WRITE_REG((__HANDLE__)->Instance->FCR, (__FLAG__)) USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk HRTIM_CPT2CR_TE1RST HRTIM_CPT2CR_TE1RST_Msk EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos) RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) __HAL_RTC_WAKEUPTIMER_EXTID3_GET_FLAG() (EXTI_D3->PR1 & RTC_EXTI_LINE_WAKEUPTIMER_EVENT) SCB_CCSIDR_WB_Pos 30U TIM_CR2_MMS2 TIM_CR2_MMS2_Msk ADC_JDR2_JDATA_4 (0x00000010UL << ADC_JDR2_JDATA_Pos) HRTIM_RSTBR_TIMECMP1 HRTIM_RSTBR_TIMECMP1_Msk FDCAN_TTILS_CERS FDCAN_TTILS_CERS_Msk SPI_FIRSTBIT_MSB (0x00000000UL) QUADSPI_CR_DMAEN_Pos (2U) USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk RTC_ISR_INIT_Pos (7U) __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE CAN_TXSTATUS_OK ((uint8_t)0x01U) RCC_APB1LRSTR_TIM2RST RCC_APB1LRSTR_TIM2RST_Msk DAC_CR_TEN2 DAC_CR_TEN2_Msk HSEM_C1ICR_ISC19_Pos (19U) HRTIM_SET1R_CMP2_Msk (0x1UL << HRTIM_SET1R_CMP2_Pos) RAMECC_IER_GECCDEIE RAMECC_IER_GECCDEIE_Msk HRTIM_EEFR1_EE1FLTR_3 (0x8UL << HRTIM_EEFR1_EE1FLTR_Pos) __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM7RST) IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE LPTIM_CFGR_TIMOUT_Pos (19U) SPI_CFG2_IOSWP_Pos (15U) SAI_PDMDLY_DLYM4R_2 (0x4UL << SAI_PDMDLY_DLYM4R_Pos) DMA2D_OCOLR_BLUE_4 DMA2D_OCOLR_BLUE_4_Msk ETH_DMADSR_TPS_FETCHING_Pos (12U) LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) EXTI_SWIER1_SWIER9 EXTI_SWIER1_SWIER9_Msk HRTIM_ODISR_TA1ODIS_Msk (0x1UL << HRTIM_ODISR_TA1ODIS_Pos) HRTIM_RST2R_TIMEVNT5 HRTIM_RST2R_TIMEVNT5_Msk ADC_JDR3_JDATA_30 (0x40000000UL << ADC_JDR3_JDATA_Pos) RCC_APB4ENR_I2C4EN RCC_APB4ENR_I2C4EN_Msk RCC_D3CCIPR_LPTIM2SEL_Pos (10U) SWPMI_ICR_CRXBERF_Pos (2U) USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) RCC_AHB4ENR_GPIOJEN RCC_AHB4ENR_GPIOJEN_Msk SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos) EXTI_EMR2_EM42 EXTI_EMR2_EM42_Msk IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) RCC_STOP_WAKEUPCLOCK_CSI RCC_CFGR_STOPWUCK TIM_TIM2_ETR_GPIO 0x00000000U SYSCFG_UR16_FZIWDGSTP_Msk (0x1UL << SYSCFG_UR16_FZIWDGSTP_Pos) QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos) HRTIM_TIMCR_SYNCSTRT_Pos (11U) SYSCFG_EXTICR4_EXTI13_PG ((uint32_t)0x00000060) RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) HRTIM_SET2R_EXTVNT6_Msk (0x1UL << HRTIM_SET2R_EXTVNT6_Pos) USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk EXTI_IMR2_IM50 EXTI_IMR2_IM50_Msk TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE HRTIM_BMCR_MTBM HRTIM_BMCR_MTBM_Msk ADC_OFR1_OFFSET1_4 (0x0000010UL << ADC_OFR1_OFFSET1_Pos) ETH_MACTSSR_ATSSTN_Msk (0xFUL << ETH_MACTSSR_ATSSTN_Pos) SDMMC_IT_DHOLD SDMMC_MASK_DHOLDIE TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos) OB_BOOTADDR_ITCM_FLASH 0x0080U BDMA_IFCR_CTCIF2_Pos (9U) FMC_PMEM_MEMHIZ_0 (0x01UL << FMC_PMEM_MEMHIZ_Pos) OPAMP_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETP_Pos) HSEM_C1ICR_ISC20 HSEM_C1ICR_ISC20_Msk USE_HAL_HCD_REGISTER_CALLBACKS 0U SDMMC_STA_DHOLD SDMMC_STA_DHOLD_Msk HRTIM_MICR_MCMP1 HRTIM_MICR_MCMP1_Msk HRTIM_OENR_TE1OEN_Pos (8U) HRTIM_FLTINR1_FLT4LCK HRTIM_FLTINR1_FLT4LCK_Msk DBGMCU_APB2FZ1_DBG_TIM1_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM1_Pos) USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) OPAMP2_CSR_PGGAIN_Msk (0xFUL << OPAMP2_CSR_PGGAIN_Pos) ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos) __HAL_RCC_GET_SPDIFRX_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL))) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET ADC_CALFACT2_LINCALFACT_Pos (0U) IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE)) SWPMI_CR_DEACT_Msk (0x1UL << SWPMI_CR_DEACT_Pos) EXTI_EMR2_EM61_Msk (0x1UL << EXTI_EMR2_EM61_Pos) ETH_MMCTIR_TXMCOLGPIS_Pos (15U) HRTIM_SET2R_EXTVNT1 HRTIM_SET2R_EXTVNT1_Msk DCMI_ICR_OVR_ISC_Pos (1U) QSPI_IT_TC QUADSPI_CR_TCIE __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) __HAL_RCC_MDMA_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) == 0U) __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == 0U) USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk SYSCFG_PMCR_PA1SO_Pos (25U) ETH_MMCCR_CNTFREEZ_Msk (0x1UL << ETH_MMCCR_CNTFREEZ_Pos) USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) TIM_DMABASE_CCR2 0x0000000EU DMA2D_FGMAR_MA_Pos (0U) __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) != 0U) USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL) HRTIM_TIMISR_O1STAT_Pos (18U) RTC_BKP24R_Pos (0U) _ATFILE_SOURCE 1 FDCAN_ILS_TEFWL_Msk (0x1UL << FDCAN_ILS_TEFWL_Pos) EXTI_IMR2_IM57_Msk (0x1UL << EXTI_IMR2_IM57_Pos) RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk FMC_SDCRx_RPIPE_Msk (0x3UL << FMC_SDCRx_RPIPE_Pos) HRTIM_OUTR_POL1_Pos (1U) RCC_AHB3ENR_FMCEN_Pos (12U) HRTIM_RSTBR_TIMACMP1_Pos (19U) TPI_ITATBCTR2_ATREADY2_Msk (0x1UL ) USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk ETH_MMCTIR_TXGPKTIS_Msk (0x1UL << ETH_MMCTIR_TXGPKTIS_Pos) LPTIM_CFGR_PRESC_Pos (9U) __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM12RST) ETH_DMACRDTPR_RDT_Msk (0x3FFFFFFFUL << ETH_DMACRDTPR_RDT_Pos) CoreDebug_DEMCR_VC_HARDERR_Pos 10U FLASH_FLAG_SNECCERR_BANK2 (FLASH_SR_SNECCERR | 0x80000000U) SYSCFG_UR16_PKP_Pos (16U) RCC_D2CFGR_D2PPRE2_DIV4_Pos (8U) RCC_APB1HLPENR_FDCANLPEN RCC_APB1HLPENR_FDCANLPEN_Msk RCC_AHB1ENR_DMA1EN_Pos (0U) DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos) HRTIM_CPT2CR_TB1RST_Pos (17U) HRTIM_ADC3R_AD3TBC2 HRTIM_ADC3R_AD3TBC2_Msk RTC_IT_ALRA RTC_CR_ALRAIE __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos) HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef USART_CR3_RXFTCFG_Pos (25U) DMAMUX_CSR_SOF13_Pos (13U) ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) HRTIM_TIMCR_DELCMP4_1 (0x2UL << HRTIM_TIMCR_DELCMP4_Pos) SYSCFG_EXTICR1_EXTI3_Pos (12U) __HAL_RCC_HSEM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_HSEMEN) MDMA_CBNDTR_BRSUM MDMA_CBNDTR_BRSUM_Msk DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk __const const RCC_APB1LENR_SPI2EN_Pos (14U) DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk TIM_SR_CC4OF TIM_SR_CC4OF_Msk GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk GPIO_AF3_LPTIM4 ((uint8_t)0x03) DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE) SDMMC_STA_IDMATE_Msk (0x1UL << SDMMC_STA_IDMATE_Pos) TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 RCC_LSI_OFF (0x00000000U) ETH_MACACR_ATSEN1_Msk (0x1UL << ETH_MACACR_ATSEN1_Pos) LPTIM_CFGR2_IN1SEL_1 (0x2UL << LPTIM_CFGR2_IN1SEL_Pos) DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL) HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) USB_OTG_GINTMSK_PTXFEM_Pos (26U) UART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U HRTIM_ADC4R_AD4EEV6_Pos (5U) HRTIM_BMTRGR_TARST_Pos (7U) DBGMCU_CR_DBG_TRACECKEN DBGMCU_CR_DBG_TRACECKEN_Msk RCC_RTCCLKSOURCE_HSE_DIV7 (0x00007300U) TIM_TIM8_ETR_COMP1 TIM8_AF1_ETRSEL_0 ETH_MACMDIOAR_CR_DIV102 ETH_MACMDIOAR_CR_DIV102_Msk TIM15_AF1_BKCMP1P_Pos (10U) DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) ETH_DMASBMR_RB_Msk (0x1UL << ETH_DMASBMR_RB_Pos) __FAST8  USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) OPAMP2_CSR_VPSEL_Msk (0x3UL << OPAMP2_CSR_VPSEL_Pos) PWR_CPUCR_SBF_D2_Pos (8U) __HAL_DBGMCU_UnFreeze_TIM5() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM5)) RCC_APB1LENR_UART5EN RCC_APB1LENR_UART5EN_Msk I2C2_BASE (D2_APB1PERIPH_BASE + 0x5800UL) GPIO_AF4_LPTIM2 ((uint8_t)0x04) TIM_TIM5_ETR_GPIO 0x00000000U DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) FDCANCCU_CREL_REL_Msk (0xFUL << FDCANCCU_CREL_REL_Pos) HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk TIM_TIM12_TI1_GPIO 0x00000000U HRTIM_SET2R_TIMEVNT8 HRTIM_SET2R_TIMEVNT8_Msk DFSDM_FLTCR1_AWFSEL_Pos (30U) __HAL_RCC_USART2_CONFIG __HAL_RCC_USART234578_CONFIG SDMMC_CHECK_PATTERN ((uint32_t)0x000001AAU) RCC_CIFR_LSIRDYF_Pos (0U) RCC_APB1LLPENR_TIM2LPEN_Pos (0U) FDCAN_RXF1C_F1WM_Msk (0x7FUL << FDCAN_RXF1C_F1WM_Pos) __HAL_RCC_RTC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_RTCAMEN) SPI_CFG1_UDRCFG_1 (0x2UL << SPI_CFG1_UDRCFG_Pos) RCC_LPTIM3CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk __HAL_RCC_SAI2_CONFIG __HAL_RCC_SAI23_CONFIG IS_RCC_LPTIM345CLK(SOURCE) (((SOURCE) == RCC_LPTIM345CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_CLKP)) HRTIM_ADC3R_AD3TCC3_Msk (0x1UL << HRTIM_ADC3R_AD3TCC3_Pos) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos) HSEM_C1ISR_ISF11_Pos (11U) MDMA_REQUEST_DMA2_Stream1_TC ((uint32_t)0x00000009U) DMA_REQUEST_TIM3_UP 27U __HAL_RCC_FDCAN_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) == 0U) USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) != 0U) I2C_CR2_RELOAD_Pos (24U) ETH_MACVTR_VL_UP_Pos (13U) __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE HRTIM_OUTR_CHP2_Msk (0x1UL << HRTIM_OUTR_CHP2_Pos) RAMECC_CR_ECCELEN_Msk (0x1UL << RAMECC_CR_ECCELEN_Pos) FDCAN_RXESC_F0DS FDCAN_RXESC_F0DS_Msk GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos) FDCAN_TTILS_ELCS_Pos (14U) ETH_MACMDIOAR_CR_DIV62_Pos (8U) HAL_CRC_LENGTH_32B 32U EXTI_PROPERTY_SHIFT 24U DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos) EXTI_IMR3_IM87_Msk (0x1UL << EXTI_IMR3_IM87_Pos) DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14_Msk GPIO_IDR_ID5_Pos (5U) RCC_AHB4ENR_GPIOEEN_Pos (4U) SPI_CR1_SSI SPI_CR1_SSI_Msk HRTIM_MISR_MCMP3 HRTIM_MISR_MCMP3_Msk USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING FDCAN_TTIR_TXO FDCAN_TTIR_TXO_Msk RCC_CR_PLL3ON_Msk (0x1UL << RCC_CR_PLL3ON_Pos) ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) HRTIM_RST2R_EXTVNT10_Msk (0x1UL << HRTIM_RST2R_EXTVNT10_Pos) RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) RCC_AHB1LPENR_DMA2LPEN_Pos (1U) HRTIM_BMTRGR_TEREP HRTIM_BMTRGR_TEREP_Msk SPI_CRC_LENGTH_DATASIZE (0x00000000UL) __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) HRTIM_DTR_DTPRSC_Pos (10U) BDMA_IFCR_CHTIF4_Msk (0x1UL << BDMA_IFCR_CHTIF4_Pos) GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) RCC_APB4RSTR_VREFRST RCC_APB4RSTR_VREFRST_Msk GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) HRTIM_TIMCR_DACSYNC_Msk (0x3UL << HRTIM_TIMCR_DACSYNC_Pos) __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk RCC_SPI2CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM4LPEN) TIM_CCMR1_IC1F_Pos (4U) USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) EXTI_FTSR3_TR82_Msk (0x1UL << EXTI_FTSR3_TR82_Pos) DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos) FDCANCCU_IE_CSCE_Pos (1U) CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) FLASH_IT_CRCRDERR_BANK2 (FLASH_CR_CRCRDERRIE | 0x80000000U) BDMA_ISR_TCIF4_Msk (0x1UL << BDMA_ISR_TCIF4_Pos) USART_CR3_SCEN_Pos (5U) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT BDMA_IFCR_CTEIF0_Msk (0x1UL << BDMA_IFCR_CTEIF0_Pos) USB_OTG_DIEPINT_BNA_Pos (9U) ETH_DMASBMR_AAL_Pos (12U) DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) HRTIM_EEFR1_EE3FLTR_Msk (0xFUL << HRTIM_EEFR1_EE3FLTR_Pos) SCB_ITCMCR_SZ_Pos 3U USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) FDCAN_IR_ARA_Msk (0x1UL << FDCAN_IR_ARA_Pos) FDCAN_TTOST_TMP_Msk (0x7UL << FDCAN_TTOST_TMP_Pos) ADC_OFR3_OFFSET3_16 (0x0010000UL << ADC_OFR3_OFFSET3_Pos) FMC_BCRx_MWID_1 (0x2UL << FMC_BCRx_MWID_Pos) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) ETH_MMCTIMR_TXLPIUSCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPIUSCIM_Pos) HRTIM_CPT2CR_TB1SET HRTIM_CPT2CR_TB1SET_Msk I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk ETH_MACL3L4CR_L3PEN ETH_MACL3L4CR_L3PEN_Msk JPEG ((JPEG_TypeDef *) JPGDEC_BASE) SAI_PDMDLY_DLYM2L_0 (0x1UL << SAI_PDMDLY_DLYM2L_Pos) ADC_OFR2_OFFSET2_25 (0x2000000UL << ADC_OFR2_OFFSET2_Pos) BDMA_FLAG_GL3 ((uint32_t)0x00001000) GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) FDCAN_PSR_REDL_Msk (0x1UL << FDCAN_PSR_REDL_Pos) IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) ADC_CALFACT2_LINCALFACT_25 (0x02000000UL << ADC_CALFACT2_LINCALFACT_Pos) SDMMC_24TO31BITS ((uint32_t)0xFF000000U) FMC_BWTRx_BUSTURN_0 (0x1UL << FMC_BWTRx_BUSTURN_Pos) HRTIM_CR1_ADC4USRC_Pos (25U) ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET EXTI_MODE_IT ((uint32_t)0x00010000) QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos) FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos) __INT16_MAX__ 0x7fff __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT FDCAN_TTMLM_ENTT_Msk (0xFFFUL << FDCAN_TTMLM_ENTT_Pos) SYSCFG_UR17_IOHSLV_Msk (0x1UL << SYSCFG_UR17_IOHSLV_Pos) RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) DMA_REQUEST_DFSDM1_FLT3 104U TIM_DMABase_CNT TIM_DMABASE_CNT ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos (28U) __FLT32_DECIMAL_DIG__ 9 HRTIM_CR1_TAUDIS HRTIM_CR1_TAUDIS_Msk SDMMC_ICR_ACKFAILC_Pos (23U) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE ETH_MACPCSR_PWRDWN_Pos (0U) FDCAN_SIDFC_LSS_Pos (16U) MPU_RASR_ATTRS_Pos 16U RCC_RTCCLKSOURCE_HSE_DIV29 (0x0001D300U) IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7)) RCC_CSICFGR_CSICAL_5 (0x20UL << RCC_CSICFGR_CSICAL_Pos) SAI3 ((SAI_TypeDef *) SAI3_BASE) HSEM_C1ICR_ISC6_Pos (6U) ETH_MACHWF1R_ADDR64_Msk (0x3UL << ETH_MACHWF1R_ADDR64_Pos) HRTIM_BDTUPR_TIMCHPR HRTIM_BDTUPR_TIMCHPR_Msk HRTIM_EEFR1_EE2FLTR_3 (0x8UL << HRTIM_EEFR1_EE2FLTR_Pos) DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) ETH_MACIER_LPIIE_Pos (5U) EXTI_IMR2_IM38_Pos (6U) ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_RSTR_EXTEVNT10 HRTIM_RSTR_EXTEVNT10_Msk SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos) HSEM_C1IER_ISE12 HSEM_C1IER_ISE12_Msk PWR_SLEEPENTRY_WFI (0x01U) USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT() EXTI_D1->IMR2 &= ~(USB_OTG_HS_WAKEUP_EXTI_LINE) USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) EXTI_D3PMR2_MR53_Pos (21U) DMAMUX2_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel6_BASE) LPTIM_CNT_CNT_Pos (0U) DMAMUX_RGSR_OF4_Pos (4U) FLASH_SR_RDSERR_Pos (24U) __Long long USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos) I2C_OAR2_OA2 I2C_OAR2_OA2_Msk __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk HRTIM1_TIMA_IRQn TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 I2C_ISR_DIR I2C_ISR_DIR_Msk COMP_CFGRx_WINMODE_Pos (4U) I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER RCC_PLLCFGR_PLL3VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL3VCOSEL_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) BDMA_ISR_TCIF5 BDMA_ISR_TCIF5_Msk GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) EXTI_LINE9 ((uint32_t)0x09) __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET EXTI_RTSR1_TR14_Msk (0x1UL << EXTI_RTSR1_TR14_Pos) RCC_D1CCIPR_FMCSEL_0 (0x1UL << RCC_D1CCIPR_FMCSEL_Pos) HRTIM_CPT1CR_TIMDCMP1 HRTIM_CPT1CR_TIMDCMP1_Msk DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos) TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED RCC_FLAG_MASK ((uint8_t)0x1F) __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) != 0U) USB_OTG_HAINT_HAINT_Pos (0U) DBGMCU_APB1LFZ1_DBG_TIM7_Pos (5U) HRTIM_CPT2CR_TA1SET_Msk (0x1UL << HRTIM_CPT2CR_TA1SET_Pos) RTC_WEEKDAY_TUESDAY ((uint8_t)0x02) EXTI_PR1_PR0 EXTI_PR1_PR0_Msk IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013U) DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET FDCAN_NDAT1_ND19_Msk (0x1UL << FDCAN_NDAT1_ND19_Pos) TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos) I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || ((__STATE__) == FMC_NAND_ECC_ENABLE)) SPI_MASTER_INTERDATA_IDLENESS_06CYCLE (0x00000060UL) EXTI_EMR2_EM41_Pos (9U) __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) EP_SPEED_FULL 1U FDCAN_TTOCF_EECS_Msk (0x1UL << FDCAN_TTOCF_EECS_Pos) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY HRTIM_TIMDIER_CMP4DE HRTIM_TIMDIER_CMP4DE_Msk HAL_SPI_ERROR_CRC (0x00000002UL) __UINTMAX_TYPE__ long long unsigned int ETH_MACCR_RE ETH_MACCR_RE_Msk IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE) DMA2D_OCOLR_GREEN_3 DMA2D_OCOLR_GREEN_3_Msk __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ITSE)) USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk APSR_V_Pos 28U HAL_CORTEX_MODULE_ENABLED  TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk HRTIM_CMP1R_CMP1R HRTIM_CMP1R_CMP1R_Msk HRTIM_SET2R_TIMEVNT7_Pos (18U) FDCAN_TTOCF_EGTF FDCAN_TTOCF_EGTF_Msk RTC_CR_ITSE RTC_CR_ITSE_Msk DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk HRTIM_ODSR_TE1ODS_Pos (8U) IS_LTDC_LIPOS(__LIPOS__) ((__LIPOS__) <= 0x7FFU) __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI2RST) __HAL_RCC_AXISRAM_CLK_SLEEP_ENABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS SDMMC_IT_CTIMEOUT SDMMC_MASK_CTIMEOUTIE USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk HRTIM_ADC4R_AD4MC3 HRTIM_ADC4R_AD4MC3_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SYSCFGEN) __HAL_RCC_SAI3_CONFIG __HAL_RCC_SAI23_CONFIG HRTIM_SET1R_EXTVNT7_Pos (27U) FDCAN_PSR_EW_Msk (0x1UL << FDCAN_PSR_EW_Pos) USB_OTG_GCCFG_BCDEN_Msk (0x1UL << USB_OTG_GCCFG_BCDEN_Pos) LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U HRTIM_TIMICR_UPDC_Msk (0x1UL << HRTIM_TIMICR_UPDC_Pos) __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C3EN) HRTIM_ADC4R_AD4TAC4 HRTIM_ADC4R_AD4TAC4_Msk HRTIM_EECR3_EE6F_Msk (0xFUL << HRTIM_EECR3_EE6F_Pos) EXTI_PR1_PR7_Msk (0x1UL << EXTI_PR1_PR7_Pos) ETH_DMACSR_RWT ETH_DMACSR_RWT_Msk __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB RCC_PLLCFGR_DIVR1EN_Pos (18U) SYSCFG_EXTICR4_EXTI15_PK ((uint32_t)0x0000A000) __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == 0U) __NOR_ADDR_SHIFT NOR_ADDR_SHIFT FDCAN_CCCR_CCE FDCAN_CCCR_CCE_Msk DAC_SHSR2_TSAMPLE2_Pos (0U) __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE FDCAN_CCCR_FDOE_Msk (0x1UL << FDCAN_CCCR_FDOE_Pos) __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) ETH_MACVTR_EVLRXS_Msk (0x1UL << ETH_MACVTR_EVLRXS_Pos) __USFRACT_FBIT__ 8 HRTIM_SET2R_MSTCMP1_Msk (0x1UL << HRTIM_SET2R_MSTCMP1_Pos) FMC_BCRx_WAITEN_Pos (13U) SDMMC_ICR_DBCKENDC_Pos (10U) HAL_FLASH_ERROR_DBECC FLASH_FLAG_DBECCERR FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos) HRTIM_EECR1_EE5FAST HRTIM_EECR1_EE5FAST_Msk DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) SysTick_CTRL_CLKSOURCE_Pos 2U LTDC_LxCLUTWR_CLUTADD_Pos (24U) RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos) CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos) SYSCFG_CFGR_SRAM2L_Pos (11U) CONTROL_nPRIV_Msk (1UL ) RCC_D3CCIPR_LPTIM345SEL RCC_D3CCIPR_LPTIM345SEL_Msk RCC_D3AMR_SRAM4AMEN RCC_D3AMR_SRAM4AMEN_Msk SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos) FDCAN_IE_DRXE FDCAN_IE_DRXE_Msk __CMSIS_COMPILER_H  USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) __ARM_ARCH_EXT_IDIV__ 1 __UACCUM_EPSILON__ 0x1P-16UK SYSCFG_PMCR_I2C1_FMP_Pos (0U) __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE SCB_AHBSCR_TPRI_Pos 2U ETH_MACPCSR_MGKPKTEN_Msk (0x1UL << ETH_MACPCSR_MGKPKTEN_Pos) __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock) HRTIM_FLTR_FLTLCK HRTIM_FLTR_FLTLCK_Msk FLASH_SECTOR_0 0U FMC_BCRx_MBKEN_Pos (0U) I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) HSEM_C1ISR_ISF27_Msk (0x1UL << HSEM_C1ISR_ISF27_Pos) GPIO_OSPEEDR_OSPEED11_Pos (22U) HRTIM_TIMCR_CONT HRTIM_TIMCR_CONT_Msk ETH_DMACSR_NIS_Pos (15U) DMA_SxCR_DBM_Pos (18U) FLASH_FLAG_DBECCERR FLASH_SR_DBECCERR SPI_UNDERRUN_BEHAV_LAST_TRANSMITTED SPI_CFG1_UDRCFG_1 PCCARD_ERROR HAL_PCCARD_STATUS_ERROR USART_CR3_ONEBIT_Pos (11U) IS_RCC_HSI48(HSI48) (((HSI48) == RCC_HSI48_OFF) || ((HSI48) == RCC_HSI48_ON)) EXTI_D3PMR1_MR7 EXTI_D3PMR1_MR7_Msk ETH_MACPFR_RA_Pos (31U) HRTIM_CMP2R_CMP2R HRTIM_CMP2R_CMP2R_Msk HRTIM_EEFR1_EE3FLTR_3 (0x8UL << HRTIM_EEFR1_EE3FLTR_Pos) __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD HRTIM_SET1R_TIMEVNT9 HRTIM_SET1R_TIMEVNT9_Msk IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) OPAMP2_OTR_TRIMOFFSETP OPAMP2_OTR_TRIMOFFSETP_Msk TIM_SMCR_TS_0 (0x00001UL << TIM_SMCR_TS_Pos) USB_OTG_HCSPLT_SPLITEN_Pos (31U) __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE _NOINLINE __attribute__ ((__noinline__)) FLASH_OPTSR_SECURITY_Pos (21U) __PROGRAM_START __cmsis_start RCC_APB4RSTR_LPTIM2RST_Pos (9U) ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) RCC_AHB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SDMMC2LPEN_Pos) __HAL_RCC_SAI4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SAI4AMEN) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) ETH_MACATSNR_AUXTSLO_Msk (0x7FFFFFFFUL << ETH_MACATSNR_AUXTSLO_Pos) FLASH_OPTSR_FZ_IWDG_STOP FLASH_OPTSR_FZ_IWDG_STOP_Msk FDCAN_TTILS_SE2S_Msk (0x1UL << FDCAN_TTILS_SE2S_Pos) FDCAN_CCCR_INIT FDCAN_CCCR_INIT_Msk GPIO_ODR_OD15_Pos (15U) RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() (EXTI_D1->PR1 & RTC_EXTI_LINE_WAKEUPTIMER_EVENT) RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos) FLASH_FLAG_QW_BANK2 (FLASH_SR_QW | 0x80000000U) SYSCFG_EXTICR1_EXTI3_PD ((uint32_t)0x00003000) RTC_ALRMAR_HU_Pos (16U) __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET RCC_RTCCLKSOURCE_HSE_DIV60 (0x0003C300U) DWT_FUNCTION_FUNCTION_Pos 0U ETH_MACL3A2R_L3A2_Pos (0U) TIM_TIM15_TI2_TIM3_CH2 (TIM_TISEL_TI2SEL_1) TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) RTC_CR_FMT RTC_CR_FMT_Msk __HAL_RCC_I2C4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_I2C4AMEN) USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) HAL_QSPI_ERROR_DMA 0x00000004U CEC_IER_BREIE CEC_IER_BREIE_Msk FLASH_OPTSR_IWDG1_SW FLASH_OPTSR_IWDG1_SW_Msk HRTIM_EEFR1_EE1LTCH_Pos (0U) __HAL_LTDC_LAYER_ENABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR |= (uint32_t)LTDC_LxCR_LEN) MDMA_SOURCE_BURST_64BEATS ((uint32_t)MDMA_CTCR_SBURST_1 | (uint32_t)MDMA_CTCR_SBURST_2) USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) HRTIM_TIMISR_CPPSTAT_Pos (16U) OPAMP_CSR_VPSEL_1 (0x2UL << OPAMP_CSR_VPSEL_Pos) SWPMI_ICR_CRXOVRF_Msk (0x1UL << SWPMI_ICR_CRXOVRF_Pos) SYSCFG_PMCR_PC2SO_Pos (26U) ETH_MACMDIOAR_NTC_Pos (12U) SAI_PDMDLY_DLYM4L_1 (0x2UL << SAI_PDMDLY_DLYM4L_Pos) DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) SDMMC_STA_DABORT_Pos (11U) SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos) HRTIM_ADC4R_AD4EEV6 HRTIM_ADC4R_AD4EEV6_Msk JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos) SPI_I2SCFGR_I2SDIV_Msk (0xFFUL << SPI_I2SCFGR_I2SDIV_Pos) ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) ETH_MACVIR_VLC ETH_MACVIR_VLC_Msk TIM_GROUPCH5_NONE 0x00000000U MDMA_GISR0_GIF7_Pos (7U) USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) HRTIM_TIMDIER_RST2DE HRTIM_TIMDIER_RST2DE_Msk __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC->CFGR & RCC_CFGR_SWS)) SYSCFG_CFGR_SRAM1L_Msk (0x1UL << SYSCFG_CFGR_SRAM1L_Pos) USART_CR1_DEAT USART_CR1_DEAT_Msk HRTIM_BDMUPR_MCMP3 HRTIM_BDMUPR_MCMP3_Msk SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk TIM_CCMR3_OC5M_1 (0x2UL << TIM_CCMR3_OC5M_Pos) SPI_TIMODE_DISABLE (0x00000000UL) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE HRTIM_TIMISR_CMP4 HRTIM_TIMISR_CMP4_Msk OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 HRTIM_RSTCR_TIMECMP2_Pos (29U) TIM_TISEL_TI3SEL_3 (0x8UL << TIM_TISEL_TI3SEL_Pos) ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk FDCAN_NDAT2_ND34 FDCAN_NDAT2_ND34_Msk OPAMP2_CSR_OPAEN_Msk (0x1UL << OPAMP2_CSR_OPAEN_Pos) RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) USART_PRESC_PRESCALER_Msk (0xFUL << USART_PRESC_PRESCALER_Pos) ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) FDCAN_TTTMC_TME_Pos (16U) __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) QUADSPI_AR_ADDRESS_Pos (0U) HRTIM_CR1_ADC3USRC HRTIM_CR1_ADC3USRC_Msk SPI_CFG2_SP_0 (0x1UL << SPI_CFG2_SP_Pos) SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk MDMA_CESR_TEA MDMA_CESR_TEA_Msk HRTIM_BMTRGR_TACMP2 HRTIM_BMTRGR_TACMP2_Msk USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE SPI_CRC_LENGTH_28BIT (0x001B0000UL) RCC_IT_HSI14 RCC_IT_HSI14RDY IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) EXTI_EMR2_EM39_Msk (0x1UL << EXTI_EMR2_EM39_Pos) DMA2D_IFCR_CTCIF_Pos (1U) HRTIM_CPT2CR_SWCPT_Pos (0U) EXTI_EMR1_EM26_Pos (26U) DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN); UNUSED(tmpreg); } while(0) SYSCFG_CFGR_FLASHL_Pos (3U) RCC_PLLMUL_48 RCC_PLL_MUL48 __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) HRTIM_TIMICR_CPT1C HRTIM_TIMICR_CPT1C_Msk USB_OTG_CORE_ID_300A 0x4F54300AU FLASH_FLAG_WRPERR_BANK1 FLASH_SR_WRPERR SAI_PDMDLY_DLYM1R_Msk (0x7UL << SAI_PDMDLY_DLYM1R_Pos) SCnSCB_ACTLR_FPEXCODIS_Pos 10U SDMMC_DATABLOCK_SIZE_32B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2) TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) RCC_PLLCFGR_PLL3RGE_Pos (10U) FMC_ACCESS_MODE_A (0x00000000U) RCC_DFSDM1CLKSOURCE_D2PCLK1 (0x00000000U) TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) GPIO_IDR_ID14_Pos (14U) ADC_OFR2_OFFSET2_13 (0x0002000UL << ADC_OFR2_OFFSET2_Pos) DMAMUX_RGCFR_COF5 DMAMUX_RGCFR_COF5_Msk RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) HRTIM_EECR2_EE8SNS_Pos (15U) RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 HRTIM_TIMDIER_CMP2DE_Pos (17U) __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) HRTIM_ADC4R_AD4TBC4_Msk (0x1UL << HRTIM_ADC4R_AD4TBC4_Pos) RCC_APB4ENR_LPUART1EN_Pos (3U) IS_SYSCFG_SWITCH_STATE(STATE) ((((STATE) & SYSCFG_SWITCH_PA0_OPEN) == SYSCFG_SWITCH_PA0_OPEN) || (((STATE) & SYSCFG_SWITCH_PA0_CLOSE) == SYSCFG_SWITCH_PA0_CLOSE) || (((STATE) & SYSCFG_SWITCH_PA1_OPEN) == SYSCFG_SWITCH_PA1_OPEN) || (((STATE) & SYSCFG_SWITCH_PA1_CLOSE) == SYSCFG_SWITCH_PA1_CLOSE) || (((STATE) & SYSCFG_SWITCH_PC2_OPEN) == SYSCFG_SWITCH_PC2_OPEN) || (((STATE) & SYSCFG_SWITCH_PC2_CLOSE) == SYSCFG_SWITCH_PC2_CLOSE) || (((STATE) & SYSCFG_SWITCH_PC3_OPEN) == SYSCFG_SWITCH_PC3_OPEN) || (((STATE) & SYSCFG_SWITCH_PC3_CLOSE) == SYSCFG_SWITCH_PC3_CLOSE)) FDCAN_IE_TCE FDCAN_IE_TCE_Msk __HAL_RCC_JPGDEC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) != 0U) HAL_TICK_FREQ_DEFAULT __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) == 0U) HRTIM_CPT1CR_TA1RST_Pos (13U) RCC_CICR_PLL2RDYC_Msk (0x1UL << RCC_CICR_PLL2RDYC_Pos) HRTIM_CPT1CR_TIMECMP1 HRTIM_CPT1CR_TIMECMP1_Msk HRTIM_TIMDIER_UPDDE_Msk (0x1UL << HRTIM_TIMDIER_UPDDE_Pos) SYSCFG_PKGR_PKG_Msk (0xFUL << SYSCFG_PKGR_PKG_Pos) RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) RCC_AHB4ENR_GPIOCEN_Msk (0x1UL << RCC_AHB4ENR_GPIOCEN_Pos) LTDC_CDSR_HDES_Pos (1U) RCC_APB1LENR_HDMICECEN_Pos RCC_APB1LENR_CECEN_Pos HAL_FLASH_ERROR_SNECC_BANK2 FLASH_FLAG_SNECCERR_BANK2 BDMA_IFCR_CHTIF2 BDMA_IFCR_CHTIF2_Msk MDMA_CTCR_DINC_1 (0x2UL << MDMA_CTCR_DINC_Pos) HRTIM_CPT1CR_SWCPT_Msk (0x1UL << HRTIM_CPT1CR_SWCPT_Pos) SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos) IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL) RCC_APB1LENR_TIM5EN_Pos (3U) HRTIM_RSTBR_TIMCCMP1_Pos (22U) HRTIM_FLTINR1_FLT1LCK HRTIM_FLTINR1_FLT1LCK_Msk USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) FMC_WAIT_TIMING_BEFORE_WS (0x00000000U) FDCAN_TTIR_AW_Pos (17U) HSEM_C1ISR_ISF18_Msk (0x1UL << HSEM_C1ISR_ISF18_Pos) RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) __ATOMIC_ACQUIRE 2 DMA2D_NLR_PL_Pos (16U) __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) == 0U) FDCAN_NDAT1_ND20_Pos (20U) GPIO_BSRR_BR3_Pos (19U) HRTIM_ADC1R_AD1TEC2_Msk (0x1UL << HRTIM_ADC1R_AD1TEC2_Pos) MDMA_GISR0_GIF10_Pos (10U) JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos) __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) != 0U) RCC_IT_PLLRDY (0x00000040U) HRTIM_RSTCR_TIMACMP1_Msk (0x1UL << HRTIM_RSTCR_TIMACMP1_Pos) __HAL_I2C_GENERATE_START I2C_GENERATE_START DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) OB_BOR_LEVEL3 (FLASH_OPTSR_BOR_LEV_1 | FLASH_OPTSR_BOR_LEV_0) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk MDMA_CTBR_DBUS_Msk (0x1UL << MDMA_CTBR_DBUS_Pos) UART_PRESCALER_DIV128 0x0000000AU ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) ETH_MACTSEACR_OSTEAC_Msk (0xFFFFFFFFUL << ETH_MACTSEACR_OSTEAC_Pos) IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2)) IS_RCC_PLL3CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL3_DIVP) || ((VALUE) == RCC_PLL3_DIVQ) || ((VALUE) == RCC_PLL3_DIVR)) DMAMUX_CSR_SOF11_Pos (11U) USART_ISR_CMF USART_ISR_CMF_Msk ETH_MTLTQDR_TRCSTS_READ ((uint32_t)0x00000002) HRTIM_FLTINR1_FLT3E_Msk (0x1UL << HRTIM_FLTINR1_FLT3E_Pos) EXTI_FTSR2_TR51 EXTI_FTSR2_TR51_Msk FDCAN_RXF1S_F1FL_Msk (0x7FUL << FDCAN_RXF1S_F1FL_Pos) USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) PWR_WKUPEPR_WKUPP4_Pos (11U) MDMA_DEST_BURST_32BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_2) ETH_MACTFCR_TFE ETH_MACTFCR_TFE_Msk SYSCFG_SWITCH_PA0_OPEN SYSCFG_PMCR_PA0SO __HAL_RCC_HRTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) != 0U) SPI_SR_TXP_Msk (0x1UL << SPI_SR_TXP_Pos) __ARM_ARCH_PROFILE __UINT8_TYPE__ unsigned char I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN); UNUSED(tmpreg); } while(0) DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos) SYSCFG_EXTICR2_EXTI7_PI ((uint32_t)0x00008000) EXTI_RTSR3_TR86_Msk (0x1UL << EXTI_RTSR3_TR86_Pos) DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) CRC_DR_DR CRC_DR_DR_Msk RCC_PERIPHCLK_SPI1 RCC_PERIPHCLK_SPI123 FDCAN_TTIE_TXUE_Msk (0x1UL << FDCAN_TTIE_TXUE_Pos) IS_SPI_UNDERRUN_DETECTION(MODE) (((MODE) == SPI_UNDERRUN_DETECT_BEGIN_DATA_FRAME) || ((MODE) == SPI_UNDERRUN_DETECT_END_DATA_FRAME) || ((MODE) == SPI_UNDERRUN_DETECT_BEGIN_ACTIVE_NSS)) __ARM_FEATURE_BF16_VECTOR_ARITHMETIC M_IVLN10 0.43429448190325182765 HRTIM_RSTR_TIMCCMP4_Pos (24U) __SSP_FORTIFY_LEVEL 0 RTC_DR_DU_Pos (0U) FLASH_CRC_SECTORS FLASH_CRCCR_CRC_BY_SECT DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL) RCC_PLLMUL_12 RCC_PLL_MUL12 DBGMCU_APB1LFZ1_DBG_I2C3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C3_Pos) EXTI_D3PMR2_MR52_Msk (0x1UL << EXTI_D3PMR2_MR52_Pos) LTDC_IRQn EXTI_TARGET_MSK_CPU1 (0x02UL << EXTI_TARGET_SHIFT) HAL_LTDC_ERROR_FU 0x00000002U APB1HFZ1 __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE HRTIM_CPT1CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV9CPT_Pos) EXTI_EMR1_EM31_Pos (31U) SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) IS_RCC_STOP_KERWAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_CSI) || ((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_HSI)) RCC_D3AMR_VREFAMEN_Msk (0x1UL << RCC_D3AMR_VREFAMEN_Pos) TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) SPI_UNDERRUN_BEHAV_LAST_RECEIVED SPI_CFG1_UDRCFG_0 TIM1_AF1_BKINE_Pos (0U) HRTIM_ODSR_TD2ODS HRTIM_ODSR_TD2ODS_Msk __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C3RST) MDMA_CTCR_SINCOS_0 (0x1UL << MDMA_CTCR_SINCOS_Pos) HSEM_C1IER_ISE25 HSEM_C1IER_ISE25_Msk LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE USE_HAL_SPI_REGISTER_CALLBACKS 0U IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos) RCC_APB4_DIV4 RCC_D3CFGR_D3PPRE_DIV4 __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI2LPEN) ETH_MACRWUPFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUPFR_D_Pos) JPEG_CONFR4_HSF_Pos (12U) __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 SCB_CCSIDR_WA_Pos 28U GPIO_AFRH_AFSEL13_Pos (20U) ADC_CALFACT2_LINCALFACT_8 (0x00000100UL << ADC_CALFACT2_LINCALFACT_Pos) MDMA_GISR0_GIF0_Pos (0U) TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) EXTI_LINE_20 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x14U) DMA2D_OCOLR_RED_4_Msk (0xFUL << DMA2D_OCOLR_RED_4_Pos) HRTIM_RST2R_EXTVNT2 HRTIM_RST2R_EXTVNT2_Msk DCMI_CR_LSM_Pos (19U) ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) IS_LTDC_CFBLL(__CFBLL__) ((__CFBLL__) <= LTDC_COLOR_FRAME_BUFFER) I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE RCC_RSR_PORRSTF RCC_RSR_PORRSTF_Msk SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos) USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) HRTIM_CMP1CR_CMP1CR_Pos (0U) SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) HRTIM_CPT1CR_TIMDCMP2_Pos (27U) SPI_CFG2_AFCNTR SPI_CFG2_AFCNTR_Msk ETH_MACHWF0R_HDSEL ETH_MACHWF0R_HDSEL_Msk FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) USART_ISR_CTS USART_ISR_CTS_Msk __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG() (EXTI_D1->PR1 = RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) EXTI_RTSR1_TR_Pos (0U) QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk HRTIM1_TIMC_BASE (HRTIM1_BASE + 0x00000180UL) __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET RTC_TSTR_HT RTC_TSTR_HT_Msk ETH_MACL3L4CR_L4DPM_Msk (0x1UL << ETH_MACL3L4CR_L4DPM_Pos) RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) ETH_MACIVIR_VLC_VLANTAGINSERT ETH_MACIVIR_VLC_VLANTAGINSERT_Msk ETH_MACCR_SARC_REPADDR1 ETH_MACCR_SARC_REPADDR1_Msk RTC_TSDR_MU_Pos (8U) FDCAN_TXBC_NDTB_Pos (16U) RTC_ISR_SHPF_Pos (3U) ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk PWR_WKUPEPR_WKUPEN_Pos (0U) DLYB_CFGR_LNG_Pos (16U) FDCAN_TTIE_AWE_Msk (0x1UL << FDCAN_TTIE_AWE_Pos) TIM_TIM8_ETR_ADC3_AWD3 TIM8_AF1_ETRSEL_3 DMAMUX2_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel2_BASE) BDMA_ISR_GIF7 BDMA_ISR_GIF7_Msk MDIOS_CR_EIE MDIOS_CR_EIE_Msk DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos) HRTIM_EEFR1_EE4FLTR_3 (0x8UL << HRTIM_EEFR1_EE4FLTR_Pos) USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) FLASH_CCR_CLR_EOP_Pos (16U) HRTIM_MDIER_MCMP2DE_Msk (0x1UL << HRTIM_MDIER_MCMP2DE_Pos) USE_HAL_RNG_REGISTER_CALLBACKS 0U __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) != 0U) HRTIM_ADC4R_AD4EEV8_Pos (7U) PWR_PVD_MODE_NORMAL (0x00000000U) RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk BDMA_ISR_GIF5 BDMA_ISR_GIF5_Msk EXTI_IMR2_IM46_Pos (14U) PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY_Msk RCC_PERIPHCLK_SDMMC (0x00010000U) DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE DMA_FLAG_DMEIF0_4 ((uint32_t)0x00000004U) TIM1_AF1_BKCMP2P_Msk (0x1UL << TIM1_AF1_BKCMP2P_Pos) BDMA_FLAG_GL4 ((uint32_t)0x00010000) HRTIM_CPT2CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP1_Pos) RCC_IT_CSSHSE RCC_IT_CSS BDMA_ISR_GIF3 BDMA_ISR_GIF3_Msk EXTI_LINE_67 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x03U) FMC_BCRx_WAITCFG_Pos (11U) TIM17_AF1_BKINE TIM17_AF1_BKINE_Msk PWR_WKUPFR_WKUPF3 PWR_WKUPFR_WKUPF3_Msk PWR_PVD_MODE_IT_RISING_FALLING (0x00010003U) USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) RTC_ALRMBR_MSK4_Pos (31U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 DMA_LIFCR_CHTIF3_Pos (26U) SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos) SDMMC_ICR_ACKFAILC SDMMC_ICR_ACKFAILC_Msk RCC_PLLCKSELR_PLLSRC_NONE RCC_PLLCKSELR_PLLSRC_NONE_Msk BDMA_ISR_GIF1 BDMA_ISR_GIF1_Msk GPIO_AF9_SPDIF ((uint8_t)0x09) ETH_MACVTR_VL_VID_Pos (0U) IS_MDMA_BLOCK_COUNT(__COUNT__) (((__COUNT__) > 0U ) && ((__COUNT__) <= 4096U)) SWPMI_ICR_CRDYF_Msk (0x1UL << SWPMI_ICR_CRDYF_Pos) DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM15) || ((__INSTANCE__) == TIM8)) RCC_RSR_WWDG1RSTF_Msk (0x1UL << RCC_RSR_WWDG1RSTF_Pos) EXTI_D3PCR1L_PCS13 EXTI_D3PCR1L_PCS13_Msk SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) DBGMCU_APB4FZ1_DBG_LPTIM2 DBGMCU_APB4FZ1_DBG_LPTIM2_Msk RCC_AHB4LPENR_CRCLPEN_Pos (19U) HRTIM_EEFR2_EE7FLTR HRTIM_EEFR2_EE7FLTR_Msk __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE RCC_AHB4LPENR_GPIOGLPEN RCC_AHB4LPENR_GPIOGLPEN_Msk RCC_D3CCIPR_ADCSEL_Pos (16U) I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) BDMA_CCR_TEIE BDMA_CCR_TEIE_Msk DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ (0U << 1) M_TWOPI (M_PI * 2.0) JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk HRTIM_MDIER_MCMP4IE_Msk (0x1UL << HRTIM_MDIER_MCMP4IE_Pos) RTC_BKP9R_Pos (0U) DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk RCC_D3CCIPR_LPUART1SEL_0 (0x1UL << RCC_D3CCIPR_LPUART1SEL_Pos) __STM32H7xx_HAL_VERSION_MAIN (0x01UL) ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) == 0U) HRTIM_FLTINR1_FLT4SRC_Pos (26U) HRTIM_TIMICR_REPC_Pos (4U) HRTIM_ADC3R_AD3MC4_Pos (3U) RCC_CRRCR_HSI48CAL_2 (0x004UL << RCC_CRRCR_HSI48CAL_Pos) PWR_CPUCR_CSSF_Pos (9U) MDMA_CISR_CRQA MDMA_CISR_CRQA_Msk HSEM_C1ICR_ISC24 HSEM_C1ICR_ISC24_Msk USB_OTG_GINTMSK_RSTDEM_Pos (23U) DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk RCC_APB2RSTR_TIM1RST_Pos (0U) ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) RCC_APB2RSTR_SAI1RST_Pos (22U) BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB SDMMC_MASK_CKSTOPIE_Msk (0x1UL << SDMMC_MASK_CKSTOPIE_Pos) TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) TIM15_AF1_BKDF1BK2E_Pos (8U) _INT32_T_DECLARED  TIM_TIM24_TI1_GPIO 0x00000000U HSEM_C1ICR_ISC9_Msk (0x1UL << HSEM_C1ICR_ISC9_Pos) __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM12LPEN) __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) != 0U) PWR_AVD_MODE_IT_RISING_FALLING (0x00010003U) PWR_WKUPEPR_WKUPPUPD6_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD6_Pos) MDIOS_SR_TERF MDIOS_SR_TERF_Msk RCC_D2CCIP1R_FDCANSEL RCC_D2CCIP1R_FDCANSEL_Msk RCC_AHB3ENR_DMA2DEN_Pos (4U) ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) RCC_AHB1LPENR_USB2OTGFSULPILPEN RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_FLTINR1_FLT4E HRTIM_FLTINR1_FLT4E_Msk HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) SYSCFG_UR7_SAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SAEND_BANK1_Pos) DBGMCU_TypeDef OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos) UART_STOPBITS_0_5 USART_CR2_STOP_0 __HAL_RCC_SWPMI1_CONFIG(__SWPMI1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__)) MDMA_CISR_TCIF_Pos (4U) HRTIM_BMTRGR_OCHPEV_Pos (31U) ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk __FLT64_DIG__ 15 USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) MDMA_SOURCE_BURST_4BEATS ((uint32_t)MDMA_CTCR_SBURST_1) DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) DCMI_ESCR_LSC_Pos (8U) FDCAN_TTILS_ELCS FDCAN_TTILS_ELCS_Msk DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) ADC_CDR2_RDATA_ALT_Msk (0xFFFFFFFFUL << ADC_CDR2_RDATA_ALT_Pos) COMP_CFGRx_BLANKING_1 (0x2UL << COMP_CFGRx_BLANKING_Pos) LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk __HAL_DBGMCU_UnFreeze_TIM13() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM13)) EXC_RETURN_HANDLER (0xFFFFFFF1UL) USART_ISR_FE_Pos (1U) FMC_SDRAM_MEM_BUS_WIDTH_32 (0x00000020U) GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk UART_IT_RXFT 0x1A7CU __CMSIS_VERSION_H  SWPMI_IER_RXBFIE_Pos (0U) GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) RTC_IT_TS RTC_CR_TSIE USB_OTG_DIEPCTL_EPDIS_Pos (30U) DMA2D_BGPFCCR_AI_Pos (20U) RCC_PLLCFGR_PLL2VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL2VCOSEL_Pos) RCC_CICR_LSERDYC_Pos (1U) RCC_SPI5CLKSOURCE_CSI RCC_SPI45CLKSOURCE_CSI USB_OTG_GPWRDN_ADPIF USB_OTG_GPWRDN_ADPIF_Msk DWT_CTRL_SYNCTAP_Pos 10U __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE RCC_APB4_DIV16 RCC_D3CFGR_D3PPRE_DIV16 DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk _POSIX_C_SOURCE HSEM_C1ICR_ISC8_Pos (8U) BDMA_IFCR_CTEIF6_Msk (0x1UL << BDMA_IFCR_CTEIF6_Pos) GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) DFSDM_FLTJDATAR_JDATA_Pos (8U) DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk RCC_RTCCLKSOURCE_LSE (0x00000100U) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk CRS_ISR_ERRF CRS_ISR_ERRF_Msk __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB HRTIM_RST1R_EXTVNT3_Pos (23U) DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) ADC_ISR_EOC_Pos (2U) tickstart RCC_CSICFGR_CSICAL_6 (0x40UL << RCC_CSICFGR_CSICAL_Pos) USART_CR1_RXFFIE_Msk (0x1UL << USART_CR1_RXFFIE_Pos) AHB1ENR PWR_WKUPEPR_WKUPP4_Msk (0x1UL << PWR_WKUPEPR_WKUPP4_Pos) HRTIM_TIMICR_RST2C_Pos (12U) HRTIM_ADC4R_AD4TBC2_Msk (0x1UL << HRTIM_ADC4R_AD4TBC2_Pos) ADC_PCSEL_PCSEL_10 (0x00400UL << ADC_PCSEL_PCSEL_Pos) HRTIM_RSTCR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP2_Pos) RCC_AHB1RSTR_USB2OTGFSRST_Msk (0x1UL << RCC_AHB1RSTR_USB2OTGFSRST_Pos) USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE __UINT64_TYPE__ long long unsigned int LTDC_IT_LI LTDC_IER_LIE TIM_CCER_CC1NP_Pos (3U) FMC_DATA_ADDRESS_MUX_DISABLE (0x00000000U) LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) USART_CR3_SCEN USART_CR3_SCEN_Msk __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 ETH_MACVIR_VLC_VLANTAGDELETE_Pos (16U) FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL) ADC_CFGR2_TROVS_Pos (9U) GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos) ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos) HRTIM_TIMDIER_DLYPRTIE_Pos (14U) DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos) DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) RCC_D1CFGR_D1CPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_D1CPRE_DIV512_Pos) HRTIM_IER_FLT5 HRTIM_IER_FLT5_Msk DMA_LIFCR_CHTIF2_Pos (20U) ETH_MACACR_ATSFC ETH_MACACR_ATSFC_Msk USE_HAL_COMP_REGISTER_CALLBACKS 0U USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) FDCAN_XIDFC_LSE_Msk (0x7FUL << FDCAN_XIDFC_LSE_Pos) TIM4_BASE (D2_APB1PERIPH_BASE + 0x0800UL) GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL) STM32H7xx_LL_SDMMC_H  ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U EXTI_LINE_47 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0FU) FMC_BWTRx_ADDHLD_Pos (4U) HRTIM_RST2R_MSTCMP4_Pos (11U) __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L FDCAN_IE_HPME_Msk (0x1UL << FDCAN_IE_HPME_Pos) IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U)) TIM_TISEL_TI3SEL_2 (0x4UL << TIM_TISEL_TI3SEL_Pos) HSEM_C1MISR_MISF26_Pos (26U) IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER ETH_MACTTSSSR_TXTSSHI ETH_MACTTSSSR_TXTSSHI_Msk RCC_PERIPHCLK_ADC (0x00080000U) HAL_PWR_MODULE_ENABLED  HRTIM_TIMICR_RST1C HRTIM_TIMICR_RST1C_Msk HRTIM_EEFR1_EE1LTCH_Msk (0x1UL << HRTIM_EEFR1_EE1LTCH_Pos) RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk IS_RCC_D1PCLK1 IS_RCC_CDPCLK1 DMA2D_BGPFCCR_ALPHA_Pos (24U) HRTIM_RSTCR_TIMBCMP1_Pos (22U) RTC_CALR_CALW16_Pos (13U) RTC_ATAMP_ASYNCPRES_RTCCLK_16 TAMP_ATCR1_ATCKSEL_2 USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk __SA_FBIT__ 15 HRTIM_RSTER_TIMDCMP1 HRTIM_RSTER_TIMDCMP1_Msk SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) TIM_TIM2_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) ETH_DMACSR_TEB_Pos (16U) ADC_OFR2_OFFSET2_16 (0x0010000UL << ADC_OFR2_OFFSET2_Pos) EXTI_LINE_46 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0EU) IS_MDMA_PRIORITY(__PRIORITY__) (((__PRIORITY__) == MDMA_PRIORITY_LOW ) || ((__PRIORITY__) == MDMA_PRIORITY_MEDIUM) || ((__PRIORITY__) == MDMA_PRIORITY_HIGH) || ((__PRIORITY__) == MDMA_PRIORITY_VERY_HIGH)) DBGMCU_APB2FZ1_DBG_TIM16_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM16_Pos) TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) ETH_MACA1HR_ADDRHI_Pos (0U) I2C_ISR_ADDR I2C_ISR_ADDR_Msk LTDC_GCR_DEPOL_Pos (29U) ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 HRTIM_EECR2_EE8POL HRTIM_EECR2_EE8POL_Msk __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN TIM_TRGO_OC1REF TIM_CR2_MMS_2 ADC_OFR1_OFFSET1_25 (0x2000000UL << ADC_OFR1_OFFSET1_Pos) FDCAN_HPMS_BIDX_Pos (0U) RCC_D3AMR_LPTIM5AMEN RCC_D3AMR_LPTIM5AMEN_Msk __HAL_RCC_ETH1MAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1MACLPEN)) CRS_ICR_SYNCOKC_Pos (0U) FMC_SDRAM_CLOCK_DISABLE (0x00000000U) OTG_FS_EP1_IN_IRQn HRTIM_RSTER_TIMBCMP1 HRTIM_RSTER_TIMBCMP1_Msk I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk HRTIM_CR1_ADC2USRC_Msk (0x7UL << HRTIM_CR1_ADC2USRC_Pos) HSE_VALUE (8000000UL) EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk SYSCFG_EXTICR2_EXTI4_PB ((uint32_t)0x00000001) USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) LPTIM3 ((LPTIM_TypeDef *) LPTIM3_BASE) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) BDMA_REQUEST_GENERATOR0 1U LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk HRTIM_RST1R_TIMEVNT5_Pos (16U) RCC_RTCCLKSOURCE_HSE_DIV61 (0x0003D300U) GPIO_AF15_EVENTOUT ((uint8_t)0x0F) SYSCFG_CFGR_SRAM4L SYSCFG_CFGR_SRAM4L_Msk USB_OTG_DIEPMSK_TOM_Pos (3U) HRTIM_ODSR_TB2ODS_Pos (3U) USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk UART_FLAG_ABRE USART_ISR_ABRE OPAMP1_CSR_CALOUT_Msk (0x1UL << OPAMP1_CSR_CALOUT_Pos) ADC_LTR_LT_Pos (0U) ETH_MACPFR_HUC_Msk (0x1UL << ETH_MACPFR_HUC_Pos) RCC_APB4LPENR_LPUART1LPEN RCC_APB4LPENR_LPUART1LPEN_Msk USB_OTG_EPNUM_Pos (0U) ETH_MTLRQDR_RRCSTS ETH_MTLRQDR_RRCSTS_Msk __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE __HAL_RTC_TAMPER_GET_SAMPLING_FREQ(__HANDLE__) ((uint32_t)(((__HANDLE__)->Instance->TAMPCR) & (RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK))) QSPI_AUTOMATIC_STOP_ENABLE ((uint32_t)QUADSPI_CR_APMS) FDCAN_TTOCN_TMG_Msk (0x1UL << FDCAN_TTOCN_TMG_Pos) IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) SDMMC_ERROR_RX_OVERRUN ((uint32_t)0x00000020U) RTC_TSDR_DT_Pos (4U) ETH_DMASBMR_MB ETH_DMASBMR_MB_Msk DMAMUX_RGSR_OF6_Pos (6U) OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 | OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE | OB_USER_SECURITY | OB_USER_IOHSLV | OB_USER_SWAP_BANK ) HRTIM_ADC2R_AD2TDC3_Msk (0x1UL << HRTIM_ADC2R_AD2TDC3_Pos) MDMA_CBNDTR_BRC_Msk (0xFFFUL << MDMA_CBNDTR_BRC_Pos) CR_HSEON_BB RCC_CR_HSEON_BB __HAL_RCC_PLLFRACN_CONFIG(__RCC_PLL1FRACN__) MODIFY_REG(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1, (uint32_t)(__RCC_PLL1FRACN__) << RCC_PLL1FRACR_FRACN1_Pos) RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL) WWDG_SR_EWIF_Pos (0U) USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk EXTI_IMR3_IM79 EXTI_IMR3_IM79_Msk USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter HRTIM_EECR2_EE10SRC_1 (0x2UL << HRTIM_EECR2_EE10SRC_Pos) SPI_CFG2_MIDI SPI_CFG2_MIDI_Msk USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE __HAL_UART_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET) MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK ETH_MACCR_IPG_56BIT ((uint32_t)0x05000000) SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos) ADC_JDR2_JDATA_22 (0x00400000UL << ADC_JDR2_JDATA_Pos) HRTIM_CR2_TERST_Pos (13U) FLASH_OPTCR_OPTSTART FLASH_OPTCR_OPTSTART_Msk __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) == 0U) ETH_MACAHR_MBC_Pos (24U) HRTIM_OUTR_POL1_Msk (0x1UL << HRTIM_OUTR_POL1_Pos) GPIO_AFRH_AFSEL8_Pos (0U) DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk OPAMP_CSR_VMSEL_Pos (5U) SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk USB_OTG_HCINT_ACK_Pos (5U) __HAL_RCC_SPI45_CONFIG(__RCC_SPI45CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__)) ETH_MTLRQOMR_RQS_Pos (20U) SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP 11U __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3) || ((INSTANCE) == I2C4)) ETH_DMACCR_DSL_128BIT ((uint32_t)0x00100000) QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk ETH_MACTSEACR_OSTEAC_Pos (0U) FMC_SWAPBMAP_SDRAM_SRAM FMC_BCR1_BMAP_0 I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)) RCC_APB1LLPENR_LPTIM1LPEN_Pos (9U) RTC_BKP9R RTC_BKP9R_Msk USE_HAL_DTS_REGISTER_CALLBACKS 0U SYSCFG_UR10_SABEG_BANK2_Pos (16U) QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk SAI_xCR1_MODE_Pos (0U) EXTI_FTSR1_TR21_Pos (21U) IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) HRTIM_CPT1CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP2_Pos) __LFRACT_IBIT__ 0 USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos) HRTIM_CPT2R_CPT2R HRTIM_CPT2R_CPT2R_Msk SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) EXTI_D3PCR2H_PCS50_Msk (0x3UL << EXTI_D3PCR2H_PCS50_Pos) RCC_APB1LENR_SPI3EN RCC_APB1LENR_SPI3EN_Msk DBGMCU_APB1LFZ1_DBG_TIM3 DBGMCU_APB1LFZ1_DBG_TIM3_Msk USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk ETH_MACLCSR_RLPIEX_Msk (0x1UL << ETH_MACLCSR_RLPIEX_Pos) PWR_CR3_USB33RDY PWR_CR3_USB33RDY_Msk ETH_MACLCSR_TLPIST ETH_MACLCSR_TLPIST_Msk TIM_BDTR_DTG_Pos (0U) SPI_CR1_CSUSP_Pos (10U) DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk GPIO_MODER_MODE2_Pos (4U) ADC1_BASE (D2_AHB1PERIPH_BASE + 0x2000UL) HRTIM_ADC2R_AD2TBPER_Msk (0x1UL << HRTIM_ADC2R_AD2TBPER_Pos) ADC_JDR3_JDATA_22 (0x00400000UL << ADC_JDR3_JDATA_Pos) MPU_REGION_SIZE_256MB ((uint8_t)0x1B) RCC_AHB1LPENR_USB1OTGHSULPILPEN RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) USB_OTG_GINTSTS_ISOODRP_Pos (14U) SYSCFG_EXTICR1_EXTI0_PA ((uint32_t)0x00000000) SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos) ETH_MACHWF0R_MACADR32SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR32SEL_Pos) __HAL_DMA_DISABLE(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~DMA_SxCR_EN) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~BDMA_CCR_EN)) EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) ETH_MTLQICSR_RXOVFIS_Pos (16U) __USACCUM_EPSILON__ 0x1P-8UHK USB_OTG_DIEPINT_TOC_Pos (3U) RTC_FLAG_SHPF RTC_ISR_SHPF QSPI_BASE (0x90000000UL) IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__) (((__CONTROL__) == UART_HWCONTROL_NONE) || ((__CONTROL__) == UART_HWCONTROL_RTS) || ((__CONTROL__) == UART_HWCONTROL_CTS) || ((__CONTROL__) == UART_HWCONTROL_RTS_CTS)) __FLT32X_HAS_DENORM__ 1 EXTI_RTSR1_TR1 EXTI_RTSR1_TR1_Msk TIM_TISEL_TI3SEL_0 (0x1UL << TIM_TISEL_TI3SEL_Pos) TIM_OCMODE_TIMING 0x00000000U USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk TIM_TIM23_TI4_COMP2 TIM_TISEL_TI4SEL_1 ETH_MACVTR_ESVL ETH_MACVTR_ESVL_Msk ITM_TCR_TSENA_Pos 1U TEST_J 1U SAI_xSR_FLVL SAI_xSR_FLVL_Msk IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE RCC_AHB2LPENR_SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN_Msk EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2 | EXTI_REG3) __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE GPIO_OSPEEDR_OSPEED9_Pos (18U) BDMA_CCR_PL_Pos (12U) FDCAN_TTOCN_SWP_Pos (2U) I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) HRTIM_CPT2CR_TD1RST_Pos (25U) SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos) I2C_GENERALCALL_DISABLE (0x00000000U) FDCAN_TXBTIE_TIE_Pos (0U) HSEM_C1IER_ISE17_Pos (17U) GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) RTC_DAYLIGHTSAVING_NONE 0x00000000u FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos) FDCAN_NDAT1_ND17 FDCAN_NDAT1_ND17_Msk ETH_MACVIR_VLTI_Pos (20U) HRTIM_RST1R_CMP3_Pos (5U) CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) HSEM_C1ICR_ISC16_Pos (16U) __HAL_MDMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CBNDTR |= ((__COUNTER__) & MDMA_CBNDTR_BNDT)) HAL_GetHalVersion _SYS_REENT_H_  RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE CoreDebug_DEMCR_MON_PEND_Pos 17U HRTIM_CPT1CR_TIMACMP2 HRTIM_CPT1CR_TIMACMP2_Msk FLASH_ACR_LATENCY_3WS (0x00000003UL) HRTIM_ADC3R_AD3MC1_Pos (0U) FDCAN_RXF0A_F0AI FDCAN_RXF0A_F0AI_Msk __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART2EN) TIM8 ((TIM_TypeDef *) TIM8_BASE) HSEM_C1ISR_ISF8_Msk (0x1UL << HSEM_C1ISR_ISF8_Pos) CRC_INPUTDATA_INVERSION_BYTE CRC_CR_REV_IN_0 FMC_SDTRx_TXSR_1 (0x2UL << FMC_SDTRx_TXSR_Pos) PWR_WKUPEPR_WKUPEN1 PWR_WKUPEPR_WKUPEN1_Msk MDMA_GISR0_GIF9_Pos (9U) HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 MPU_REGION_SIZE_2GB ((uint8_t)0x1E) USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) FDCAN_RXBC_RBSA FDCAN_RXBC_RBSA_Msk IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH) || ((INSTANCE) == GPIOI) || ((INSTANCE) == GPIOJ) || ((INSTANCE) == GPIOK)) ETH_DMAMR_INTM_0 (0x0UL << ETH_DMAMR_INTM_Pos) USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) HRTIM_SET1R_MSTCMP3_Msk (0x1UL << HRTIM_SET1R_MSTCMP3_Pos) SPDIFRX_SR_OVR_Pos (3U) EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) FMC_BCRx_WAITEN_Msk (0x1UL << FMC_BCRx_WAITEN_Pos) COMP_IRQn GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk RCC_D3AMR_RTCAMEN_Pos (16U) EXTI_LINE_81 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x11U) OB_USER_IWDG_STOP 0x0008U __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE FLASH_CCR_CLR_CRCRDERR_Pos (28U) RCC_D3CCIPR_SAI4BSEL_Msk (0x7UL << RCC_D3CCIPR_SAI4BSEL_Pos) RCC_I2C123CLKSOURCE_CSI (RCC_D2CCIP2R_I2C123SEL_0 | RCC_D2CCIP2R_I2C123SEL_1) DMA_REQUEST_TIM7_UP 70U HRTIM_CPT1CR_TIMACMP1_Pos (14U) RTC_ALARMSUBSECONDMASK_SS14_9 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3) ADC_PCSEL_PCSEL_Pos (0U) COMP_ICFR_C2IF_Pos (17U) ETH_DMASBMR_RB ETH_DMASBMR_RB_Msk RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) HRTIM_ODSR_TA2ODS HRTIM_ODSR_TA2ODS_Msk SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos) HRTIM_ADC2R_AD2TEC4_Pos (30U) DBGMCU_BASE (0x5C001000UL) __HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) != 0U) EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3)) FLASH_OPTSR_BOR_LEV_1 (0x2UL << FLASH_OPTSR_BOR_LEV_Pos) ETH_MACIER_TSIE ETH_MACIER_TSIE_Msk __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE USB_OTG_DIEPCTL_SNAK_Pos (27U) LTDC_HORIZONTALSYNC (LTDC_SSCR_HSW >> 16U) __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE __HAL_RCC_GET_UART4_SOURCE __HAL_RCC_GET_USART234578_SOURCE DMA_SxCR_PSIZE_Pos (11U) USB_OTG_DOEPMSK_BERRM_Pos (12U) GPIO_PIN_5 ((uint16_t)0x0020) FMC_BWTRx_DATAST_Pos (8U) ETH_MAC1USTCR_TIC1USCNTR ETH_MAC1USTCR_TIC1USCNTR_Msk SCB_DCCISW_SET_Pos 5U RCC_D1CFGR_D1CPRE_Msk (0xFUL << RCC_D1CFGR_D1CPRE_Pos) OPAMP1_HSOTR_TRIMHSOFFSETN OPAMP1_HSOTR_TRIMHSOFFSETN_Msk ETH_MTLQICSR_RXOVFIS ETH_MTLQICSR_RXOVFIS_Msk _SIZE_T_DEFINED  JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos) EXTI_RTSR3_TR84 EXTI_RTSR3_TR84_Msk DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos) HRTIM_SET2R_UPDATE HRTIM_SET2R_UPDATE_Msk IS_SPI_MODE(MODE) (((MODE) == SPI_MODE_SLAVE) || ((MODE) == SPI_MODE_MASTER)) SYSCFG_UR8_MESAD_BANK2_Pos (16U) RCC_USART3CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI COMP_SR_C2VAL_Pos (1U) RTC_TR_ST_Pos (4U) TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER FLASH_PRAR_PROT_AREA_START FLASH_PRAR_PROT_AREA_START_Msk SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) ADC_RESOLUTION6b ADC_RESOLUTION_6B __HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) == 0U) I2C_CR1_RXIE_Pos (2U) SYSCFG_UR2_BORH SYSCFG_UR2_BORH_Msk SYSCFG_UR7_SABEG_BANK1 SYSCFG_UR7_SABEG_BANK1_Msk RNG_CR_CED_Msk (0x1UL << RNG_CR_CED_Pos) DWT_FUNCTION_FUNCTION_Msk (0xFUL ) SAI_PDMCR_CKEN3_Msk (0x1UL << SAI_PDMCR_CKEN3_Pos) USB2_OTG_FS ((USB_OTG_GlobalTypeDef *) USB2_OTG_FS_PERIPH_BASE) DMA2D_OCOLR_ALPHA_1 DMA2D_OCOLR_ALPHA_1_Msk HRTIM_BDTUPR_TIMREP_Msk (0x1UL << HRTIM_BDTUPR_TIMREP_Pos) SDMMC_ICR_DABORTC_Pos (11U) FDCANCCU_CCFG_TQBT_Pos (0U) __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI4EN) __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR &= ~(__INTERRUPT__)) __SCHAR_WIDTH__ 8 LPLVDS_BitNumber LPLVDS_BIT_NUMBER __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET RCC_RTCCLKSOURCE_HSE_DIV24 (0x00018300U) RTC_BKP_DR12 0x0Cu FDCAN_TTGTP_CTP_Pos (16U) SCB_ICSR_RETTOBASE_Pos 11U DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk EXTI_IMR3_IM72_Pos (8U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) EXTI_D3PCR1L_PCS8 EXTI_D3PCR1L_PCS8_Msk _DEFAULT_SOURCE 1 __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) == 0U) ETH_MACMDIODR_RA_Pos (16U) ADC_CALFACT2_LINCALFACT_28 (0x10000000UL << ADC_CALFACT2_LINCALFACT_Pos) __UTQ_IBIT__ 0 __HAL_RTC_TAMPER2_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP2E)) ETH_MACVTR_ERIVLT_Msk (0x1UL << ETH_MACVTR_ERIVLT_Pos) FLASH_CRCCR_CRC_BY_SECT_Msk (0x1UL << FLASH_CRCCR_CRC_BY_SECT_Pos) ETH_MTLTQDR_PTXQ_Msk (0x7UL << ETH_MTLTQDR_PTXQ_Pos) __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) DMA_REQUEST_TIM8_CH3 49U EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk HRTIM_ADC3R_AD3TDC3 HRTIM_ADC3R_AD3TDC3_Msk ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE HAL_UART_ERROR_NONE (0x00000000U) FDCAN_PSR_DLEC FDCAN_PSR_DLEC_Msk TIM_CCMR1_OC2FE_Pos (10U) HRTIM_ADC3R_AD3TAC3_Pos (11U) ETH_MACCR_SARC_REPADDR0_Pos (28U) TPI_FIFO1_ITM1_Pos 8U HRTIM_BDTUPR_TIMRST1R HRTIM_BDTUPR_TIMRST1R_Msk RCC_AHB4ENR_ADC3EN_Msk (0x1UL << RCC_AHB4ENR_ADC3EN_Pos) IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(MODE) (((MODE) == SPI_DIRECTION_2LINES)|| ((MODE) == SPI_DIRECTION_1LINE) || ((MODE) == SPI_DIRECTION_2LINES_TXONLY)) HRTIM_RSTDR_TIMBCMP2 HRTIM_RSTDR_TIMBCMP2_Msk QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos) __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != 0U) ETH_MACIVIR_VLTI_Pos (20U) FLASH_FLAG_SNECCERR FLASH_SR_SNECCERR FDCAN_NDAT2_ND63_Msk (0x1UL << FDCAN_NDAT2_ND63_Pos) HRTIM_RSTCR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP4_Pos) HAL_LTDC_ERROR_TE 0x00000001U FDCAN_TTILS_TXUS FDCAN_TTILS_TXUS_Msk HRTIM_SET2R_EXTVNT7_Msk (0x1UL << HRTIM_SET2R_EXTVNT7_Pos) __HAL_RTC_TAMPTS_GET_STATUS(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= RTC_TIMESTAMPONTAMPERDETECTION_MASK) IS_QSPI_INTERVAL(INTERVAL) ((INTERVAL) <= QUADSPI_PIR_INTERVAL) I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) STM32H7xx_LL_FMC_H  PWR_SUPPLY_CONFIG_MASK (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS) RCC_AHB4ENR_GPIOHEN_Pos (7U) FDCANCCU_CREL_DAY_Msk (0xFFUL << FDCANCCU_CREL_DAY_Pos) USART_CR1_MME_Pos (13U) SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos) TIM_TRGO_RESET 0x00000000U HAL_UART_STATE_BUSY 0x00000024U ADC_OFR1_OFFSET1_13 (0x0002000UL << ADC_OFR1_OFFSET1_Pos) RCC_CR_HSERDY RCC_CR_HSERDY_Msk GPIO_OSPEEDR_OSPEED3_Pos (6U) ETH_MACLMIR_LSI ETH_MACLMIR_LSI_Msk RCC_CICR_PLLRDYC_Pos (6U) SDMMC_ERROR_BUSY ((uint32_t)0x20000000U) ADC_CALFACT2_LINCALFACT_21 (0x00200000UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_ADC3R_AD3EEV5_Msk (0x1UL << HRTIM_ADC3R_AD3EEV5_Pos) HRTIM_TIMISR_CPPSTAT_Msk (0x1UL << HRTIM_TIMISR_CPPSTAT_Pos) I2C4 ((I2C_TypeDef *) I2C4_BASE) RCC_D2CCIP2R_I2C123SEL_Pos (12U) MDMA_REQUEST_DMA2D_TW ((uint32_t)0x0000001AU) ETH_DMAMR_PR_8_1 ((uint32_t)0x00007000) SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos) ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos) FLASH_CRCEADD_CRC_END_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCEADD_CRC_END_ADDR_Pos) HAL_NVIC_SetPriority RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk STM32H7xx_HAL_DMA_EX_H  EXTI_SWIER1_SWIER19 EXTI_SWIER1_SWIER19_Msk __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) ETH_MACTSCR_TSCTRLSSR_Msk (0x1UL << ETH_MACTSCR_TSCTRLSSR_Pos) HRTIM_CR2_TCRST_Msk (0x1UL << HRTIM_CR2_TCRST_Pos) __HAL_SYSCFG_BREAK_BKRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_BKRAML) EXTI_PR1_PR2_Msk (0x1UL << EXTI_PR1_PR2_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) __HAL_RTC_ALARM_GET_IT(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->ISR)& (__INTERRUPT__ >> 4)) != 0U)? 1U : 0U) HRTIM_BMTRGR_TDEEV8 HRTIM_BMTRGR_TDEEV8_Msk SDMMC_DCOUNT_DATACOUNT_Pos (0U) SDMMC_DATABLOCK_SIZE_1B ((uint32_t)0x00000000U) FLASH_PROGRAMMING_DELAY_0 0x00000000U DWT_CTRL_POSTINIT_Pos 5U SPI_DATASIZE_22BIT (0x00000015UL) TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) UART_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) __HAL_RCC_ADC12_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ADC12RST)) __HAL_RCC_BDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) != 0U) GPIO_AFRL_AFSEL4_Pos (16U) ETH_MACL4AR_L4SP_Msk (0xFFFFUL << ETH_MACL4AR_L4SP_Pos) ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE HRTIM_FLTINR1_FLT3F_Msk (0xFUL << HRTIM_FLTINR1_FLT3F_Pos) FDCAN_IR_PEA_Pos (27U) HRTIM_CPT2CR_EXEV5CPT_Pos (6U) EXTI_EMR2_EM51_Pos (19U) QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos) EXTI_RTSR1_TR12_Msk (0x1UL << EXTI_RTSR1_TR12_Pos) __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE __HAL_RCC_USB2_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) == 0U) RCC_AHB1LPENR_ETH1TXLPEN_Pos (16U) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk HRTIM_FLTINR1_FLT3F_3 (0x8UL << HRTIM_FLTINR1_FLT3F_Pos) HRTIM_TIMCR_TDU HRTIM_TIMCR_TDU_Msk __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) == 0U) LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) HRTIM_BMTRGR_MSTCMP2_Pos (4U) SPDIFRX_VERR_MAJREV_Pos (4U) RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) DMA2D_AMTCR_DT_Pos (8U) WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) ETH_DMACTCR_TPBL_Msk (0x3FUL << ETH_DMACTCR_TPBL_Pos) __VFP_FP__ 1 GPIO_AF1_TIM2 ((uint8_t)0x01) ETH_MMCRCRCEPR_RXCRCERR_msk (0xFFFFFFFFUL << ETH_MMCRCRCEPR_RXCRCERR_Pos) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) QSPI_MATCH_MODE_AND 0x00000000U USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk OPAMP1_CSR_FORCEVP_Msk (0x1UL << OPAMP1_CSR_FORCEVP_Pos) ETH_MACL3L4CR_L3DAM_Msk (0x1UL << ETH_MACL3L4CR_L3DAM_Pos) CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) HSEM_C1ICR_ISC23_Msk (0x1UL << HSEM_C1ICR_ISC23_Pos) JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos) EXTI_LINE_82 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x12U) DBGMCU_APB2FZ1_DBG_TIM8_Pos (1U) __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE FDCAN_TTMLM_ENTT_Pos (16U) RCC_AHB3LPENR_DMA2DLPEN RCC_AHB3LPENR_DMA2DLPEN_Msk DMA2D_OCOLR_BLUE_3_Msk (0x1FUL << DMA2D_OCOLR_BLUE_3_Pos) RCC_PLLCFGR_PLL2VCOSEL RCC_PLLCFGR_PLL2VCOSEL_Msk HRTIM_SET1R_UPDATE_Msk (0x1UL << HRTIM_SET1R_UPDATE_Pos) ETH_MMCRIR_RXLPIUSCIS_Pos (26U) RCC_AHB4RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOGRST_Pos) ETH_MACPOCR_DRRDIS_Pos (6U) FDCAN_IR_DRX_Msk (0x1UL << FDCAN_IR_DRX_Pos) __hidden __attribute__((__visibility__("hidden"))) OB_BOOTADDR_ITCM_RAM 0x0000U PWR_WKUPFR_WKUPF2_Pos (1U) __HAL_DBGMCU_UnFreeze_LPTIM1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_LPTIM1)) RCC_APB1HLPENR_SWPMILPEN_Pos (2U) ETH_DMADSR_TPS_READING ETH_DMADSR_TPS_READING_Msk TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC)) ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING __CHAR_UNSIGNED__ 1 USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) FDCAN_NDAT1_ND19_Pos (19U) __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == 0U) MDMA_SOURCE_BURST_16BEATS ((uint32_t)MDMA_CTCR_SBURST_2) DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk HRTIM_ADC3R_AD3TCC4_Msk (0x1UL << HRTIM_ADC3R_AD3TCC4_Pos) DMA2D_CR_CEIE_Pos (13U) __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI1RST) DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos) RTC_CR_ALRAE_Pos (8U) RCC_SPDIFRXCLKSOURCE_PLL3 RCC_D2CCIP1R_SPDIFSEL_1 ETH_DMACMFCR_MFC ETH_DMACMFCR_MFC_Msk USART_ISR_ABRF USART_ISR_ABRF_Msk HSEON_BitNumber RCC_HSEON_BIT_NUMBER FMC_WAIT_SIGNAL_ENABLE (0x00002000U) __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 TIM_DMABase_ARR TIM_DMABASE_ARR EXTI_D3PMR1_MR25_Pos (24U) PWR_CR1_FLPS_Pos (9U) CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk RCC_AHB3RSTR_MDMARST_Pos (0U) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN); UNUSED(tmpreg); } while(0) __SDMMC_OPERATION_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN) ETH_MMCTSCGPR_TXSNGLCOLG_msk (0xFFFFFFFFUL << ETH_MMCTSCGPR_TXSNGLCOLG_Pos) __HAL_DBGMCU_FREEZE_I2C1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C1)) SPI_MASTER_INTERDATA_IDLENESS_14CYCLE (0x000000E0UL) SYSCFG_CFGR_ITCML SYSCFG_CFGR_ITCML_Msk FDCAN_NDAT2_ND54_Msk (0x1UL << FDCAN_NDAT2_ND54_Pos) FDCAN_CCCR_CSR FDCAN_CCCR_CSR_Msk DMA_FLAG_HTIF0_4 ((uint32_t)0x00000010U) COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 ADC_JDR3_JDATA_25 (0x02000000UL << ADC_JDR3_JDATA_Pos) FDCAN_DBTP_DBRP FDCAN_DBTP_DBRP_Msk RCC_PLL3DIVR_R3_Msk (0x7FUL << RCC_PLL3DIVR_R3_Pos) FDCAN_RXF1C_F1SA FDCAN_RXF1C_F1SA_Msk EXTI_EMR2_EM44_Pos (12U) SAI_xSR_FREQ SAI_xSR_FREQ_Msk HRTIM_BMTRGR_EEV7 HRTIM_BMTRGR_EEV7_Msk DMA2D_FGCMAR_MA_Pos (0U) HAL_DMA_ERROR_FE (0x00000002U) COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) __HAL_RCC_MDIOS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) != 0U) ETH_MACHWF0R_HDSEL_Pos (2U) __HAL_RCC_SPI2_CONFIG __HAL_RCC_SPI123_CONFIG FDCAN_IR_MRAF FDCAN_IR_MRAF_Msk RCC_AHB4ENR_GPIODEN RCC_AHB4ENR_GPIODEN_Msk HRTIM_RST1R_PER HRTIM_RST1R_PER_Msk RCC_PLL2FRACR_FRACN2_Msk (0x1FFFUL << RCC_PLL2FRACR_FRACN2_Pos) PWR ((PWR_TypeDef *) PWR_BASE) SCB_CSSELR_IND_Msk (1UL ) USB_OTG_GOTGCTL_AVALOEN_Pos (4U) LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE HRTIM_ADC2R_AD2MC3_Msk (0x1UL << HRTIM_ADC2R_AD2MC3_Pos) SPDIFRX_VERR_MAJREV_Msk (0xFUL << SPDIFRX_VERR_MAJREV_Pos) SPI_CFG1_CRCSIZE_1 (0x02UL << SPI_CFG1_CRCSIZE_Pos) USB_OTG_GINTSTS_SRQINT_Pos (30U) DMA2D ((DMA2D_TypeDef *) DMA2D_BASE) __HAL_RCC_BDMA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN); UNUSED(tmpreg); } while(0) TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 _GCC_MAX_ALIGN_T  RCC_SYSCLK_DIV4 RCC_D1CFGR_D1CPRE_DIV4 DMA1 ((DMA_TypeDef *) DMA1_BASE) LTDC_LxCLUTWR_RED_Pos (16U) RNG_CR_RNGEN RNG_CR_RNGEN_Msk DMA_FLAG_DMEIF3_7 ((uint32_t)0x01000000U) RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk HRTIM_SET2R_TIMEVNT4_Pos (15U) TIM_CHANNEL_3 0x00000008U USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk FDCAN_GFC_ANFE FDCAN_GFC_ANFE_Msk FDCAN_IR_TFE FDCAN_IR_TFE_Msk ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) HRTIM_SET2R_RESYNC HRTIM_SET2R_RESYNC_Msk EXTI_FTSR1_TR14 EXTI_FTSR1_TR14_Msk __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk RCC_D3AMR_BKPRAMAMEN RCC_D3AMR_BKPRAMAMEN_Msk USB_OTG_GINTSTS_DISCINT_Pos (29U) HRTIM_SET1R_EXTVNT4_Pos (24U) __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) HRTIM_RST2R_EXTVNT3_Msk (0x1UL << HRTIM_RST2R_EXTVNT3_Pos) SDMMC_STA_ACKTIMEOUT_Pos (24U) RTC_BKP24R RTC_BKP24R_Msk HRTIM_CPT2CR_TB1RST_Msk (0x1UL << HRTIM_CPT2CR_TB1RST_Pos) GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk SDMMC_DATABLOCK_SIZE_128B (SDMMC_DCTRL_DBLOCKSIZE_0| SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2) FDCAN_TTIE_SBCE FDCAN_TTIE_SBCE_Msk EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk EP_MPS_16 2U __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock RESERVED2 HSEM_C1MISR_MISF21 HSEM_C1MISR_MISF21_Msk CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos) GPIO_IDR_ID9_Pos (9U) MDMA_REQUEST_JPEG_INFIFO_NF ((uint32_t)0x00000012U) SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET ADC_CR_ADSTP ADC_CR_ADSTP_Msk DCMI_CR_EDM_0 ((uint32_t)0x00000400U) SPI_IFCR_CRCEC_Msk (0x1UL << SPI_IFCR_CRCEC_Pos) SystemD2Clock __HAL_RCC_PLL2CLKOUT_ENABLE(__RCC_PLL2ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk EXTI_SWIER1_SWIER0_Pos (0U) USE_HAL_GFXMMU_REGISTER_CALLBACKS 0U __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) RCC_D2CCIP2R_I2C123SEL_1 (0x2UL << RCC_D2CCIP2R_I2C123SEL_Pos) DCMI_CR_CRE_Pos (12U) ETH_MACISR_LPIIS_Msk (0x1UL << ETH_MACISR_LPIIS_Pos) HRTIM_ICR_FLT1C HRTIM_ICR_FLT1C_Msk __HAL_RCC_WWDG1_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) != 0U) DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos) ETH_DMACSR_FBE_Msk (0x1UL << ETH_DMACSR_FBE_Pos) HRTIM_ADC3R_AD3EEV4 HRTIM_ADC3R_AD3EEV4_Msk SPI_I2SCFGR_I2SMOD_Pos (0U) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk EMR2 EMR3 HRTIM_EECR1_EE1SRC HRTIM_EECR1_EE1SRC_Msk RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) ETH_MACCR_SARC_INSADDR1 ETH_MACCR_SARC_INSADDR1_Msk FMC_PATT_ATTSET_0 (0x01UL << FMC_PATT_ATTSET_Pos) HRTIM_RST1R_MSTCMP4 HRTIM_RST1R_MSTCMP4_Msk ADC_OFR3_OFFSET3_Pos (0U) UART_HWCONTROL_NONE 0x00000000U RCC_APB1LLPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM3LPEN_Pos) I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) HSEM_C1ICR_ISC14_Msk (0x1UL << HSEM_C1ICR_ISC14_Pos) PWR_WAKEUP_PIN6_LOW (PWR_WKUPEPR_WKUPP6 | PWR_WKUPEPR_WKUPEN6) ADC_DIFSEL_DIFSEL_Msk (0xFFFFFUL << ADC_DIFSEL_DIFSEL_Pos) RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET HRTIM_SET2R_MSTCMP2_Msk (0x1UL << HRTIM_SET2R_MSTCMP2_Pos) EXTI_FALLING_EDGE ((uint32_t)0x00200000) GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) RTC_TAMPCR_TAMP3MF_Pos (24U) DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) HRTIM_ADC1R_AD1TARST_Msk (0x1UL << HRTIM_ADC1R_AD1TARST_Pos) SDMMC_POWER_VSWITCHEN SDMMC_POWER_VSWITCHEN_Msk IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) RAMECC_IER_GECCDEBWIE_Pos (3U) EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk UART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN LPTIM_ICR_UPCF_Pos (5U) SYSCFG_UR3_BOOT_ADD1 SYSCFG_UR3_BOOT_ADD1_Msk SCB_HFSR_FORCED_Pos 30U TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 WCHAR_MAX (__WCHAR_MAX__) ETH_MACVTR_EDVLP ETH_MACVTR_EDVLP_Msk ADC_JDR2_JDATA_9 (0x00000200UL << ADC_JDR2_JDATA_Pos) ETH_MACVTR_VL_Pos (0U) HRTIM_CPT2CR_EXEV8CPT HRTIM_CPT2CR_EXEV8CPT_Msk ETH_MMCRIMR_RXLPITRCIM_Pos (27U) HRTIM_IER_FLT4_Msk (0x1UL << HRTIM_IER_FLT4_Pos) RCC_CRS_SYNC_SOURCE_PIN (0x00000000U) USB_OTG_DOEPINT_AHBERR_Pos (2U) MDMA_Channel7 ((MDMA_Channel_TypeDef *)MDMA_Channel7_BASE) ADC_CFGR2_RSHIFT4_Msk (0x1UL << ADC_CFGR2_RSHIFT4_Pos) MDMA_REQUEST_DMA2_Stream0_TC ((uint32_t)0x00000008U) SCB_AIRCR_VECTKEYSTAT_Pos 16U EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk ETH_MACTSCR_TSINIT_Msk (0x1UL << ETH_MACTSCR_TSINIT_Pos) RTC_ALRMBR_PM_Pos (22U) __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) FMC_BCRx_CPSIZE_Msk (0x7UL << FMC_BCRx_CPSIZE_Pos) __HAL_RCC_LPTIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) == 0U) EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk __int_least32_t_defined 1 SDMMC_STA_DPSMACT SDMMC_STA_DPSMACT_Msk IS_RCC_SPI2CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PIN)) LSE_STARTUP_TIMEOUT (5000UL) USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) RTC_DR_MT RTC_DR_MT_Msk SPI_DATASIZE_31BIT (0x0000001EUL) HRTIM_ADC1R_AD1TAPER HRTIM_ADC1R_AD1TAPER_Msk USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) == 0U) HRTIM_MCR_TCCEN_Msk (0x1UL << HRTIM_MCR_TCCEN_Pos) SYSCFG_UR11_SAEND_BANK2 SYSCFG_UR11_SAEND_BANK2_Msk QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk RCC_CFGR_MCO1_Msk (0x7UL << RCC_CFGR_MCO1_Pos) IS_SPI_UNDERRUN_BEHAVIOUR(MODE) (((MODE) == SPI_UNDERRUN_BEHAV_REGISTER_PATTERN) || ((MODE) == SPI_UNDERRUN_BEHAV_LAST_RECEIVED) || ((MODE) == SPI_UNDERRUN_BEHAV_LAST_TRANSMITTED)) BDCR_BDRST_BB RCC_BDCR_BDRST_BB EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk GPIO_ODR_OD12_Pos (12U) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET SYSCFG_EXTICR2_EXTI4_PC ((uint32_t)0x00000002) LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos) ADC_JDR2_JDATA_21 (0x00200000UL << ADC_JDR2_JDATA_Pos) RCC_APB3_DIV4 RCC_D1CFGR_D1PPRE_DIV4 GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) PWR_BATTERY_CHARGING_RESISTOR_1_5 PWR_CR3_VBRS RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk HRTIM_RST2R_EXTVNT9 HRTIM_RST2R_EXTVNT9_Msk EXTI_SWIER3_SWIER86_Pos (22U) FDCAN_TTIR_TXO_Pos (11U) HRTIM_ADC3R_AD3EEV3 HRTIM_ADC3R_AD3EEV3_Msk __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() DMA_REQUEST_SWPMI_TX 92U GPIO_AFRL_AFSEL7_Pos (28U) DWT_CTRL_NOPRFCNT_Pos 24U USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk RCC_D2CCIP1R_SAI1SEL_0 (0x1UL << RCC_D2CCIP1R_SAI1SEL_Pos) ETH_MACPOCR_ASYNCEN ETH_MACPOCR_ASYNCEN_Msk SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk FDCAN_TTCSM_CSM FDCAN_TTCSM_CSM_Msk STM32H7xx_HAL_LTDC_EX_H  __HAL_LTDC_VERTICAL_BLANKING_RELOAD_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_VBR) ETH_MACPFR_RA ETH_MACPFR_RA_Msk ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk HSEM_C1MISR_MISF29_Msk (0x1UL << HSEM_C1MISR_MISF29_Pos) SPI_PHASE_1EDGE (0x00000000UL) JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos) ETH_DMACRCR_RPBL_Msk (0x3FUL << ETH_DMACRCR_RPBL_Pos) EXTI_EMR3_EM67_Msk (0x1UL << EXTI_EMR3_EM67_Pos) UINT64_MAX (__UINT64_MAX__) __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U) DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk BDMA_ISR_GIF4_Pos (16U) FLASH_SR_SNECCERR FLASH_SR_SNECCERR_Msk SWPMI_IER_TXBEIE_Msk (0x1UL << SWPMI_IER_TXBEIE_Pos) DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) ADC_JDR3_JDATA_10 (0x00000400UL << ADC_JDR3_JDATA_Pos) TIM_FLAG_CC6 TIM_SR_CC6IF I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk ETH_MACMDIOAR_CR_DIV16AR ETH_MACMDIOAR_CR_DIV16AR_Msk CSICFGR ETH_MACL3L4CR_L3DAIM_Pos (5U) EXTI_LINE_32 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) RCC_APB1LRSTR_USART2RST_Pos (17U) HRTIM_SET2R_MSTCMP1_Pos (8U) __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) HRTIM_EECR2_EE9SNS_Pos (21U) SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos) SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE OPAMP2_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETP_Pos) __ULLACCUM_IBIT__ 32 GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) GPIO_AF2_TIM12 ((uint8_t)0x02) GPIO_OSPEEDR_OSPEED13_Pos (26U) BDMA_Channel1 ((BDMA_Channel_TypeDef *) BDMA_Channel1_BASE) RCC_SPI6CLKSOURCE_PLL3 RCC_D3CCIPR_SPI6SEL_1 DMA_SxPAR_PA DMA_SxPAR_PA_Msk ETH_MMCTPCGR_TXPKTG ETH_MMCTPCGR_TXPKTG_msk PWR_REGULATOR_VOLTAGE_SCALE1 (PWR_D3CR_VOS_1 | PWR_D3CR_VOS_0) GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk ETH_MACRXTXSR_LCOL ETH_MACRXTXSR_LCOL_Msk EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk OPAMP2_CSR_PGGAIN_3 (0x8UL << OPAMP2_CSR_PGGAIN_Pos) DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) SAI_xCR1_MCKDIV_Msk (0x3FUL << SAI_xCR1_MCKDIV_Pos) SWPMI_OR_CLASS_Pos (1U) SPI_CFG1_DSIZE_1 (0x02UL << SPI_CFG1_DSIZE_Pos) __HAL_RCC_VREF_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_VREFLPEN) RCC_AHB2LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM1LPEN_Pos) RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) DLYB_CFGR_UNIT_5 (0x20UL << DLYB_CFGR_UNIT_Pos) __LFRACT_FBIT__ 31 DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk ADC_OFR1_OFFSET1_16 (0x0010000UL << ADC_OFR1_OFFSET1_Pos) GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) TIM17_AF1_BKCMP1P_Msk (0x1UL << TIM17_AF1_BKCMP1P_Pos) GPIO_IDR_ID11_Pos (11U) HRTIM_RST2R_TIMEVNT7 HRTIM_RST2R_TIMEVNT7_Msk DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk RCC_USART3CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI FDCAN_CREL_STEP_Msk (0xFUL << FDCAN_CREL_STEP_Pos) DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk FDCAN_TTIR_TTMI FDCAN_TTIR_TTMI_Msk ETH_MAC_ADDR0 (0x02UL) HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC ETH_MMCRFCECR 0x00000194U SDMMC_ERROR_DMA ((uint32_t)0x40000000U) FLASH_ACR_LATENCY_10WS (0x0000000AUL) ETH_MACCR_IPG_96BIT ((uint32_t)0x00000000) HRTIM_RST1R_CMP2 HRTIM_RST1R_CMP2_Msk ETH_MACATSSR_AUXTSHI ETH_MACATSSR_AUXTSHI_Msk USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) RAMECC_SR_DEBWDF_Msk (0x1UL << RAMECC_SR_DEBWDF_Pos) EXTI_IMR3_IM70 EXTI_IMR3_IM70_Msk USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) HRTIM_CR1_TBUDIS_Pos (2U) CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk ETH_MACIVIR_VLC_VLANTAGDELETE_Pos (16U) __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED RTC_ATAMP_2 1u __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != 0U) DMAMUX_CxCR_NBREQ_Pos (19U) __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) FDCAN_IE_TCE_Pos (9U) LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) HRTIM_EECR3_EE9F_3 (0x8UL << HRTIM_EECR3_EE9F_Pos) HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase HRTIM_TIMDIER_SET2IE_Msk (0x1UL << HRTIM_TIMDIER_SET2IE_Pos) MDMA_Channel13 ((MDMA_Channel_TypeDef *)MDMA_Channel13_BASE) SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk HSEM_C1ISR_ISF12 HSEM_C1ISR_ISF12_Msk __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) GPIO_BSRR_BR0_Pos (16U) DLYB_CFGR_SEL_2 (0x3UL << DLYB_CFGR_SEL_Pos) __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) == 0U) FDCAN_NDAT2_ND63_Pos (31U) CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) HRTIM_EECR3_EE10F HRTIM_EECR3_EE10F_Msk ETH_MACRFCR_UP_Pos (1U) HRTIM_ADC3R_AD3MC3_Pos (2U) PWR_FLAG_WKUP5 PWR_WKUPCR_WKUPC5 __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg = 0x00; if((__REGULATOR__) == PWR_REGULATOR_VOLTAGE_SCALE0) { MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); SET_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); } else { CLEAR_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); } UNUSED(tmpreg); } while(0) ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) RCC_LPTIM3CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP FDCAN_SIDFC_LSS FDCAN_SIDFC_LSS_Msk LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk FDCAN_TXBRP_TRP FDCAN_TXBRP_TRP_Msk FLASH_SR_CRC_BUSY FLASH_SR_CRC_BUSY_Msk COMP_CFGRx_HYST_Pos (8U) RCC_APB1LRSTR_TIM3RST_Pos (1U) SDMMC_STA_DCRCFAIL_Pos (1U) JPEG_CONFR6_HSF_Pos (12U) HRTIM_SET2R_TIMEVNT1 HRTIM_SET2R_TIMEVNT1_Msk ETH_MACVIR_VLC_VLANTAGREPLACE_Pos (16U) QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos) DAC_CR_MAMP1_Pos (8U) RCC_APB1LLPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C2LPEN_Pos) RCC_SPI3CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 ETH_MACLCSR_PLS_Msk (0x1UL << ETH_MACLCSR_PLS_Pos) TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) HRTIM_FLTINR2_FLTSD_Msk (0x3UL << HRTIM_FLTINR2_FLTSD_Pos) SYSCFG_EXTICR3_EXTI9_PK ((uint32_t)0x000000A0) PWR_CR1_PLS_Pos (5U) JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) USB_OTG_DEACHINT_IEP1INT_Pos (1U) SYSCFG_EXTICR4_EXTI14_Pos (8U) DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) PWR_WKUPEPR_WKUPPUPD3 PWR_WKUPEPR_WKUPPUPD3_Msk TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk HAL_MDMA_ERROR_NONE ((uint32_t)0x00000000U) ETH_MACRXTXSR_LCARR_Pos (2U) RCC_D3CCIPR_SPI6SEL_0 (0x1UL << RCC_D3CCIPR_SPI6SEL_Pos) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN); UNUSED(tmpreg); } while(0) FDCAN_TTTMK_LCKM_Msk (0x1UL << FDCAN_TTTMK_LCKM_Pos) ADC_JDR2_JDATA_28 (0x10000000UL << ADC_JDR2_JDATA_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) PWR_BATTERY_CHARGING_RESISTOR_5 (0x00000000U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 HRTIM_ADC4R_AD4TDC3_Pos (24U) __SHRT_WIDTH__ 16 HSEM_CR_COREID_CPU1 (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos) FMC_BWTRx_ADDSET_1 (0x2UL << FMC_BWTRx_ADDSET_Pos) HRTIM_FLTINR2_FLT5P_Msk (0x1UL << HRTIM_FLTINR2_FLT5P_Pos) FMC_NORSRAM_BANK4 (0x00000006U) __HAL_ADC_IS_ENABLED ADC_IS_ENABLE __nonnull_all __attribute__((__nonnull__)) ETH_MMCTIR_TXLPIUSCIS_Msk (0x1UL << ETH_MMCTIR_TXLPIUSCIS_Pos) _WANT_REENT_SMALL 1 HRTIM_RSTER_TIMACMP1_Msk (0x1UL << HRTIM_RSTER_TIMACMP1_Pos) __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_FDCANLPEN) __FLT32X_MAX__ 1.7976931348623157e+308F32x ADC_JDR2_JDATA_31 (0x80000000UL << ADC_JDR2_JDATA_Pos) TIM_DMABase_CCER TIM_DMABASE_CCER IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) ADC_CR_BOOST_1 (0x2UL << ADC_CR_BOOST_Pos) SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) FDCAN_IE_PEAE_Msk (0x1UL << FDCAN_IE_PEAE_Pos) OPAMP2_CSR_TSTREF_Msk (0x1UL << OPAMP2_CSR_TSTREF_Pos) JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos) FLASH_OPTSR_ST_RAM_SIZE FLASH_OPTSR_ST_RAM_SIZE_Msk PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED DFSDM_FLTAWHTR_BKAWH_Pos (0U) FMC_PATT_ATTHOLD_6 (0x40UL << FMC_PATT_ATTHOLD_Pos) USB_OTG_HCCHAR_CHDIS_Pos (30U) GPIO_IDR_ID14 GPIO_IDR_ID14_Msk TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos) TIM_IT_CC1 TIM_DIER_CC1IE HAL_EXTI_D1_EventInputConfig GPIO_PUPDR_PUPD4_Pos (8U) HRTIM_BMCR_TBBM_Msk (0x1UL << HRTIM_BMCR_TBBM_Pos) ETH_MACL3A2R_L3A2_Msk (0xFFFFFFFFUL << ETH_MACL3A2R_L3A2_Pos) __FMC_SDRAM_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR |= (__INTERRUPT__)) __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE __HAL_RCC_CSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSIKERON) ADC_CALFACT_CALFACT_S_5 (0x020UL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_MICR_SYNC_Pos (5U) BDMA_Channel7_BASE (BDMA_BASE + 0x0094UL) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos) __uint8_t GPIO_IDR_ID12 GPIO_IDR_ID12_Msk USB_OTG_DCTL_SDIS_Pos (1U) __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOAEN) RCC_D3CFGR_D3PPRE_DIV4_Msk (0x5UL << RCC_D3CFGR_D3PPRE_DIV4_Pos) RCC_APB1HENR_FDCANEN RCC_APB1HENR_FDCANEN_Msk MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) __INT_LEAST16_TYPE__ short int EXTI_EVENT (0x01UL << EXTI_EVENT_PRESENCE_SHIFT) ETH_MTLRQOMR_DISTCPEF ETH_MTLRQOMR_DISTCPEF_Msk TIM_SR_CC2IF_Pos (2U) SDMMC_CMD_BOOTEN_Pos (15U) ETH_MACSTSR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSR_TSS_Pos) __HAL_I2C_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : ((__HANDLE__)->Instance->ICR = (__FLAG__))) SDMMC_STA_RXFIFOF_Pos (17U) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk OPAMP2_CSR_OPAHSM_Pos (8U) CEC_IRQn RCC_CSICFGR_CSICAL_7 (0x80UL << RCC_CSICFGR_CSICAL_Pos) RCC_AHB4LPENR_GPIODLPEN RCC_AHB4LPENR_GPIODLPEN_Msk HRTIM_RSTDR_TIMECMP4_Pos (30U) FLASH_CRCCR_START_CRC_Pos (16U) __HAL_PWR_AVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos) USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) ADC_OFR4_OFFSET4_19 (0x0080000UL << ADC_OFR4_OFFSET4_Pos) FLASH_CRCCR_CRC_BY_SECT_Pos (8U) RCC_SAI1CLKSOURCE_CLKP RCC_D2CCIP1R_SAI1SEL_2 HRTIM_FLTR_FLT1EN_Pos (0U) ETH_MACIVIR_VLT_UP ETH_MACIVIR_VLT_UP_Msk SCnSCB_ACTLR_DISDI_Pos 16U __STM32H7xx_HAL_VERSION_RC (0x00UL) I2C_ISR_PECERR_Pos (11U) QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos) EXTI_EMR3_EM80_Msk (0x1UL << EXTI_EMR3_EM80_Pos) __HAL_RCC_GET_I2C123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL))) TIM8_AF1_ETRSEL_0 (0x1UL << TIM8_AF1_ETRSEL_Pos) EXTI_FTSR3_TR85_Pos (21U) HRTIM_ADC2R_AD2TAC2_Msk (0x1UL << HRTIM_ADC2R_AD2TAC2_Pos) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET SPI_CFG2_MIDI_0 (0x1UL << SPI_CFG2_MIDI_Pos) SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos) TIM_CCMR2_IC3F_Pos (4U) HRTIM_SET2R_MSTCMP1 HRTIM_SET2R_MSTCMP1_Msk HRTIM_ADC1R_AD1TEC3_Msk (0x1UL << HRTIM_ADC1R_AD1TEC3_Pos) ADC_CR_ADDIS ADC_CR_ADDIS_Msk RCC_D1CFGR_D1CPRE_DIV512_Pos (8U) RCC_USART1CLKSOURCE_PLL3 RCC_USART16CLKSOURCE_PLL3 ETH_MACISR_TSIS ETH_MACISR_TSIS_Msk __HAL_RCC_COMP12_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) != 0U) DMAMUX_RGSR_OF6 DMAMUX_RGSR_OF6_Msk USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk FDCAN_NDAT2_ND36_Msk (0x1UL << FDCAN_NDAT2_ND36_Pos) RCC_SPI6CLKSOURCE_CSI RCC_D3CCIPR_SPI6SEL_2 CoreDebug_DHCSR_C_HALT_Pos 1U SPI_MODE_SLAVE (0x00000000UL) FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) FMC_PATT_ATTWAIT_Msk (0xFFUL << FMC_PATT_ATTWAIT_Pos) HRTIM_SET2R_MSTPER_Msk (0x1UL << HRTIM_SET2R_MSTPER_Pos) FDCAN_TTOCF_TM_Pos (4U) ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) ETH_MACLCSR_LPITCSE_Pos (21U) __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0) HRTIM_ADC3R_AD3TEC3 HRTIM_ADC3R_AD3TEC3_Msk HRTIM_TIMISR_REP HRTIM_TIMISR_REP_Msk QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_DOEPINT_EPDISD_Pos (1U) RCC_APB4LPENR_LPTIM5LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM5LPEN_Pos) EXTI_FTSR1_TR17 EXTI_FTSR1_TR17_Msk FMC_SR_IRS FMC_SR_IRS_Msk FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE FDCANCCU_CSTAT_OCPC_Pos (0U) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG FDCAN_TTCSM_CSM_Pos (0U) RCC_CR_CSIRDY_Msk (0x1UL << RCC_CR_CSIRDY_Pos) LPTIM_CR_SNGSTRT_Pos (1U) SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH)) RCC_CR_PLL1RDY_Msk (0x1UL << RCC_CR_PLL1RDY_Pos) HCCHAR_BULK 2U GPIO_AF14_LTDC ((uint8_t)0x0E) TIM_DMABASE_CCMR1 0x00000006U HRTIM_CPT1CR_TB1SET_Pos (16U) IS_SDMMC_BLOCK_SIZE(SIZE) (((SIZE) == SDMMC_DATABLOCK_SIZE_1B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_32B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_64B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_128B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_256B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_512B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_1024B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2048B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4096B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8192B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16384B)) PWR_CSR1_ACTVOSRDY_Pos (13U) UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 MDIOS ((MDIOS_TypeDef *) MDIOS_BASE) TIM_CCER_CC2E TIM_CCER_CC2E_Msk SWPMI_CR_SWPEN SWPMI_CR_SWPEN_Msk ETH_MACHWF0R_GMIISEL_Pos (1U) GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) FLASH_CR_CRCRDERRIE FLASH_CR_CRCRDERRIE_Msk RCC_PLLCFGR_PLL3FRACEN RCC_PLLCFGR_PLL3FRACEN_Msk FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) ETH_DMACTCR_TSE ETH_DMACTCR_TSE_Msk BDMA_FLAG_HT1 ((uint32_t)0x00000040) SDMMC_HALFFIFO ((uint32_t)0x00000008U) DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos) ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos) RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk HRTIM_ADC2R_AD2MPER_Pos (4U) EXTI_SWIER1_SWIER9_Msk (0x1UL << EXTI_SWIER1_SWIER9_Pos) EXTI_FTSR3_TR86_Pos (22U) FDCAN_DBTP_DBRP_Msk (0x1FUL << FDCAN_DBTP_DBRP_Pos) RCC_D2CFGR_D2PPRE2_DIV4 RCC_D2CFGR_D2PPRE2_DIV4_Msk ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos) __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOFEN) FDCAN_TEST_LBCK_Pos (4U) USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) FDCAN_RXBC_RBSA_Pos (2U) SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE ADC_RESOLUTION8b ADC_RESOLUTION_8B __TA_IBIT__ 64 GPIOE_PIN_AVAILABLE GPIO_PIN_All ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) DMAMUX2_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator6_BASE) TIM_BDTR_OSSI_Pos (10U) HRTIM_SET2R_EXTVNT3 HRTIM_SET2R_EXTVNT3_Msk PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING RCC_CR_HSIDIV_2 (0x1UL << RCC_CR_HSIDIV_Pos) __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) HRTIM_BDMUPR_MDIER_Msk (0x1UL << HRTIM_BDMUPR_MDIER_Pos) USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HRTIM_ADC3R_AD3TEC3_Msk (0x1UL << HRTIM_ADC3R_AD3TEC3_Pos) ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE) __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) != 0U) ETH_MACVTR_EIVLS_ALWAYSSTRIP ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk TIM_CCER_CC5P TIM_CCER_CC5P_Msk USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) RCC_PLLCKSELR_DIVM2_2 (0x04UL << RCC_PLLCKSELR_DIVM2_Pos) HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler MDMA_PRIORITY_HIGH ((uint32_t)MDMA_CCR_PL_1) I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) GPIO_AF0_C1DSLEEP ((uint8_t)0x00) RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk EXTI_EMR2_EM43 EXTI_EMR2_EM43_Msk HRTIM_FLTINR1_FLT2E_Pos (8U) USB_OTG_GPWRDN_ADPIF_Msk (0x1UL << USB_OTG_GPWRDN_ADPIF_Pos) MDMA_DEST_BURST_8BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_1) TIM_CCER_CC6E TIM_CCER_CC6E_Msk HRTIM_BMTRGR_MSTCMP4_Pos (6U) TIM_CCR2_CCR2_Pos (0U) RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk SysTick_CALIB_SKEW_Pos 30U FLASH_FLAG_WDW FLASH_FLAG_WBNE ETH_MACHWF0R_VLHASH ETH_MACHWF0R_VLHASH_Msk TIM_CCER_CC3P TIM_CCER_CC3P_Msk ADC_CR_BOOST_Msk (0x3UL << ADC_CR_BOOST_Pos) GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, RCC_EXTI_LINE_LSECSS) ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) EXTI_IMR2_IM51 EXTI_IMR2_IM51_Msk USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) FDCAN_NDAT2_ND35 FDCAN_NDAT2_ND35_Msk GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) SDMMC_STA_CMDREND_Pos (6U) FDCAN_TTIE_WTE FDCAN_TTIE_WTE_Msk RCC_D3CCIPR_SAI4BSEL_0 (0x1UL << RCC_D3CCIPR_SAI4BSEL_Pos) HRTIM_ADC3R_AD3TAC3 HRTIM_ADC3R_AD3TAC3_Msk __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) != 0U) SYSCFG_UR2_BOOT_ADD0_Msk (0xFFFFUL << SYSCFG_UR2_BOOT_ADD0_Pos) FDCAN_IR_RF0N_Msk (0x1UL << FDCAN_IR_RF0N_Pos) PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk FDCAN_TTIE_GTDE FDCAN_TTIE_GTDE_Msk TIM_CCER_CC4E TIM_CCER_CC4E_Msk __HAL_RCC_USART3_CONFIG __HAL_RCC_USART234578_CONFIG SDMMC_BUS_WIDE_1B ((uint32_t)0x00000000U) ADC_CFGR_EXTEN_Pos (10U) DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT __HAL_SD_CLEAR_FLAG(__HANDLE__,__FLAG__) __SDMMC_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__)) EXTI_IMR2_IM60_Msk (0x1UL << EXTI_IMR2_IM60_Pos) __thumb__ 1 __HAL_RCC_GET_USART234578_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL))) ADC_JSQR_JEXTSEL_Pos (2U) DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) ADC_OFR2_OFFSET2_24 (0x1000000UL << ADC_OFR2_OFFSET2_Pos) SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk FMC_PMEM_MEMWAIT FMC_PMEM_MEMWAIT_Msk SDMMC_FLAG_TXUNDERR SDMMC_STA_TXUNDERR SYSCFG_EXTICR4_EXTI13_PK ((uint32_t)0x000000A0) CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos) SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos) MDMA_CTCR_DINC_0 (0x1UL << MDMA_CTCR_DINC_Pos) HRTIM_BMTRGR_TDEEV8_Msk (0x1UL << HRTIM_BMTRGR_TDEEV8_Pos) GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk GPIO_AF13_LTDC ((uint8_t)0x0D) __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_RNGRST)) DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos) IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_SYNC_EXTI2) USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk ETH_MACPOCR_DN ETH_MACPOCR_DN_Msk TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos) JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos) HRTIM_ADC3R_AD3MC3 HRTIM_ADC3R_AD3MC3_Msk SDMMC_ICR_CCRCFAILC_Pos (0U) JPEG_CONFR1_DE_Pos (3U) ETH_MACCR_SARC_INSADDR0_Pos (29U) USB_OTG_GCCFG_DCDET_Msk (0x1UL << USB_OTG_GCCFG_DCDET_Pos) DAC_DHR8RD_DACC1DHR_Pos (0U) RCC_AHB4LPENR_GPIOFLPEN_Pos (5U) GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) PWR_STOPENTRY_WFE (0x02U) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL HRTIM_BDMADR_BDMADR_Pos (0U) CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD FMC_BTRx_ADDSET FMC_BTRx_ADDSET_Msk OPAMP_CSR_OPAMPxEN_Pos (0U) HRTIM_SET1R_TIMEVNT2 HRTIM_SET1R_TIMEVNT2_Msk DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos) USART_CR2_CLKEN_Pos (11U) DAC_DHR12R2_DACC2DHR_Pos (0U) SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) TIM_SMCR_SMS TIM_SMCR_SMS_Msk __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos) HSEM_C1ISR_ISF6_Msk (0x1UL << HSEM_C1ISR_ISF6_Pos) EXTI_D3PMR2_MR53 EXTI_D3PMR2_MR53_Msk PLL3FRACR __LFRACT_EPSILON__ 0x1P-31LR RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk RCC_UART8CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ADC_CFGR_CONT_Pos (13U) HAL_DMA_ERROR_NO_XFER (0x00000080U) RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) SPI_CFG1_CRCSIZE_4 (0x10UL << SPI_CFG1_CRCSIZE_Pos) HRTIM_RSTBR_TIMACMP2_Pos (20U) HRTIM_RSTBR_TIMDCMP4 HRTIM_RSTBR_TIMDCMP4_Msk __HAL_QSPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, QUADSPI_CR_EN) SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos) FDCAN_RXF1S_F1GI_Pos (8U) TIM16 ((TIM_TypeDef *) TIM16_BASE) USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_APB1HLPENR_FDCANLPEN_Msk (0x1UL << RCC_APB1HLPENR_FDCANLPEN_Pos) HRTIM_TIMDIER_SET2DE_Pos (27U) __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) == 0U) HRTIM_DTR_SDTR_Msk (0x1UL << HRTIM_DTR_SDTR_Pos) __HAL_RCC_LPUART1_CONFIG(__LPUART1CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__)) __ARM_ASM_SYNTAX_UNIFIED__ 1 HRTIM_MDIER_MREPIE HRTIM_MDIER_MREPIE_Msk MPU_REGION_NUMBER3 ((uint8_t)0x03) EXTI_IMR3_IM75_Msk (0x1UL << EXTI_IMR3_IM75_Pos) USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk ADC_CFGR2_LSHIFT_3 (0x8UL << ADC_CFGR2_LSHIFT_Pos) FLASH_CCR_CLR_RDPERR FLASH_CCR_CLR_RDPERR_Msk IS_LPTIM_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || ((INSTANCE) == LPTIM2) || ((INSTANCE) == LPTIM3) || ((INSTANCE) == LPTIM4) || ((INSTANCE) == LPTIM5)) RTC_DR_YT RTC_DR_YT_Msk FDCAN_IE_RF0NE FDCAN_IE_RF0NE_Msk HRTIM_RSTER_TIMDCMP4_Pos (30U) __HAL_DBGMCU_UnFreeze_TIM14() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM14)) IS_DEFAULT_INIT_VALUE(VALUE) (((VALUE) == DEFAULT_INIT_VALUE_ENABLE) || ((VALUE) == DEFAULT_INIT_VALUE_DISABLE)) ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE HRTIM_RST1R_TIMEVNT8 HRTIM_RST1R_TIMEVNT8_Msk FDCAN_ILS_WDIE_Pos (26U) RMVF_BitNumber RCC_RMVF_BIT_NUMBER FDCAN_IR_WDI_Pos (26U) SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) MPU_RASR_XN_Pos 28U __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk HSEM_C1ISR_ISF25 HSEM_C1ISR_ISF25_Msk SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) RCC_AHB3LPENR_DTCM2LPEN_Pos (29U) HRTIM_OENR_TD2OEN HRTIM_OENR_TD2OEN_Msk C:/Users/agapov/Desktop/MainBoard091/MainBoard/Debug USBx_DEVICE ((USB_OTG_DeviceTypeDef *)(USBx_BASE + USB_OTG_DEVICE_BASE)) CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos) DMA_PERIPH_TO_MEMORY ((uint32_t)0x00000000U) RCC_LPTIM5CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI HRTIM_CPT2CR_EXEV5CPT HRTIM_CPT2CR_EXEV5CPT_Msk RCC_SPI5CLKSOURCE_D2PCLK1 RCC_SPI45CLKSOURCE_D2PCLK1 ETH_DMADSR_TPS_WAITING_Pos (13U) FLASH_CRCCR_CRC_SECT FLASH_CRCCR_CRC_SECT_Msk FMC_SDCRx_RPIPE_0 (0x1UL << FMC_SDCRx_RPIPE_Pos) FDCAN_TTIR_SMC_Msk (0x1UL << FDCAN_TTIR_SMC_Pos) TIM_DIER_UIE TIM_DIER_UIE_Msk FDCAN_CREL_MON FDCAN_CREL_MON_Msk DMA2D_CR_LOM DMA2D_CR_LOM_Msk PWR_WKUPFR_WKUPF4_Pos (3U) IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) EXTI_RTSR1_TR16_Pos (16U) ETH_MACVTR_VL_Msk (0xFFFFUL << ETH_MACVTR_VL_Pos) HAL_SYSTICK_Config IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_LSE) || ((SOURCE) == RCC_CECCLKSOURCE_LSI) || ((SOURCE) == RCC_CECCLKSOURCE_CSI)) USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) ETH_MACDR_TFCSTS_Pos (17U) SYSCFG_UR13_D1SBRST_Msk (0x1UL << SYSCFG_UR13_D1SBRST_Pos) ETH_MACDR_TFCSTS_TRASFERIP ETH_MACDR_TFCSTS_TRASFERIP_Msk HRTIM_EECR3_EE9F_2 (0x4UL << HRTIM_EECR3_EE9F_Pos) DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL) SPI_FLAG_FRLVL SPI_SR_RXPLVL DMA2D_OCOLR_ALPHA_3 DMA2D_OCOLR_ALPHA_3_Msk __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == 0U) RAMECC2_Monitor4 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor4_BASE) SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos) __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE GPIO_PUPDR_PUPD10_Pos (20U) HSEM_C1ICR_ISC13_Pos (13U) FDCAN_ILS_BOE_Pos (25U) ETH_MACCR_JE_Msk (0x1UL << ETH_MACCR_JE_Pos) DBGMCU_CR_DBG_SLEEPD1 DBGMCU_CR_DBG_SLEEPD1_Msk TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) SYSCFG_EXTICR3_EXTI8_PE ((uint32_t)0x00000004) RCC_APB2ENR_TIM15EN_Pos (16U) RCC_PLLCFGR_PLL2FRACEN_Pos (4U) _SYS_CDEFS_H_  __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOFLPEN) FDCAN_TTOST_MS_Pos (2U) GRXSTS_PKTSTS_DATA_TOGGLE_ERR 5U JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || ((FILTER) == I2C_ANALOGFILTER_DISABLE)) ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE EXTI_PR1_PR10_Pos (10U) __HAL_RCC_LPUART1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPUART1AMEN) __ADDR_3rd_CYCLE ADDR_3RD_CYCLE ADC_PCSEL_PCSEL_7 (0x00080UL << ADC_PCSEL_PCSEL_Pos) DAC_SR_BWST1_Msk (0x4001UL << DAC_SR_BWST1_Pos) SPDIFRX_DR1_DR_Pos (8U) TIM_TISEL_TI2SEL TIM_TISEL_TI2SEL_Msk HRTIM_CPT2CR_TIMCCMP1_Pos (22U) RTC_BKP18R_Pos (0U) TIM_DMABase_BDTR TIM_DMABASE_BDTR ETH_MACVTR_VL_CFIDEI_Msk (0x1UL << ETH_MACVTR_VL_CFIDEI_Pos) SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) RCC_CICR_PLL2RDYC_Pos (7U) __ACCUM_MIN__ (-0X1P15K-0X1P15K) DMA_SxPAR_PA_Pos (0U) DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) OPAMP1_CSR_VPSEL_1 (0x2UL << OPAMP1_CSR_VPSEL_Pos) TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk RCC_HSI_DIV1 (RCC_CR_HSIDIV_1 | RCC_CR_HSION) RCC_APB1LENR_SPI2EN_Msk (0x1UL << RCC_APB1LENR_SPI2EN_Pos) RCC_FLAG_HSIRDY ((uint8_t)0x22) ETH_MTLRQDR_RXQSTS_FULL_Pos (4U) ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) FMC_SDCRx_CAS_Msk (0x3UL << FMC_SDCRx_CAS_Pos) HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT HAL_SD_ERROR_ERASE_SEQ_ERR SDMMC_ERROR_ERASE_SEQ_ERR EXTI_FTSR1_TR10_Msk (0x1UL << EXTI_FTSR1_TR10_Pos) SPI_CFG2_MIDI_Msk (0xFUL << SPI_CFG2_MIDI_Pos) ADC_JDR2_JDATA_11 (0x00000800UL << ADC_JDR2_JDATA_Pos) DMA_REQUEST_SWPMI_RX 91U DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk FDCAN_TTILS_GTWS_Msk (0x1UL << FDCAN_TTILS_GTWS_Pos) FDCAN_IR_EW_Pos (24U) RTC_TAMPER_PULLUP_DISABLE RTC_TAMPCR_TAMPPUDIS I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) IS_QSPI_CLOCK_MODE(CLKMODE) (((CLKMODE) == QSPI_CLOCK_MODE_0) || ((CLKMODE) == QSPI_CLOCK_MODE_3)) FMC_PATT_ATTHIZ_3 (0x08UL << FMC_PATT_ATTHIZ_Pos) _END_STD_C  ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk TIM_DIER_UDE_Pos (8U) ADC_JDR4_JDATA_1 (0x00000002UL << ADC_JDR4_JDATA_Pos) ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) DCMI_CR_PCKPOL_Pos (5U) __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU SDMMC_SPEED_MODE_ULTRA ((uint32_t)0x00000003U) FDCAN_TTILS_SMCS_Msk (0x1UL << FDCAN_TTILS_SMCS_Pos) HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 RCC_PLL3VCIRANGE_0 RCC_PLLCFGR_PLL3RGE_0 RTC_OUTPUT_REMAP_NONE 0x00000000u math_errhandling (_MATH_ERRHANDLING_ERRNO | _MATH_ERRHANDLING_ERREXCEPT) USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos) ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos) RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) RCC_CR_HSION_Pos (0U) TIM8_AF1_BKINP_Pos (9U) CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) DFSDM_FLTRDATAR_RDATACH_Pos (0U) ETH_DMADSR_TPS_Pos (12U) OPAMP_HSOTR_TRIMHSOFFSETP_Pos (8U) RCC_APB1HRSTR_FDCANRST_Msk (0x1UL << RCC_APB1HRSTR_FDCANRST_Pos) FDCAN_TEST_TX FDCAN_TEST_TX_Msk __HAL_RCC_MDIOS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_MDIOSLPEN) __HAL_RCC_SAI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) == 0U) ETH_MACLMIR_DRSYNCR ETH_MACLMIR_DRSYNCR_Msk DMA2D_FGPFCCR_AI_Pos (20U) LSEON_BitNumber RCC_LSEON_BIT_NUMBER GPIO_AF6_DFSDM1 ((uint8_t)0x06) USB_OTG_HPRT_PPWR_Pos (12U) PWR_CR1_ALS PWR_CR1_ALS_Msk HRTIM_MISR_SYNC_Pos (5U) EXTI_D3PMR2_MR49_Pos (17U) RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk TIM_DIER_CC1DE_Pos (9U) OPAMP1_CSR_USERTRIM_Msk (0x1UL << OPAMP1_CSR_USERTRIM_Pos) FDCAN_TTIE_TXUE_Pos (10U) BDMA_FLAG_TC3 ((uint32_t)0x00002000) RCC_APB1LRSTR_TIM7RST_Msk (0x1UL << RCC_APB1LRSTR_TIM7RST_Pos) GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) RTC_WAKEUPCLOCK_CK_SPRE_17BITS (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_2) HSEM_C1IER_ISE14_Pos (14U) STM32H7xx_HAL_FLASH_EX_H  SPI_IER_TXPIE_Msk (0x1UL << SPI_IER_TXPIE_Pos) BDMA_IFCR_CGIF5_Pos (20U) DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) RCC_CICR_HSECSSC_Msk (0x1UL << RCC_CICR_HSECSSC_Pos) HAL_LTDC_ERROR_TIMEOUT 0x00000020U TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) FDCAN_TEST_RX FDCAN_TEST_RX_Msk DCMI_MIS_FRAME_MIS_Pos (0U) FDCAN_TTILS_SBCS FDCAN_TTILS_SBCS_Msk HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) __PTRDIFF_TYPE__ int HRTIM_TIMDIER_RST1IE HRTIM_TIMDIER_RST1IE_Msk TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__))) AHB4RSTR __noinline __attribute__ ((__noinline__)) RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk SCnSCB_ACTLR_DISCRITAXIRUR_Pos 15U __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) != 0U) SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) SAI_PDMCR_CKEN1_Msk (0x1UL << SAI_PDMCR_CKEN1_Pos) TIM_TISEL_TI3SEL TIM_TISEL_TI3SEL_Msk SDMMC_CLKCR_CLKDIV_Msk (0x3FFUL << SDMMC_CLKCR_CLKDIV_Pos) ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk TEST_PACKET 4U DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos) BootAddress I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) BDMA_ISR_TCIF6 BDMA_ISR_TCIF6_Msk ETH_MMCRUPGR_RXUCASTG_msk (0xFFFFFFFFUL << ETH_MMCRUPGR_RXUCASTG_Pos) HRTIM_ADC2R_AD2TDC4_Msk (0x1UL << HRTIM_ADC2R_AD2TDC4_Pos) FDCAN_IR_ELO_Msk (0x1UL << FDCAN_IR_ELO_Pos) DMAMUX2_RequestGenerator2_BASE (DMAMUX2_BASE + 0x0108UL) SYSCFG_PMCR_I2C_PB8_FMP_Pos (6U) HRTIM_BDTUPR_TIMCR_Msk (0x1UL << HRTIM_BDTUPR_TIMCR_Pos) HRTIM_EECR3_EE9F_0 (0x1UL << HRTIM_EECR3_EE9F_Pos) __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); } while(0); FDCAN_RXF0S_F0FL_Msk (0x7FUL << FDCAN_RXF0S_F0FL_Pos) SPDIFRX_DR1_U_Pos (2U) IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET HSEM_RLR_COREID HSEM_RLR_COREID_Msk ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk SDMMC_IDMABSIZE_IDMABNDT SDMMC_IDMABSIZE_IDMABNDT_Msk I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 FMC_BCRx_MWID FMC_BCRx_MWID_Msk ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) UART_FLAG_RTOF USART_ISR_RTOF ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT | UART_ADVFEATURE_DATAINVERT_INIT | UART_ADVFEATURE_SWAP_INIT | UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | UART_ADVFEATURE_DMADISABLEONERROR_INIT | UART_ADVFEATURE_AUTOBAUDRATE_INIT | UART_ADVFEATURE_MSBFIRST_INIT)) BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk STM32H7xx_HAL_DMA_H  __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) (READ_BIT(FLASH->SR1, (__FLAG__)) == (__FLAG__)) DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) FPU_MVFR0_FP_excep_trapping_Pos 12U HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback DMA2D_IRQn EXTI_EMR2_EM48_Msk (0x1UL << EXTI_EMR2_EM48_Pos) TIM1_AF1_BKCMP1P_Msk (0x1UL << TIM1_AF1_BKCMP1P_Pos) TIM_TIM2_ETR_RCC_LSE (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) FDCAN_TTIE_CERE_Pos (18U) HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT 0U __CONCAT1(x,y) x ## y EXTI_IMR3_IM71 EXTI_IMR3_IM71_Msk HUGE_VALF (__builtin_huge_valf()) DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) HRTIM_RSTR_TIMECMP1_Msk (0x1UL << HRTIM_RSTR_TIMECMP1_Pos) FDCAN_NDAT2_ND50 FDCAN_NDAT2_ND50_Msk RCC_CFGR_SW_Msk (0x7UL << RCC_CFGR_SW_Pos) __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) DMA2D_BGPFCCR_RBS_Pos (21U) TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk USB_OTG_DOEPINT_STPKTRX_Pos (15U) FDCAN_TTILS_CSMS FDCAN_TTILS_CSMS_Msk RCC_CLOCKTYPE_HCLK (0x00000002U) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM2)) RCC_SPI123CLKSOURCE_CLKP RCC_D2CCIP1R_SPI123SEL_2 JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos) SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk SWPMI_OR_TBYP_Msk (0x1UL << SWPMI_OR_TBYP_Pos) GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) RCC_HSI48_OFF ((uint8_t)0x00) RCC_CRRCR_HSI48CAL_0 (0x001UL << RCC_CRRCR_HSI48CAL_Pos) UART4 ((USART_TypeDef *) UART4_BASE) FDCANCCU_CWD_WDC_Msk (0xFFFFUL << FDCANCCU_CWD_WDC_Pos) __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_CECLPEN) USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) SDMMC_OCR_STREAM_WRITE_OVERRUN ((uint32_t)0x00020000U) FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) USART_ISR_BUSY_Pos (16U) ETH_MTLTQDR_TRCSTS ETH_MTLTQDR_TRCSTS_Msk STM32H7_DEV_ID 0x450UL TIM_DIER_CC1IE_Pos (1U) UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk HRTIM_RSTR_TIMCCMP2 HRTIM_RSTR_TIMCCMP2_Msk ETH_MACHWF1R_DBGMEMA_Msk (0x1UL << ETH_MACHWF1R_DBGMEMA_Pos) FDCAN_DBTP_TDC_Msk (0x1UL << FDCAN_DBTP_TDC_Pos) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) HRTIM_ICR_FLT5C_Pos (4U) RTC_DR_RESERVED_MASK (RTC_DR_YT | RTC_DR_YU | RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU) DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) GPIO_AF5_CEC ((uint8_t)0x05) TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) HRTIM_ADC2R_AD2TAPER_Msk (0x1UL << HRTIM_ADC2R_AD2TAPER_Pos) MDMA_CTCR_DINC MDMA_CTCR_DINC_Msk ETH_MACLCSR_TLPIEN ETH_MACLCSR_TLPIEN_Msk EXTI_SWIER3_SWIER85_Pos (21U) SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk RCC_APB4ENR_I2C4EN_Msk (0x1UL << RCC_APB4ENR_I2C4EN_Pos) FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE) SDMMC_STA_DABORT SDMMC_STA_DABORT_Msk ETH_MACMDIOAR_RDA_Msk (0x1FUL << ETH_MACMDIOAR_RDA_Pos) IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN)) RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk FDCAN_IE_TCFE_Pos (10U) HRTIM_RSTBR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP2_Pos) IDCODE_DEVID_MASK ((uint32_t)0x00000FFF) DAC_CR_TSEL1_3 (0x8UL << DAC_CR_TSEL1_Pos) FDCAN_TXBCIE_CFIE_Msk (0xFFFFFFFFUL << FDCAN_TXBCIE_CFIE_Pos) SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos) FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) DMA_REQUEST_DAC1_CH1 67U FDCAN_NBTP_NBRP_Pos (16U) TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) log2(x) (log (x) / _M_LN2) MPU_REGION_SIZE_32KB ((uint8_t)0x0E) DMA_REQUEST_GENERATOR3 4U FDCAN_NDAT2_ND48 FDCAN_NDAT2_ND48_Msk ETH_MACHWF0R_VLHASH_Msk (0x1UL << ETH_MACHWF0R_VLHASH_Pos) CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) HRTIM_FLTINR1_FLT2P_Pos (9U) __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE HRTIM_EECR2_EE7SRC HRTIM_EECR2_EE7SRC_Msk DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_EMR2_EM50 EXTI_EMR2_EM50_Msk QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos) __LEAST8 "hh" __SDMMC_CMDSTOP_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDSTOP) ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE HAL_SYSCFG_AnalogSwitchConfig RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue __HAL_RCC_ETH1MAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN); UNUSED(tmpreg); } while(0) ETH_MACIVIR_VLP ETH_MACIVIR_VLP_Msk HAL_SD_CARD_ERROR 0x000000FFU SYSCFG_EXTICR4_EXTI12_PE ((uint32_t)0x00000004) TIM_TIM1_TI1_COMP1 TIM_TISEL_TI1SEL_0 TIM1_AF1_BKCMP1E_Msk (0x1UL << TIM1_AF1_BKCMP1E_Pos) SDMMC_FLAG_CTIMEOUT SDMMC_STA_CTIMEOUT FDCAN_NDAT1_ND3 FDCAN_NDAT1_ND3_Msk __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE TIM_EGR_TG_Pos (6U) EXTI_EMR3_EM78_Msk (0x1UL << EXTI_EMR3_EM78_Pos) USART_CR2_ADD_Pos (24U) FDCAN_TXEFS_TEFL FDCAN_TXEFS_TEFL_Msk JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos) GPIO_AFRL_AFSEL0_Pos (0U) USE_HAL_ADC_REGISTER_CALLBACKS 0U EXTI_IMR3_IM69 EXTI_IMR3_IM69_Msk __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0) USART_CR3_WUS_Pos (20U) __HAL_DBGMCU_FREEZE_I2C3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C3)) LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos) USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk FMC_PATT_ATTHIZ_1 (0x02UL << FMC_PATT_ATTHIZ_Pos) FDCAN_IE_RF0WE_Pos (1U) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0x31D73033U) _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE)) GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL) ETH_MACVIR_VLTI_Msk (0x1UL << ETH_MACVIR_VLTI_Pos) ADC_CALFACT2_LINCALFACT_19 (0x00080000UL << ADC_CALFACT2_LINCALFACT_Pos) __INT_FAST16_TYPE__ int SYSCFG_SWITCH_PA1_OPEN SYSCFG_PMCR_PA1SO ETH_DMAISR_DMACIS ETH_DMAISR_DMACIS_Msk PWR_WKUPEPR_WKUPEN5 PWR_WKUPEPR_WKUPEN5_Msk HRTIM_TIMDIER_REPDE_Pos (20U) ETH_MACPCSR_MGKPKTEN_Pos (1U) __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk FMC_SDRTR_REIE_Pos (14U) SAI_xCR1_MODE SAI_xCR1_MODE_Msk RCC_PLLCKSELR_PLLSRC_Pos (0U) RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) DFSDM_FLTFCR_FORD_Pos (29U) ETH_MMCRIMR_RXLPITRCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPITRCIM_Pos) FLASH_CR_CRCRDERRIE_Msk (0x1UL << FLASH_CR_CRCRDERRIE_Pos) UART_FLAG_WUF USART_ISR_WUF USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) RCC_APB1HENR_OPAMPEN_Msk (0x1UL << RCC_APB1HENR_OPAMPEN_Pos) HSEM_C1ISR_ISF1 HSEM_C1ISR_ISF1_Msk DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk SCnSCB_ACTLR_DISBTACALLOC_Msk (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos) USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk TIM8_AF1_BKCMP2E_Msk (0x1UL << TIM8_AF1_BKCMP2E_Pos) HRTIM_TIMISR_RST_Msk (0x1UL << HRTIM_TIMISR_RST_Pos) TIM_TIM3_TI1_COMP1 TIM_TISEL_TI1SEL_0 SYSCFG_UR10_SABEG_BANK2_Msk (0xFFFUL << SYSCFG_UR10_SABEG_BANK2_Pos) HRTIM_CPT1CR_EXEV9CPT HRTIM_CPT1CR_EXEV9CPT_Msk I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos) EXTI_EMR2_EM55 EXTI_EMR2_EM55_Msk TIM8_AF1_BKCMP2P_Msk (0x1UL << TIM8_AF1_BKCMP2P_Pos) SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos) HRTIM_CR1_TBUDIS HRTIM_CR1_TBUDIS_Msk FLASH_ACR_LATENCY_0WS (0x00000000UL) FDCAN_IR_RF0N FDCAN_IR_RF0N_Msk RCC_APB4LPENR_RTCAPBLPEN RCC_APB4LPENR_RTCAPBLPEN_Msk HRTIM_TIMCR_TREPU_Pos (17U) TIM1_AF2_BK2CMP1E_Pos (1U) ADC_CFGR_JDISCEN_Pos (20U) DFSDM_FLTCR1_DFEN_Pos (0U) IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT HRTIM_ODISR_TA2ODIS HRTIM_ODISR_TA2ODIS_Msk DCMI_IER_LINE_IE_Pos (4U) SDMMC_IT_ACKFAIL SDMMC_MASK_ACKFAILIE DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_CECRST) __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) == 0U) SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE SDMMC_STA_ACKTIMEOUT_Msk (0x1UL << SDMMC_STA_ACKTIMEOUT_Pos) _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } FDCAN_RXF1C_F1OM_Msk (0x1UL << FDCAN_RXF1C_F1OM_Pos) __HAL_RCC_DAC12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_DAC12LPEN) RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos) FLASH_SR_RDPERR FLASH_SR_RDPERR_Msk ETH_MACCR_ACS_Msk (0x1UL << ETH_MACCR_ACS_Pos) EXTI_EMR3_EM87_Pos (23U) TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) __HAL_RCC_I2C2_CONFIG __HAL_RCC_I2C123_CONFIG DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) ETH_MACPCSR_MGKPKTEN ETH_MACPCSR_MGKPKTEN_Msk short +1 __INTPTR_MAX__ 0x7fffffff TEST_FORCE_EN 5U ADC_CALFACT_CALFACT_S_Pos (0U) EXTI_IMR2_IM59 EXTI_IMR2_IM59_Msk JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) DMA2D_AMTCR_EN_Pos (0U) SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) <= 254U) ETH_MACHTLR_HTL_Pos (0U) HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) OVR_EVENT ADC_OVR_EVENT JPEG_SR_COF_Pos (7U) HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO SDMMC_RESP4_CARDSTATUS4_Pos (0U) FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos) TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk __HAL_RCC_LPTIM5_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM5LPEN) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE HSEM_KEYR_KEY_Msk (0xFFFFUL << HSEM_KEYR_KEY_Pos) OPAMP1_CSR_OPAHSM OPAMP1_CSR_OPAHSM_Msk ETH_MACTSCR_TXTSSTSM_Pos (24U) HRTIM_ADC4R_AD4MPER_Msk (0x1UL << HRTIM_ADC4R_AD4MPER_Pos) ETH_MACTFCR_PLT_MINUS4 ((uint32_t)0x00000000) ETH_MACPOCR_APDREQTRIG ETH_MACPOCR_APDREQTRIG_Msk IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET)) EXTI_GPIOD 0x00000003U PWR_D1_DOMAIN (0x00000000U) USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) HRTIM_BDTUPR_TIMSET2R HRTIM_BDTUPR_TIMSET2R_Msk FDCAN_IR_RF0F FDCAN_IR_RF0F_Msk USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos) RCC_APB2LPENR_USART1LPEN_Pos (4U) ETH_MACHWF0R_MMCSEL_Msk (0x1UL << ETH_MACHWF0R_MMCSEL_Pos) __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSLPEN)) _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, ) HRTIM_SET1R_EXTVNT1_Pos (21U) SDMMC_CLKCR_CLKDIV_Pos (0U) IS_EXTI_D3_CLEAR(SOURCE) (((SOURCE) == BDMA_CH6_CLEAR) || ((SOURCE) == BDMA_CH7_CLEAR) || ((SOURCE) == LPTIM4_OUT_CLEAR) || ((SOURCE) == LPTIM5_OUT_CLEAR)) RCC_SPI1CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP EXTI_Mode HSEM_C1ISR_ISF30_Pos (30U) DBGMCU_APB1LFZ1_DBG_I2C3 DBGMCU_APB1LFZ1_DBG_I2C3_Msk MDMA_CTCR_SSIZE_Msk (0x3UL << MDMA_CTCR_SSIZE_Pos) RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL) I2C_IT_RXI I2C_CR1_RXIE __USART_DISABLE_IT __HAL_USART_DISABLE_IT SAI4_Block_A_BASE (SAI4_BASE + 0x004UL) QSPI_IT_SM QUADSPI_CR_SMIE RTC_CR_OSEL RTC_CR_OSEL_Msk HRTIM_RSTR_TIMECMP2_Msk (0x1UL << HRTIM_RSTR_TIMECMP2_Pos) FDCAN_IR_RF1W FDCAN_IR_RF1W_Msk __ULLFRACT_IBIT__ 0 HRTIM_SET2R_EXTVNT8_Msk (0x1UL << HRTIM_SET2R_EXTVNT8_Pos) PWR_WKUPEPR_WKUPP3_Msk (0x1UL << PWR_WKUPEPR_WKUPP3_Pos) ETH_MTLRQMPOCR_MISPKTCNT ETH_MTLRQMPOCR_MISPKTCNT_Msk SDMMC_CMD_MMC_SLEEP_AWAKE ((uint8_t)5U) FMC_BCRx_MUXEN_Pos (1U) JPEG_DIR_DATAIN_Pos (0U) __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE GPIO_ODR_OD1 GPIO_ODR_OD1_Msk HRTIM_FLTINR1_FLT4F_2 (0x4UL << HRTIM_FLTINR1_FLT4F_Pos) TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk HRTIM_CPT2CR_EXEV2CPT HRTIM_CPT2CR_EXEV2CPT_Msk PWR_WKUPEPR_WKUPPUPD4_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD4_Pos) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) GPIO_MODER_MODE6_Pos (12U) FMC_PMEM_MEMHOLD_1 (0x02UL << FMC_PMEM_MEMHOLD_Pos) __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN); UNUSED(tmpreg); } while(0) SWPMI_CR_SWPEN_Pos (11U) I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk __HAL_LTDC_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) HRTIM_BMCMPR_BMCMPR_Pos (0U) FMC_SDRAM_COLUMN_BITS_NUM_8 (0x00000000U) HRTIM_FLTINR2_FLT5LCK HRTIM_FLTINR2_FLT5LCK_Msk ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) GPIO_AF12_SDMMC1 ((uint8_t)0x0C) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) xPSR_Z_Msk (1UL << xPSR_Z_Pos) __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) __SQ_IBIT__ 0 __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED HRTIM_ADC1R_AD1TDPER_Msk (0x1UL << HRTIM_ADC1R_AD1TDPER_Pos) HRTIM_SET2R_TIMEVNT3_Msk (0x1UL << HRTIM_SET2R_TIMEVNT3_Pos) TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING USART_CR1_PS_Pos (9U) PWR_WAKEUP_PIN3_HIGH PWR_WKUPEPR_WKUPEN3 FDCAN_ILS_TEFLL FDCAN_ILS_TEFLL_Msk FDCAN_PSR_RESI FDCAN_PSR_RESI_Msk PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6 SDMMC_ERROR_BLOCK_LEN_ERR ((uint32_t)0x00000080U) ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos) JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos) __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != 0U) HSEM_C1MISR_MISF29 HSEM_C1MISR_MISF29_Msk ETH_MACPCSR_RWKPKTEN_Msk (0x1UL << ETH_MACPCSR_RWKPKTEN_Pos) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA HRTIM_EEFR1_EE2LTCH_Msk (0x1UL << HRTIM_EEFR1_EE2LTCH_Pos) HRTIM_RSTR_TIMECMP2 HRTIM_RSTR_TIMECMP2_Msk BDMA_CCR_PSIZE BDMA_CCR_PSIZE_Msk SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) QUADSPI_CR_SSHIFT_Pos (4U) OPAMP_CSR_OPAHSM_Pos (8U) SAI_PDMDLY_DLYM2R_Pos (12U) HRTIM_MCR_DACSYNC_Pos (25U) FDCAN_GFC_RRFE_Pos (0U) FDCAN_TTOST_WECS FDCAN_TTOST_WECS_Msk ETH_MACA0HR_ADDRHI_Pos (0U) FPU_FPDSCR_AHP_Pos 26U SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x7000UL) PWR_WKUPCR_WKUPC3_Msk (0x1UL << PWR_WKUPCR_WKUPC3_Pos) FMC_SDCRx_WP_Msk (0x1UL << FMC_SDCRx_WP_Pos) HRTIM_RSTBR_TIMDCMP2_Pos (26U) TIM_TIM5_ETR_SAI2_FSB TIM5_AF1_ETRSEL_1 ADC_JDR2_JDATA_3 (0x00000008UL << ADC_JDR2_JDATA_Pos) HRTIM_EEFR1_EE4LTCH HRTIM_EEFR1_EE4LTCH_Msk WWDG_CFR_W_Pos (0U) ADC_CFGR2_LSHIFT_2 (0x4UL << ADC_CFGR2_LSHIFT_Pos) HSEM_C1IER_ISE4_Msk (0x1UL << HSEM_C1IER_ISE4_Pos) HSEM_C1MISR_MISF6 HSEM_C1MISR_MISF6_Msk SYSCFG_UR4_MEPAD_BANK1 SYSCFG_UR4_MEPAD_BANK1_Msk ETH_MAC_ADDR5 (0x00UL) FMC_BTRx_BUSTURN_Msk (0xFUL << FMC_BTRx_BUSTURN_Pos) TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) __HAL_RCC_BDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) == 0U) __FAST64 "ll" TIM16_AF1_BKCMP1E_Msk (0x1UL << TIM16_AF1_BKCMP1E_Pos) USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) ETH_MACTTSSNR_TXTSSMIS_Pos (31U) SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) ETH_MACPCSR_GLBLUCAST_Msk (0x1UL << ETH_MACPCSR_GLBLUCAST_Pos) TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) ETH_MACTSECNR_TSEC ETH_MACTSECNR_TSEC_Msk USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) IS_RTC_ALARM(ALARM) (((ALARM) == RTC_ALARM_A) || ((ALARM) == RTC_ALARM_B)) IS_OB_STDBY_D1_RESET(VALUE) (((VALUE) == OB_STDBY_NO_RST_D1) || ((VALUE) == OB_STDBY_RST_D1)) __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET DMA_HISR_DMEIF7_Pos (24U) MDMA_CBNDTR_BRDUM MDMA_CBNDTR_BRDUM_Msk RTC_BKP14R RTC_BKP14R_Msk __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos) UR15 TIM_SR_CC2OF_Pos (10U) SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos) STM32H7xx_HAL_SDRAM_H  USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos) ETH_MTLTQDR_TRCSTS_FLUSHING ((uint32_t)0x00000006) SPI_CFG1_CRCSIZE_3 (0x08UL << SPI_CFG1_CRCSIZE_Pos) FDCAN_IE_BECE FDCAN_IE_BECE_Msk BDMA_IFCR_CGIF0 BDMA_IFCR_CGIF0_Msk __HAL_RCC_PLL2_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL2ON) TIM_CCMR3_OC5CE_Pos (7U) FLASH_CR_CRCENDIE_Msk (0x1UL << FLASH_CR_CRCENDIE_Pos) __PACKED __attribute__((packed, aligned(1))) __SIZE_T__  RCC_PLLCFGR_DIVQ1EN RCC_PLLCFGR_DIVQ1EN_Msk ETH_MTLTQDR_STXSTSF_Msk (0x7UL << ETH_MTLTQDR_STXSTSF_Pos) DBGMCU_APB1LFZ1_DBG_I2C2_Pos (22U) PLL1FRACR GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 GPIO_MODER_MODE11_Pos (22U) USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk ETH_MTLRQOMR_FEP_Msk (0x1UL << ETH_MTLRQOMR_FEP_Pos) ETH_MACTSCR_TSCFUPDT ETH_MACTSCR_TSCFUPDT_Msk IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || ((EVENT) == ENABLE)) OPAMP_CSR_CALON_Pos (11U) HSEM_CLEAR_KEY_MAX (0xFFFFU) __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) == 0U) LTDC_PCPOLARITY_IPC 0x00000000U __int_least64_t_defined 1 __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk RCC_D3CCIPR_SPI6SEL_Pos (28U) HRTIM_MCR_TDCEN HRTIM_MCR_TDCEN_Msk __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) RAMECC_FAR_FADD_Msk (0xFFFFFFFFUL << RAMECC_FAR_FADD_Pos) HRTIM_EECR3_EE8F_1 (0x2UL << HRTIM_EECR3_EE8F_Pos) FDCAN_ILS_TEFFL FDCAN_ILS_TEFFL_Msk AES_FLAG_WRERR CRYP_FLAG_WRERR SPI_MASTER_RX_AUTOSUSP_ENABLE SPI_CR1_MASRX SDMMC_MASK_DABORTIE_Msk (0x1UL << SDMMC_MASK_DABORTIE_Pos) SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos) __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) == 0U) TIM_OSSI_ENABLE TIM_BDTR_OSSI DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) ADC_OFR1_OFFSET1_0 (0x0000001UL << ADC_OFR1_OFFSET1_Pos) USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos) IS_RCC_CDPCLK1(CDPCLK1) (((CDPCLK1) == RCC_APB3_DIV1) || ((CDPCLK1) == RCC_APB3_DIV2) || ((CDPCLK1) == RCC_APB3_DIV4) || ((CDPCLK1) == RCC_APB3_DIV8) || ((CDPCLK1) == RCC_APB3_DIV16)) EXTI_D3PMR1_MR1 EXTI_D3PMR1_MR1_Msk USART_ISR_REACK USART_ISR_REACK_Msk DMA_FIFO_THRESHOLD_1QUARTERFULL ((uint32_t)0x00000000U) FDCAN_NDAT2_ND63 FDCAN_NDAT2_ND63_Msk ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos (25U) GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) EXTI_GPIOB 0x00000001U FDCAN_IE_RF0FE_Msk (0x1UL << FDCAN_IE_RF0FE_Pos) DMA_MDATAALIGN_BYTE ((uint32_t)0x00000000U) DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == 0U) EXTI_EMR3_EM70 EXTI_EMR3_EM70_Msk RCC_APB3ENR_WWDG1EN_Pos (6U) MDMA_Channel4 ((MDMA_Channel_TypeDef *)MDMA_Channel4_BASE) HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback HSEM_C1ISR_ISF27_Pos (27U) GPIO_AF6_SPI3 ((uint8_t)0x06) LTDC_LxBFCR_BF1_Pos (8U) HRTIM_MICR_MUPD_Msk (0x1UL << HRTIM_MICR_MUPD_Pos) ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) USART_CR1_RE USART_CR1_RE_Msk DMAMUX_RGSR_OF7_Msk (0x1UL << DMAMUX_RGSR_OF7_Pos) IS_SDMMC_TRANSFER_DIR(DIR) (((DIR) == SDMMC_TRANSFER_DIR_TO_CARD) || ((DIR) == SDMMC_TRANSFER_DIR_TO_SDMMC)) EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) HRTIM_TIMDIER_RST2DE_Msk (0x1UL << HRTIM_TIMDIER_RST2DE_Pos) HRTIM_ADC1R_AD1TBC2_Msk (0x1UL << HRTIM_ADC1R_AD1TBC2_Pos) ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING SYSCFG_PMCR_PA0SO SYSCFG_PMCR_PA0SO_Msk RCC_AHB2RSTR_DCMIRST_Pos (0U) RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) NVIC_GetVector __NVIC_GetVector FDCAN_CCCR_DAR FDCAN_CCCR_DAR_Msk __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE SAI_xCLRFR_CCNRDY_Pos (4U) M_LN2HI 6.9314718036912381649E-1 RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 USB_OTG_HCINT_XFRC_Pos (0U) IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) __HAL_RCC_SAI4B_CONFIG(__RCC_SAI4BCLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL, (__RCC_SAI4BCLKSource__)) DMAMUX_CSR_SOF10_Pos (10U) RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) FDCAN_TXESC_TBDS FDCAN_TXESC_TBDS_Msk DLYB_CFGR_LNG_9 (0x200UL << DLYB_CFGR_LNG_Pos) HCCHAR_ISOC 1U RCC_SAI1CLKSOURCE_PIN (RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1) __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) != 0U) HRTIM_IER_FLT4_Pos (3U) VREFBUF_CSR_VRS_OUT4_Pos (4U) USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) RCC_CLOCKTYPE_PCLK1 (0x00000008U) JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk RCC_D2CFGR_D2PPRE2_DIV8_Pos (9U) PWR_WKUPFR_WKUPF6_Pos (5U) SYSCFG_UR16_FZIWDGSTP_Pos (0U) BDMA_IFCR_CHTIF4 BDMA_IFCR_CHTIF4_Msk SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) USART_CR3_TCBGTIE_Pos (24U) FDCAN_IE_BEUE FDCAN_IE_BEUE_Msk DMA_FLAG_FEIF3_7 ((uint32_t)0x00400000U) RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT BDMA_IFCR_CTEIF1 BDMA_IFCR_CTEIF1_Msk SDMMC_POWER_VSWITCH_Pos (2U) __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) HRTIM_RSTR_EXTEVNT6 HRTIM_RSTR_EXTEVNT6_Msk JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos) HRTIM_EEFR2_EE7LTCH_Msk (0x1UL << HRTIM_EEFR2_EE7LTCH_Pos) EXTI_SWIER1_SWIER4_Pos (4U) IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(MODE) (((MODE) == SPI_DIRECTION_2LINES)|| ((MODE) == SPI_DIRECTION_1LINE) || ((MODE) == SPI_DIRECTION_2LINES_RXONLY)) ADC_CFGR2_RSHIFT3 ADC_CFGR2_RSHIFT3_Msk DCMI_IRQn RCC_AHB1LPENR_ETH1RXLPEN_Pos (17U) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk SAI_PDMDLY_DLYM4L_Msk (0x7UL << SAI_PDMDLY_DLYM4L_Pos) __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE USB_OTG_GAHBCFG_DMAEN_Pos (5U) DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) __HAL_RCC_DTCM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) == 0U) USART_CR3_DEP_Pos (15U) USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) USB_OTG_DOEPCTL_EPDIS_Pos (30U) EXTI_RTSR1_TR6_Msk (0x1UL << EXTI_RTSR1_TR6_Pos) __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN); UNUSED(tmpreg); } while(0) IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FIRSTBIT_MSB) || ((BIT) == SPI_FIRSTBIT_LSB)) ETH_DMACSR_CDE_Msk (0x1UL << ETH_DMACSR_CDE_Pos) LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk USB_OTG_DOEPINT_B2BSTUP_Pos (6U) HRTIM_ADC2R_AD2TDC2 HRTIM_ADC2R_AD2TDC2_Msk RCC_APB2ENR_HRTIMEN_Msk (0x1UL << RCC_APB2ENR_HRTIMEN_Pos) TIM_CR1_UDIS TIM_CR1_UDIS_Msk DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED RCC_D3CCIPR_LPUART1SEL_1 (0x2UL << RCC_D3CCIPR_LPUART1SEL_Pos) ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) RCC_APB3RSTR_LTDCRST_Pos (3U) PWR_PIN_POLARITY_LOW (0x00000001U) GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk HRTIM_RST2R_TIMEVNT4_Msk (0x1UL << HRTIM_RST2R_TIMEVNT4_Pos) GPIO_AF13_TIM1 ((uint8_t)0x0D) TIM_TIM15_TI1_GPIO 0x00000000U TIM_FLAG_CC2 TIM_SR_CC2IF HRTIM_SET2R_SST_Pos (0U) ETH_MMCTSCGPR_TXSNGLCOLG_Pos (0U) FLASH_CRCSADD_CRC_START_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCSADD_CRC_START_ADDR_Pos) OPAMP2_CSR_CALSEL OPAMP2_CSR_CALSEL_Msk USB_OTG_HPRT_PSPD_Pos (17U) SPI_CR2_TSER_Msk (0xFFFFUL << SPI_CR2_TSER_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) MDMA_CISR_CRQA_Pos (16U) FMC_FLAG_FALLING_EDGE (0x00000004U) IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) CR_PMODE_BB CR_VOS_BB ETH_MACSPI1R_SPI1_Pos (0U) DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U HRTIM_CR2_TBRST HRTIM_CR2_TBRST_Msk SYSCFG_UR13_D1SBRST_Pos (16U) EXTI_EMR1_EM20_Pos (20U) HSEM_C1MISR_MISF12_Msk (0x1UL << HSEM_C1MISR_MISF12_Pos) __GNUCLIKE_MATH_BUILTIN_CONSTANTS  DMA2D_OCOLR_BLUE_3_Pos (0U) ETH_MACRXTXSR_RWT_Msk (0x1UL << ETH_MACRXTXSR_RWT_Pos) EXTI_Line TPI_ITATBCTR0_ATREADY2_Pos 0U SAI_PDMCR_MICNBR_Msk (0x3UL << SAI_PDMCR_MICNBR_Pos) SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk ADC_SMPR2_SMP13_Pos (9U) HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive HRTIM_SET2R_MSTCMP3_Msk (0x1UL << HRTIM_SET2R_MSTCMP3_Pos) LTDC_LxCKCR_CKRED_Pos (16U) HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT 0U __HAL_DBGMCU_UnFreeze_TIM2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM2)) GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) ADC_JSQR_JEXTSEL_0 (0x01UL << ADC_JSQR_JEXTSEL_Pos) FLASH_CR_SNB_2 (0x4UL << FLASH_CR_SNB_Pos) DFSDM_FLTISR_JEOCF_Pos (0U) IS_RCC_PLL3M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk ETH_MACMDIOAR_CR_DIV42 ((uint32_t)0x00000000) ADC3_COMMON ((ADC_Common_TypeDef *) ADC3_COMMON_BASE) HRTIM_TIMDIER_SET1DE_Msk (0x1UL << HRTIM_TIMDIER_SET1DE_Pos) __LONG_LONG_WIDTH__ 64 TIM_BDTR_BK2E_Pos (24U) EXTI_LINE_52 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x14U) ETH_MACHWF0R_SMASEL_Msk (0x1UL << ETH_MACHWF0R_SMASEL_Pos) SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos) SAI_xCR1_MONO SAI_xCR1_MONO_Msk FMC_BTRx_CLKDIV_Msk (0xFUL << FMC_BTRx_CLKDIV_Pos) __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE ETH_MACHWF2R_PPSOUTNUM_Msk (0x7UL << ETH_MACHWF2R_PPSOUTNUM_Pos) EP_TYPE_ISOC 1U __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() BDMA_ISR_TCIF3 BDMA_ISR_TCIF3_Msk HRTIM_TIMICR_SET2C_Pos (11U) __INT16_C(c) c GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) TIM_CCMR3_OC6M_Pos (12U) HRTIM_SET1R_CMP3_Msk (0x1UL << HRTIM_SET1R_CMP3_Pos) BDMA_ISR_GIF7_Msk (0x1UL << BDMA_ISR_GIF7_Pos) ADC_JDR1_JDATA_16 (0x00010000UL << ADC_JDR1_JDATA_Pos) UART_IT_LBD 0x0846U FDCAN_NDAT1_ND20 FDCAN_NDAT1_ND20_Msk __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM3)) DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) PWR_CR1_PVDEN PWR_CR1_PVDEN_Msk HRTIM_RSTR_TIMECMP4_Pos (30U) DCMI_CR_ESS DCMI_CR_ESS_Msk HRTIM_BMTRGR_TDEEV8_Pos (28U) HRTIM_CMP3R_CMP3R_Msk (0xFFFFUL << HRTIM_CMP3R_CMP3R_Pos) HRTIM_EECR3_EEVSD HRTIM_EECR3_EEVSD_Msk TIM_TIM15_TI1_RCC_CSI (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0) HRTIM_ADC4R_AD4EEV7_Msk (0x1UL << HRTIM_ADC4R_AD4EEV7_Pos) HRTIM_ICR_FLT1C_Pos (0U) IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) IS_LTDC_BLENDING_FACTOR2(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_PAxCA)) RCC_AHB4RSTR_GPIOERST_Pos (4U) CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos) RCC_PLLCFGR_DIVP3EN RCC_PLLCFGR_DIVP3EN_Msk GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0) __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE UART_IT_FE 0x0100U HAL_FLASH_ERROR_CRCRD_BANK2 FLASH_FLAG_CRCRDERR_BANK2 OPAMP2_CSR_TSTREF_Pos (29U) __HAL_RCC_VREF_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) != 0U) HRTIM_TIMCR_TCU_Pos (21U) RCC_APB1LRSTR_SPDIFRXRST_Pos (16U) PWR_FLAG_VOSRDY (0x10U) ETH_MTLTQOMR_TSF_Pos (1U) QSPI_FLAG_BUSY QUADSPI_SR_BUSY HRTIM_RSTCR_TIMECMP1_Pos (28U) HRTIM_BMTRGR_TDCMP2_Pos (22U) USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE __LEAST32 "l" QSPI_CLOCK_MODE_3 ((uint32_t)QUADSPI_DCR_CKMODE) SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk EXTI_PR1_PR7_Pos (7U) RCC_RSR_SFTRSTF_Pos (24U) USART_CR1_UESM USART_CR1_UESM_Msk HRTIM_EEFR1_EE5FLTR_Pos (25U) HRTIM_CPT1CR_EXEV6CPT HRTIM_CPT1CR_EXEV6CPT_Msk _LONG_DOUBLE long double HAL_FLASH_ERROR_RDP_BANK2 FLASH_FLAG_RDPERR_BANK2 __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || ((__PARAM__) == UART_SENDBREAK_REQUEST) || ((__PARAM__) == UART_MUTE_MODE_REQUEST) || ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST)) ETH_MACVTR_EIVLS_Pos (28U) HRTIM_OUTR_IDLM1_Msk (0x1UL << HRTIM_OUTR_IDLM1_Pos) OPAMP2_CSR_CALOUT_Pos (30U) __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART6LPEN) ETH_MTLRQOMR_RTC_32BITS ((uint32_t)0x00000001) RCC_PLL2FRACR_FRACN2 RCC_PLL2FRACR_FRACN2_Msk RTC_BKP4R_Pos (0U) DMAMUX2_RequestGenStatus_BASE (DMAMUX2_BASE + 0x0140UL) MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) HRTIM1_FLT_IRQn HRTIM_EECR1_EE4SNS_Msk (0x3UL << HRTIM_EECR1_EE4SNS_Pos) FDCAN_PSR_RBRS FDCAN_PSR_RBRS_Msk FDCAN_ECR_REC_Pos (8U) MDIOS_CR_WRIE_Pos (1U) FDCANCCU_CCFG_BCC_Pos (6U) HRTIM_SET2R_CMP4 HRTIM_SET2R_CMP4_Msk __UTQ_FBIT__ 128 DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos) HRTIM_EECR1_EE5FAST_Pos (29U) USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE IS_MDMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == MDMA_Channel0) || ((INSTANCE) == MDMA_Channel1) || ((INSTANCE) == MDMA_Channel2) || ((INSTANCE) == MDMA_Channel3) || ((INSTANCE) == MDMA_Channel4) || ((INSTANCE) == MDMA_Channel5) || ((INSTANCE) == MDMA_Channel6) || ((INSTANCE) == MDMA_Channel7) || ((INSTANCE) == MDMA_Channel8) || ((INSTANCE) == MDMA_Channel9) || ((INSTANCE) == MDMA_Channel10) || ((INSTANCE) == MDMA_Channel11) || ((INSTANCE) == MDMA_Channel12) || ((INSTANCE) == MDMA_Channel13) || ((INSTANCE) == MDMA_Channel14) || ((INSTANCE) == MDMA_Channel15)) HAL_MDMA_ERROR_LINKED_LIST ((uint32_t)0x00000008U) HRTIM_BDTUPR_TIMRSTR HRTIM_BDTUPR_TIMRSTR_Msk RAMECC_SR_DEDF RAMECC_SR_DEDF_Msk USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk __HAL_RCC_SPI5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); UNUSED(tmpreg); } while(0) FLASH_CR_PG FLASH_CR_PG_Msk USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) HAL_SD_ERROR_BLOCK_LEN_ERR SDMMC_ERROR_BLOCK_LEN_ERR FDCAN_NDAT1_ND29_Msk (0x1UL << FDCAN_NDAT1_ND29_Pos) USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk __USER_LABEL_PREFIX__  HRTIM_ADC2R_AD2TEC2 HRTIM_ADC2R_AD2TEC2_Msk ETH_MACDR_RPESTS_Pos (0U) RCC_APB1LRSTR_TIM4RST RCC_APB1LRSTR_TIM4RST_Msk ADC_OFR3_OFFSET3_23 (0x0800000UL << ADC_OFR3_OFFSET3_Pos) SDMMC_ERROR_LOCK_UNLOCK_FAILED ((uint32_t)0x00000800U) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig RTC_ALRMBR_MNU_Pos (8U) SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk GPIO_AF9_QUADSPI ((uint8_t)0x09) RCC_RSR_CPURSTF_Pos (17U) RCC_APB2ENR_SPI1EN_Pos (12U) RCC_D2CFGR_D2PPRE1 RCC_D2CFGR_D2PPRE1_Msk WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) SDMMC_CMD_SD_ERASE_GRP_END ((uint8_t)33U) FDCAN_IE_TOOE_Msk (0x1UL << FDCAN_IE_TOOE_Pos) USB_OTG_GINTSTS_OEPINT_Pos (19U) DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk ETH_MACHWF1R_DCBEN_Msk (0x1UL << ETH_MACHWF1R_DCBEN_Pos) SPI_SR_RXPLVL_Pos (13U) MDMA_Channel3_BASE (MDMA_BASE + 0x00000100UL) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE(); __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE(); } while(0) USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U HRTIM_OENR_TA1OEN_Pos (0U) EXTI_LINE_68 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk GPIO_LCKR_LCKK_Pos (16U) RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32)) FMC_SDCMR_CTB1_Pos (4U) QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos) BDMA_IFCR_CHTIF5_Msk (0x1UL << BDMA_IFCR_CHTIF5_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos) HRTIM_FLTR_FLT4EN_Pos (3U) RCC_CRS_SYNCWARN (0x00000004U) USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) FDCANCCU_IR_CSC FDCANCCU_IR_CSC_Msk EXTI_MODE_NONE 0x00000000U OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 HRTIM_RST1R_TIMEVNT8_Pos (19U) RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) RCC_PLL1DIVR_Q1_Pos (16U) DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos) SPI_FLAG_MODF SPI_SR_MODF EXTI_MODE_Pos 16u __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) ADC_JDR3_JDATA_27 (0x08000000UL << ADC_JDR3_JDATA_Pos) HRTIM_RSTR_EXTEVNT8_Pos (16U) FLASH_CR_RDSERRIE_Pos (24U) USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos) FDCAN_RXF1C_F1WM FDCAN_RXF1C_F1WM_Msk RCC_D2CCIP2R_CECSEL_Msk (0x3UL << RCC_D2CCIP2R_CECSEL_Pos) HRTIM_BMTRGR_TEREP_Msk (0x1UL << HRTIM_BMTRGR_TEREP_Pos) RTC_TAMPER_3_MASK_FLAG RTC_TAMPCR_TAMP3MF MPU_REGION_ENABLE ((uint8_t)0x01) HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback RCC_I2C1235CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI USART_ISR_ORE USART_ISR_ORE_Msk FDCAN_ECR_TEC_Pos (0U) EXTI_FTSR1_TR17_Pos (17U) RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) RCC_UART5CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) == 0U) EXTI_PR1_PR3_Pos (3U) __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) TIM_DMABase_OR1 TIM_DMABASE_OR1 RCC_APB2LPENR_TIM16LPEN RCC_APB2LPENR_TIM16LPEN_Msk IS_SWPMI_INSTANCE(INSTANCE) ((INSTANCE) == SWPMI1) RCC_RSR_SFTRSTF_Msk (0x1UL << RCC_RSR_SFTRSTF_Pos) SAI_PDMCR_PDMEN_Msk (0x1UL << SAI_PDMCR_PDMEN_Pos) RTC_TAMPCR_TAMP1IE_Pos (16U) CAN_TXSTATUS_PENDING ((uint8_t)0x02U) GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) TIM1_AF1_ETRSEL_3 (0x8UL << TIM1_AF1_ETRSEL_Pos) ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk RCC_AHB4LPENR_GPIOALPEN RCC_AHB4LPENR_GPIOALPEN_Msk USART_RTOR_BLEN_Pos (24U) RCC_PLLCFGR_DIVQ2EN RCC_PLLCFGR_DIVQ2EN_Msk SPI_MASTER_SS_IDLENESS_11CYCLE (0x0000000BUL) USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) USB_OTG_HS_PERIPH_BASE USB1_OTG_HS_PERIPH_BASE ETH_MTLRQDR_RRCSTS_READINGDATA ETH_MTLRQDR_RRCSTS_READINGDATA_Msk HRTIM_ODISR_TE2ODIS_Msk (0x1UL << HRTIM_ODISR_TE2ODIS_Pos) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk RTC_ALARM_A RTC_CR_ALRAE DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT SAI_PDMDLY_DLYM4L_2 (0x4UL << SAI_PDMDLY_DLYM4L_Pos) GPIO_PIN_14 ((uint16_t)0x4000) ETH_DMAMR_PR_1_1 ((uint32_t)0x00000000) PWR_CR1_SVOS PWR_CR1_SVOS_Msk SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk HAL_DBGMCU_DisableDBGStopMode __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE USB_OTG_PKTSTS_Pos (17U) FMC_PMEM_MEMHIZ_Msk (0xFFUL << FMC_PMEM_MEMHIZ_Pos) SYSCFG_EXTICR1_EXTI2_PC ((uint32_t)0x00000200) LTDC_STOPPOSITION (LTDC_LxWHPCR_WHSPPOS >> 16U) LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) EXTI_LINE6 ((uint32_t)0x06) SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk RCC_D2CCIP1R_SPDIFSEL_Msk (0x3UL << RCC_D2CCIP1R_SPDIFSEL_Pos) __HAL_RCC_ADC3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_ADC3AMEN) SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk ETH_MACMDIOAR_CR_DIV18AR_Pos (8U) FDCAN_CREL_DAY_Msk (0xFFUL << FDCAN_CREL_DAY_Pos) __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT RCC_CLOCKTYPE_D1PCLK1 (0x00000004U) FDCAN_TTIR_GTE FDCAN_TTIR_GTE_Msk LPTIM_CFGR_TRIGSEL_Pos (13U) SDMMC_DCTRL_SDIOEN_Pos (11U) __UACCUM_IBIT__ 16 __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_SDMMC1EN)) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) __UINT32_MAX__ 0xffffffffUL ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) int +2 ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos (29U) SYSCFG_BASE (D3_APB1PERIPH_BASE + 0x0400UL) HRTIM_ADC3R_AD3TCC4 HRTIM_ADC3R_AD3TCC4_Msk ADC_OFR4_SSATE_Pos (31U) HRTIM_EEFR1_EE2FLTR_Msk (0xFUL << HRTIM_EEFR1_EE2FLTR_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN_Pos (0U) USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) TIM_TS_NONE 0x0000FFFFU RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos) HRTIM_CPT2CR_TA1SET_Pos (12U) DMA_REQUEST_DFSDM1_FLT0 101U CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) TIM3_AF1_ETRSEL_3 (0x8UL << TIM3_AF1_ETRSEL_Pos) HRTIM_EEFR1_EE2FLTR HRTIM_EEFR1_EE2FLTR_Msk BDMA_IFCR_CTEIF1_Msk (0x1UL << BDMA_IFCR_CTEIF1_Pos) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET FMC_BCRx_WAITPOL_Pos (9U) __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C1EN) ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) HRTIM_EECR3_EE7F_Msk (0xFUL << HRTIM_EECR3_EE7F_Pos) FDCAN_IE_ELOE_Msk (0x1UL << FDCAN_IE_ELOE_Pos) SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos) DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos) HRTIM_ADC4R_AD4TAC2_Pos (10U) HRTIM_RSTER_TIMDCMP1_Msk (0x1UL << HRTIM_RSTER_TIMDCMP1_Pos) RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) QSPI_FLAG_TC QUADSPI_SR_TCF ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) FDCAN_TTOCN_LCKC_Pos (15U) HRTIM1_Master_IRQn ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk DMA2D_CR_MODE_Pos (16U) RTC_TSDR_MT_Pos (12U) FDCAN_CCCR_ASM_Pos (2U) HRTIM_BMTRGR_TAREP_Pos (8U) SDMMC_MASK_IDMABTCIE SDMMC_MASK_IDMABTCIE_Msk IS_RCC_SAI1CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) RTC_SMOOTHCALIB_PERIOD_8SEC RTC_CALR_CALW8 DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk HSEM_C1ISR_ISF4_Msk (0x1UL << HSEM_C1ISR_ISF4_Pos) __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors"))) __HAL_FLASH_GET_PSIZE(__BANK__) (((__BANK__) == FLASH_BANK_1) ? READ_BIT((FLASH->CR1), FLASH_CR_PSIZE) : READ_BIT((FLASH->CR2), FLASH_CR_PSIZE)) FLASH_ACR_LATENCY_14WS (0x0000000EUL) GPIO_AF9_TIM13 ((uint8_t)0x09) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) __END_DECLS  LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos) ETH_MACVR_USERVER ETH_MACVR_USERVER_Msk SPDIFRX_CR_WFA_Pos (14U) DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk MPU_REGION_SIZE_128KB ((uint8_t)0x10) HRTIM_ADC2R_AD2TAC3_Msk (0x1UL << HRTIM_ADC2R_AD2TAC3_Pos) INT16_C(x) __INT16_C(x) RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk HRTIM_ADC2R_AD2MC2_Msk (0x1UL << HRTIM_ADC2R_AD2MC2_Pos) HRTIM_ADC1R_AD1TEC4_Msk (0x1UL << HRTIM_ADC1R_AD1TEC4_Pos) RTC_BKP_DR2 0x02u __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_LTDCLPEN) RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk ETH_MACHWF0R_RXCOESEL_Pos (16U) FDCAN_ILS_TCL_Pos (9U) RCC_AHB3LPENR_AXISRAMLPEN RCC_AHB3LPENR_AXISRAMLPEN_Msk ETH_MMCRIR 0x00000104U RCC_CSI_OFF (0x00000000U) ETH_MMCRIR_RXUCGPIS_Msk (0x1UL << ETH_MMCRIR_RXUCGPIS_Pos) HRTIM_BDTUPR_TIMCR_Pos (0U) I2C_ICR_ARLOCF_Pos (9U) __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) != 0U) EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk ETH_MACVIR_VLT_CFIDEI ETH_MACVIR_VLT_CFIDEI_Msk __CC_SUPPORTS___INLINE 1 ADC_SMPR2_SMP19_Pos (27U) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U IS_COMP_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == COMP12_COMMON) DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk GPIO_BSRR_BR11_Pos (27U) SDMMC_CMD_SEND_CID ((uint8_t)10U) __UFRACT_IBIT__ 0 USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) RCC_APB1LENR_SPDIFRXEN_Pos (16U) ETH_MACVTR_EVLS_STRIPIFFAILS_Pos (22U) SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk ETH_MACIER_PHYIE_Pos (3U) FDCANCCU_CSTAT_TQC FDCANCCU_CSTAT_TQC_Msk STM32H7xx_HAL_I2C_EX_H  FMC_PMEM_MEMHOLD_4 (0x10UL << FMC_PMEM_MEMHOLD_Pos) UART_LIN_DISABLE 0x00000000U _ANSI_STDDEF_H  CRS_CR_TRIM CRS_CR_TRIM_Msk USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT ___int_wchar_t_h  __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos) UART_DMA_RX_ENABLE USART_CR3_DMAR __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR = (uint16_t)(__COUNTER__)) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR = (uint16_t)(__COUNTER__))) USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) == 0U) SYSCFG_EXTICR1_EXTI2_PI ((uint32_t)0x00000800) ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos) USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) EXTI_LineCmd RCC_PERIPHCLK_UART4 RCC_PERIPHCLK_USART234578 BDMA_ISR_TEIF4_Msk (0x1UL << BDMA_ISR_TEIF4_Pos) ETH_MACHWF2R_RXQCNT ETH_MACHWF2R_RXQCNT_Msk RCC_APB2RSTR_USART1RST_Pos (4U) __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET I2C_TIMINGR_SCLDEL_Pos (20U) FDCAN_HPMS_MSI FDCAN_HPMS_MSI_Msk __HAL_DBGMCU_FREEZE_I2C2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C2)) HAL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT 4U ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) LPTIM_IER_CMPOKIE_Pos (3U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U MDMA_CCR_EN_Msk (0x1UL << MDMA_CCR_EN_Pos) __HAL_RCC_ETH1TX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) != 0U) HRTIM_FLTINR2_FLTSD_0 (0x1UL << HRTIM_FLTINR2_FLTSD_Pos) SCB_SHCSR_SVCALLACT_Pos 7U SD_CONTEXT_DMA ((uint32_t)0x00000080U) USB_OTG_DOEPINT_NYET_Pos (14U) HSI_VALUE (64000000UL) ADC_CR_LINCALRDYW6_Pos (27U) IS_LTDC_AAH(__AAH__) ((__AAH__) <= LTDC_VERTICALSYNC) HSEM_C1MISR_MISF20_Pos (20U) FLASH_CR_CRC_EN_Pos (15U) __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) != 0U) IS_MDMA_REQUEST(__REQUEST__) (((__REQUEST__) == MDMA_REQUEST_SW ) || ((__REQUEST__) <= MDMA_REQUEST_SDMMC1_COMMAND_END)) UART_PRESCALER_DIV8 0x00000004U ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) IS_MDMA_SOURCE_INC(__INC__) (((__INC__) == MDMA_SRC_INC_DISABLE ) || ((__INC__) == MDMA_SRC_INC_BYTE ) || ((__INC__) == MDMA_SRC_INC_HALFWORD ) || ((__INC__) == MDMA_SRC_INC_WORD ) || ((__INC__) == MDMA_SRC_INC_DOUBLEWORD) || ((__INC__) == MDMA_SRC_DEC_BYTE) || ((__INC__) == MDMA_SRC_DEC_HALFWORD) || ((__INC__) == MDMA_SRC_DEC_WORD) || ((__INC__) == MDMA_SRC_DEC_DOUBLEWORD)) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() RCC_APB2RSTR_TIM17RST_Pos (18U) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) LTDC_IT_FU LTDC_IER_FUIE QSPI_ALTERNATE_BYTES_16_BITS ((uint32_t)QUADSPI_CCR_ABSIZE_0) ETH_MACLTCR_TWT_Pos (0U) TIM_TIM24_ETR_GPIO 0x00000000U FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS ETH_MTLRQCR_RQW ETH_MTLRQCR_RQW_Msk EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk RCC_GCR_WW1RSC RCC_GCR_WW1RSC_Msk TIM_CCER_CC1NE_Pos (2U) ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) USB_OTG_GOTGINT_SEDET_Pos (2U) ETH_MACMDIOAR_PA_Msk (0x1FUL << ETH_MACMDIOAR_PA_Pos) RAMECC_IER_GECCSEIE RAMECC_IER_GECCSEIE_Msk ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) SPI_SR_CRCE SPI_SR_CRCE_Msk DMA_REQUEST_TIM4_CH2 30U HAL_DMAMUX_REQ_GEN_FALLING DMAMUX_RGxCR_GPOL_1 __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE RCC_APB1LRSTR_TIM12RST RCC_APB1LRSTR_TIM12RST_Msk CLEAR_OUT_EP_INTR(__EPNUM__,__INTERRUPT__) (USBx_OUTEP(__EPNUM__)->DOEPINT = (__INTERRUPT__)) FLASH_FLAG_BSY_BANK2 (FLASH_SR_BSY | 0x80000000U) HRTIM_SET2R_CMP1_Msk (0x1UL << HRTIM_SET2R_CMP1_Pos) CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) SPI_CFG2_CPOL SPI_CFG2_CPOL_Msk SPI_CFG2_MASTER_Msk (0x1UL << SPI_CFG2_MASTER_Pos) FDCAN_IE_TEFNE_Msk (0x1UL << FDCAN_IE_TEFNE_Pos) DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) RTC_ALRMBR_ST_Pos (4U) SWPMI_CR_SWPACT_Msk (0x1UL << SWPMI_CR_SWPACT_Pos) BDMA_CPAR_PA BDMA_CPAR_PA_Msk DMA_PDATAALIGN_BYTE ((uint32_t)0x00000000U) PWR_CR2_VBATH_Msk (0x1UL << PWR_CR2_VBATH_Pos) OPAMP2_CSR_VMSEL_Msk (0x3UL << OPAMP2_CSR_VMSEL_Pos) FDCAN_TTLGT_LT_Pos (0U) RTC_BKP_NUMBER RTC_BKP_NUMBER_Msk __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) == 0U) USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk ADC_CFGR2_OVSR_8 (0x100UL << ADC_CFGR2_OVSR_Pos) ETH_MACVIR_VLT_Msk (0xFFFFUL << ETH_MACVIR_VLT_Pos) __HAL_RCC_VREF_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_VREFRST) TIM5_AF1_ETRSEL_3 (0x8UL << TIM5_AF1_ETRSEL_Pos) DMAMUX_CFR_CSOF12_Pos (12U) FDCAN_TTIE_TXUE FDCAN_TTIE_TXUE_Msk RTC_ISR_RSF_Pos (5U) RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk HRTIM_MCMP1R_MCMP3R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP3R_Pos) __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FMCLPEN)) HSEM_C1ICR_ISC10_Pos (10U) DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) EXTI_FTSR1_TR18 EXTI_FTSR1_TR18_Msk DMAMUX2_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator5_BASE) ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) DFSDM_FLTCR1_RCONT_Pos (18U) HRTIM_MCR_TCCEN HRTIM_MCR_TCCEN_Msk HRTIM_TIMCR_SYNCRST HRTIM_TIMCR_SYNCRST_Msk ADC_CALFACT2_LINCALFACT_7 (0x00000080UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_RCC_BKPRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) == 0U) SysTick_BASE (SCS_BASE + 0x0010UL) __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) RCC_CFGR_SW RCC_CFGR_SW_Msk USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) CEC_ISR_RXACKE_Pos (6U) RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) HSEM_C1MISR_MISF28_Msk (0x1UL << HSEM_C1MISR_MISF28_Pos) DMA2D_OCOLR_GREEN_2_Msk (0x7EUL << DMA2D_OCOLR_GREEN_2_Pos) SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) COMP_OR_AFOPB12 COMP_OR_AFOPB12_Msk USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos) __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM4)) ETH_MACECR_EIPG_Pos (25U) FDCANCCU_IR_CSC_Pos (1U) __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) == 0U) SPI_CFG1_RXDMAEN_Pos (14U) SDMMC_CMD_HS_BUSTEST_READ ((uint8_t)14U) ETH_DMACCARBR_CURRBUFAPTR_Pos (0U) FMC_BTRx_CLKDIV_0 (0x1UL << FMC_BTRx_CLKDIV_Pos) __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK)))) DMA_SxNDT_Pos (0U) HRTIM_ADC2R_AD2TBC3_Pos (15U) RCC_CR_PLL3RDY_Pos (29U) ADC_ISR_EOC ADC_ISR_EOC_Msk FDCAN_IE_ELOE_Pos (22U) EXTI_EMR2_EM33_Msk (0x1UL << EXTI_EMR2_EM33_Pos) SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) __HAL_RCC_USB1_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB1OTGHSRST)) USART_ISR_EOBF_Pos (12U) JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos) TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) RCC_PERIPHCLK_SWPMI1 (0x00100000U) HRTIM_CPT1R_CPT1R HRTIM_CPT1R_CPT1R_Msk __INT_LEAST32_MAX__ 0x7fffffffL EXTI_PR1_PR10_Msk (0x1UL << EXTI_PR1_PR10_Pos) RCC_HCLK_DIV2 RCC_D1CFGR_HPRE_DIV2 USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk HRTIM_SET1R_PER_Pos (2U) SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN); UNUSED(tmpreg); } while(0) TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos) ETH_MACLMIR_LMPDRI_Pos (24U) HRTIM_FLTINR1_FLT1P_Msk (0x1UL << HRTIM_FLTINR1_FLT1P_Pos) RCC_APB4ENR_LPTIM5EN RCC_APB4ENR_LPTIM5EN_Msk TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD FDCAN_IR_ARA FDCAN_IR_ARA_Msk RCC_PLL1DIVR_P1_Pos (9U) IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE SYSCFG_UR0_RDP SYSCFG_UR0_RDP_Msk RCC_D3CCIPR_LPUART1SEL_2 (0x4UL << RCC_D3CCIPR_LPUART1SEL_Pos) RCC_APB1LRSTR_SPI2RST_Msk (0x1UL << RCC_APB1LRSTR_SPI2RST_Pos) USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) D1_AXIICP_BASE (0x1FF00000UL) USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos) __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSEN)) TIM8_AF1_BKDFBK2E_Msk (0x1UL << TIM8_AF1_BKDFBK2E_Pos) QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos) ADC_JDR1_JDATA_13 (0x00002000UL << ADC_JDR1_JDATA_Pos) RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) HSEM_C1ISR_ISF29_Pos (29U) SDMMC_ICR_DHOLDC_Pos (9U) HRTIM_BMTRGR_MSTRST_Msk (0x1UL << HRTIM_BMTRGR_MSTRST_Pos) RCC_D1CCIPR_FMCSEL_1 (0x2UL << RCC_D1CCIPR_FMCSEL_Pos) TIM16_AF1_BKCMP1E_Pos (1U) ADC_JDR4_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR4_JDATA_Pos) HSEM_C1IER_ISE20 HSEM_C1IER_ISE20_Msk FLASH_CR_FW FLASH_CR_FW_Msk USART_RDR_RDR USART_RDR_RDR_Msk RCC_PLL1VCOMEDIUM RCC_PLLCFGR_PLL1VCOSEL USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk HRTIM_CPT2CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV3CPT_Pos) HRTIM_EEFR1_EE2LTCH_Pos (6U) PWR_PVD_MODE_IT_RISING (0x00010001U) EXTI_EMR2_EM_Pos (0U) HSEM_C1IER_ISE11_Pos (11U) LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos) SAI_xFRCR_FRL_Pos (0U) EXTI_SWIER1_SWIER6_Pos (6U) RCC_MCODIV_4 RCC_CFGR_MCO1PRE_2 MDMA_CTCR_SSIZE_0 (0x1UL << MDMA_CTCR_SSIZE_Pos) SPI_CFG2_SSIOP SPI_CFG2_SSIOP_Msk PWR_FLAG_WKUP4 PWR_WKUPCR_WKUPC4 __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) RCC_D1CFGR_D1CPRE_DIV8_Pos (9U) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk CoreDebug_DEMCR_VC_STATERR_Pos 7U FMC_BTRx_DATAST_Msk (0xFFUL << FMC_BTRx_DATAST_Pos) TIM1_AF2_BK2CMP1E TIM1_AF2_BK2CMP1E_Msk JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos) HRTIM_BMTRGR_TCCMP1 HRTIM_BMTRGR_TCCMP1_Msk ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) FLASH_IT_WRPERR_BANK1 FLASH_CR_WRPERRIE __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_DMA2DEN)) HSEM_C1IER_ISE21 HSEM_C1IER_ISE21_Msk TIM_COMMUTATION_TRGI TIM_CR2_CCUS DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk HRTIM_RSTER_TIMBCMP2_Pos (23U) SYSCFG_EXTICR1_EXTI0_Pos (0U) __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) HAL_SetTickFreq __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk GPIO_ODR_OD5_Pos (5U) __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) FLASH_CCR_CLR_CRCEND_Pos (27U) ADC_CALFACT2_LINCALFACT_4 (0x00000010UL << ADC_CALFACT2_LINCALFACT_Pos) SYSCFG_CFGR_SRAM2L_Msk (0x1UL << SYSCFG_CFGR_SRAM2L_Pos) SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos) uwTick EXTI_D3PCR1L_PCS15_Pos (30U) __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT ETH_MACHWF0R_EEESEL ETH_MACHWF0R_EEESEL_Msk USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) HAL_FLASH_ERROR_RDS_BANK1 FLASH_FLAG_RDSERR_BANK1 RCC_PLLCFGR_PLL1RGE_1 (0x1UL << RCC_PLLCFGR_PLL1RGE_Pos) USART_ISR_UDR USART_ISR_UDR_Msk ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos) __HAL_RCC_LPUART1_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPUART1RST) ETH_MACL3A0R_L3A0_Pos (0U) FDCAN_TSCV_TSC_Pos (0U) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) RCC_D1CFGR_D1CPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_D1CPRE_DIV64_Pos) DBGMCU_CR_DBG_SLEEPD1_Pos (0U) PWR_WKUPEPR_WKUPEN1_Msk (0x1UL << PWR_WKUPEPR_WKUPEN1_Pos) USB_OTG_SPEED_HIGH 0U IS_RTC_TAMPER_MASKFLAG_STATE(__STATE__) (((__STATE__) == RTC_TAMPERMASK_FLAG_ENABLE) || ((__STATE__) == RTC_TAMPERMASK_FLAG_DISABLE)) USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) ETH_MMCRIR_RXCRCERPIS_Msk (0x1UL << ETH_MMCRIR_RXCRCERPIS_Pos) RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos) HRTIM_FLTINR1_FLT2LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT2LCK_Pos) ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk ETH_MACL3L4CR_L4DPM ETH_MACL3L4CR_L4DPM_Msk IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF)) FDCAN_CCCR_EFBI FDCAN_CCCR_EFBI_Msk USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk BDMA_FLAG_TE6 ((uint32_t)0x08000000) __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT RCC_D2CCIP2R_I2C123SEL RCC_D2CCIP2R_I2C123SEL_Msk TIM_DIER_CC4IE_Pos (4U) SCB_SHCSR_USGFAULTACT_Pos 3U SPI_FLAG_CRCERR SPI_SR_CRCE EP_TYPE_MSK 3U HRTIM_ADC1R_AD1TEC2_Pos (28U) VREFBUF_CSR_VRS_Pos (4U) RCC_AHB4RSTR_GPIOKRST RCC_AHB4RSTR_GPIOKRST_Msk HSEM_C1IER_ISE19 HSEM_C1IER_ISE19_Msk DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) SPI_DATASIZE_27BIT (0x0000001AUL) RCC_D2CFGR_D2PPRE1_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_DIV16_Pos) HSEM_C1ISR_ISF19_Msk (0x1UL << HSEM_C1ISR_ISF19_Pos) ETH_MACCR_IPG_48BIT ((uint32_t)0x06000000) CEC_IER_ARBLSTIE_Pos (7U) DMA2D_OCOLR_BLUE_1 DMA2D_OCOLR_BLUE_1_Msk SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos) RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 TIM_BDTR_DTG TIM_BDTR_DTG_Msk GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) GPIO_PUPDR_PUPD14_Pos (28U) HRTIM_SET1R_EXTVNT7 HRTIM_SET1R_EXTVNT7_Msk ETH_MMCCR_RSTONRD_Msk (0x1UL << ETH_MMCCR_RSTONRD_Pos) RCC_D1CCIPR_SDMMCSEL RCC_D1CCIPR_SDMMCSEL_Msk __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART7EN) FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA HRTIM_SET2R_TIMEVNT3_Pos (14U) __IEEE_LITTLE_ENDIAN  RCC_LPUART1CLKSOURCE_CSI RCC_D3CCIPR_LPUART1SEL_2 HRTIM_ICR_FLT2C_Pos (1U) FLASH_CR_STRBERRIE FLASH_CR_STRBERRIE_Msk __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE EXTI_RTSR2_TR51_Msk (0x1UL << EXTI_RTSR2_TR51_Pos) HRTIM_SET1R_CMP4 HRTIM_SET1R_CMP4_Msk __HAL_MDMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= MDMA_CCR_EN) __HAL_RCC_SPI6_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SPI6AMEN) FDCAN_NBTP_NSJW_Msk (0x7FUL << FDCAN_NBTP_NSJW_Pos) RCC_D2CCIP1R_SPDIFSEL_0 (0x1UL << RCC_D2CCIP1R_SPDIFSEL_Pos) BDMA_ISR_TEIF4 BDMA_ISR_TEIF4_Msk DMA_LIFCR_CTCIF1_Pos (11U) GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) _M_LN2 0.693147180559945309417 DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk HSEM_C1IER_ISE20_Msk (0x1UL << HSEM_C1IER_ISE20_Pos) HSEM_C1MISR_MISF5_Msk (0x1UL << HSEM_C1MISR_MISF5_Pos) HRTIM_FLTR_FLT5EN HRTIM_FLTR_FLT5EN_Msk USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk MODE_AF (0x2uL << GPIO_MODE_Pos) USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED RTC_CR_POL_Pos (20U) DMA2_Stream4_IRQn EXTI_LINE62 ((uint32_t)0x3E) HRTIM_ADC2R_AD2TAC2 HRTIM_ADC2R_AD2TAC2_Msk USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) TIM_CR2_TI1S_Pos (7U) QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos) RTC_HOURFORMAT_12 RTC_CR_FMT RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos) TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G HRTIM_BMCR_BMPRSC_1 (0x2UL << HRTIM_BMCR_BMPRSC_Pos) RCC_PLLCFGR_DIVQ2EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ2EN_Pos) __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) == 0U) USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk EXTI_D3PMR2_MR53_Msk (0x1UL << EXTI_D3PMR2_MR53_Pos) __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk ETH_MACHWF0R_RXCOESEL_Msk (0x1UL << ETH_MACHWF0R_RXCOESEL_Pos) QSPI_CS_HIGH_TIME_1_CYCLE 0x00000000U __fastcall __attribute__((__fastcall__)) HRTIM_TIMCR_TDU_Msk (0x1UL << HRTIM_TIMCR_TDU_Pos) TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) RCC_PLLCKSELR_DIVM1_4 (0x10UL << RCC_PLLCKSELR_DIVM1_Pos) USB_OTG_HCINT_NYET_Pos (6U) CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos) USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) __restrict restrict RCC_AHB3LPENR_MDMALPEN RCC_AHB3LPENR_MDMALPEN_Msk DMA_HIFCR_CHTIF4_Pos (4U) __HAL_RTC_TAMPER_GET_IT(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk ETH_MACVTR_EIVLS_Msk (0x3UL << ETH_MACVTR_EIVLS_Pos) FDCAN_TTILS_SWES FDCAN_TTILS_SWES_Msk COMP_CFGRx_PWRMODE_0 (0x1UL << COMP_CFGRx_PWRMODE_Pos) SYSCFG_EXTICR1_EXTI0_PB ((uint32_t)0x00000001) FDCAN_TTIE_SE2E_Msk (0x1UL << FDCAN_TTIE_SE2E_Pos) FLASH_FLAG_CRC_BUSY FLASH_SR_CRC_BUSY ETH_MMCRLPITCR_RXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCRLPITCR_RXLPITRC_Pos) RTC_ALARMMASK_NONE 0x00000000u MDMA_CTBR_TSEL MDMA_CTBR_TSEL_Msk __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER __HAL_RCC_ITCM_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_ITCMLPEN)) SCB_DCCSW_WAY_Pos 30U FDCAN_TXEFS_EFPI_Msk (0x1FUL << FDCAN_TXEFS_EFPI_Pos) DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) HAL_GetFMCMemorySwappingConfig SYSCFG_UR10_SABEG_BANK2 SYSCFG_UR10_SABEG_BANK2_Msk SYSCFG_EXTICR4_EXTI15_PC ((uint32_t)0x00002000) RCC_AHB3ENR_JPGDECEN_Pos (5U) SPI_FIFO_THRESHOLD_09DATA (0x00000100UL) ETH_MACIVIR_VLT_VID_Msk (0xFFFUL << ETH_MACIVIR_VLT_VID_Pos) __UHA_IBIT__ 8 __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE TIM_CHANNEL_5 0x00000010U UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) FDCAN_SIDFC_FLSSA FDCAN_SIDFC_FLSSA_Msk __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET OB_WRP_SECTOR_5 0x00000020U __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_SDMMC2LPEN)) ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) __USACCUM_IBIT__ 8 DBGMCU_APB1HFZ1_DBG_FDCAN DBGMCU_APB1HFZ1_DBG_FDCAN_Msk RCC_CICR_HSERDYC_Pos (3U) USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) USB_OTG_DAINT_IEPINT_Pos (0U) RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN); UNUSED(tmpreg); } while(0) USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk USART6_IRQn EXTI_SWIER1_SWIER6 EXTI_SWIER1_SWIER6_Msk ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_APB1LENR_TIM5EN RCC_APB1LENR_TIM5EN_Msk __ARM_FEATURE_QRDMX EXTI_SWIER1_SWIER8_Msk (0x1UL << EXTI_SWIER1_SWIER8_Pos) DAC_DHR8RD_DACC2DHR_Pos (8U) ADC_CFGR2_OVSR_0 (0x001UL << ADC_CFGR2_OVSR_Pos) SAI_xSR_FLVL_Pos (16U) HRTIM_EECR1_EE3POL HRTIM_EECR1_EE3POL_Msk __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION USB_OTG_DAINT_OEPINT_Pos (16U) RTC_BKP29R RTC_BKP29R_Msk SPI_CFG1_DSIZE_4 (0x10UL << SPI_CFG1_DSIZE_Pos) SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) EXTI_LINE72 ((uint32_t)0x48) ETH_MACVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGINSERT_Pos) RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) USBD_HS_TRDT_VALUE 9U MDMA_CCR_EN_Pos (0U) MDMA_CTCR_TRGM_1 (0x2UL << MDMA_CTCR_TRGM_Pos) ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) IS_RCC_SAI23CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PIN)) __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING I2C_ICR_TIMOUTCF_Pos (12U) HSEM_C1ICR_ISC18 HSEM_C1ICR_ISC18_Msk DCMI_ESCR_FSC_Pos (0U) OPAMP2_OTR_TRIMOFFSETP_Pos (8U) MPU_BASE (SCS_BASE + 0x0D90UL) __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk HRTIM_MCR_TDCEN_Pos (20U) GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk ETH_MACISR_PMTIS ETH_MACISR_PMTIS_Msk FDCAN_IE_TEFLE_Pos (15U) RCC_LPTIM5CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 EXTI_EMR3_EM66_Pos (2U) EXTI_EMR3_EM84_Pos (20U) DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) SCnSCB_ICTR_INTLINESNUM_Pos 0U OB_BOOT_ADD1 0x02U TIM2_AF1_ETRSEL TIM2_AF1_ETRSEL_Msk USART_ISR_SBKF USART_ISR_SBKF_Msk TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) RTC_CR_ALRBIE_Pos (13U) RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) RCC_SAI3CLKSOURCE_PLL2 RCC_SAI23CLKSOURCE_PLL2 SAI_PDMDLY_DLYM3L_Pos (16U) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT HRTIM_ADC1R_AD1TBC4_Pos (17U) __SACCUM_EPSILON__ 0x1P-7HK ADC_CALFACT_CALFACT_D_1 (0x002UL << ADC_CALFACT_CALFACT_D_Pos) EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk DWT_CTRL_PCSAMPLENA_Pos 12U USART_CR1_PCE USART_CR1_PCE_Msk ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) USART_CR1_TXEIE_TXFNFIE_Msk (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos) FLASH_WPSN_WRPSN_Pos (0U) I2C_IT_NACKI I2C_CR1_NACKIE USB_OTG_HCCHAR_EPTYP_Pos (18U) SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk USART_ICR_RTOCF_Pos (11U) SPI_DATASIZE_11BIT (0x0000000AUL) FLASH_OPTCR_OPTCHANGEERRIE FLASH_OPTCR_OPTCHANGEERRIE_Msk FDCAN_ILE_EINT0_Msk (0x1UL << FDCAN_ILE_EINT0_Pos) FDCAN_GFC_ANFE_Msk (0x3UL << FDCAN_GFC_ANFE_Pos) ADC_CCR_DELAY ADC_CCR_DELAY_Msk GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) IS_DMA_STREAM_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U __HAL_RCC_UART7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN); UNUSED(tmpreg); } while(0) DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk USART_ISR_RWU USART_ISR_RWU_Msk DMAMUX_RGSR_OF5_Msk (0x1UL << DMAMUX_RGSR_OF5_Pos) DFSDM_CHAWSCDR_BKSCD_Pos (12U) USART_CR3_DEP USART_CR3_DEP_Msk PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos) PWR_VBAT_BELOW_LOW_THRESHOLD PWR_CR2_VBATL __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET FDCAN_PSR_ACT_Msk (0x3UL << FDCAN_PSR_ACT_Pos) __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos) TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 __HAL_RCC_GET_SPI3_SOURCE __HAL_RCC_GET_SPI123_SOURCE SDMMC_OCR_ADDR_OUT_OF_RANGE ((uint32_t)0x80000000U) _SUPPORTS_ERREXCEPT  FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos) HRTIM_CR2_TESWU HRTIM_CR2_TESWU_Msk __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET RCC_SAI4BCLKSOURCE_PIN (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1) SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE)) FDCAN_NDAT1_ND13_Pos (13U) RCC_APB2RSTR_SAI3RST_Msk (0x1UL << RCC_APB2RSTR_SAI3RST_Pos) FDCAN_NDAT2_ND59_Pos (27U) MDMA_CTCR_DINC_Msk (0x3UL << MDMA_CTCR_DINC_Pos) MDMA_CCR_BEX_Pos (12U) TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) SPI_MASTER_SS_IDLENESS_06CYCLE (0x00000006UL) ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk SAI_xCR1_NODIV_Pos (19U) __ARM_FEATURE_MATMUL_INT8 SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM7LPEN) __FLT_MANT_DIG__ 24 GPIO_AF10_LTDC ((uint8_t)0x0A) DMAMUX1_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator6_BASE) FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) LPTIM_IER_ARRMIE_Pos (1U) FP_NAN 0 LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos) ADC_OFR4_OFFSET4_14 (0x0004000UL << ADC_OFR4_OFFSET4_Pos) __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) TIM_BDTR_BK2P_Pos (25U) FDCAN_ILS_EPE_Pos (23U) USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos) HRTIM_ADC2R_AD2MC3 HRTIM_ADC2R_AD2MC3_Msk PWR_D3CR_VOS_Pos (14U) __HAL_SPI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) __HAL_RCC_SAI4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) != 0U) OPAMP2_OTR_TRIMOFFSETN OPAMP2_OTR_TRIMOFFSETN_Msk SPI_CFG1_TXDMAEN SPI_CFG1_TXDMAEN_Msk RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER HRTIM_TIMCR_RETRIG HRTIM_TIMCR_RETRIG_Msk FLASH_END (0x081FFFFFUL) IS_SDMMC_RESPONSE(RESPONSE) (((RESPONSE) == SDMMC_RESPONSE_NO) || ((RESPONSE) == SDMMC_RESPONSE_SHORT) || ((RESPONSE) == SDMMC_RESPONSE_LONG)) DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk HRTIM_BDMUPR_MDIER HRTIM_BDMUPR_MDIER_Msk __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C1RST) FDCANCCU_IR_CWE_Pos (0U) RCC_UART7CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE __HAL_RCC_PLLCLKOUT_DISABLE(__RCC_PLL1ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) HRTIM_RST1R_TIMEVNT1 HRTIM_RST1R_TIMEVNT1_Msk I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk SYSCFG_UR6_PABEG_BANK1 SYSCFG_UR6_PABEG_BANK1_Msk SPI_DATASIZE_24BIT (0x00000017UL) DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos) FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos) HRTIM_RSTR_TIMDCMP4 HRTIM_RSTR_TIMDCMP4_Msk UART_CLEAR_WUF USART_ICR_WUCF __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM5)) USART_RQR_ABRRQ_Pos (0U) __LFRACT_MAX__ 0X7FFFFFFFP-31LR TIM_EventSource_Break TIM_EVENTSOURCE_BREAK USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef SYSCFG_EXTICR3_EXTI9_PA ((uint32_t)0x00000000) GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) TIM_CCMR1_OC1M_Pos (4U) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET HRTIM_CMP1R_CMP1R_Msk (0xFFFFUL << HRTIM_CMP1R_CMP1R_Pos) SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE FDCANCCU_CCFG_SWR_Msk (0x1UL << FDCANCCU_CCFG_SWR_Pos) USART_CR3_RXFTCFG_0 (0x1UL << USART_CR3_RXFTCFG_Pos) TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) HRTIM_BDMUPR_MDIER_Pos (2U) FMC_WRITE_FIFO_ENABLE (0x00000000U) ETH_DMADSR_RPS_TIMESTAMP_WR ETH_DMADSR_RPS_TIMESTAMP_WR_Msk __HAL_RCC_CLKP_CONFIG(__CLKPSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL, (uint32_t)(__CLKPSource__)) FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION __GNUCLIKE_BUILTIN_VARARGS 1 RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk ETH_MACWTR_WTO_11KB ((uint32_t)0x00000009) __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE HAL_SD_ERROR_LOCK_UNLOCK_FAILED SDMMC_ERROR_LOCK_UNLOCK_FAILED ETH_MACTSSR_AUXTSTRIG_Msk (0x1UL << ETH_MACTSSR_AUXTSTRIG_Pos) TIM8_AF2_BK2CMP1E_Pos (1U) SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE ADC_CR_LINCALRDYW2 ADC_CR_LINCALRDYW2_Msk RCC_CIER_PLL2RDYIE_Pos (7U) IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) RCC_APB2RSTR_SPI1RST_Pos (12U) GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) EXTI_D3PCR1H_PCS19 EXTI_D3PCR1H_PCS19_Msk I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos) PWR_FLAG_WKUP6 PWR_WKUPCR_WKUPC6 DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos) COMP_ICFR_C2IF_Msk (0x1UL << COMP_ICFR_C2IF_Pos) RCC_D3AMR_SPI6AMEN_Msk (0x1UL << RCC_D3AMR_SPI6AMEN_Pos) I2C_FLAG_STOPF I2C_ISR_STOPF QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos) common_system_clock SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) HRTIM_FLTINR1_FLT4E_Msk (0x1UL << HRTIM_FLTINR1_FLT4E_Pos) USE_HAL_I2C_REGISTER_CALLBACKS 0U Mode SPI_TXDR_TXDR_Pos (0U) TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET USB_OTG_GINTMSK_FSUSPM_Pos (22U) FMC_BCR1_CCLKEN_Pos (20U) USB_OTG_DIEPINT_INEPNM_Pos (5U) HRTIM_OUTR_DIDL2 HRTIM_OUTR_DIDL2_Msk DBGMCU_APB3FZ1_DBG_WWDG1 DBGMCU_APB3FZ1_DBG_WWDG1_Msk FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 RCC_USBCLKSOURCE_HSI48 RCC_D2CCIP2R_USBSEL IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) RCC_PLL2DIVR_Q2 RCC_PLL2DIVR_Q2_Msk RCC_PLLCFGR_DIVP1EN RCC_PLLCFGR_DIVP1EN_Msk __HAL_RCC_BDMA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) == 0U) TIM_EGR_BG TIM_EGR_BG_Msk HRTIM_OUTR_DIDL1_Msk (0x1UL << HRTIM_OUTR_DIDL1_Pos) HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD USB_OTG_DIEPINT_XFRC_Pos (0U) TIM_DMABASE_CCMR3 0x00000015U LPTIM_CFGR_CKSEL_Pos (0U) __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk HAL_DMAMUX1_REQ_GEN_TIM12_TRGO 7U TIM1_AF1_BKCMP1E TIM1_AF1_BKCMP1E_Msk HRTIM_ODISR_TE1ODIS_Msk (0x1UL << HRTIM_ODISR_TE1ODIS_Pos) ADC_OFR4_SSATE_Msk (0x1UL << ADC_OFR4_SSATE_Pos) ETH_MACCR_PRELEN_7 (0x0UL << ETH_MACCR_PRELEN_Pos) PWR_CPUCR_STOPF_Pos (5U) __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE ADC_JDR2_JDATA_0 (0x00000001UL << ADC_JDR2_JDATA_Pos) RTC_SMOOTHCALIB_PLUSPULSES_SET RTC_CALR_CALP RCC_APB2RSTR_TIM15RST_Pos (16U) RCC_APB4RSTR_LPUART1RST_Pos (3U) MDMA_CTCR_BWM MDMA_CTCR_BWM_Msk __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE FLASH_SR_CRCRDERR_Pos (28U) ETH_DMACCR_MSS_Pos (0U) PWR_CR3_VBE_Pos (8U) FLASH_CCR_CLR_INCERR_Msk (0x1UL << FLASH_CCR_CLR_INCERR_Pos) HRTIM_SET2R_EXTVNT9_Msk (0x1UL << HRTIM_SET2R_EXTVNT9_Pos) QUADSPI_PIR_INTERVAL_Pos (0U) __GCC_ATOMIC_CHAR_LOCK_FREE 2 RCC_APB3ENR_WWDG1EN_Msk (0x1UL << RCC_APB3ENR_WWDG1EN_Pos) DCMI_CR_OELS_Pos (20U) __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM14LPEN) DMA2D_FGPFCCR_CSS_Msk (0x3UL << DMA2D_FGPFCCR_CSS_Pos) MDMA_DEST_DATASIZE_WORD ((uint32_t)MDMA_CTCR_DSIZE_1) RCC_USART2CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 TPI_ITCTRL_Mode_Msk (0x3UL ) FDCAN_CCCR_TXP_Pos (14U) HRTIM_TIMDIER_CMP3DE_Msk (0x1UL << HRTIM_TIMDIER_CMP3DE_Pos) HRTIM_FLTR_FLT3EN_Msk (0x1UL << HRTIM_FLTR_FLT3EN_Pos) USB_OTG_GINTMSK_EOPFM_Pos (15U) RCC_IT_HSERDY (0x00000008U) __INT8_C(c) c RCC_BDCR_LSECSSD_Pos (6U) USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk FMC_SDCRx_SDCLK_Msk (0x3UL << FMC_SDCRx_SDCLK_Pos) EXTI_EMR2_EM63_Pos (31U) __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == 0U) STS_XFER_COMP 3U SDMMC_FLAG_TXFIFOHE SDMMC_STA_TXFIFOHE RTC_BKP31R RTC_BKP31R_Msk JPEG_SR_EOCF JPEG_SR_EOCF_Msk PWR_CR3_USB33RDY_Pos (26U) HRTIM_FLTINR1_FLT3LCK_Pos (23U) HRTIM_MICR_MCMP3 HRTIM_MICR_MCMP3_Msk __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET TIM_DIER_COMIE_Pos (5U) __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() (EXTI_D1->PR1 = RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO EXTI_D3PMR2_MR35_Msk (0x1UL << EXTI_D3PMR2_MR35_Pos) USE_HAL_OSPI_REGISTER_CALLBACKS 0U __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) != 0U) HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 SCB_SHCSR_BUSFAULTACT_Pos 1U ETH_MACTFCR_PLT_Pos (4U) FMC_BTRx_ACCMOD_1 (0x2UL << FMC_BTRx_ACCMOD_Pos) PWR_FLAG_WKUP2 PWR_WKUPCR_WKUPC2 GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk RCC_D1CFGR_HPRE_DIV4 RCC_D1CFGR_HPRE_DIV4_Msk FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) CM_ARGB4444 DMA2D_INPUT_ARGB4444 __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) IS_RCC_PLL2P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) FLASH_OPTSR_NRST_STBY_D1 FLASH_OPTSR_NRST_STBY_D1_Msk ETH_DMACSR_RBU_Pos (7U) USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk EXTI_LINE_26 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos) __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk APB3ENR SPI_MASTER_SS_IDLENESS_12CYCLE (0x0000000CUL) OPAMP2_CSR_USERTRIM OPAMP2_CSR_USERTRIM_Msk APSR_V_Msk (1UL << APSR_V_Pos) FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk EXTI_PR1_PR5 EXTI_PR1_PR5_Msk I2C_OAR2_OA2MASK05_Pos (8U) SDMMC_STA_TXFIFOHE_Pos (14U) USART_CR3_EIE USART_CR3_EIE_Msk ADC_ISR_JEOC_Pos (5U) HRTIM_SET2R_EXTVNT10 HRTIM_SET2R_EXTVNT10_Msk HRTIM_SET1R_MSTCMP4_Pos (11U) HRTIM_TIMISR_RST2_Msk (0x1UL << HRTIM_TIMISR_RST2_Pos) ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk FMC_PATT_ATTWAIT_5 (0x20UL << FMC_PATT_ATTWAIT_Pos) DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) HRTIM_CHPR_STRPW HRTIM_CHPR_STRPW_Msk RCC_I2C1235CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI HRTIM_TIMDIER_CPT2IE_Msk (0x1UL << HRTIM_TIMDIER_CPT2IE_Pos) __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) != 0U) SYSCFG_SWITCH_PC3_OPEN SYSCFG_PMCR_PC3SO __RAM_FUNC __attribute__((section(".RamFunc"))) LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk PWR_AVDLEVEL_1 PWR_CR1_ALS_LEV1 ADC_DIFSEL_DIFSEL_Pos (0U) RCC_AHB4RSTR_GPIOHRST RCC_AHB4RSTR_GPIOHRST_Msk RTC_WPR_KEY RTC_WPR_KEY_Msk FMC_BCRx_MUXEN_Msk (0x1UL << FMC_BCRx_MUXEN_Pos) ETH_MTLOMR_DTXSTS_Msk (0x1UL << ETH_MTLOMR_DTXSTS_Pos) TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 HRTIM_ODISR_TB2ODIS HRTIM_ODISR_TB2ODIS_Msk RCC_SPI123CLKSOURCE_PLL2 RCC_D2CCIP1R_SPI123SEL_0 __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE RTC_TSTR_MNT_Pos (12U) FDCAN_TTIE_SE1E FDCAN_TTIE_SE1E_Msk FDCAN_IR_RF1F_Pos (6U) RCC_I2C2CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE USB_OTG_DCTL_SGONAK_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN); UNUSED(tmpreg); } while(0) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) TIM_TIM15_TI2_TIM4_CH2 (TIM_TISEL_TI2SEL_0 | TIM_TISEL_TI2SEL_1) PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos) SPI_IFCR_MODFC_Pos (9U) DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos) HSEM_C1MISR_MISF0_Pos (0U) IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET RCC_D1CFGR_HPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_HPRE_DIV128_Pos) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST SPI_IFCR_TSERFC_Pos (10U) HRTIM_RST1R_TIMEVNT8_Msk (0x1UL << HRTIM_RST1R_TIMEVNT8_Pos) RCC_PLL3DIVR_N3_Msk (0x1FFUL << RCC_PLL3DIVR_N3_Pos) RCC_APB1LENR_UART4EN_Pos (19U) DMA_DOUBLE_BUFFER_M1 ((uint32_t)(DMA_SxCR_DBM | DMA_SxCR_CT)) USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk FLASH_CRCCR_CLEAN_SECT_Pos (10U) _REENT_EMERGENCY_SIZE 25 HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT ADC_JDR4_JDATA_0 (0x00000001UL << ADC_JDR4_JDATA_Pos) FDCAN_TTIE_CERE FDCAN_TTIE_CERE_Msk EXTI_FTSR3_TR_Pos (18U) M_2_PI 0.63661977236758134308 SDMMC_CMD_SET_DSR ((uint8_t)4U) USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk __SACCUM_FBIT__ 7 HRTIM_EECR3_EE9F HRTIM_EECR3_EE9F_Msk IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE) SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET RCC_AHB1LPENR_USB2OTGFSLPEN_Msk (0x1UL << RCC_AHB1LPENR_USB2OTGFSLPEN_Pos) RCC_APB4LPENR_LPUART1LPEN_Pos (3U) FDCAN_ILS_PEAE_Msk (0x1UL << FDCAN_ILS_PEAE_Pos) __HAL_RTC_TAMPER3_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP3E)) FDCAN_NDAT2_ND51_Msk (0x1UL << FDCAN_NDAT2_ND51_Pos) IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) RCC_AHB4LPENR_GPIOALPEN_Pos (0U) ETH_MACHWF0R_SMASEL ETH_MACHWF0R_SMASEL_Msk __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C1LPEN) LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk SPI_CFG2_SSOM SPI_CFG2_SSOM_Msk USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) EXTI_EMR2_EM44 EXTI_EMR2_EM44_Msk __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) == 0U) RCC_D1CFGR_HPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_HPRE_DIV256_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) USART_PRESC_PRESCALER_2 (0x4UL << USART_PRESC_PRESCALER_Pos) __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET SDMMC_MASK_CKSTOPIE SDMMC_MASK_CKSTOPIE_Msk UINT16_MAX (__UINT16_MAX__) ETH_DMACIER_ERIE ETH_DMACIER_ERIE_Msk RCC_D3CCIPR_SPI6SEL RCC_D3CCIPR_SPI6SEL_Msk HRTIM_ADC4R_AD4MC4_Pos (3U) PWR_WKUPFR_WKUPF2_Msk (0x1UL << PWR_WKUPFR_WKUPF2_Pos) DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) HRTIM_OUTR_DLYPRT HRTIM_OUTR_DLYPRT_Msk SYSCFG_EXTICR1_EXTI3_PA ((uint32_t)0x00000000) __COPYRIGHT(s) struct __hack GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) USB_OTG_DOEPMSK_NAKM_Pos (13U) HRTIM_SET1R_TIMEVNT2_Msk (0x1UL << HRTIM_SET1R_TIMEVNT2_Pos) __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE FDCAN_IE_EPE FDCAN_IE_EPE_Msk TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) USB_OTG_DIEPCTL_MPSIZ_Pos (0U) EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) RCC_APB4LPENR_COMP12LPEN_Pos (14U) USB_OTG_GCCFG_BCDEN_Pos (17U) AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS HSEM_BASE (D3_AHB1PERIPH_BASE + 0x6400UL) ADC_JSQR_JL_Pos (0U) HSEM_C1IER_ISE25_Pos (25U) TIM_TISEL_TI2SEL_1 (0x2UL << TIM_TISEL_TI2SEL_Pos) HRTIM_TIMDIER_RST2IE HRTIM_TIMDIER_RST2IE_Msk EXTI_IMR2_IM EXTI_IMR2_IM_Msk HRTIM_TIMDIER_RST1DE HRTIM_TIMDIER_RST1DE_Msk DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos) FMC_PMEM_MEMWAIT_2 (0x04UL << FMC_PMEM_MEMWAIT_Pos) ETH_MACTFCR_PLT_MINUS512_Pos (4U) RTC_TSDR_MU RTC_TSDR_MU_Msk __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) != 0U) SYSCFG_EXTICR4_EXTI15_PF ((uint32_t)0x00005000) HRTIM_ADC1R_AD1TBC3_Msk (0x1UL << HRTIM_ADC1R_AD1TBC3_Pos) EXTI_D3PMR1_MR21_Pos (21U) USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) FDCAN_TURCF_NCL FDCAN_TURCF_NCL_Msk IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) SDMMC_CMD_SEL_DESEL_CARD ((uint8_t)7U) __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE FMC_SDTRx_TRCD_1 (0x2UL << FMC_SDTRx_TRCD_Pos) ADC_JDR3_JDATA_18 (0x00040000UL << ADC_JDR3_JDATA_Pos) HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT 6U SYSCFG_EXTICR4_EXTI13_PA ((uint32_t)0x00000000) LTDC_LxPFCR_PF_Pos (0U) HRTIM_EEFR1_EE1FLTR_2 (0x4UL << HRTIM_EEFR1_EE1FLTR_Pos) SPI_CRC_LENGTH_31BIT (0x001E0000UL) SAI_PDMDLY_DLYM2R_1 (0x2UL << SAI_PDMDLY_DLYM2R_Pos) FLASH_CR_OPERRIE_Msk (0x1UL << FLASH_CR_OPERRIE_Pos) MDMA_CTBR_SBUS_Msk (0x1UL << MDMA_CTBR_SBUS_Pos) GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) FLASH ((FLASH_TypeDef *) FLASH_R_BASE) __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT SPI_FIRSTBIT_LSB SPI_CFG2_LSBFRST ETH_MACLMIR_LSI_Pos (0U) HAL_I2C_ERROR_DMA (0x00000010U) DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk UART_FLAG_SBKF USART_ISR_SBKF SYSCFG_UR13_SDRS_Msk (0x3UL << SYSCFG_UR13_SDRS_Pos) IS_PWR_D1_CPU(CPU) ((CPU) == CM7_CPUID) SPI_CFG2_SSOE SPI_CFG2_SSOE_Msk EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) __LACCUM_FBIT__ 31 DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) SPI_SR_RXPLVL_0 (0x1UL << SPI_SR_RXPLVL_Pos) TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) IS_QSPI_DDR_HHC(DDR_HHC) (((DDR_HHC) == QSPI_DDR_HHC_ANALOG_DELAY) || ((DDR_HHC) == QSPI_DDR_HHC_HALF_CLK_DELAY)) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk __HAL_RCC_GET_SPI1_SOURCE __HAL_RCC_GET_SPI123_SOURCE INTMAX_MIN (-INTMAX_MAX - 1) HSEM_C1MISR_MISF19_Pos (19U) TIM_TIM17_TI1_RCC_MCO1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) PWR_D3_DOMAIN (0x00000002U) FDCAN_CREL_STEP_Pos (24U) ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START HRTIM_BMCR_TDBM_Msk (0x1UL << HRTIM_BMCR_TDBM_Pos) NOR_StatusTypedef HAL_NOR_StatusTypeDef HRTIM_ADC4R_AD4TCPER_Msk (0x1UL << HRTIM_ADC4R_AD4TCPER_Pos) GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) TIM16_AF1_BKINP TIM16_AF1_BKINP_Msk SDMMC_ICR_IDMATEC_Pos (27U) ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SPI6EN) TIM_TIM16_TI1_RCC_LSE TIM_TISEL_TI1SEL_1 _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 HRTIM_OUTR_DLYPRTEN HRTIM_OUTR_DLYPRTEN_Msk __HAL_DBGMCU_UnFreeze_TIM6() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM6)) FDCAN_HPMS_FIDX_Msk (0x7FUL << FDCAN_HPMS_FIDX_Pos) RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos) EXTI_IMR1_IM18_Pos (18U) RCC_MCO_DIV2 RCC_MCODIV_2 BDMA_CCR_PL_Msk (0x3UL << BDMA_CCR_PL_Pos) EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk HRTIM_BMCR_BMPREN_Pos (10U) DMA2D_CR_TWIE_Pos (10U) HRTIM_RST1R_SRT HRTIM_RST1R_SRT_Msk EXTI_D3PMR1_MR8_Msk (0x1UL << EXTI_D3PMR1_MR8_Pos) DMA_HIFCR_CTEIF4_Pos (3U) SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) == 0U) RCC_USART234578CLKSOURCE_D2PCLK1 (0x00000000U) DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) HRTIM_BMTRGR_TCREP_Msk (0x1UL << HRTIM_BMTRGR_TCREP_Pos) MPU_RBAR_VALID_Pos 4U ETH_MACHWF0R_MACADR32SEL ETH_MACHWF0R_MACADR32SEL_Msk ADC_AWD2CR_AWD2CH_Msk (0xFFFFFUL << ADC_AWD2CR_AWD2CH_Pos) __FLT64_HAS_INFINITY__ 1 USE_HAL_JPEG_REGISTER_CALLBACKS 0U MDIOS_SR_CTERF_Msk (0x1UL << MDIOS_SR_CTERF_Pos) __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) MDMA_CESR_BSE MDMA_CESR_BSE_Msk ADC_JDR1_JDATA_9 (0x00000200UL << ADC_JDR1_JDATA_Pos) GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) RCC_D1CFGR_D1CPRE_DIV256 RCC_D1CFGR_D1CPRE_DIV256_Msk DMA1_BASE (D2_AHB1PERIPH_BASE + 0x0000UL) HRTIM_SET1R_EXTVNT9_Pos (29U) FDCAN_CCCR_PXHD_Msk (0x1UL << FDCAN_CCCR_PXHD_Pos) ETH_DMACSR_RWT_Msk (0x1UL << ETH_DMACSR_RWT_Pos) ODSWEN_BitNumber ODSWEN_BIT_NUMBER __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI1EN) GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 SYSCFG_EXTICR2_EXTI4_PD ((uint32_t)0x00000003) USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk QSPI_CS_HIGH_TIME_2_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_0) SDMMC_DATABLOCK_SIZE_8192B (SDMMC_DCTRL_DBLOCKSIZE_0| SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) SLAK_TIMEOUT CAN_TIMEOUT_VALUE __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM12)) GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C3RST) HRTIM_SET2R_MSTCMP4_Msk (0x1UL << HRTIM_SET2R_MSTCMP4_Pos) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) DMAMUX2_Channel7_BASE (DMAMUX2_BASE + 0x001CUL) GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) __SFRACT_MIN__ (-0.5HR-0.5HR) USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) == 0U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk BDMA_ISR_TEIF7_Msk (0x1UL << BDMA_ISR_TEIF7_Pos) ADC_CR_BOOST ADC_CR_BOOST_Msk RCC_SPI2CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP EXTI_SWIER1_SWIER8_Pos (8U) DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) UART_FLAG_LBDF USART_ISR_LBDF LPTIM_ICR_CMPOKCF_Pos (3U) ETH_MACHWF0R_ARPOFFSEL_Pos (9U) __LLFRACT_FBIT__ 63 DMAMUX_CSR_SOF3_Pos (3U) DMA2D_FGPFCCR_CM_Pos (0U) IS_RCC_D3PCLK1 IS_RCC_SRDPCLK1 ETH_DMACSR_RWT_Pos (9U) ETH_MTLTQOMR_TTC_64BITS ((uint32_t)0x00000010) ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) HRTIM_RSTR_EXTEVNT5_Pos (13U) ETH_DMACSR_TEB_Msk (0x7UL << ETH_DMACSR_TEB_Pos) QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk RCC_APB3ENR_LTDCEN_Msk (0x1UL << RCC_APB3ENR_LTDCEN_Pos) __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) HRTIM_OUTR_IDLES2 HRTIM_OUTR_IDLES2_Msk IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 RTC_ISR_TSOVF_Pos (12U) GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) FDCAN_TTIE_SMCE_Msk (0x1UL << FDCAN_TTIE_SMCE_Pos) ETH_MACAHR_MBC_LBITS23_16 ((uint32_t)0x04000000) EXTI_FTSR1_TR14_Pos (14U) FMC_BTRx_DATAST_2 (0x04UL << FMC_BTRx_DATAST_Pos) SYSCFG_EXTICR2_EXTI5_PJ ((uint32_t)0x00000090) FDCAN_RXF0C_F0OM FDCAN_RXF0C_F0OM_Msk __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) FLASH_CRCDATA_CRC_DATA FLASH_CRCDATA_CRC_DATA_Msk QSPI_DUALFLASH_ENABLE ((uint32_t)QUADSPI_CR_DFM) EXTI_LINE_18 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x12U) RCC_UART4CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) USART_CR3_RTSE USART_CR3_RTSE_Msk FDCAN_PSR_RESI_Msk (0x1UL << FDCAN_PSR_RESI_Pos) DCMI_ICR_VSYNC_ISC_Pos (3U) TIM_DMA_TRIGGER TIM_DIER_TDE RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk RTC_CR_REFCKON_Pos (4U) HRTIM_ADC1R_AD1TEPER_Pos (31U) ETH_MACMACSSIR_SNSINC ETH_MACMACSSIR_SNSINC_Msk QSPI_ADDRESS_2_LINES ((uint32_t)QUADSPI_CCR_ADMODE_1) SYSCFG_EXTICR2_EXTI5_PG ((uint32_t)0x00000060) __HAL_LTDC_LAYER_DISABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR &= ~(uint32_t)LTDC_LxCR_LEN) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE HAL_FLASH_ERROR_CRCRD FLASH_FLAG_CRCRDERR BDMA_IFCR_CTCIF7_Pos (29U) HRTIM_RSTR_TIMCCMP2_Pos (23U) DCMI_SR_FNE_Pos (2U) IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION HAL_DMA_ERROR_NONE (0x00000000U) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() HSEM_C1ISR_ISF2_Msk (0x1UL << HSEM_C1ISR_ISF2_Pos) ETH_MACIVIR_VLT ETH_MACIVIR_VLT_Msk ETH_MACHWF1R_DCBEN ETH_MACHWF1R_DCBEN_Msk FMC_SDRAM_RPIPE_DELAY_1 (0x00002000U) HRTIM_RST1R_TIMEVNT3_Msk (0x1UL << HRTIM_RST1R_TIMEVNT3_Pos) QSPI_ALTERNATE_BYTES_8_BITS 0x00000000U _WCHAR_T_  IS_RCC_PLL2N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT() (EXTI_D1->EMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) FDCAN_NDAT1_ND7 FDCAN_NDAT1_ND7_Msk SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos) RCC_CIER_CSIRDYIE_Pos (4U) __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI5RST) UART_HWCONTROL_CTS USART_CR3_CTSE EXTI_EMR3_EM74_Msk (0x1UL << EXTI_EMR3_EM74_Pos) __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) FDCAN_TTOST_SPL FDCAN_TTOST_SPL_Msk SPI_UNDERRUN_DETECT_BEGIN_DATA_FRAME (0x00000000UL) RCC_CR_CSIRDY RCC_CR_CSIRDY_Msk HRTIM_BDTUPR_TIMRST1R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST1R_Pos) BDMA_ISR_TCIF7_Pos (29U) WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) JPEG_CONFR4_VSF_Pos (8U) HRTIM_TIMDIER_CMP2IE_Pos (1U) USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk GPIO_AF7_UART7 ((uint8_t)0x07) TIM_CR2_OIS6 TIM_CR2_OIS6_Msk SDMMC_CLKCR_SELCLKRX_1 (0x2UL << SDMMC_CLKCR_SELCLKRX_Pos) UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) IWDG_RLR_RL_Pos (0U) HRTIM_IER_BMPER HRTIM_IER_BMPER_Msk GPIOB ((GPIO_TypeDef *) GPIOB_BASE) ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) HRTIM_MISR_MREP HRTIM_MISR_MREP_Msk DMA1_Stream7_IRQn RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) __HAL_RCC_TIM17_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM17EN) ADC_CFGR_AWD1SGL_Pos (22U) PWR_D3CR_VOS_1 (0x2UL << PWR_D3CR_VOS_Pos) SPI_SR_SUSP SPI_SR_SUSP_Msk PWR_PIN_PULL_UP (0x00000001U) FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL) __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOELPEN) USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) MDMA_CBNDTR_BNDT_Msk (0x1FFFFUL << MDMA_CBNDTR_BNDT_Pos) RCC_PLLCFGR_PLL1RGE_3 (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos) JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos) RTC_TR_HU RTC_TR_HU_Msk USART_CR2_TXINV USART_CR2_TXINV_Msk __HAL_RCC_LPTIM5_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM5AMEN) DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk IS_RCC_PLLR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) FDCAN_TTIR_RTMI_Pos (4U) FDCAN_TXBC_TFQM FDCAN_TXBC_TFQM_Msk __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SDRTR |= (__FLAG__)) ETH_MMCTIR_TXGPKTIS_Pos (21U) __HAL_RCC_ETH1MAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETH1MACRST)) PWR_CSR1_ACTVOS_Pos (14U) __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_I2C4RST) DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) HSEM_C1ISR_ISF5 HSEM_C1ISR_ISF5_Msk UINT_FAST32_MAX (__UINT_FAST32_MAX__) TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) SYSCFG_EXTICR2_EXTI7_PF ((uint32_t)0x00005000) __HAL_RCC_ETH1TX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1TXEN)) USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D) __ARM_FEATURE_CRYPTO IS_RCC_ADCCLKSOURCE(SOURCE) (((SOURCE) == RCC_ADCCLKSOURCE_PLL2) || ((SOURCE) == RCC_ADCCLKSOURCE_PLL3) || ((SOURCE) == RCC_ADCCLKSOURCE_CLKP)) RCC_PLLCFGR_PLL1VCOSEL RCC_PLLCFGR_PLL1VCOSEL_Msk WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA RCC_D1CFGR_D1CPRE_2 (0x4UL << RCC_D1CFGR_D1CPRE_Pos) FDCAN_IR_TEFN_Msk (0x1UL << FDCAN_IR_TEFN_Pos) EXTI_EMR3_EM68_Pos (4U) QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos) GPIO_AF7_SDMMC1 ((uint8_t)0x07) USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos) HSEM_C1IER_ISE3 HSEM_C1IER_ISE3_Msk ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) __UINT16_MAX__ 0xffff HRTIM_RSTCR_TIMACMP4_Msk (0x1UL << HRTIM_RSTCR_TIMACMP4_Pos) GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0) RCC_PLL1_DIVP RCC_PLLCFGR_DIVP1EN BDMA_ISR_TCIF7 BDMA_ISR_TCIF7_Msk __HAL_RCC_USB1_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) != 0U) OB_IWDG_STOP_ACTIVE FLASH_OPTSR_FZ_IWDG_STOP MDMA_CTCR_BWM_Msk (0x1UL << MDMA_CTCR_BWM_Pos) USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) RTC_ATAMP_ASYNCPRES_RTCCLK_128 (TAMP_ATCR1_ATCKSEL_2 | TAMP_ATCR1_ATCKSEL_1 | TAMP_ATCR1_ATCKSEL_0) __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE TIM_CR2_OIS4 TIM_CR2_OIS4_Msk MDMA_DEST_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk EXTI_D3PCR1L_PCS10 EXTI_D3PCR1L_PCS10_Msk OB_BOR_LEVEL0 0x00000000U IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk ETH_MTLQICSR_TXUNFIS_Pos (0U) HSEM_C1ICR_ISC24_Msk (0x1UL << HSEM_C1ICR_ISC24_Pos) SWPMI_CR_TXDMA_Msk (0x1UL << SWPMI_CR_TXDMA_Pos) SYSCFG_CCVR_NCV_Pos (0U) LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk EXTI_EMR3_EM64 EXTI_EMR3_EM64_Msk I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM6)) ETH_DMACTCR_TSE_Pos (12U) I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) SAI_PDMDLY_DLYM1R_0 (0x1UL << SAI_PDMDLY_DLYM1R_Pos) TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 HRTIM_EEFR1_EE2FLTR_2 (0x4UL << HRTIM_EEFR1_EE2FLTR_Pos) TIM_DMABASE_CCER 0x00000008U ADC_RESOLUTION10b ADC_RESOLUTION_10B __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RTC_BKP_DR23 0x17u _GLOBAL_ATEXIT _global_atexit EXTI_IMR3_IM72 EXTI_IMR3_IM72_Msk FMC_ACCESS_MODE_D (0x30000000U) ETH_MACACR_ATSEN0 ETH_MACACR_ATSEN0_Msk SPI_MASTER_SS_IDLENESS_01CYCLE (0x00000001UL) RCC_USART234578CLKSOURCE_CSI RCC_D2CCIP2R_USART28SEL_2 USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk FDCAN_TTILS_SE2S FDCAN_TTILS_SE2S_Msk SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) HRTIM_RSTDR_TIMBCMP4_Pos (24U) TIM8_AF2_BK2CMP2P_Msk (0x1UL << TIM8_AF2_BK2CMP2P_Pos) TIM1_AF1_BKINP_Pos (9U) FMC_SDTRx_TRC_1 (0x2UL << FMC_SDTRx_TRC_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 STS_GOUT_NAK 1U USART_ISR_TXFE USART_ISR_TXFE_Msk CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) HSEM_C1ICR_ISC2 HSEM_C1ICR_ISC2_Msk GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) HRTIM_DTR_DTPRSC_Msk (0x7UL << HRTIM_DTR_DTPRSC_Pos) __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_OVRC) FLASH_CR_FW_Msk (0x1UL << FLASH_CR_FW_Pos) PWR_WKUPEPR_WKUPP2_Msk (0x1UL << PWR_WKUPEPR_WKUPP2_Pos) SDMMC_STA_DABORT_Msk (0x1UL << SDMMC_STA_DABORT_Pos) GPIO_AF4_I2C1 ((uint8_t)0x04) RCC_AHB1ENR_USB2OTGFSEN RCC_AHB1ENR_USB2OTGFSEN_Msk RCC_APB1LRSTR_I2C2RST RCC_APB1LRSTR_I2C2RST_Msk HRTIM_MISR_MUPD_Msk (0x1UL << HRTIM_MISR_MUPD_Pos) __HAL_RCC_CRS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) == 0U) __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE RCC_APB1LENR_TIM2EN RCC_APB1LENR_TIM2EN_Msk ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) SAI_xCLRFR_CAFSDET_Pos (5U) SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos) RCC_APB1LRSTR_UART8RST RCC_APB1LRSTR_UART8RST_Msk DMA2D_OCOLR_GREEN_3_Msk (0x3EUL << DMA2D_OCOLR_GREEN_3_Pos) HRTIM1_COMMON ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE) IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) RCC_RTCCLKSOURCE_HSE_DIV43 (0x0002B300U) __USART_DISABLE __HAL_USART_DISABLE COMP1 ((COMP_TypeDef *) COMP1_BASE) FMC_BCRx_FACCEN FMC_BCRx_FACCEN_Msk __HAL_RCC_DTCM2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM2LPEN)) FDCAN_IE_WDIE_Msk (0x1UL << FDCAN_IE_WDIE_Pos) ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) FDCAN_IE_RF1LE FDCAN_IE_RF1LE_Msk HRTIM_RSTCR_TIMACMP1 HRTIM_RSTCR_TIMACMP1_Msk RCC_AHB4RSTR_GPIOERST RCC_AHB4RSTR_GPIOERST_Msk HRTIM_CPT1CR_TA1RST HRTIM_CPT1CR_TA1RST_Msk HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 TIM_TIM24_ETR_SAI1_FSB TIM2_AF1_ETRSEL_2 ETH_DMACIER_TIE ETH_DMACIER_TIE_Msk SYSCFG_EXTICR3_EXTI9_PH ((uint32_t)0x00000070) ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 HRTIM_ODSR_TA1ODS HRTIM_ODSR_TA1ODS_Msk TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) SPI_IER_TSERFIE_Pos (10U) ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos) CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos) TIM5_AF1_ETRSEL_Pos (14U) MDMA_GISR0_GIF10_Msk (0x1UL << MDMA_GISR0_GIF10_Pos) MDMA_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_0) CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) ETH_MACPFR_HPF ETH_MACPFR_HPF_Msk HRTIM_DTR_DTR_0 (0x001UL << HRTIM_DTR_DTR_Pos) RCC_I2C1235CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 FDCAN_NDAT1_ND3_Msk (0x1UL << FDCAN_NDAT1_ND3_Pos) HRTIM_CR1_ADC3USRC_0 (0x1UL << HRTIM_CR1_ADC3USRC_Pos) CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) EXTI_IMR2_IM62_Pos (30U) EXTI_EMR2_EM51 EXTI_EMR2_EM51_Msk __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_5) || ((CHANNEL) == TIM_CHANNEL_6))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1)|| ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_5) || ((CHANNEL) == TIM_CHANNEL_6))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM15) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM16) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM17) && (((CHANNEL) == TIM_CHANNEL_1)))) DMA_LISR_FEIF3_Pos (22U) VREFBUF_CSR_VRS_OUT3 VREFBUF_CSR_VRS_OUT3_Msk SYSCFG_CFGR_PVDL_Msk (0x1UL << SYSCFG_CFGR_PVDL_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) SAI_PDMCR_MICNBR_Pos (4U) __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE PWR_WKUPEPR_WKUPPUPD2 PWR_WKUPEPR_WKUPPUPD2_Msk ETH_MTLQICSR_TXUIE ETH_MTLQICSR_TXUIE_Msk ETH_DMAMR_DA_Pos (1U) EXTI_D3PMR2_MR34 EXTI_D3PMR2_MR34_Msk TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) FDCAN_TTOST_WGTD_Msk (0x1UL << FDCAN_TTOST_WGTD_Pos) __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) RAMECC2_Monitor5_BASE (RAMECC2_BASE + 0xA0UL) RTC_BKP13R_Pos (0U) EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) HRTIM_CPT1CR_EXEV7CPT_Pos (8U) TPI_FIFO0_ETM_ATVALID_Pos 26U RCC_PERIPHCLK_USART16910 RCC_PERIPHCLK_USART16 RCC_D1CFGR_D1CPRE_DIV512 RCC_D1CFGR_D1CPRE_DIV512_Msk SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos) USE_HAL_DCMI_REGISTER_CALLBACKS 0U OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET USB_OTG_FS USB2_OTG_FS I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) LPTIM_CFGR2_IN2SEL_0 (0x1UL << LPTIM_CFGR2_IN2SEL_Pos) EXTI_LINE38 ((uint32_t)0x26) EXTI_D3PMR2_MR50_Pos (18U) HRTIM_ADC2R_AD2TAC4_Msk (0x1UL << HRTIM_ADC2R_AD2TAC4_Pos) HRTIM_ICR_SYSFLTC_Pos (5U) USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) DAC_CR_TEN1 DAC_CR_TEN1_Msk RTC_OUTPUT_POLARITY_HIGH 0x00000000u FDCAN_TTIE_CSME FDCAN_TTIE_CSME_Msk SDMMC_IT_RXFIFOF SDMMC_MASK_RXFIFOFIE HRTIM_RSTCR_TIMECMP1 HRTIM_RSTCR_TIMECMP1_Msk TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP HAL_QSPI_TIMEOUT_DEFAULT_VALUE 5000U __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos) RCC_AHB3RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB3RSTR_DMA2DRST_Pos) ETH_MACCR_S2KP_Pos (22U) FDCAN_TTIE_AWE_Pos (17U) SDMMC_DCTRL_DTMODE_Pos (2U) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk FMC_SDRAM_NORMAL_MODE (0x00000000U) FMC_SR_ILEN_Pos (4U) ETH_MACHWF0R_ACTPHYSEL ETH_MACHWF0R_ACTPHYSEL_Msk USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) RCC_AHB2RSTR_RNGRST_Pos (6U) __HAL_DBGMCU_FREEZE_LPTIM3() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM3)) IS_RCC_SPI1CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PIN)) HRTIM_OUTR_IDLES1_Pos (3U) ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOGLPEN) DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD USB_OTG_HFIR_FRIVL_Pos (0U) __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_SDMMC2RST)) ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos) I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk ADC_OFR3_OFFSET3_14 (0x0004000UL << ADC_OFR3_OFFSET3_Pos) __HAL_RCC_LPTIM2_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) == 0U) GPIO_OSPEEDR_OSPEED5_Pos (10U) HRTIM_EECR2_EE9POL HRTIM_EECR2_EE9POL_Msk MPU_REGION_NUMBER14 ((uint8_t)0x0E) RCC_D3AMR_LPTIM4AMEN_Pos (11U) TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk TIM_MASTERSLAVEMODE_DISABLE 0x00000000U DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos) __datatype_type_tag(kind,type)  USE_HAL_RTC_REGISTER_CALLBACKS 0U LTDC_GCR_LTDCEN_Pos (0U) LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 __LDBL_MIN_10_EXP__ (-307) USB_OTG_DOEPCTL_SNPM_Pos (20U) USART_CR1_DEDT USART_CR1_DEDT_Msk USB_OTG_GUSBCFG_PTCI_Pos (24U) RCC_PLL2DIVR_N2_Pos (0U) __HAL_RCC_D3SRAM1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SRAM4AMEN) TIM_TIM16_TI1_GPIO 0x00000000U HRTIM_EEFR1_EE3FLTR_2 (0x4UL << HRTIM_EEFR1_EE3FLTR_Pos) DMA2D_ISR_CEIF_Pos (5U) FDCAN_TTIE_SBCE_Pos (0U) USB_OTG_DCTL_RWUSIG_Pos (0U) __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) == 0U) SDMMC_ERROR_BAD_ERASE_PARAM ((uint32_t)0x00000200U) USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) HRTIM_RSTER_TIMACMP1_Pos (19U) SWPMI_CR_TXDMA_Pos (1U) DAC_CR_CEN1_Pos (14U) GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) HSEM_C1MISR_MISF11_Msk (0x1UL << HSEM_C1MISR_MISF11_Pos) RCC_APB3ENR_WWDG1EN RCC_APB3ENR_WWDG1EN_Msk IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || ((__BANK__) == FMC_SDRAM_BANK2)) __HAL_RCC_LPTIM3_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM3RST) ETH_MACMDIOAR_CR_DIV4AR ETH_MACMDIOAR_CR_DIV4AR_Msk DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk EXTI_LINE85 ((uint32_t)0x55) ETH_DMAMR_PR_Pos (12U) __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__) do { if(HAL_GetREVID() <= REV_ID_Y) { if((__CSICalibrationValue__) == RCC_CSICALIBRATION_DEFAULT) { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, ((uint32_t)0x10) << HAL_RCC_REV_Y_CSITRIM_Pos); } else { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, (uint32_t)(__CSICalibrationValue__) << HAL_RCC_REV_Y_CSITRIM_Pos); } } else { MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, (uint32_t)(__CSICalibrationValue__) << RCC_CSICFGR_CSITRIM_Pos); } } while(0) __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM4EN) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos) GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) RTC_TAMPCR_TAMP1E_Pos (0U) EXTI_LINE_62 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) DMA_REQUEST_TIM1_CH1 11U HRTIM_CPT2CR_TA1RST_Msk (0x1UL << HRTIM_CPT2CR_TA1RST_Pos) LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) DMA_REQUEST_TIM3_CH2 24U __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE __HAL_RCC_D2SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM1LPEN)) GPIO_OTYPER_OT13_Pos (13U) CEC_IER_RXOVRIE_Pos (2U) FDCAN_NDAT2_ND46_Msk (0x1UL << FDCAN_NDAT2_ND46_Pos) HAL_SD_CARD_IDENTIFICATION 0x00000002U VREFBUF_CSR_VRS_OUT1 ((uint32_t)0x00000000) GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) HSEM_C1ISR_ISF26_Pos (26U) HRTIM_ICR_FLT1C_Msk (0x1UL << HRTIM_ICR_FLT1C_Pos) I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) RCC_AHB4ENR_GPIOJEN_Msk (0x1UL << RCC_AHB4ENR_GPIOJEN_Pos) LTDC_VSPOLARITY_AL 0x00000000U DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos) IS_DMA_STREAM_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) FDCAN_TTOCF_EECS_Pos (15U) FMC_BWTRx_BUSTURN FMC_BWTRx_BUSTURN_Msk LTDC_GCR_DBW_Pos (4U) __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != 0U) __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) RCC_D3CCIPR_SAI4BSEL_2 (0x4UL << RCC_D3CCIPR_SAI4BSEL_Pos) HAL_NVIC_SetPriorityGrouping UART_MODE_RX USART_CR1_RE RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) ETH_MACTSCR_TSVER2ENA_Pos (10U) HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 DMA_FLAG_TEIF1_5 ((uint32_t)0x00000200U) __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET LTDC_LxWHPCR_WHSPPOS_Pos (16U) DBGMCU_APB2FZ1_DBG_TIM15 DBGMCU_APB2FZ1_DBG_TIM15_Msk DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos) LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) __HAL_RTC_ALARMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE)) OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 FDCAN_IE_PEDE FDCAN_IE_PEDE_Msk ADC_JDR2_JDATA_30 (0x40000000UL << ADC_JDR2_JDATA_Pos) SPDIFRX_IMR_SYNCDIE_Pos (5U) __HAL_RCC_MDIOS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_MDIOSEN) EXTI_LINE42 ((uint32_t)0x2A) UART4_BASE (D2_APB1PERIPH_BASE + 0x4C00UL) __SDMMC_OPERATION_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN) EXTI_D3PMR1_MR5 EXTI_D3PMR1_MR5_Msk __HAL_RCC_BKPRAM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BKPRAMEN) OB_RDP_LEVEL_0 0xAA00U __FDPIC__ DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) FDCAN_RXF0C_F0SA_Pos (2U) ETH_MACHWF1R_ADDR64_32 (0x0UL << ETH_MACHWF1R_ADDR64_Pos) BDMA_CCR_CIRC_Msk (0x1UL << BDMA_CCR_CIRC_Pos) RCC_SPI5CLKSOURCE_HSI RCC_SPI45CLKSOURCE_HSI SYSCFG_EXTICR2_EXTI7_PK ((uint32_t)0x0000A000) RCC_PLLCFGR_DIVP2EN_Pos (19U) TPI_FIFO1_ITM_ATVALID_Pos 29U HRTIM_CR1_ADC2USRC_1 (0x2UL << HRTIM_CR1_ADC2USRC_Pos) DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos) HSEM_C1MISR_MISF2_Pos (2U) RCC_AHB3LPENR_DTCM1LPEN RCC_AHB3LPENR_DTCM1LPEN_Msk __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk HSEM_C1IER_ISE0_Pos (0U) EXTI_RTSR1_TR2_Msk (0x1UL << EXTI_RTSR1_TR2_Pos) SYSCFG_CFGR_CM7L_Msk (0x1UL << SYSCFG_CFGR_CM7L_Pos) SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk ETH_MMCTGFSCCR 0x0000014CU HAL_DMA_ERROR_TE (0x00000001U) PWR_AVD_MODE_EVENT_FALLING (0x00020002U) ADC_PCSEL_PCSEL_16 (0x10000UL << ADC_PCSEL_PCSEL_Pos) __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT MDMA_REQUEST_DMA1_Stream7_TC ((uint32_t)0x00000007U) TIM_CLOCKSOURCE_ITR5 TIM_TS_ITR5 FDCAN_TTIR_GTW_Msk (0x1UL << FDCAN_TTIR_GTW_Pos) SDMMC_IDMA_IDMABMODE SDMMC_IDMA_IDMABMODE_Msk RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) != 0U) I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk MDIOS_IRQn HRTIM_RST1R_EXTVNT10_Pos (30U) RTC_FLAG_RSF RTC_ISR_RSF LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk FLASH_OPTSR_ST_RAM_SIZE_0 (0x1UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) DCMI_ICR_ERR_ISC_Pos (2U) SDMMC_OCR_CC_ERROR ((uint32_t)0x00100000U) ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk SAI_xCR1_DS SAI_xCR1_DS_Msk DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk USB_OTG_DOEPMSK_OTEPDM_Pos (4U) HRTIM_MISR_MCMP4_Msk (0x1UL << HRTIM_MISR_MCMP4_Pos) FDCAN_TTOCN_TTIE FDCAN_TTOCN_TTIE_Msk FMC_SDCRx_RPIPE_Pos (13U) DMA2D_OCOLR_RED_2_Pos (11U) __HAL_RCC_LPTIM5_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM5EN) USART3_IRQn I2C_OAR2_OA2EN_Pos (15U) DMA_REQUEST_SPDIF_RX_DT 93U NVIC_SystemReset __NVIC_SystemReset _SIZET_  xPSR_T_Msk (1UL << xPSR_T_Pos) SWPMI_ISR_SRF_Msk (0x1UL << SWPMI_ISR_SRF_Pos) ETH_MACA3LR_ADDRLO ETH_MACA3LR_ADDRLO_Msk FLASH_PSIZE_DOUBLE_WORD FLASH_CR_PSIZE RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk FDCAN_RXF1C_F1OM_Pos (31U) RTC_TSTR_SU RTC_TSTR_SU_Msk GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) SDMMC_MASK_ACKFAILIE_Pos (23U) SYSCFG_CCCR_NCC SYSCFG_CCCR_NCC_Msk JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk __HAL_RCC_VREF_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_VREFLPEN) RCC_AHB2LPENR_SRAM2LPEN_Pos (30U) SWPMI_ISR_DEACTF_Pos (10U) __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) __HAL_SPI_CLEAR_TSERFFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_TSERFC) SYSCFG_EXTICR4_EXTI13_PH ((uint32_t)0x00000070) DMA1_Stream6_IRQn ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos) ETH_MACMDIOAR_CR_Pos (8U) SPI_NSS_PULSE_ENABLE SPI_CFG2_SSOM EXTI_LINE52 ((uint32_t)0x34) HRTIM_CR1_ADC1USRC_Msk (0x7UL << HRTIM_CR1_ADC1USRC_Pos) EXTI_D3PCR1L_PCS2_Pos (4U) __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, RCC_EXTI_LINE_LSECSS) USART_CR2_ABRMODE_Pos (21U) OPAMP1_CSR_VMSEL_0 (0x1UL << OPAMP1_CSR_VMSEL_Pos) __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE SYSCFG_EXTICR3_EXTI8_PF ((uint32_t)0x00000005) USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) == 0U) USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__)) FDCAN_ILS_RF1FL_Msk (0x1UL << FDCAN_ILS_RF1FL_Pos) HRTIM_ADC3R_AD3EEV3_Pos (7U) ETH_MACL3L4CR_L4PEN ETH_MACL3L4CR_L4PEN_Msk RCC_AHB3ENR_SDMMC1EN_Msk (0x1UL << RCC_AHB3ENR_SDMMC1EN_Pos) USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk ADC_CALFACT2_LINCALFACT_10 (0x00000400UL << ADC_CALFACT2_LINCALFACT_Pos) RCC_DFSDM1CLKSOURCE_SYS RCC_D2CCIP1R_DFSDM1SEL __HAL_PCD_IS_PHY_SUSPENDED(__HANDLE__) ((*(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE)) & 0x10U) ETH_MACVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGDELETE_Pos) RCC_PLLCKSELR_DIVM3_Pos (20U) FDCAN_IR_TOO_Msk (0x1UL << FDCAN_IR_TOO_Pos) DCMI_ESUR_FEU_Pos (24U) HRTIM_CR1_ADC3USRC_Msk (0x7UL << HRTIM_CR1_ADC3USRC_Pos) ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) USART_ISR_WUF USART_ISR_WUF_Msk USB_OTG_GRXSTSP_DPID_Pos (15U) USART_CR3_TXFTCFG_Pos (29U) SPI_CRC_LENGTH_17BIT (0x00100000UL) OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos) GPIO_AF8_UART4 ((uint8_t)0x08) HRTIM_OENR_TA2OEN_Pos (1U) TIM_TISEL_TI1SEL_3 (0x8UL << TIM_TISEL_TI1SEL_Pos) HSEM_RLR_LOCK_Pos (31U) IWDG1 ((IWDG_TypeDef *) IWDG1_BASE) FMC_SDRAM_CLOCK_PERIOD_2 (0x00000800U) CEC_ISR_TXUDR_Pos (10U) HRTIM_SET1R_TIMEVNT6_Pos (17U) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) MDMA_CESR_TEMD_Pos (9U) ETH_DMADSR_TPS_Msk (0xFUL << ETH_DMADSR_TPS_Pos) SAI_xSLOTR_SLOTSZ_Pos (6U) MDMA_CCR_BTIE_Msk (0x1UL << MDMA_CCR_BTIE_Pos) NVIC_SetPriority __NVIC_SetPriority RCC_AHB4ENR_BDMAEN_Pos (21U) SPI_FLAG_EOT SPI_SR_EOT DBGMCU_APB2FZ1_DBG_TIM8_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM8_Pos) ETH_MACHWF0R_ACTPHYSEL_REVMII ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED FMC_PATT_ATTSET_Pos (0U) RCC_AHB4RSTR_HSEMRST RCC_AHB4RSTR_HSEMRST_Msk QUADSPI_CR_FSEL_Pos (7U) ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) ETH_MACA1HR_ADDRHI ETH_MACA1HR_ADDRHI_Msk COMP_CFGRx_LOCK_Pos (31U) SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos) HRTIM_BDMUPR_MPER_Pos (4U) HRTIM_EECR2_EE9SRC_1 (0x2UL << HRTIM_EECR2_EE9SRC_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN OPAMP2_HSOTR_TRIMHSOFFSETN_Msk HRTIM_RSTDR_TIMECMP1_Msk (0x1UL << HRTIM_RSTDR_TIMECMP1_Pos) HSEM_C1MISR_MISF25 HSEM_C1MISR_MISF25_Msk ETH_MACECR_EIPG_Msk (0x1FUL << ETH_MACECR_EIPG_Pos) FMC_BCR1_WFDIS_Pos (21U) BDMA_CCR_PSIZE_Msk (0x3UL << BDMA_CCR_PSIZE_Pos) ETH_DMACIER_ETIE_Pos (10U) EXTI_EMR3_EM71 EXTI_EMR3_EM71_Msk SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) __ARM_ARCH_ISA_THUMB 2 HRTIM_FLTINR1_FLT4F_0 (0x1UL << HRTIM_FLTINR1_FLT4F_Pos) HSEM_C1MISR_MISF12 HSEM_C1MISR_MISF12_Msk ADC_SMPR2_SMP10_Pos (0U) __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET LPTIM_IER_UPIE_Pos (5U) HRTIM_ADC2R_AD2TCC3 HRTIM_ADC2R_AD2TCC3_Msk RCC_D3CCIPR_LPTIM345SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM345SEL_Pos) MDMA_CTCR_DINCOS_1 (0x2UL << MDMA_CTCR_DINCOS_Pos) HAL_FLASH_ERROR_SNECC FLASH_FLAG_SNECCERR ETH_MACCR_FES ETH_MACCR_FES_Msk ADC_JDR4_JDATA_16 (0x00010000UL << ADC_JDR4_JDATA_Pos) HRTIM_MDIER_MCMP4DE HRTIM_MDIER_MCMP4DE_Msk __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN); UNUSED(tmpreg); } while(0) DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM7)) USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE RCC_AHB1ENR_USB1OTGHSEN RCC_AHB1ENR_USB1OTGHSEN_Msk USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_IER_AWD1IE_Pos (7U) DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) USART_CR1_M USART_CR1_M_Msk USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) RTC_ISR_INIT RTC_ISR_INIT_Msk RCC_CSICFGR_CSITRIM_4 (0x10UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT DAC_DOR1_DACC1DOR_Pos (0U) GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) CEC_ISR_TXEND CEC_ISR_TXEND_Msk USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) FLASH_SCAR_SEC_AREA_END FLASH_SCAR_SEC_AREA_END_Msk __WCHAR_MIN__ 0U HRTIM_ISR_FLT1 HRTIM_ISR_FLT1_Msk HRTIM_RSTBR_TIMCCMP2 HRTIM_RSTBR_TIMCCMP2_Msk DMAMUX_CSR_SOF5_Pos (5U) USB_OTG_DTHRCTL_ARPEN_Pos (27U) MDMA_CDAR_DAR_Pos (0U) RCC_MCODIV_8 RCC_CFGR_MCO1PRE_3 HRTIM_RST2R_SRT_Pos (0U) SWPMI_ICR_CTXBEF SWPMI_ICR_CTXBEF_Msk DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) PWR_CR2_TEMPL_Msk (0x1UL << PWR_CR2_TEMPL_Pos) RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos) FLASH_ERROR_PG HAL_FLASH_ERROR_PROG __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI2RST) IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE HRTIM_RSTER_TIMBCMP4 HRTIM_RSTER_TIMBCMP4_Msk DBGMCU_APB1LFZ1_DBG_TIM5_Pos (3U) USB_OTG_GCCFG_PS2DET_Pos (3U) DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) BDMA_FLAG_HT3 ((uint32_t)0x00004000) I2C_FLAG_PECERR I2C_ISR_PECERR FDCAN_TTOST_EL_Pos (0U) DMA2D_NLR_PL DMA2D_NLR_PL_Msk GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) HRTIM_RSTBR_TIMACMP2 HRTIM_RSTBR_TIMACMP2_Msk EXTI_TARGET_MSK_ALL_CPU EXTI_TARGET_MSK_CPU1 ETH_MACIVIR_VLC ETH_MACIVIR_VLC_Msk EXTI_PR2_PR49_Msk (0x1UL << EXTI_PR2_PR49_Pos) DMA2D_CR_TEIE_Pos (8U) HRTIM_RSTCR_TIMACMP1_Pos (19U) SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) FDCAN_PSR_RBRS_Pos (12U) __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART3LPEN) HAL_UART_STATE_ERROR 0x000000E0U __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos) FLASH_SR_QW_Pos (2U) USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk HSEM_C1MISR_MISF13 HSEM_C1MISR_MISF13_Msk __NOINLINE __attribute__ ( (noinline) ) RCC_PLLCFGR_PLL2VCOSEL_Pos (5U) JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) FLASH_BOOT_ADD1 FLASH_BOOT_ADD1_Msk IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) RTC_OUTPUT_ALARMA RTC_CR_OSEL_0 RCC_AHB4RSTR_GPIOBRST RCC_AHB4RSTR_GPIOBRST_Msk FDCAN_PSR_EW_Pos (6U) MPU_REGION_SIZE_256B ((uint8_t)0x07) FDCAN_NDAT1_ND31_Pos (31U) ETH_MTLISR_MACIS ETH_MTLISR_MACIS_Msk HRTIM_TIMCR_PSHPLL HRTIM_TIMCR_PSHPLL_Msk LTDC_BPCR_AVBP_Pos (0U) ETH_MTLRQMPOCR_OVFCNTOVF_Pos (11U) EXTI_FTSR1_TR9_Msk (0x1UL << EXTI_FTSR1_TR9_Pos) CEC_ISR_TXERR CEC_ISR_TXERR_Msk HRTIM_CR1_TCUDIS HRTIM_CR1_TCUDIS_Msk I2S_IT_TXE I2S_IT_TXP __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) BDMA_ISR_HTIF3_Msk (0x1UL << BDMA_ISR_HTIF3_Pos) SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk ADC_JDR3_JDATA_28 (0x10000000UL << ADC_JDR3_JDATA_Pos) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 IS_MDMA_SOURCE_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_SRC_DATASIZE_BYTE ) || ((__SIZE__) == MDMA_SRC_DATASIZE_HALFWORD ) || ((__SIZE__) == MDMA_SRC_DATASIZE_WORD ) || ((__SIZE__) == MDMA_SRC_DATASIZE_DOUBLEWORD)) SPI_CFG2_SSM_Pos (26U) USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) D3_SRAM_BASE (0x38000000UL) ETH_MACHWF2R_TXQCNT ETH_MACHWF2R_TXQCNT_Msk SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk IS_LTDC_BLUEVALUE(__BBLUE__) ((__BBLUE__) <= LTDC_COLOR) FMC_SDTRx_TXSR_3 (0x8UL << FMC_SDTRx_TXSR_Pos) HRTIM_CNTR_CNTR_Pos (0U) GPIO_OSPEEDR_OSPEED8_Pos (16U) JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos) RCC_PLL1DIVR_R1_Pos (24U) MDIOS_SR_PERF MDIOS_SR_PERF_Msk EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != 0U) DAC_CR_WAVE1_Pos (6U) USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) _NOINLINE_STATIC _NOINLINE static RCC_LPTIM4CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 JPEG_CONFR4_HA_Pos (1U) SWPMI_OR_CLASS_Msk (0x1UL << SWPMI_OR_CLASS_Pos) RCC_AHB4RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOJRST_Pos) RCC_HSICFGR_HSITRIM_4 (0x10UL << RCC_HSICFGR_HSITRIM_Pos) ADC_JDR2_JDATA_26 (0x04000000UL << ADC_JDR2_JDATA_Pos) EXTI_LINE_39 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) FDCAN_IR_TEFN_Pos (12U) HRTIM_RSTBR_TIMECMP2 HRTIM_RSTBR_TIMECMP2_Msk FDCAN_NDAT2_ND56_Pos (24U) ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk HRTIM_RSTR_MSTCMP1_Pos (5U) RTC_WAKEUPCLOCK_CK_SPRE_16BITS RTC_CR_WUCKSEL_2 _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var)) __HAL_RCC_LPTIM4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM4EN) HAL_SD_CARD_PROGRAMMING 0x00000007U SPI_UDRDR_UDRDR_Pos (0U) HRTIM_EECR2_EE9SRC_0 (0x1UL << HRTIM_EECR2_EE9SRC_Pos) __HAL_RCC_SAI4A_CONFIG(__RCC_SAI4ACLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL, (__RCC_SAI4ACLKSource__)) SPI_CFG2_SSM_Msk (0x1UL << SPI_CFG2_SSM_Pos) HRTIM_RSTER_TIMDCMP4 HRTIM_RSTER_TIMDCMP4_Msk __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) EXTI_EMR2_EM53_Msk (0x1UL << EXTI_EMR2_EM53_Pos) USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) FLASH_IT_CRCRDERR_BANK1 FLASH_CR_CRCRDERRIE HRTIM_CPT1CR_TC1RST_Pos (21U) PWR_CR2_VBATL_Pos (20U) IS_LTDC_HCONFIGST(__HCONFIGST__) ((__HCONFIGST__) <= LTDC_STARTPOSITION) FDCAN_TXEFS_EFGI FDCAN_TXEFS_EFGI_Msk HAL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAMLPEN)) SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk EXTI_EMR2_EM55_Msk (0x1UL << EXTI_EMR2_EM55_Pos) HRTIM_RSTR_TIMBCMP1 HRTIM_RSTR_TIMBCMP1_Msk SWPMI_ICR_CTCF SWPMI_ICR_CTCF_Msk HSEM_C1ISR_ISF21 HSEM_C1ISR_ISF21_Msk IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0) RCC_D1CFGR_D1PPRE_DIV16 RCC_D1CFGR_D1PPRE_DIV16_Msk __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos) USB_OTG_GCCFG_DCDEN_Pos (18U) CAN_IT_RQCP2 CAN_IT_TME TIM_TISEL_TI1SEL TIM_TISEL_TI1SEL_Msk ADC_CR_LINCALRDYW4 ADC_CR_LINCALRDYW4_Msk EXTI_GPIOC 0x00000002U SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) HSEM_C1IER_ISE10_Pos (10U) SPI_I2SCFGR_MCKOE_Msk (0x1UL << SPI_I2SCFGR_MCKOE_Pos) TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 RCC_CR_PLL2ON_Pos (26U) assert RTC_BKP21R RTC_BKP21R_Msk TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 GPIO_BSRR_BS1_Pos (1U) SPI_CFG1_RXDMAEN SPI_CFG1_RXDMAEN_Msk RCC_AHB1ENR_ADC12EN RCC_AHB1ENR_ADC12EN_Msk I2C_ADDRESSINGMODE_7BIT (0x00000001U) IS_PWR_WAKEUP_PIN_POLARITY(POLARITY) (((POLARITY) == PWR_PIN_POLARITY_HIGH) || ((POLARITY) == PWR_PIN_POLARITY_LOW)) SYSCFG_EXTICR4_EXTI12_PF ((uint32_t)0x00000005) HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 HAL_DBGMCU_EnableDBGStopMode HRTIM_RST1R_MSTCMP1_Msk (0x1UL << HRTIM_RST1R_MSTCMP1_Pos) __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV HRTIM_EEFR2_EE8LTCH_Pos (12U) ETH_MACTSICNR_TSIC ETH_MACTSICNR_TSIC_Msk __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED EXTI_RTSR1_TR12 EXTI_RTSR1_TR12_Msk USART2_IRQn PCD_PHY_UTMI 3U SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos) OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos) RAMECC_IER_GECCSEIE_Msk (0x1UL << RAMECC_IER_GECCSEIE_Pos) TIM_TIM1_ETR_ADC3_AWD3 TIM1_AF1_ETRSEL_3 IS_RCC_SPI5CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI5CLKSOURCE_D2PCLK1)|| ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSE)) TIM_TIM15_TI1_RCC_LSE (TIM_TISEL_TI1SEL_2) ADC_JDR2_JDATA_5 (0x00000020UL << ADC_JDR2_JDATA_Pos) RCC_HSI_OFF (0x00000000U) HAL_SPI_ERROR_OVR (0x00000004UL) USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 HSEM_R_PROCID HSEM_R_PROCID_Msk USART_CR3_CTSE_Pos (9U) HRTIM_ADC2R_AD2MC1_Msk (0x1UL << HRTIM_ADC2R_AD2MC1_Pos) TIM1_AF2_BK2CMP1E_Msk (0x1UL << TIM1_AF2_BK2CMP1E_Pos) LTDC_SSCR_HSW_Pos (16U) RCC_APB4LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB4LPENR_SYSCFGLPEN_Pos) HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 FMC_BCR1_BMAP_1 (0x2UL << FMC_BCR1_BMAP_Pos) HRTIM_ODISR_TA1ODIS HRTIM_ODISR_TA1ODIS_Msk DMA1_Stream5_IRQn SWPMI_CR_RXDMA_Pos (0U) __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG RTC_ALARMSUBSECONDMASK_SS14_11 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) == 0U) __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SPI6RST) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 RTC_BKP_DR19 0x13u HSEM_C1ISR_ISF19 HSEM_C1ISR_ISF19_Msk HRTIM_EEFR1_EE5FLTR_2 (0x4UL << HRTIM_EEFR1_EE5FLTR_Pos) TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) EXTI_D3PMR2_MR51 EXTI_D3PMR2_MR51_Msk FLASH_SR_CRC_BUSY_Pos (3U) USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk FDCAN_CCCR_DAR_Pos (6U) xPSR_C_Pos 29U RCC_D2CCIP2R_RNGSEL_Pos (8U) PWR_FLAG_WKUP3 PWR_WKUPCR_WKUPC3 HRTIM_CPT1CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP1_Pos) SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) RCC_AHB4LPENR_SRAM4LPEN_Msk (0x1UL << RCC_AHB4LPENR_SRAM4LPEN_Pos) HRTIM_RST2R_MSTCMP3 HRTIM_RST2R_MSTCMP3_Msk RCC_PERIPHCLK_SPI4 RCC_PERIPHCLK_SPI45 __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG OPAMP1_CSR_TSTREF OPAMP1_CSR_TSTREF_Msk DAC_SHHR_THOLD1_Pos (0U) RCC_D3CFGR_D3PPRE_1 (0x2UL << RCC_D3CFGR_D3PPRE_Pos) USART_ICR_NECF USART_ICR_NECF_Msk CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) != 0U) PVD_IRQn PVD_AVD_IRQn FDCAN_RXF0C_F0WM_Pos (24U) SPDIFRX_IMR_CSRNEIE_Pos (1U) __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE HRTIM_ADC4R_AD4EEV8 HRTIM_ADC4R_AD4EEV8_Msk __INTPTR_TYPE__ int HRTIM_TIMISR_DLYPRT_Msk (0x1UL << HRTIM_TIMISR_DLYPRT_Pos) HRTIM_RSTBR_TIMECMP1_Pos (28U) RCC_APB1LLPENR_TIM6LPEN_Pos (4U) FLASH_CCR_CLR_INCERR FLASH_CCR_CLR_INCERR_Msk __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOIRST) OB_BOOTADDR_SYSTEM 0x0040U ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS RCC_D2CCIP2R_I2C123SEL_Msk (0x3UL << RCC_D2CCIP2R_I2C123SEL_Pos) BDMA_ISR_HTIF4_Msk (0x1UL << BDMA_ISR_HTIF4_Pos) USART_CR1_DEDT_Pos (16U) DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos) RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) IS_RCC_PLL2R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) EXTI_EMR3_EM85_Msk (0x1UL << EXTI_EMR3_EM85_Pos) DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk FLASH_IT_SNECCERR_BANK2 (FLASH_CR_SNECCERRIE | 0x80000000U) MDMA_SRC_DATASIZE_BYTE ((uint32_t)0x00000000U) __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE)) HRTIM_TIMDIER_RSTIE_Msk (0x1UL << HRTIM_TIMDIER_RSTIE_Pos) I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF ETH_DMACCR_DSL_Msk (0x7UL << ETH_DMACCR_DSL_Pos) MDMA_CTCR_SBURST_0 (0x1UL << MDMA_CTCR_SBURST_Pos) SDMMC_STA_TXFIFOE_Pos (18U) SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) FMC_WRITE_BURST_ENABLE (0x00080000U) IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON) IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || ((__STATE__) == TIM_BREAK2_DISABLE)) SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos) HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos) RCC_D1CFGR_HPRE_DIV128 RCC_D1CFGR_HPRE_DIV128_Msk __WFI() __ASM volatile ("wfi") ETH_MACTSCR_TSADDREG_Msk (0x1UL << ETH_MACTSCR_TSADDREG_Pos) ADC_CFGR2_RSHIFT2 ADC_CFGR2_RSHIFT2_Msk USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) DMA2D_FGPFCCR_CSS_0 (0x1UL << DMA2D_FGPFCCR_CSS_Pos) SDMMC_8TO15BITS ((uint32_t)0x0000FF00U) LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos) USART1 ((USART_TypeDef *) USART1_BASE) EXTI_FTSR1_TR20 EXTI_FTSR1_TR20_Msk GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) CEC_ISR_SBPE_Pos (4U) HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 SPI_CFG1_UDRDET SPI_CFG1_UDRDET_Msk RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE RCC_PLL2_DIVQ RCC_PLLCFGR_DIVQ2EN JPEG_CONFR6_HA_Pos (1U) SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos) SYSCFG_BOOT_ADDR1 ((uint32_t)0x00000001) RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE USART_CR2_LBCL_Pos (8U) HRTIM_TIMISR_IPPSTAT_Msk (0x1UL << HRTIM_TIMISR_IPPSTAT_Pos) RCC_LSEDRIVE_LOW (0x00000000U) ETH_MACMDIOAR_CR_DIV18AR_Msk (0xFUL << ETH_MACMDIOAR_CR_DIV18AR_Pos) HAL_Delay HRTIM_RST2R_EXTVNT7_Pos (27U) DMA2D_OOR_LO_Pos (0U) ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) I2C_TIMEOUTR_TIDLE_Pos (12U) IS_BDMA_CHANNEL_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) HAL_DMAMUX2_SYNC_SPI6_WKUP 11U SDMMC_DCTRL_BOOTACKEN_Msk (0x1UL << SDMMC_DCTRL_BOOTACKEN_Pos) USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 FDCAN_PSR_RBRS_Msk (0x1UL << FDCAN_PSR_RBRS_Pos) STM32_HAL_LEGACY  VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 HRTIM_TIMDIER_DLYPRTDE HRTIM_TIMDIER_DLYPRTDE_Msk SYSCFG_UR0_BKS SYSCFG_UR0_BKS_Msk HPRT0_PRTSPD_HIGH_SPEED 0U DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos) BDMA_ISR_HTIF7_Msk (0x1UL << BDMA_ISR_HTIF7_Pos) __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) != 0U) ETH_MACIVIR_VLT_UP_Msk (0x7UL << ETH_MACIVIR_VLT_UP_Pos) SPDIFRX_SR_CSRNE_Pos (1U) __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG TIM1_AF1_BKCMP2E_Msk (0x1UL << TIM1_AF1_BKCMP2E_Pos) HRTIM_SET1R_RESYNC_Pos (1U) FDCAN_TXEFA_EFAI_Pos (0U) DAC_SR_BWST2_Pos (31U) APSR_C_Msk (1UL << APSR_C_Pos) ETH_DMACRCR_RPF ETH_DMACRCR_RPF_Msk ETH_MTLRQDR_RXQSTS ETH_MTLRQDR_RXQSTS_Msk PWR_AVD_MODE_EVENT_RISING_FALLING (0x00020003U) CoreDebug_DEMCR_VC_INTERR_Pos 9U HRTIM_EECR1_EE2SRC HRTIM_EECR1_EE2SRC_Msk FMC_PCR_ECCPS_Pos (17U) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) __DBL_MAX_10_EXP__ 308 RTC_MONTH_MAY ((uint8_t)0x05) DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE SPI_CFG1_UDRDET_Msk (0x3UL << SPI_CFG1_UDRDET_Pos) IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 |= ((__INTERRUPT__) & 0x7FFFFFFFU)) SYSCFG_EXTICR4_EXTI14_PB ((uint32_t)0x00000100) RCC_APB1LLPENR_DAC12LPEN_Msk (0x1UL << RCC_APB1LLPENR_DAC12LPEN_Pos) ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED USB_OTG_HPRT_PENA_Pos (2U) EXTI_RTSR1_TR3 EXTI_RTSR1_TR3_Msk __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE ETH_MACHWF1R_L3L4FNUM_Msk (0xFUL << ETH_MACHWF1R_L3L4FNUM_Pos) QSPI_FLAG_TE QUADSPI_SR_TEF SYSCFG_EXTICR1_EXTI3_PI ((uint32_t)0x00008000) ETH_MACA0HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA0HR_ADDRHI_Pos) HRTIM_TIMDIER_RSTIE_Pos (13U) SYSCFG_EXTICR4_EXTI14_PE ((uint32_t)0x00000400) HRTIM_TIMDIER_CMP4DE_Pos (19U) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 HRTIM_BDTUPR_TIMCMP3 HRTIM_BDTUPR_TIMCMP3_Msk REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) HRTIM_OUTR_DLYPRT_0 (0x1UL << HRTIM_OUTR_DLYPRT_Pos) HSEM_C1MISR_MISF27_Msk (0x1UL << HSEM_C1MISR_MISF27_Pos) SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) RCC_APB2LPENR_SAI3LPEN RCC_APB2LPENR_SAI3LPEN_Msk FDCAN_ILS_EPE FDCAN_ILS_EPE_Msk HRTIM_RST1R_EXTVNT1_Msk (0x1UL << HRTIM_RST1R_EXTVNT1_Pos) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) DMA_REQUEST_UART4_TX 64U HSE_STARTUP_TIMEOUT (100UL) RCC_APB1LENR_HDMICECEN_Msk RCC_APB1LENR_CECEN_Msk ___int16_t_defined 1 JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos) __HAL_RCC_LPTIM3_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM3EN) DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk PWR_WAKEUP_PIN4 PWR_WKUPEPR_WKUPEN4 DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) DMA_REQUEST_UART7_TX 80U FDCAN_NDAT1_ND26 FDCAN_NDAT1_ND26_Msk USE_HAL_ETH_REGISTER_CALLBACKS 0U ETH_MACRWUPFR_D_Pos (0U) EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) RCC_MCODIV_14 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) ADC_ISR_JQOVF_Pos (10U) DMA_REQUEST_TIM1_UP 15U __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM14EN) FDCAN_IE_TCFE FDCAN_IE_TCFE_Msk RCC_D1CFGR_D1CPRE_DIV2_Pos (11U) LTDC_BCCR_BCRED_Pos (16U) IS_RAMECC_MONITOR_ALL_INSTANCE(INSTANCE) (((INSTANCE) == RAMECC1_Monitor1) || ((INSTANCE) == RAMECC1_Monitor2) || ((INSTANCE) == RAMECC1_Monitor3) || ((INSTANCE) == RAMECC1_Monitor4) || ((INSTANCE) == RAMECC1_Monitor5) || ((INSTANCE) == RAMECC2_Monitor1) || ((INSTANCE) == RAMECC2_Monitor2) || ((INSTANCE) == RAMECC2_Monitor3) || ((INSTANCE) == RAMECC2_Monitor4) || ((INSTANCE) == RAMECC2_Monitor5) || ((INSTANCE) == RAMECC3_Monitor1) || ((INSTANCE) == RAMECC3_Monitor2)) COMP_CFGRx_BLANKING_Msk (0xFUL << COMP_CFGRx_BLANKING_Pos) SPI2_IRQn TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) __HAL_RCC_COMP12_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_COMP12AMEN) SCB_SHCSR_SYSTICKACT_Pos 11U FMC_BCRx_CPSIZE FMC_BCRx_CPSIZE_Msk ETH_MACCR_CST ETH_MACCR_CST_Msk SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos) TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos) __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM13LPEN) __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_QSPILPEN)) HRTIM_ODSR_TE2ODS HRTIM_ODSR_TE2ODS_Msk __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RCC_APB1HLPENR_SWPMILPEN RCC_APB1HLPENR_SWPMILPEN_Msk EXTI_D3PMR1_MR6_Msk (0x1UL << EXTI_D3PMR1_MR6_Pos) __unreachable() __builtin_unreachable() RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos) HRTIM_EECR2_EE9POL_Msk (0x1UL << HRTIM_EECR2_EE9POL_Pos) FDCAN_NBTP_NBRP FDCAN_NBTP_NBRP_Msk MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos) RTC_BKP_DR9 0x09u CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk EXTI_RTSR1_TR21_Pos (21U) FDCAN_NDAT2_ND44 FDCAN_NDAT2_ND44_Msk SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos) _WINT_T  DCMI_CR_CROP_Pos (2U) SPI_I2SCFGR_DATLEN_Pos (8U) SWPMI_IER_TIE_Pos (6U) EXTI_RTSR1_TR11_Pos (11U) RCC_CR_PLL2ON RCC_CR_PLL2ON_Msk __HAL_RCC_FDCAN_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_FDCANRST) USB_OTG_GINTMSK_USBSUSPM_Pos (11U) SPI_CFG2_IOSWP SPI_CFG2_IOSWP_Msk DMAMUX_RGCFR_COF6 DMAMUX_RGCFR_COF6_Msk FMC_BWTRx_ADDSET FMC_BWTRx_ADDSET_Msk GPIO_PIN_MASK (0x0000FFFFU) COMP_CFGRx_BRGEN COMP_CFGRx_BRGEN_Msk HRTIM_RSTR_TIMBCMP1_Pos (19U) EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk RCC_APB2RSTR_HRTIMRST RCC_APB2RSTR_HRTIMRST_Msk ADC_OFR4_OFFSET4_Pos (0U) HRTIM_BMTRGR_TAREP_Msk (0x1UL << HRTIM_BMTRGR_TAREP_Pos) PWR_WKUPEPR_WKUPPUPD1_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD1_Pos) RCC_MCODIV_9 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_3) SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos) MDMA_GISR0_GIF11_Pos (11U) USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE ETH_MACVTR_ESVL_Pos (18U) FDCAN_DBTP_TDC_Pos (23U) TIM15_AF1_BKCMP1E TIM15_AF1_BKCMP1E_Msk ETH_MACHWF0R_MACADR64SEL_Pos (24U) HAL_DMAMUX1_SYNC_LPTIM2_OUT 4U HRTIM_BMTRGR_MSTCMP3_Pos (5U) BDMA_CCR_MINC_Msk (0x1UL << BDMA_CCR_MINC_Pos) USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) != 0U) DAC_CR_TEN2_Pos (17U) OPAMP_CSR_PGGAIN_Pos (14U) SPI_FLAG_RXWNE SPI_SR_RXWNE HRTIM_EECR1_EE2SRC_Msk (0x3UL << HRTIM_EECR1_EE2SRC_Pos) HAL_SYSCFG_ETHInterfaceSelect HRTIM_RSTER_TIMDCMP1_Pos (28U) HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE)) USART_ISR_RXFT_Pos (26U) ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk HRTIM_EECR1_EE4SRC_Msk (0x3UL << HRTIM_EECR1_EE4SRC_Pos) SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos) MDMA_GISR0_GIF15 MDMA_GISR0_GIF15_Msk CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) __HAL_RCC_ETH1RX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1RXEN)) ETH_MACPPSTTSR_TSTRH0_Msk (0xFFFFFFFFUL << ETH_MACPPSTTSR_TSTRH0_Pos) HSEM_C1MISR_MISF4_Pos (4U) __HAL_RCC_COMP12_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) == 0U) FDCAN_ILS_DRXE_Msk (0x1UL << FDCAN_ILS_DRXE_Pos) GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) MDMA_FLAG_BRT ((uint32_t)MDMA_CISR_BRTIF) SPI_BAUDRATEPRESCALER_256 (0x70000000UL) DMA_REQUEST_ADC2 10U RCC_CIER_CSIRDYIE RCC_CIER_CSIRDYIE_Msk HSEM_C1IER_ISE2_Pos (2U) SDMMC_CMD_SET_WRITE_PROT ((uint8_t)28U) EXTI_LINE_80 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x10U) __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ EXTI_LINE55 ((uint32_t)0x37) ETH_MMCTPCGR_TXPKTG_Pos (0U) RCC_CRRCR_HSI48CAL_9 (0x200UL << RCC_CRRCR_HSI48CAL_Pos) SYSCFG_EXTICR4_EXTI14_PH ((uint32_t)0x00000700) ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) EXTI_LINE_69 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance)) RCC_HCLK_DIV512 RCC_D1CFGR_HPRE_DIV512 CEC_RXDR_RXD CEC_RXDR_RXD_Msk HSEM_C1MISR_MISF15_Pos (15U) ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) EXTI_D3PMR1_MR19_Msk (0x1UL << EXTI_D3PMR1_MR19_Pos) CEC_IER_TXACKEIE_Pos (12U) LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) EXTI_IMR1_IM15_Pos (15U) USART1_IRQn RCC_FLAG_HSERDY ((uint8_t)0x31) UART_IT_IDLE 0x0424U LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) HRTIM_CPT1CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV1CPT_Pos) CoreDebug_DEMCR_VC_CORERESET_Pos 0U __HAL_RCC_ETH1TX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1TXLPEN)) FDCAN_TTTMK_TICC_Pos (16U) RCC_SPI4CLKSOURCE_HSI RCC_SPI45CLKSOURCE_HSI RTC_BKP_DR5 0x05u __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAMLPEN)) MDMA_CTBR_TSEL_Pos (0U) FLASH_ACR_LATENCY_8WS (0x00000008UL) RCC_APB2LPENR_HRTIMLPEN_Pos (29U) HRTIM_BDTUPR_TIMRST1R_Pos (12U) SCB_AIRCR_VECTCLRACTIVE_Pos 1U LPTIM4_BASE (D3_APB1PERIPH_BASE + 0x2C00UL) ADC_JDR4_JDATA_13 (0x00002000UL << ADC_JDR4_JDATA_Pos) GPIO_AFRL_AFSEL2_Pos (8U) __HAL_RCC_LPTIM2_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM2EN) FLASH_FLAG_ALL_BANK2 (FLASH_FLAG_BSY_BANK2 | FLASH_FLAG_WBNE_BANK2 | FLASH_FLAG_QW_BANK2 | FLASH_FLAG_CRC_BUSY_BANK2 | FLASH_FLAG_EOP_BANK2 | FLASH_FLAG_CRCEND_BANK2 | FLASH_FLAG_ALL_ERRORS_BANK2) SPI_CFG2_COMM_Pos (17U) HAL_DMAMUX2_SYNC_RTC_WKUP 13U DMA1_Stream4_IRQn EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk SDMMC_CMD_SET_BLOCK_COUNT ((uint8_t)23U) RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) HRTIM_RST2R_MSTCMP2_Msk (0x1UL << HRTIM_RST2R_MSTCMP2_Pos) RCC_SAI23CLKSOURCE_PLL3 RCC_D2CCIP1R_SAI23SEL_1 __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX HRTIM_RSTR_EXTEVNT1_Pos (9U) RCC_D3AMR_LPTIM3AMEN RCC_D3AMR_LPTIM3AMEN_Msk SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE BDMA_CCR_PL_0 (0x1UL << BDMA_CCR_PL_Pos) EXTI_LINE12 ((uint32_t)0x0C) USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) HRTIM_TIMISR_CMP2_Pos (1U) FMC_BWTRx_DATAST_0 (0x01UL << FMC_BWTRx_DATAST_Pos) IS_MDMA_BLOCK_ADDR_OFFSET(__BLOCK_ADD_OFFSET__) (((__BLOCK_ADD_OFFSET__) > (-65536)) && ((__BLOCK_ADD_OFFSET__) < 65536)) FDCAN_TTOST_WFE_Pos (28U) QUADSPI_LPTR_TIMEOUT_Pos (0U) EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP RCC_HCLK_DIV8 RCC_D1CFGR_HPRE_DIV8 RCC_AHB1LPENR_ETH1MACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1MACLPEN_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk HRTIM_CPT1CR_TIMBCMP2_Pos (19U) FMC_PMEM_MEMHIZ_7 (0x80UL << FMC_PMEM_MEMHIZ_Pos) FLASH_ACR_LATENCY_5WS (0x00000005UL) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE HRTIM_CPT2CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP2_Pos) HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 BDMA_IFCR_CHTIF6_Pos (26U) RCC_PERIPHCLK_I2C2 RCC_PERIPHCLK_I2C123 DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos) USB_OTG_DOEPCTL_EPTYP_Pos (18U) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk HRTIM_CR2_TASWU_Pos (1U) I2C_OA2_MASK03 ((uint8_t)0x03U) TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos) RCC_CSICFGR_CSICAL_2 (0x04UL << RCC_CSICFGR_CSICAL_Pos) ETH_MTLOMR_CNTCLR ETH_MTLOMR_CNTCLR_Msk PWR_TEMP_BELOW_LOW_THRESHOLD PWR_CR2_TEMPL BDMA_Channel4 ((BDMA_Channel_TypeDef *) BDMA_Channel4_BASE) RCC_PLL1VCOWIDE (0x00000000U) HRTIM_ADC3R_AD3EEV5_Pos (9U) __HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) GPIOI_BASE (D3_AHB1PERIPH_BASE + 0x2000UL) GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) BDMA_ISR_HTIF6_Msk (0x1UL << BDMA_ISR_HTIF6_Pos) CEC_IER_SBPEIE_Pos (4U) FDCAN_TDCR_TDCO_Msk (0x7FUL << FDCAN_TDCR_TDCO_Pos) HRTIM_RST1R_TIMEVNT2_Pos (13U) RCC_D2CCIP1R_SAI1SEL_Msk (0x7UL << RCC_D2CCIP1R_SAI1SEL_Pos) HRTIM_FLTR_FLTLCK_Msk (0x1UL << HRTIM_FLTR_FLTLCK_Pos) SPDIFRX_IFCR_SBDCF_Pos (4U) RCC_APB1HENR_FDCANEN_Pos (8U) DMA_LISR_TEIF3_Pos (25U) COMP_SR_C1VAL_Msk (0x1UL << COMP_SR_C1VAL_Pos) ADC_JDR4_JDATA_6 (0x00000040UL << ADC_JDR4_JDATA_Pos) GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) HRTIM_ADC1R_AD1TBC4_Msk (0x1UL << HRTIM_ADC1R_AD1TBC4_Pos) SCnSCB_ACTLR_DISRAMODE_Pos 11U SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE TIM_DMABase_OR TIM_DMABASE_OR ETH_MACLCSR_TLPIEX_Pos (1U) PWR_CR1_ALS_LEV2_Pos (18U) JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos) EXTI_FTSR3_TR85 EXTI_FTSR3_TR85_Msk __USFRACT_EPSILON__ 0x1P-8UHR HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) ETH_MMCCR_UCDBC_Msk (0x1UL << ETH_MMCCR_UCDBC_Pos) SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk TIM_CR1_URS_Pos (2U) LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED HC_PID_SETUP 3U SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos) ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk UART_FLAG_BUSY USART_ISR_BUSY CARD_SDSC ((uint32_t)0x00000000U) FLASH_OPTCR_MER FLASH_OPTCR_MER_Msk EXTI_D3PCR1H_PCS25_Msk (0x3UL << EXTI_D3PCR1H_PCS25_Pos) FLASH_BANK_SIZE (FLASH_SIZE >> 1) ADC_OFR4_OFFSET4_6 (0x0000040UL << ADC_OFR4_OFFSET4_Pos) __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 DAC_MCR_MODE2 DAC_MCR_MODE2_Msk FDCAN_TURCF_DC FDCAN_TURCF_DC_Msk ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U FLASH_FLAG_PGSERR FLASH_SR_PGSERR QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos) USART_ICR_TCBGTCF USART_ICR_TCBGTCF_Msk I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk ADC_JDR4_JDATA_2 (0x00000004UL << ADC_JDR4_JDATA_Pos) EXTI_D3PCR2H_PCS48_Pos (0U) HRTIM_OUTR_FAULT2 HRTIM_OUTR_FAULT2_Msk RCC_GCR_WW1RSC_Msk (0x1UL << RCC_GCR_WW1RSC_Pos) MDMA_Channel1 ((MDMA_Channel_TypeDef *)MDMA_Channel1_BASE) __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) WRITE_REG(FLASH->CCR1, (__FLAG__)) CM_L4 DMA2D_INPUT_L4 DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos) __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no) __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) == 0U) WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) CCCR USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) RCC_D1CFGR_HPRE_1 (0x2UL << RCC_D1CFGR_HPRE_Pos) FDCAN_TTRMC_RID_Msk (0x1FFFFFFFUL << FDCAN_TTRMC_RID_Pos) LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos) HRTIM_OENR_TD1OEN HRTIM_OENR_TD1OEN_Msk USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk EXTI_SWIER1_SWIER15 EXTI_SWIER1_SWIER15_Msk GPIO_PUPDR_PUPD6_Pos (12U) CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) __HAL_RCC_I2C4_CONFIG(__I2C4CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__)) GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) IS_OB_USER_SECURITY(VALUE) (((VALUE) == OB_SECURITY_ENABLE) || ((VALUE) == OB_SECURITY_DISABLE)) ADC_ISR_JEOC ADC_ISR_JEOC_Msk __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) != 0U) IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) ADC_JDR3_JDATA_7 (0x00000080UL << ADC_JDR3_JDATA_Pos) RCC_CFGR_MCO2PRE_3 (0x8UL << RCC_CFGR_MCO2PRE_Pos) __HAL_RCC_LPTIM2_CONFIG(__LPTIM2CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__)) FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk HRTIM_ODISR_TC1ODIS_Pos (4U) SPI_FLAG_SUSP SPI_SR_SUSP MDMA_IRQn __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE PWR_CR3_USB33DEN PWR_CR3_USB33DEN_Msk DMA_HISR_TCIF7_Pos (27U) RCC_CR_HSIDIV_Msk (0x3UL << RCC_CR_HSIDIV_Pos) ETH_MACCR_LM ETH_MACCR_LM_Msk EXTI_LINE_51 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x13U) RTC_TAMPERTRIGGER_HIGHLEVEL 0x08u ETH_DMACSR_AIS ETH_DMACSR_AIS_Msk ETH_MACTSSR_TSTARGT0 ETH_MACTSSR_TSTARGT0_Msk ETH_MACPOCR_DRRDIS ETH_MACPOCR_DRRDIS_Msk USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL1 __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA1RST)) LTDC_LxDCCR_DCALPHA_Pos (24U) __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_SDMMC1LPEN)) HRTIM_DTR_DTR_5 (0x020UL << HRTIM_DTR_DTR_Pos) RCC_MCO_DIV128 RCC_MCODIV_128 FMC_PATT_ATTWAIT_3 (0x08UL << FMC_PATT_ATTWAIT_Pos) HRTIM_BMTRGR_TECMP1 HRTIM_BMTRGR_TECMP1_Msk FDCAN_TTIR_SBC_Msk (0x1UL << FDCAN_TTIR_SBC_Pos) FTSR2 LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos) EXTI_IMR1_IM EXTI_IMR1_IM_Msk DMAMUX_CSR_SOF7_Pos (7U) FDCANCCU_CCFG_CFL_Pos (7U) EXTI_PR1_PR_Pos (0U) ETH_MACHWF1R_ADVTHWORD_Pos (13U) SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos) DBGMCU_APB1LFZ1_DBG_TIM4 DBGMCU_APB1LFZ1_DBG_TIM4_Msk SCB_HFSR_DEBUGEVT_Pos 31U ADC_JDR3_JDATA_17 (0x00020000UL << ADC_JDR3_JDATA_Pos) OB_USER_IWDG1_SW 0x0001U USART_ISR_FE USART_ISR_FE_Msk EXTI_SWIER1_SWIER7_Msk (0x1UL << EXTI_SWIER1_SWIER7_Pos) FLASH_ECC_FA_FAIL_ECC_ADDR_Msk (0x7FFFUL << FLASH_ECC_FA_FAIL_ECC_ADDR_Pos) SPI_DATASIZE_12BIT (0x0000000BUL) SPI_IFCR_CRCEC SPI_IFCR_CRCEC_Msk DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) SDMMC_POWER_DIRPOL_Msk (0x1UL << SDMMC_POWER_DIRPOL_Pos) DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL) __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 SPI_SR_TXTF SPI_SR_TXTF_Msk ETH_MACTSSR_ATSNS_Msk (0x1FUL << ETH_MACTSSR_ATSNS_Pos) PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk BDMA_REQUEST_GENERATOR7 8U DMA_HISR_TCIF6_Pos (21U) BDMA_IFCR_CHTIF0 BDMA_IFCR_CHTIF0_Msk RTC_ALARMSUBSECONDMASK_SS14_10 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) HRTIM_ADC1R_AD1MC3 HRTIM_ADC1R_AD1MC3_Msk __HAL_SPI_CLEAR_TXTFFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_TXTFC) FDCAN_ILS_RF0NL FDCAN_ILS_RF0NL_Msk LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk HRTIM_FLTINR1_FLT3F_2 (0x4UL << HRTIM_FLTINR1_FLT3F_Pos) __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE RCC_PLL1DIVR_N1_Msk (0x1FFUL << RCC_PLL1DIVR_N1_Pos) FMC_BTRx_DATLAT FMC_BTRx_DATLAT_Msk ETH_MAC_TXFIFO_READ 0x00100000U HRTIM_TIMDIER_CMP4IE HRTIM_TIMDIER_CMP4IE_Msk AWD3_EVENT ADC_AWD3_EVENT USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) RTC_MONTH_JUNE ((uint8_t)0x06) M_3PI_4 2.3561944901923448370E0 TIM_TIM16_TI1_RCC_LSI TIM_TISEL_TI1SEL_0 CRC_INPUTDATA_FORMAT_WORDS 0x00000003U EXTI_D3PCR2H_PCS48_Msk (0x3UL << EXTI_D3PCR2H_PCS48_Pos) LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk HRTIM_MCR_SYNC_OUT_1 (0x2UL << HRTIM_MCR_SYNC_OUT_Pos) DMA2D_OCOLR_RED_1 DMA2D_OCOLR_RED_1_Msk TIM1_AF2_BK2CMP2P_Pos (11U) __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB ) MPU_REGION_NUMBER7 ((uint8_t)0x07) EXTI_PR3_PR82_Msk (0x1UL << EXTI_PR3_PR82_Pos) SWPMI_ISR_RDYF_Msk (0x1UL << SWPMI_ISR_RDYF_Pos) BDMA_ISR_GIF2_Pos (8U) HRTIM_EEFR1_EE1LTCH HRTIM_EEFR1_EE1LTCH_Msk __int_fast16_t_defined 1 ETH_MACMDIOAR_CR_DIV102_Pos (10U) ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) FDCAN_TTOCN_RTIE_Pos (5U) DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) FDCAN_NDAT1_ND1_Msk (0x1UL << FDCAN_NDAT1_ND1_Pos) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos) DMA_REQUEST_TIM16_CH1 109U HRTIM_BDTUPR_TIMCMP4_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP4_Pos) RTC_ISR_TAMP1F_Pos (13U) FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL) UART_FLAG_ABRF USART_ISR_ABRF DFSDM_FLTAWLTR_AWLT_Pos (8U) DMA_SxCR_TEIE_Pos (2U) FDCAN_TTOCF_ECC_Msk (0x1UL << FDCAN_TTOCF_ECC_Pos) __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos) HRTIM_EEFR2_EE6FLTR_1 (0x2UL << HRTIM_EEFR2_EE6FLTR_Pos) ETH_DMACRCR_SR ETH_DMACRCR_SR_Msk DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk DBGMCU_CR_DBG_CKD3EN DBGMCU_CR_DBG_CKD3EN_Msk __HAL_RCC_D2SRAM2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) != 0U) __HAL_RCC_LPTIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) != 0U) ADC_OFR1_SSATE_Pos (31U) __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk SAI1_Block_B_BASE (SAI1_BASE + 0x024UL) TIM_CCMR3_OC6M_0 (0x1UL << TIM_CCMR3_OC6M_Pos) CRS_ICR_ESYNCC_Pos (3U) RCC_I2C3CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 OB_BOOTADDR_SRAM1 0x8004U LPTIM_CFGR2_IN1SEL_0 (0x1UL << LPTIM_CFGR2_IN1SEL_Pos) HRTIM_MDIER_MCMP1DE HRTIM_MDIER_MCMP1DE_Msk EXTI_RTSR3_TR_Pos (18U) IS_PWR_WAKEUP_PIN_PULL(PULL) (((PULL) == PWR_PIN_NO_PULL) || ((PULL) == PWR_PIN_PULL_UP) || ((PULL) == PWR_PIN_PULL_DOWN)) TIM_DMA_UPDATE TIM_DIER_UDE HRTIM_TIMISR_CMP2_Msk (0x1UL << HRTIM_TIMISR_CMP2_Pos) HRTIM_EECR1_EE5FAST_Msk (0x1UL << HRTIM_EECR1_EE5FAST_Pos) RTC_BKP26R_Pos (0U) RTC_BKP_DR30 0x1Eu FMC_SDCRx_NB_Pos (6U) ETH_DMASBMR_FB_Msk (0x1UL << ETH_DMASBMR_FB_Pos) ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) HRTIM_ODSR_TD1ODS_Pos (6U) SYSCFG_UR9_WRPN_BANK2_Msk (0xFFUL << SYSCFG_UR9_WRPN_BANK2_Pos) LTDC_PCPOLARITY_IIPC LTDC_GCR_PCPOL HRTIM_TIMICR_CPT2C HRTIM_TIMICR_CPT2C_Msk MPU_TEX_LEVEL0 ((uint8_t)0x00) PWR_WKUPFR_WKUPF6_Msk (0x1UL << PWR_WKUPFR_WKUPF6_Pos) SDMMC_STA_DPSMACT_Pos (12U) NVIC_GetPendingIRQ __NVIC_GetPendingIRQ EXTI_LINE_48 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x10U) SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos) __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) RCC_D1CFGR_D1PPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1PPRE_DIV2_Pos) I2C_OA2_NOMASK ((uint8_t)0x00U) PWR_CR1_SVOS_0 (0x1UL << PWR_CR1_SVOS_Pos) GPIO_ODR_OD14 GPIO_ODR_OD14_Msk GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk BDMA_ISR_TEIF5 BDMA_ISR_TEIF5_Msk RAMECC2_Monitor2_BASE (RAMECC2_BASE + 0x40UL) RCC_CRS_IT_ERR CRS_CR_ERRIE GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk EXTI_LINE65 ((uint32_t)0x41) __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != 0U) IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || ((__SOURCE__) == TIM_TRGO2_ENABLE) || ((__SOURCE__) == TIM_TRGO2_UPDATE) || ((__SOURCE__) == TIM_TRGO2_OC1) || ((__SOURCE__) == TIM_TRGO2_OC1REF) || ((__SOURCE__) == TIM_TRGO2_OC2REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF) || ((__SOURCE__) == TIM_TRGO2_OC5REF) || ((__SOURCE__) == TIM_TRGO2_OC6REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) PWR_CSR1_ACTVOS PWR_CSR1_ACTVOS_Msk USB_OTG_DIEPCTL_SODDFRM_Pos (29U) GPIO_BSRR_BS3_Pos (3U) USB_OTG_GCCFG_VBDEN_Pos (21U) short SPI_CRCCALCULATION_DISABLE (0x00000000UL) EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) RCC_AHB3LPENR_SDMMC1LPEN_Pos (16U) MDMA_CTCR_BWM_Pos (31U) GPIO_ODR_OD12 GPIO_ODR_OD12_Msk ETH_DMACRCR_RPBL_32PBL ((uint32_t)0x00200000) HRTIM_SET1R_TIMEVNT3 HRTIM_SET1R_TIMEVNT3_Msk GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt ETH_MAC_TXFIFO_WAITING 0x00200000U FDCAN_TTILS_SWES_Pos (6U) __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) FDCAN_NDAT2_ND57 FDCAN_NDAT2_ND57_Msk GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET PWR_WKUPCR_WKUPC3 PWR_WKUPCR_WKUPC3_Msk __EXPORT  HRTIM_SET2R_EXTVNT8_Pos (28U) ETH_MACL3L4CR_L3DAIM_Msk (0x1UL << ETH_MACL3L4CR_L3DAIM_Pos) ADC_OFR3_OFFSET3_9 (0x0000200UL << ADC_OFR3_OFFSET3_Pos) USB_OTG_OUT_ENDPOINT_BASE (0xB00UL) USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) RTC_CR_COSEL RTC_CR_COSEL_Msk FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE USART_ISR_ORE_Pos (3U) ETH_MACALR_MACAL_Msk (0xFFFFFFFFUL << ETH_MACALR_MACAL_Pos) SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) MDMA_CTBR_SBUS MDMA_CTBR_SBUS_Msk PWR_FLAG_SB (0x04U) EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk IWDG_KR_KEY_Pos (0U) TIM_TIM15_TI1_TIM2_CH1 TIM_TISEL_TI1SEL_0 GRXSTS_PKTSTS_IN 2U EXTI_LINE20 ((uint32_t)0x14) HRTIM_ODSR_TA2ODS_Pos (1U) HRTIM_SET2R_TIMEVNT4 HRTIM_SET2R_TIMEVNT4_Msk I2C_OA2_MASK05 ((uint8_t)0x05U) OPAMP2_CSR_OPAEN OPAMP2_CSR_OPAEN_Msk RCC_D1CFGR_D1PPRE RCC_D1CFGR_D1PPRE_Msk VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) _MB_LEN_MAX 1 USB_OTG_DOEPINT_BERR USB_OTG_DOEPINT_BERR_Msk HRTIM_BMCR_BMCLK_3 (0x8UL << HRTIM_BMCR_BMCLK_Pos) JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos) RCC_APB1HRSTR_FDCANRST RCC_APB1HRSTR_FDCANRST_Msk __HAL_RCC_MDMA_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_MDMARST)) SPI_FIFO_THRESHOLD_11DATA (0x00000140UL) ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET TIM1_AF2_BK2CMP2E TIM1_AF2_BK2CMP2E_Msk EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) PWR_CPUCR_STOPF PWR_CPUCR_STOPF_Msk __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET QUADSPI_CCR_ABSIZE_Pos (16U) FDCAN_TTTMC_TME FDCAN_TTTMC_TME_Msk HRTIM_BMTRGR_MSTCMP1_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP1_Pos) USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) LTDC_IER_LIE LTDC_IER_LIE_Msk ADC_ISR_AWD3 ADC_ISR_AWD3_Msk ETH_MTLRQOMR_RSF_Msk (0x1UL << ETH_MTLRQOMR_RSF_Pos) SCB_CCR_STKALIGN_Pos 9U RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) DLYB_CFGR_LNGF_Pos (31U) DMAMUX2_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator7_BASE) __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED SDMMC_MASK_VSWENDIE SDMMC_MASK_VSWENDIE_Msk JPEG_CONFR3_XSIZE_Pos (16U) I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk RAMECC_FAR_FDATAH RAMECC_FAR_FDATAH_Msk RCC_APB1LENR_USART2EN RCC_APB1LENR_USART2EN_Msk USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk IS_OB_USER_SWAP_BANK(VALUE) (((VALUE) == OB_SWAP_BANK_DISABLE) || ((VALUE) == OB_SWAP_BANK_ENABLE)) ADC_CALFACT2_LINCALFACT_18 (0x00040000UL << ADC_CALFACT2_LINCALFACT_Pos) FLASH_CR_STRBERRIE_Pos (19U) __HAL_RCC_VREF_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) != 0U) ETH_MACL3L4CR_L3SAIM_Pos (3U) SAI_PDMCR_CKEN2 SAI_PDMCR_CKEN2_Msk HRTIM_ADC2R_AD2EEV7_Pos (6U) TIM_BREAK_ENABLE TIM_BDTR_BKE FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 SDMMC_DISABLE_IDMA ((uint32_t)0x00000000) PWR_CR3_USB33RDY_Msk (0x1UL << PWR_CR3_USB33RDY_Pos) HRTIM_BMCR_TCBM_Msk (0x1UL << HRTIM_BMCR_TCBM_Pos) DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk HRTIM_EECR2_EE10POL HRTIM_EECR2_EE10POL_Msk MDMA_SRC_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS) __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) == 0U) SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE I2C_ISR_TXIS_Pos (1U) EXTI_IMR3_IM64 EXTI_IMR3_IM64_Msk HRTIM_RST2R_EXTVNT5 HRTIM_RST2R_EXTVNT5_Msk JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos) SPI4_IRQn OPAMP2_CSR_VMSEL OPAMP2_CSR_VMSEL_Msk ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk ETH_DMACIER_TXSE_Pos (1U) USB_OTG_DSTS_SUSPSTS_Pos (0U) EXTI_LINE_37 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) __HAL_RCC_SAI3_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI3RST) FDCAN_NDAT2_ND56_Msk (0x1UL << FDCAN_NDAT2_ND56_Pos) DWT_CTRL_CYCCNTENA_Pos 0U DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) RCC_ADCCLKSOURCE_CLKP RCC_D3CCIPR_ADCSEL_1 LPTIM5_IRQn CoreDebug_BASE (0xE000EDF0UL) LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) ETH_MACDR_RFCFCSTS ETH_MACDR_RFCFCSTS_Msk DMA1_Stream3_IRQn SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos) TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk GPIO_PIN_12 ((uint16_t)0x1000) __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT FMC_BCRx_BURSTEN_Msk (0x1UL << FMC_BCRx_BURSTEN_Pos) HAL_SPI_ERROR_TIMEOUT (0x00000100UL) __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_I2C4EN) MDMA_CIFCR_CLTCIF_Msk (0x1UL << MDMA_CIFCR_CLTCIF_Pos) EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk SAI_xSR_FREQ_Pos (3U) EXTI_LINE56 ((uint32_t)0x38) FDCAN_TOCC_TOS_Pos (1U) ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) GPIO_AF1_HRTIM1 ((uint8_t)0x01) FDCAN_IR_HPM_Pos (8U) EXTI_LINE32 ((uint32_t)0x20) GPIO_OTYPER_OT10_Pos (10U) HRTIM_CPT1CR_TB1SET HRTIM_CPT1CR_TB1SET_Msk RCC_MCODIV_5 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) FDCAN_TOCC_TOS FDCAN_TOCC_TOS_Msk JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos) BDMA_IFCR_CTCIF5 BDMA_IFCR_CTCIF5_Msk FMC_BWTRx_ADDHLD_1 (0x2UL << FMC_BWTRx_ADDHLD_Pos) USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) HSEM_C1ISR_ISF23_Pos (23U) DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) HRTIM_MCR_SYNC_SRC_1 (0x2UL << HRTIM_MCR_SYNC_SRC_Pos) __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid) ADC_SMPR1_SMP2_Pos (6U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk SCB_ABFSR_AXIM_Pos 3U SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) STM32H7xx_HAL_SD_EX_H  PWR_WKUPEPR_WKUPPUPD2_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD2_Pos) RCC_RSR_D1RSTF_Msk (0x1UL << RCC_RSR_D1RSTF_Pos) RCC_APB1LENR_I2C2EN RCC_APB1LENR_I2C2EN_Msk SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos) __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__) WRITE_REG(FLASH->CCR2, ((__FLAG__) & 0x7FFFFFFFU)) SysTick_LOAD_RELOAD_Pos 0U GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) SPI_RX_FIFO_2PACKET (SPI_SR_RXPLVL_1) RCC_APB4ENR_LPTIM4EN RCC_APB4ENR_LPTIM4EN_Msk FDCAN_NDAT2_ND32_Msk (0x1UL << FDCAN_NDAT2_ND32_Pos) USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk SYSCFG_EXTICR3_EXTI11_PD ((uint32_t)0x00003000) FMC_R_BASE (D1_AHB1PERIPH_BASE + 0x4000UL) RCC_D1CFGR_D1CPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_D1CPRE_DIV128_Pos) __INT64_MAX__ 0x7fffffffffffffffLL IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) EXTI_LINE15 ((uint32_t)0x0F) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 ETH_MACCR_IPG_40BIT ((uint32_t)0x07000000) PWR_AVD_MODE_EVENT_RISING (0x00020001U) ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | (((MPU_RASR_ENABLE_Msk)))) HRTIM_BDTUPR_TIMRSTR_Msk (0x1UL << HRTIM_BDTUPR_TIMRSTR_Pos) ETH_DMACIER_RBUE_Pos (7U) ETH_MACDR_TFCSTS_Msk (0x3UL << ETH_MACDR_TFCSTS_Pos) JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos) FDCAN_RWD_WDC FDCAN_RWD_WDC_Msk __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSULPIEN)) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED ETH_MACLCSR_RLPIST ETH_MACLCSR_RLPIST_Msk QSPI_DATA_1_LINE ((uint32_t)QUADSPI_CCR_DMODE_0) RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) RCC_D3CFGR_D3PPRE_DIV2_Pos (6U) HAL_SD_ERROR_WRITE_PROT_VIOLATION SDMMC_ERROR_WRITE_PROT_VIOLATION __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE HRTIM_SET1R_TIMEVNT3_Pos (14U) FPU_FPCCR_THREAD_Pos 3U RTC_TAMPCR_TAMP1NOERASE_Pos (17U) ETH_MACPPSWR_PPSWIDTH0 ETH_MACPPSWR_PPSWIDTH0_Msk CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) ETH_MACA3HR_MBC_Pos (24U) xPSR_T_Pos 24U SCnSCB_ACTLR_DISBTACREAD_Pos 13U __HAL_RCC_PLL3_VCORANGE(__RCC_PLL3VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, (__RCC_PLL3VCORange__)) __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM1EN) SPI4_BASE (D2_APB2PERIPH_BASE + 0x3400UL) HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 USART_ISR_TXFT_Msk (0x1UL << USART_ISR_TXFT_Pos) JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos) __HAL_DBGMCU_UnFreeze_WWDG1() (DBGMCU->APB3FZ1 &= ~ (DBGMCU_APB3FZ1_DBG_WWDG1)) ETH_MTLRQOMR_DISTCPEF_Pos (6U) signed char HRTIM_DTR_DTFSLK HRTIM_DTR_DTFSLK_Msk __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE RCC_AHB2LPENR_SRAM3LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM3LPEN_Pos) HRTIM_EECR3_EE8F_Msk (0xFUL << HRTIM_EECR3_EE8F_Pos) LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos) _REENT _impure_ptr ETH_MACTSIACR_OSTIAC_Pos (0U) HRTIM_TIMISR_REP_Pos (4U) HRTIM_ODISR_TB1ODIS HRTIM_ODISR_TB1ODIS_Msk HRTIM_EEFR2_EE7FLTR_1 (0x2UL << HRTIM_EEFR2_EE7FLTR_Pos) USB_OTG_GINTSTS_MMIS_Pos (1U) RCC_RTCCLKSOURCE_HSE_DIV14 (0x0000E300U) HRTIM_EECR2_EE8SRC_1 (0x2UL << HRTIM_EECR2_EE8SRC_Pos) HRTIM_EECR2_EE6SRC HRTIM_EECR2_EE6SRC_Msk FDCAN_IE_TFEE FDCAN_IE_TFEE_Msk __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32 __USACCUM_MAX__ 0XFFFFP-8UHK __HAL_RCC_GET_UART7_SOURCE __HAL_RCC_GET_USART234578_SOURCE QSPI_ALTERNATE_BYTES_NONE 0x00000000U OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE COMP_OR_AFOPE15 COMP_OR_AFOPE15_Msk RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMILPEN)) __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR TPI_DEVID_NRZVALID_Pos 11U I2C_CR1_PE_Pos (0U) ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos) RCC_PERIPHCLK_SAI2 RCC_PERIPHCLK_SAI23 SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos) __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN); UNUSED(tmpreg); } while(0) HRTIM_SET1R_CMP4_Msk (0x1UL << HRTIM_SET1R_CMP4_Pos) RCC_PLLMUL_24 RCC_PLL_MUL24 ADC_CSR_EOSMP_SLV_Pos (17U) __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) != 0U) MPU_RASR_TEX_Pos 19U ADC_JSQR_JEXTSEL_3 (0x08UL << ADC_JSQR_JEXTSEL_Pos) EXTI_LINE25 ((uint32_t)0x19) __LDBL_MIN_EXP__ (-1021) HAL_DMAMUX2_SYNC_LPUART1_RX_WKUP 6U FDCAN_TTCTC_CC_Msk (0x3FUL << FDCAN_TTCTC_CC_Pos) SDMMC_FLAG_CKSTOP SDMMC_STA_CKSTOP RCC_OSCILLATORTYPE_LSE (0x00000004U) ETH_MACVTR_EVLRXS_Pos (24U) HRTIM_EECR2_EE8SRC HRTIM_EECR2_EE8SRC_Msk JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos) GPIO_LCKR_LCK1_Pos (1U) IMR1 COMP_CFGRx_SCALEN_Pos (2U) HRTIM_DTR_DTF_0 (0x001UL << HRTIM_DTR_DTF_Pos) JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos) SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) MPU_REGION_NUMBER10 ((uint8_t)0x0A) FMC_PCR_PWAITEN_Pos (1U) DMAMUX2_OVR_IRQn DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) __HAL_QSPI_GET_FLAG(__HANDLE__,__FLAG__) ((READ_BIT((__HANDLE__)->Instance->SR, (__FLAG__)) != 0U) ? SET : RESET) EXTI_TRIGGER_NONE 0x00000000U BDMA_ISR_TEIF3 BDMA_ISR_TEIF3_Msk RCC_USART16CLKSOURCE_CSI RCC_D2CCIP2R_USART16SEL_2 HSEM_C1IER_ISE3_Msk (0x1UL << HSEM_C1IER_ISE3_Pos) SDMMC_MASK_CCRCFAILIE_Pos (0U) HSEM_C1MISR_MISF6_Pos (6U) ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) != 0U) RCC_CFGR_SWS_Pos (3U) HSEM_C1IER_ISE4_Pos (4U) USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) HRTIM_OUTR_IDLM2_Msk (0x1UL << HRTIM_OUTR_IDLM2_Pos) __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET EXTI_TARGET_MASK (EXTI_TARGET_MSK_D3SRD | EXTI_TARGET_MSK_CPU1) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE ETH_MACVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACVIR_VLC_VLANTAGREPLACE_Pos) RCC_D1CFGR_D1CPRE_DIV4 RCC_D1CFGR_D1CPRE_DIV4_Msk FLT_EVAL_METHOD FDCAN_IR_TEFL_Pos (15U) ETH_MMCTIMR_TXSCOLGPIM_Pos (14U) EXTI_EMR2_EM59_Pos (27U) HRTIM_BMTRGR_EEV8_Pos (30U) EXTI_LINE59 ((uint32_t)0x3B) ETH_DMACIER_TBUE_Msk (0x1UL << ETH_DMACIER_TBUE_Pos) GPIO_ODR_OD0_Pos (0U) ETH_MACMDIOAR_PSE_Msk (0x1UL << ETH_MACMDIOAR_PSE_Pos) ADC_OFR1_OFFSET1_14 (0x0004000UL << ADC_OFR1_OFFSET1_Pos) USB_OTG_HCINTMSK_NAKM_Pos (4U) RCC_CRRCR_HSI48CAL_5 (0x020UL << RCC_CRRCR_HSI48CAL_Pos) DFSDM_CHCFGR1_SITP_Pos (0U) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk EXTI_D3PCR1L_PCS5_Msk (0x3UL << EXTI_D3PCR1L_PCS5_Pos) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U SWPMI_ISR_SUSP_Pos (9U) ADC_SQR1_L_Pos (0U) FDCAN_TTILS_IWTS_Pos (15U) HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk UART_IT_CM 0x112EU FDCAN_RXF0C_F0OM_Msk (0x1UL << FDCAN_RXF0C_F0OM_Pos) HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP __INT64 "ll" MDMA_CLAR_LAR MDMA_CLAR_LAR_Msk ETH_MACMDIOAR_CR ETH_MACMDIOAR_CR_Msk ADC_JDR2_JDATA_12 (0x00001000UL << ADC_JDR2_JDATA_Pos) I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) COMP_SR_C2VAL_Msk (0x1UL << COMP_SR_C2VAL_Pos) HRTIM_TIMDIER_RST1IE_Pos (10U) __HAL_RCC_FDCAN_CONFIG(__FDCANCLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL, (uint32_t)(__FDCANCLKSource__)) __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE ETH_MACPOCR_PTOEN_Msk (0x1UL << ETH_MACPOCR_PTOEN_Pos) IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE DBGMCU_APB1LFZ1_DBG_TIM5 DBGMCU_APB1LFZ1_DBG_TIM5_Msk RCC_D2CCIP2R_LPTIM1SEL_0 (0x1UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE RCC_PLL3_DIVR RCC_PLLCFGR_DIVR3EN CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) QSPI_ADDRESS_8_BITS 0x00000000U __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) HAL_TICK_FREQ_1KHZ CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk USB_OTG_DOEPINT_XFRC_Pos (0U) HRTIM_CPT2CR_EXEV7CPT_Pos (8U) EXTI_LINE58 ((uint32_t)0x3A) UART_ADDRESS_DETECT_7B USART_CR2_ADDM7 HRTIM_ISR_SYSFLT HRTIM_ISR_SYSFLT_Msk RCC_RTCCLKSOURCE_HSE_DIV35 (0x00023300U) __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION ETH_MACISR_MMCTXIS_Pos (10U) SAI_xCR2_TRIS_Pos (4U) ADC_CFGR2_RSHIFT2_Pos (12U) USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk BDMA_IFCR_CHTIF6_Msk (0x1UL << BDMA_IFCR_CHTIF6_Pos) FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS isnan(__x) (__builtin_isnan (__x)) BDMA_FLAG_HT4 ((uint32_t)0x00040000) GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) BDMA_ISR_TCIF6_Msk (0x1UL << BDMA_ISR_TCIF6_Pos) ADC_IER_OVRIE ADC_IER_OVRIE_Msk HRTIM_MICR_MCMP4 HRTIM_MICR_MCMP4_Msk EXTI_D3PCR1L_PCS1_Msk (0x3UL << EXTI_D3PCR1L_PCS1_Pos) EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) CSR_RMVF_BB RCC_CSR_RMVF_BB DBGMCU_APB1LFZ1_DBG_TIM4_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM4_Pos) EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) != 0U) EXTI_IMR3_IM66 EXTI_IMR3_IM66_Msk TPI_ACPR_PRESCALER_Pos 0U HRTIM_RST1R_EXTVNT10 HRTIM_RST1R_EXTVNT10_Msk __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE __FLT_EVAL_METHOD__ 0 SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM1RST) HRTIM_CHPR_CARFRQ_0 (0x1UL << HRTIM_CHPR_CARFRQ_Pos) DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos) __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM13EN) HAL_MDMA_ERROR_WRITE_XFER ((uint32_t)0x00000002U) COMP_CFGRx_ITEN_Pos (6U) ETH_MACDR_TFCSTS_IDLE ((uint32_t)0x00000000) SPI_SR_RXP_Pos (0U) GPIO_AF8_SPDIF ((uint8_t)0x08) HSEM_C1ISR_ISF9_Msk (0x1UL << HSEM_C1ISR_ISF9_Pos) __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM2RST) HSEM_C1IER_ISE30_Pos (30U) DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) FDCAN_IE_HPME FDCAN_IE_HPME_Msk __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) == 0U) TIM_CCMR2_OC4PE_Pos (11U) ETH_MMCRFAECR 0x00000198U GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) BDMA_ISR_TEIF3_Msk (0x1UL << BDMA_ISR_TEIF3_Pos) USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk ADC_CFGR2_OVSR_1 (0x002UL << ADC_CFGR2_OVSR_Pos) I2C_ISR_BERR_Pos (8U) __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE SPI_IT_DXP SPI_IER_DXPIE RCC_UART5CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 __HAL_RCC_LPTIM3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM3AMEN) HRTIM_ADC2R_AD2TEC4 HRTIM_ADC2R_AD2TEC4_Msk SDMMC_CMD_WAITINT_Pos (10U) TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos) EXTI_PR1_PR17_Pos (17U) ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos) TIM15 ((TIM_TypeDef *) TIM15_BASE) RAMECC_CR_ECCELEN RAMECC_CR_ECCELEN_Msk IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) DMA2D_OCOLR_RED_3_Msk (0x7CUL << DMA2D_OCOLR_RED_3_Pos) RTC_TAMPERPRECHARGEDURATION_MASK RTC_TAMPCR_TAMPPRCH USART_RQR_MMRQ USART_RQR_MMRQ_Msk ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) ADC_CALFACT2_LINCALFACT_17 (0x00020000UL << ADC_CALFACT2_LINCALFACT_Pos) HSEM_C1ISR_ISF9 HSEM_C1ISR_ISF9_Msk HRTIM_EEFR2_EE8FLTR_1 (0x2UL << HRTIM_EEFR2_EE8FLTR_Pos) HRTIM_EECR1_EE1SNS_0 (0x1UL << HRTIM_EECR1_EE1SNS_Pos) I2S_FLAG_TXE I2S_FLAG_TXP RCC_LPTIM5CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP CRC_IDR_IDR CRC_IDR_IDR_Msk TIM_TS_ITR12 (TIM_SMCR_TS_4) _UINTPTR_T_DECLARED  SDMMC_ICR_CTIMEOUTC_Pos (2U) RCC_PLL_OFF (0x00000001U) EXTI_EMR1_EM13_Pos (13U) RCC_PLL1DIVR_N1 RCC_PLL1DIVR_N1_Msk RCC_PLL2VCIRANGE_3 RCC_PLLCFGR_PLL2RGE_3 RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) LPTIM4_IRQn DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) HAL_I2C_MODULE_ENABLED  USB_OTG_GINTSTS_EOPF_Pos (15U) DMA1_Stream2_IRQn GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk ETH_MMCCR_UCDBC_Pos (8U) CCVR RCC_SPI123CLKSOURCE_PLL (0x00000000U) __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) == 0U) _RAND48_SEED_2 (0x1234) DMA_REQUEST_I2C3_TX 74U DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || ((OPERATION) == RTC_STOREOPERATION_SET)) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) USART_CR2_LINEN USART_CR2_LINEN_Msk DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) HUGE_VAL (__builtin_huge_val()) HRTIM_EECR2_EE7POL_Pos (8U) ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) EXTI_RTSR3_TR85_Pos (21U) __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART2RST) USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk EXTI_LINE68 ((uint32_t)0x44) DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos) USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() RCC_APB4LPENR_SYSCFGLPEN_Pos (1U) TIM_CR1_DIR TIM_CR1_DIR_Msk TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) __SDMMC_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__)) HRTIM_SET1R_TIMEVNT5 HRTIM_SET1R_TIMEVNT5_Msk USB_OTG_GRSTCTL_AHBIDL_Pos (31U) RTC_TIMESTAMPONTAMPERDETECTION_MASK RTC_TAMPCR_TAMPTS ETH_DMACTCR_TPBL_32PBL ((uint32_t)0x00200000) FDCAN_NDAT2_ND41_Pos (9U) RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_CECEN) SDMMC_MASK_CTIMEOUTIE_Pos (2U) FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos) EXTI_FTSR1_TR0 EXTI_FTSR1_TR0_Msk EXTI_IMR2_IM53 EXTI_IMR2_IM53_Msk MDMA_CTCR_TLEN_Pos (18U) PVD_IRQHandler PVD_AVD_IRQHandler ETH_MACLCSR_RLPIEN_Msk (0x1UL << ETH_MACLCSR_RLPIEN_Pos) MDMA_CIFCR_CCTCIF MDMA_CIFCR_CCTCIF_Msk EXTI_LINE_50 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x12U) FDCAN_NDAT2_ND53_Pos (21U) QUADSPI_CR_PMM_Pos (23U) FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E_R TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) EXTI_EMR3_EM70_Msk (0x1UL << EXTI_EMR3_EM70_Pos) FLASH_OPTSR_NRST_STOP_D1 FLASH_OPTSR_NRST_STOP_D1_Msk SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) SPI_CRC_LENGTH_6BIT (0x00050000UL) HAL_UART_ERROR_ORE (0x00000008U) DMAMUX_CSR_SOF9_Pos (9U) FDCAN_NDAT1_ND10_Msk (0x1UL << FDCAN_NDAT1_ND10_Pos) DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos) __UINT_FAST16_MAX__ 0xffffffffU PWR_CR2_BRRDY_Msk (0x1UL << PWR_CR2_BRRDY_Pos) DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk PWR_WKUPEPR_WKUPEN3_Msk (0x1UL << PWR_WKUPEPR_WKUPEN3_Pos) USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) PWR_WKUPEPR_WKUPP1_Msk (0x1UL << PWR_WKUPEPR_WKUPP1_Pos) BDMA_IFCR_CTEIF2_Msk (0x1UL << BDMA_IFCR_CTEIF2_Pos) ADC_JDR1_JDATA_Pos (0U) DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) HRTIM_ADC3R_AD3TEC3_Pos (29U) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_ALARM_EVENT) EXTI_FTSR3_TR82_Pos (18U) RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) __HAL_I2C_SPEED_FAST I2C_SPEED_FAST EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 TIM_TIM23_TI4_COMP1 TIM_TISEL_TI4SEL_0 RCC_APB2LPENR_HRTIMLPEN RCC_APB2LPENR_HRTIMLPEN_Msk EXTI_PR3_PR_Pos (18U) TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN); UNUSED(tmpreg); } while(0) __FLT_HAS_INFINITY__ 1 GPIO_AFRL_AFSEL6_Pos (24U) __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET MPU_RASR_SIZE_Pos 1U MDMA_Channel2_BASE (MDMA_BASE + 0x000000C0UL) RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) ETH_DMACIER_NIE_Pos (15U) RTC_BKP11R RTC_BKP11R_Msk __HAL_RCC_LPTIM5_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) != 0U) IS_QSPI_DUAL_FLASH_MODE(MODE) (((MODE) == QSPI_DUALFLASH_ENABLE) || ((MODE) == QSPI_DUALFLASH_DISABLE)) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) == 0U) IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) UART8_BASE (D2_APB1PERIPH_BASE + 0x7C00UL) TIM_DIER_COMDE TIM_DIER_COMDE_Msk static_assert _Static_assert __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET) HAL_FLASH_MODULE_ENABLED  MDMA_Channel0 ((MDMA_Channel_TypeDef *)MDMA_Channel0_BASE) SPI_MASTER_INTERDATA_IDLENESS_01CYCLE (0x00000010UL) SPDIFRX_DR1_C_Pos (3U) RCC_MCODIV_7 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) CEC_CFGR_LBPEGEN_Pos (6U) ETH_MMCRIR_RXLPITRCIS_Pos (27U) LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00UL) BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) FLASH_CCR_CLR_PGSERR FLASH_CCR_CLR_PGSERR_Msk HAL_SD_CARD_TRANSFER 0x00000004U RCC_FLAG_CSIRDY ((uint8_t)0x28) ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) TIM_DMA_ID_CC2 ((uint16_t) 0x0002) RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) PWR_CR2_MONEN PWR_CR2_MONEN_Msk HSEM_C1IER_ISE7 HSEM_C1IER_ISE7_Msk FDCAN_TTILS_GTDS_Pos (8U) SAI_xIMR_LFSDETIE_Pos (6U) CRS_CR_ERRIE_Pos (2U) __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART3LPEN) HRTIM_FLTINR1_FLT2F_0 (0x1UL << HRTIM_FLTINR1_FLT2F_Pos) HRTIM_SET2R_CMP4_Pos (6U) __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED FLASH_VOLTAGE_RANGE_4 FLASH_CR_PSIZE HRTIM_BMTRGR_EEV8_Msk (0x1UL << HRTIM_BMTRGR_EEV8_Pos) FDCAN_TXBRP_TRP_Pos (0U) FMC_PMEM_MEMSET_5 (0x20UL << FMC_PMEM_MEMSET_Pos) SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) HRTIM_TIMDIER_DLYPRTDE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTDE_Pos) IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) ADC_CR_ADCAL ADC_CR_ADCAL_Msk PWR_WKUPEPR_WKUPEN4 PWR_WKUPEPR_WKUPEN4_Msk HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT 3U GPIO_AF7_SPI6 ((uint8_t)0x07) RTC_ALARMDATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL DMA_LIFCR_CHTIF0_Pos (4U) TIM8_AF1_ETRSEL TIM8_AF1_ETRSEL_Msk FDCAN_IE_RF0FE_Pos (2U) IS_LTDC_TOTALH(__TOTALH__) ((__TOTALH__) <= LTDC_VERTICALSYNC) HRTIM_EEFR1_EE5LTCH_Pos (24U) MDMA_REQUEST_SDMMC1_DMA_ENDBUFFER ((uint32_t)0x0000001EU) FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos) RCC_CR_HSIDIV_1 (0x0UL << RCC_CR_HSIDIV_Pos) HRTIM_MISR_MCMP2_Msk (0x1UL << HRTIM_MISR_MCMP2_Pos) DMA_REQUEST_USART3_RX 45U LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos) HRTIM_EEFR1_EE1FLTR_Msk (0xFUL << HRTIM_EEFR1_EE1FLTR_Pos) __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM7RST) ETH_MTLTQOMR_TTC_Msk (0x7UL << ETH_MTLTQOMR_TTC_Pos) SYSCFG_CCCSR_HSLV_Msk (0x1UL << SYSCFG_CCCSR_HSLV_Pos) DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var)) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk HRTIM_BMCR_BMPRSC_2 (0x4UL << HRTIM_BMCR_BMPRSC_Pos) HAL_I2C_ERROR_BERR (0x00000001U) SDMMC_IDMA_IDMAEN SDMMC_IDMA_IDMAEN_Msk RCC_CR_D2CKRDY RCC_CR_D2CKRDY_Msk IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE)) __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE HRTIM_CPT2CR_TIMACMP2 HRTIM_CPT2CR_TIMACMP2_Msk ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) RCC_D1CFGR_D1CPRE_DIV128_Pos (8U) HRTIM_ADC1R_AD1TCC2_Pos (20U) HAL_DMAMUX2_SYNC_LPTIM3_OUT 9U CM_AL44 DMA2D_INPUT_AL44 FLASH_ACR_WRHIGHFREQ FLASH_ACR_WRHIGHFREQ_Msk GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) EXTI_LINE_70 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) SPI_CFG1_FTHLV_1 (0x2UL << SPI_CFG1_FTHLV_Pos) __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__) MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (__RCC_STOPWUCLK__)) RCC_PERIPHCLK_UART7 RCC_PERIPHCLK_USART234578 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG MPU_REGION_PRIV_RW ((uint8_t)0x01) HSEM_C1ISR_ISF29_Msk (0x1UL << HSEM_C1ISR_ISF29_Pos) HSEM_C1MISR_MISF26 HSEM_C1MISR_MISF26_Msk COMP_CFGRx_BLANKING_Pos (24U) MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) HRTIM_RST1R_EXTVNT2 HRTIM_RST1R_EXTVNT2_Msk TIM_TS_ITR0 0x00000000U _SIZE_T_  FMC_SDCRx_NR_0 (0x1UL << FMC_SDCRx_NR_Pos) VREFBUF_CSR_VRS_OUT4_Msk (0x3UL << VREFBUF_CSR_VRS_OUT4_Pos) EXTI_IMR3_IM66_Msk (0x1UL << EXTI_IMR3_IM66_Pos) HRTIM_RSTR_MSTPER HRTIM_RSTR_MSTPER_Msk ETH_MACPCSR_RWKPFE_Msk (0x1UL << ETH_MACPCSR_RWKPFE_Pos) IS_MDMA_ENDIANNESS_MODE(__ENDIANNESS__) (((__ENDIANNESS__) == MDMA_LITTLE_ENDIANNESS_PRESERVE ) || ((__ENDIANNESS__) == MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE) || ((__ENDIANNESS__) == MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE) || ((__ENDIANNESS__) == MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE)) FDCAN_NDAT1_ND1_Pos (1U) USB_OTG_GAHBCFG_TXFELVL_Pos (7U) HRTIM_ADC3R_AD3EEV4_Msk (0x1UL << HRTIM_ADC3R_AD3EEV4_Pos) ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) ETH_MACARPAR_ARPPA_Msk (0xFFFFFFFFUL << ETH_MACARPAR_ARPPA_Pos) FDCAN_TXFQS_TFGI_Msk (0x1FUL << FDCAN_TXFQS_TFGI_Pos) TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk HRTIM_MISR_MUPD HRTIM_MISR_MUPD_Msk HRTIM_RST1R_TIMEVNT9 HRTIM_RST1R_TIMEVNT9_Msk DMA_HIFCR_CFEIF7_Pos (22U) IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) ADC_JDR2_JDATA_8 (0x00000100UL << ADC_JDR2_JDATA_Pos) USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) EXTI_LINE_34 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x02U) SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) GPIO_BSRR_BS5_Pos (5U) SDMMC_ICR_CKSTOPC_Pos (26U) RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) EXTI_D3PMR1_MR20_Pos (20U) I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos) DMA2D_BGPFCCR_AM_Pos (16U) FPU_FPCCR_LSPACT_Msk (1UL ) DMAMUX_CFR_CSOF13_Pos (13U) FDCAN_TXFQS_TFGI_Pos (8U) RTC_ALRMAR_MSK1_Pos (7U) EXTI_D3PMR1_MR2 EXTI_D3PMR1_MR2_Msk FLASH_OPTSR_RDP_Pos (8U) DMA_REQUEST_SAI1_B 88U __HAL_RCC_SAI1_CONFIG(__RCC_SAI1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__)) USB_OTG_HFNUM_FTREM_Pos (16U) RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) SPI_DATASIZE_26BIT (0x00000019UL) GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk HRTIM_EECR3_EE10F_Pos (24U) DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk RCC_PERIPHCLK_LPTIM1 (0x00000020U) HRTIM_RSTR_TIMECMP4_Msk (0x1UL << HRTIM_RSTR_TIMECMP4_Pos) HRTIM_ADC1R_AD1MC2_Pos (1U) HRTIM_SET2R_TIMEVNT6_Msk (0x1UL << HRTIM_SET2R_TIMEVNT6_Pos) DMA_FLAG_HTIF1_5 ((uint32_t)0x00000400U) Freq BDMA_CCR_HTIE_Msk (0x1UL << BDMA_CCR_HTIE_Pos) RCC_APB1HENR_FDCANEN_Msk (0x1UL << RCC_APB1HENR_FDCANEN_Pos) RCC_CIFR_LSERDYF_Pos (1U) USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk SWPMI_IER_SRIE_Msk (0x1UL << SWPMI_IER_SRIE_Pos) HRTIM_RST2R_EXTVNT4_Pos (24U) FDCAN_TTIE_GTEE_Msk (0x1UL << FDCAN_TTIE_GTEE_Pos) TIM1_AF2_BK2INE_Pos (0U) __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE RCC_APB4ENR_RTCAPBEN_Pos (16U) HSEM_KEYR_KEY HSEM_KEYR_KEY_Msk __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET PWR_CR2_MONEN_Msk (0x1UL << PWR_CR2_MONEN_Pos) COMP_OR_AFOPE15_Pos (4U) OB_WRPSTATE_DISABLE 0x00000000U DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) HAL_MspDeInit RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT RCC_AHB3RSTR_MDMARST_Msk (0x1UL << RCC_AHB3RSTR_MDMARST_Pos) TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk SPDIFRX_CR_CKSEN_Pos (20U) HAL_QSPI_MODULE_ENABLED  SCB_DCCISW_WAY_Pos 30U RCC_CFGR_SWS_CSI (0x00000008UL) USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) SPI_FLAG_TSERF SPI_SR_TSERF TIM_SMCR_TS_2 (0x00004UL << TIM_SMCR_TS_Pos) GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk ETH_MACMDIOAR_CR_DIV6AR_Msk (0x9UL << ETH_MACMDIOAR_CR_DIV6AR_Pos) __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE EXTI_D3PMR1_MR4_Msk (0x1UL << EXTI_D3PMR1_MR4_Pos) USB_OTG_PCGCCTL_BASE (0xE00UL) __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE ETH_DMAISR_MACIS ETH_DMAISR_MACIS_Msk __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) == 0U) DMA_SxFCR_FEIE_Pos (7U) RCC_D1CFGR_HPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_HPRE_DIV2_Pos) SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS UART_FLAG_TC USART_ISR_TC FLASH_SECTOR_2 2U HRTIM_EEFR2_EE9FLTR_1 (0x2UL << HRTIM_EEFR2_EE9FLTR_Pos) FMC_FLAG_LEVEL (0x00000002U) EXTI_FTSR1_TR11 EXTI_FTSR1_TR11_Msk RCC_APB2ENR_TIM16EN_Pos (17U) ETH_MMCRIMR_RXCRCERPIM_Pos (5U) RCC_PERIPHCLK_SPI2 RCC_PERIPHCLK_SPI123 SYSCFG_EXTICR2_EXTI5_PK ((uint32_t)0x000000A0) HRTIM_EECR2_EE7POL_Msk (0x1UL << HRTIM_EECR2_EE7POL_Pos) __HAL_SPI_1LINE_TX SPI_1LINE_TX JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos) __HAL_RCC_SDMMC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN); UNUSED(tmpreg); } while(0) TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF) ETH_MACPPSCR_TRGTMODSEL0_Pos (5U) SDMMC_CMD_HS_BUSTEST_WRITE ((uint8_t)19U) SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI1RST) __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET DMAMUX1_RequestGenerator4_BASE (DMAMUX1_BASE + 0x0110UL) HRTIM_ADC2R_AD2EEV9_Pos (8U) USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) HSEM_C1IER_ISE15 HSEM_C1IER_ISE15_Msk RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) QSPI_SAMPLE_SHIFTING_NONE 0x00000000U USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk RTC_TR_PM RTC_TR_PM_Msk DMA1_Stream1_IRQn __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED SPI_UDRDR_UDRDR SPI_UDRDR_UDRDR_Msk HRTIM_MDIER_SYNCIE_Msk (0x1UL << HRTIM_MDIER_SYNCIE_Pos) ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) __HAL_RCC_JPGDECRST_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_JPGDECRST)) RCC_APB1LLPENR_SPI2LPEN RCC_APB1LLPENR_SPI2LPEN_Msk WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) FDCAN_NBTP_NTSEG1_Msk (0xFFUL << FDCAN_NBTP_NTSEG1_Pos) OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk TIM_SR_CC3OF TIM_SR_CC3OF_Msk RCC_RSR_LPWRRSTF_Msk (0x1UL << RCC_RSR_LPWRRSTF_Pos) HRTIM_CHPR_CARDTY HRTIM_CHPR_CARDTY_Msk RCC_SPI3CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) FDCAN_TXBCF_CF_Pos (0U) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) HSEM_C1IER_ISE30_Msk (0x1UL << HSEM_C1IER_ISE30_Pos) RCC_D1CCIPR_QSPISEL_Msk (0x3UL << RCC_D1CCIPR_QSPISEL_Pos) HRTIM_RST2R_EXTVNT1 HRTIM_RST2R_EXTVNT1_Msk ADC_CFGR2_OVSR_3 (0x008UL << ADC_CFGR2_OVSR_Pos) HSEM_C1MISR_MISF10_Msk (0x1UL << HSEM_C1MISR_MISF10_Pos) HRTIM_EECR1_EE1FAST_Pos (5U) RCC_CFGR_TIMPRE_Msk (0x1UL << RCC_CFGR_TIMPRE_Pos) IS_LTDC_PIXEL_FORMAT(__PIXEL_FORMAT__) (((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB8888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB565) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB1555) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB4444) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_L8) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL44) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL88)) FMC_BWTRx_ADDHLD FMC_BWTRx_ADDHLD_Msk USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk RCC_RTCCLKSOURCE_LSI (0x00000200U) RCC_APB1LRSTR_TIM5RST_Pos (3U) ETH_MACMDIOAR_MOC_WR_Msk (0x1UL << ETH_MACMDIOAR_MOC_WR_Pos) GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) FLASH_CR_SNB FLASH_CR_SNB_Msk EXTI_LINE2 ((uint32_t)0x02) HSEM_C1ICR_ISC14 HSEM_C1ICR_ISC14_Msk __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOARST) __UQQ_IBIT__ 0 PWR_WKUPCR_WKUPC6 PWR_WKUPCR_WKUPC6_Msk __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR |= (__INTERRUPT__)) TIM_COMMUTATION_SOFTWARE 0x00000000U FDCAN_TTCPT_CCV_Pos (0U) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE FDCAN_ILS_BOE_Msk (0x1UL << FDCAN_ILS_BOE_Pos) EXTI_EMR3_EM65 EXTI_EMR3_EM65_Msk RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos) __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET PWR_CR2_TEMPL PWR_CR2_TEMPL_Msk FLASH_CRCEADD_CRC_END_ADDR_Pos (0U) HRTIM_CPT2CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP1_Pos) DBGMCU_APB2FZ1_DBG_TIM15_Pos (16U) ADC_CALFACT2_LINCALFACT_9 (0x00000200UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_RSTER_TIMBCMP2_Msk (0x1UL << HRTIM_RSTER_TIMBCMP2_Pos) MPU_RBAR_ADDR_Pos 5U _RAND48_SEED_1 (0xabcd) BDMA_REQUEST_GENERATOR3 4U COMP_CFGRx_INMSEL_Pos (16U) EXTI_IMR2_IM40_Pos (8U) HRTIM_EECR3_EE10F_0 (0x1UL << HRTIM_EECR3_EE10F_Pos) FLASH_CR_CRC_EN FLASH_CR_CRC_EN_Msk _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state) EXTI_IMR3_IM73 EXTI_IMR3_IM73_Msk RTC_TSDR_DU_Pos (0U) RCC_AHB4LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOILPEN_Pos) RCC_PLL3DIVR_N3 RCC_PLL3DIVR_N3_Msk DBGMCU_CR_DBG_STOPD1_Msk (0x1UL << DBGMCU_CR_DBG_STOPD1_Pos) EXTI_RTSR3_TR85_Msk (0x1UL << EXTI_RTSR3_TR85_Pos) EXTI_FTSR1_TR18_Msk (0x1UL << EXTI_FTSR1_TR18_Pos) SPI_CFG1_CRCEN_Msk (0x1UL << SPI_CFG1_CRCEN_Pos) DCMI_CR_HSPOL_Pos (6U) RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk SPI_SR_TXC_Msk (0x1UL << SPI_SR_TXC_Pos) IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET GPIO_BSRR_BR8_Pos (24U) __HAL_RCC_VREF_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_VREFRST) SDMMC_MASK_DCRCFAILIE_Pos (1U) SYSCFG_UR5_WRPN_BANK1_Msk (0xFFUL << SYSCFG_UR5_WRPN_BANK1_Pos) CRC_IDR_IDR_Pos (0U) __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM1RST) FMC_SDCMR_MRD_Pos (9U) RTSR1 RTSR2 RTSR3 ADC_LTR_LT ADC_LTR_LT_Msk __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT GPIOD_PIN_AVAILABLE GPIO_PIN_All DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk OB_BOOTADDR_AXIM_FLASH 0x2000U ETH_MACMDIOAR_MOC_WR ETH_MACMDIOAR_MOC_WR_Msk HRTIM_MISR_MCMP1 HRTIM_MISR_MCMP1_Msk PWR_CPUCR_SBF_D2 PWR_CPUCR_SBF_D2_Msk __GNUCLIKE_BUILTIN_CONSTANT_P 1 HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 DLYB_CFGR_LNG_5 (0x020UL << DLYB_CFGR_LNG_Pos) ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) HRTIM_SET2R_MSTCMP4 HRTIM_SET2R_MSTCMP4_Msk TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) != 0U) LPTIM3_IRQn ADC_SMPR1_SMP5_Pos (15U) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE ETH_MACCR_IPG ETH_MACCR_IPG_Msk USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) IS_FLASH_FLAG_BANK2(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK2) == (FLAG)) HRTIM_TIMICR_CMP1C_Pos (0U) FDCAN_ILS_DRXE_Pos (19U) FDCAN_PSR_BO_Pos (7U) ADC_CFGR_RES_Pos (2U) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE EXTI_IMR1_IM12_Pos (12U) DCMI_CR_BSM DCMI_CR_BSM_Msk SWPMI_ICR_CRDYF SWPMI_ICR_CRDYF_Msk USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) HRTIM_ADC1R_AD1TCC2 HRTIM_ADC1R_AD1TCC2_Msk DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos) EXTI_IMR2_IM58_Pos (26U) ETH_MACMDIOAR_CR_DIV6AR_Pos (8U) HSEM_C1ICR_ISC30_Msk (0x1UL << HSEM_C1ICR_ISC30_Pos) RCC_RTCCLKSOURCE_HSE_DIV49 (0x00031300U) SPI_DIRECTION_2LINES_TXONLY SPI_CFG2_COMM_0 SDMMC_BUS_WIDE_8B SDMMC_CLKCR_WIDBUS_1 ETH_MACVTR_VTIM_Msk (0x1UL << ETH_MACVTR_VTIM_Pos) I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) HRTIM_RST2R_TIMEVNT7_Msk (0x1UL << HRTIM_RST2R_TIMEVNT7_Pos) HRTIM_RST1R_EXTVNT2_Msk (0x1UL << HRTIM_RST1R_EXTVNT2_Pos) __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) SDMMC_CMD_READ_MULT_BLOCK ((uint8_t)18U) GPIO_AF9_FDCAN2 ((uint8_t)0x09) __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET RCC_D1CFGR_HPRE_2 (0x4UL << RCC_D1CFGR_HPRE_Pos) FDCAN_ENDN_ETV_Pos (0U) __LLACCUM_FBIT__ 31 EXTI_PR1_PR9_Pos (9U) HRTIM_ODSR_TA2ODS_Msk (0x1UL << HRTIM_ODSR_TA2ODS_Pos) __HAL_SD_GET_FLAG(__HANDLE__,__FLAG__) __SDMMC_GET_FLAG((__HANDLE__)->Instance, (__FLAG__)) HRTIM_SET1R_UPDATE HRTIM_SET1R_UPDATE_Msk EXTI_EMR2_EM52 EXTI_EMR2_EM52_Msk HRTIM_CPT2CR_TIMDCMP2_Pos (27U) ETH_MMCRIMR_RXLPITRCIM ETH_MMCRIMR_RXLPITRCIM_Msk CCER_CCxE_MASK TIM_CCER_CCxE_MASK __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) HRTIM_EECR1_EE1SRC_1 (0x2UL << HRTIM_EECR1_EE1SRC_Pos) PWR_WKUPEPR_WKUPEN PWR_WKUPEPR_WKUPEN_Msk SYSCFG_EXTICR3_EXTI9_Pos (4U) USB_OTG_GUSBCFG_TSDPS_Pos (22U) LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk FDCAN_TOCC_ETOC_Pos (0U) FDCAN_IR_RF1W_Msk (0x1UL << FDCAN_IR_RF1W_Pos) USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) EXTI_IMR2_IM60 EXTI_IMR2_IM60_Msk RCC_TIMPRES_DESACTIVATED (0x00000000U) __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET ETH_MACMDIOAR_CR_DIV4AR_Pos (11U) RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) FDCAN_TTRMC_XTD FDCAN_TTRMC_XTD_Msk ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk DMA_REQUEST_TIM3_CH3 25U HRTIM_ADC4R_AD4EEV10 HRTIM_ADC4R_AD4EEV10_Msk FMC_NORSRAM_BANK3 (0x00000004U) RCC_APB4ENR_SPI6EN RCC_APB4ENR_SPI6EN_Msk SDMMC_ERROR_CARD_ECC_FAILED ((uint32_t)0x00004000U) GPIO_LCKR_LCK3_Pos (3U) SAI_PDMCR_CKEN1_Pos (8U) FDCAN_RXF1S_RF1L_Msk (0x1UL << FDCAN_RXF1S_RF1L_Pos) GPIO_PIN_9 ((uint16_t)0x0200) SDMMC_WAIT_IT SDMMC_CMD_WAITINT RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) TIM_DMABASE_RCR 0x0000000CU HRTIM_ISR_FLT3_Msk (0x1UL << HRTIM_ISR_FLT3_Pos) TPI_DEVTYPE_SubType_Msk (0xFUL ) USART_RQR_SBKRQ_Pos (1U) CF_CARD_HEAD ATA_CARD_HEAD __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED FMC_BTRx_DATLAT_3 (0x8UL << FMC_BTRx_DATLAT_Pos) _REENT_SMALL  __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET IS_RCC_FMCCLK(__SOURCE__) (((__SOURCE__) == RCC_FMCCLKSOURCE_D1HCLK) || ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL) || ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL2) || ((__SOURCE__) == RCC_FMCCLKSOURCE_CLKP)) ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) HSEM_C1MISR_MISF8_Pos (8U) RTC_TAMPCR_TAMP2TRG_Pos (4U) RCC_CFGR_HRTIMSEL RCC_CFGR_HRTIMSEL_Msk ETH_MACVTR_ERSVLM ETH_MACVTR_ERSVLM_Msk _POINTER_INT long __UINTPTR_TYPE__ unsigned int FMC_SDCRx_NC_Pos (0U) RCC_D2CCIP1R_SPI45SEL RCC_D2CCIP1R_SPI45SEL_Msk __HAL_SYSCFG_BREAK_CM7_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_CM7L) SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos) HRTIM_ADC1R_AD1TAC4 HRTIM_ADC1R_AD1TAC4_Msk __HAL_DBGMCU_UnFreeze_IWDG1() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_IWDG1)) __HAL_DBGMCU_UnFreeze_I2C1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C1)) DAC_WAVE_NONE 0x00000000U APB3FZ1 FDCAN_TEST_RX_Msk (0x1UL << FDCAN_TEST_RX_Pos) SPI_IT_EOT SPI_IER_EOTIE DMA_SxCR_MINC DMA_SxCR_MINC_Msk DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) USART_CR3_TCBGTIE_Msk (0x1UL << USART_CR3_TCBGTIE_Pos) HSEM_C1IER_ISE30 HSEM_C1IER_ISE30_Msk __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED RCC_APB4RSTR_LPTIM3RST_Pos (10U) SDMMC_ENABLE_IDMA_SINGLE_BUFF (SDMMC_IDMA_IDMAEN) ETH_MACIVIR_VLTI ETH_MACIVIR_VLTI_Msk IS_RTC_YEAR(YEAR) ((YEAR) <= 99u) MDMA_CTCR_DINCOS MDMA_CTCR_DINCOS_Msk TIM17_AF1_BKCMP2E TIM17_AF1_BKCMP2E_Msk EXTI_LINE7 ((uint32_t)0x07) SCB_CFSR_MEMFAULTSR_Pos 0U DWT_CTRL_CYCEVTENA_Pos 22U HSEM_C1MISR_MISF31 HSEM_C1MISR_MISF31_Msk GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) HRTIM_EECR1_EE3FAST HRTIM_EECR1_EE3FAST_Msk ADC_CALFACT_CALFACT_D_9 (0x200UL << ADC_CALFACT_CALFACT_D_Pos) HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos) HRTIM_OUTR_DLYPRTEN_Msk (0x1UL << HRTIM_OUTR_DLYPRTEN_Pos) FMC_PATT_ATTWAIT_6 (0x40UL << FMC_PATT_ATTWAIT_Pos) TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) VREFBUF_CSR_VRS_OUT2_Pos (4U) ETH_MACTSCR_TSINIT ETH_MACTSCR_TSINIT_Msk __HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H(__HANDLE__,__BKP__) do { __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_SUB1H); MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); } while(0u); USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) HRTIM_FLTINR1_FLT4P_Pos (25U) HRTIM_TIMICR_CMP3C HRTIM_TIMICR_CMP3C_Msk HRTIM_CPT2CR_TIMBCMP2 HRTIM_CPT2CR_TIMBCMP2_Msk __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_SAI3_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI3EN) FLASH_FLAG_CRCEND_BANK1 FLASH_SR_CRCEND ETH_MACMDIOAR_NTC_Msk (0x7UL << ETH_MACMDIOAR_NTC_Pos) ETH_MACPCSR_RWKPRCVD_Pos (6U) TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE CoreDebug_DEMCR_VC_CHKERR_Pos 6U HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT)) RTC_TR_MNU RTC_TR_MNU_Msk __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) != 0U) HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP TIM_CCMR1_IC2F_Pos (12U) DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) HRTIM_DTR_DTF_1 (0x002UL << HRTIM_DTR_DTF_Pos) __SIZEOF_DOUBLE__ 8 SDMMC_MASK_DTIMEOUTIE_Pos (3U) TIM_DMABase_CR2 TIM_DMABASE_CR2 MDMA_REQUEST_JPEG_END_CONVERSION ((uint32_t)0x00000015U) RTC_TR_SU_Pos (0U) TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk ETH_MACTSCR_SNAPTYPSEL_Pos (16U) FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) ETH_MMCRIMR_RXLPIUSCIM ETH_MMCRIMR_RXLPIUSCIM_Msk EXTI_IMR1_IM3_Pos (3U) TIM_TIM15_TI2_GPIO 0x00000000U MDMA_CTCR_PKE MDMA_CTCR_PKE_Msk SYSCFG_EXTICR3_EXTI8_PB ((uint32_t)0x00000001) __ADDR_1st_CYCLE ADDR_1ST_CYCLE STM32H7xx_HAL_EXTI_H  TEST_K 2U ETH_MACCR_SARC_REPADDR0_Msk (0x3UL << ETH_MACCR_SARC_REPADDR0_Pos) HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor FMC_BCR1_FMCEN_Msk (0x1UL << FMC_BCR1_FMCEN_Pos) EXTI_PR1_PR11_Msk (0x1UL << EXTI_PR1_PR11_Pos) EXTI_LINE41 ((uint32_t)0x29) RTC_DR_MT_Pos (12U) EXTI_D3_PENDCLR_SRC_NONE 0x00000000U DBGMCU_APB4FZ1_DBG_LPTIM2_Pos (9U) HRTIM_BDTUPR_TIMCR HRTIM_BDTUPR_TIMCR_Msk FLASH_OPTSR_SWAP_BANK_OPT FLASH_OPTSR_SWAP_BANK_OPT_Msk GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) SDMMC_STA_VSWEND_Msk (0x1UL << SDMMC_STA_VSWEND_Pos) ADC_CSR_EOC_MST_Pos (2U) __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI4LPEN) SPI_SR_UDR_Pos (5U) USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0) HAL_GetUIDw0 HAL_GetUIDw1 HAL_GetUIDw2 GPIOG_BASE (D3_AHB1PERIPH_BASE + 0x1800UL) USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk SDMMC_SPEED_MODE_HIGH ((uint32_t)0x00000002U) ETH_MACHWF1R_RXFIFOSIZE ETH_MACHWF1R_RXFIFOSIZE_Msk ADC_CFGR_RES_2 (0x4UL << ADC_CFGR_RES_Pos) SWPMI_IER_TCIE_Msk (0x1UL << SWPMI_IER_TCIE_Pos) SPI_IER_MODFIE_Pos (9U) __HAL_SD_ENABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_ENABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__)) __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE DBGMCU_APB1LFZ1_DBG_TIM14 DBGMCU_APB1LFZ1_DBG_TIM14_Msk SPI_CFG1_CRCSIZE_Pos (16U) DMA2D_OCOLR_BLUE_1_Pos (0U) ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) FLASH_ACR_WRHIGHFREQ_Pos (4U) ADC_CALFACT2_LINCALFACT_14 (0x00004000UL << ADC_CALFACT2_LINCALFACT_Pos) DCMI_CR_FCRC_1 ((uint32_t)0x00000200U) DMA_REQUEST_SPI4_RX 83U SDMMC_STA_DTIMEOUT_Pos (3U) RTC_FLAG_ALRBWF RTC_ISR_ALRBWF FMC_PMEM_MEMSET FMC_PMEM_MEMSET_Msk ETH_MACWTR_WTO_5KB ((uint32_t)0x00000003) RCC_PERIPHCLK_HRTIM1 (0x10000000U) HRTIM_BDTUPR_TIMSET2R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET2R_Pos) HRTIM_ODISR_TC1ODIS HRTIM_ODISR_TC1ODIS_Msk IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY)) SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos) SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk FLASH_IT_WRPERR_BANK2 (FLASH_CR_WRPERRIE | 0x80000000U) GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter ETH_DMACTDRLR_TDRL_Pos (0U) isunordered(__x,__y) (__builtin_isunordered (__x, __y)) __FMC_SDRAM_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__)) DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk SPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1 , SPI_CR1_HDDIR) __RAND_MAX HRTIM_ADC3R_AD3TDPER HRTIM_ADC3R_AD3TDPER_Msk USB_OTG_DSTS_EERR_Pos (3U) MDMA_CTCR_PAM MDMA_CTCR_PAM_Msk LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk DMA_REQUEST_TIM3_CH1 23U USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk SAI_PDMDLY_DLYM2R_2 (0x4UL << SAI_PDMDLY_DLYM2R_Pos) HRTIM_MCR_CK_PSC HRTIM_MCR_CK_PSC_Msk HRTIM_SET1R_RESYNC HRTIM_SET1R_RESYNC_Msk SDMMC_DATABLOCK_SIZE_512B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_3) __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE SAI_xCR1_NOMCK SAI_xCR1_NODIV RCC_AHB2ENR_D2SRAM2EN_Msk RCC_AHB2ENR_SRAM2EN_Msk __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SPI6LPEN) RCC_LPTIM1CLKSOURCE_PLL2 RCC_D2CCIP2R_LPTIM1SEL_0 SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk FMC_SDCRx_MWID_1 (0x2UL << FMC_SDCRx_MWID_Pos) SDMMC_RESPCMD_RESPCMD_Pos (0U) HSEM_C1IER_ISE12_Msk (0x1UL << HSEM_C1IER_ISE12_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED PWR_WKUPFR_WKUPF1_Msk (0x1UL << PWR_WKUPFR_WKUPF1_Pos) DMA_LIFCR_CTEIF0_Pos (3U) IS_LTDC_BLENDING_FACTOR1(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_PAxCA)) UART_FLAG_FE USART_ISR_FE __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) HRTIM_RSTR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTR_TIMDCMP2_Pos) HRTIM_FLTINR1_FLT1SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT1SRC_Pos) SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos) SYSCFG_EXTICR2_EXTI4_PE ((uint32_t)0x00000004) RAMECC3_BASE (D3_AHB1PERIPH_BASE + 0x7000UL) HRTIM_CPT1CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP2_Pos) __SFRACT_FBIT__ 7 DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk IS_PWR_WAKEUP_FLAG(FLAG) (((FLAG) == PWR_WAKEUP_FLAG1) || ((FLAG) == PWR_WAKEUP_FLAG2) || ((FLAG) == PWR_WAKEUP_FLAG3) || ((FLAG) == PWR_WAKEUP_FLAG4) || ((FLAG) == PWR_WAKEUP_FLAG5) || ((FLAG) == PWR_WAKEUP_FLAG6) || ((FLAG) == PWR_WAKEUP_FLAG_ALL)) DBGMCU_IDCODE_REV_ID_Pos (16U) __HAL_MDMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~MDMA_CCR_EN) SDMMC_CLKCR_DDR_Pos (18U) TIM17_AF1_BKINP_Msk (0x1UL << TIM17_AF1_BKINP_Pos) RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) HRTIM_ADC4R_AD4TCPER HRTIM_ADC4R_AD4TCPER_Msk OPAMP_CSR_PGGAIN_3 (0x8UL << OPAMP_CSR_PGGAIN_Pos) __HAL_PCD_ENABLE(__HANDLE__) (void)USB_EnableGlobalInt ((__HANDLE__)->Instance) GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk RTC_TSSSR_SS_Pos (0U) SPI_IFCR_TSERFC_Msk (0x1UL << SPI_IFCR_TSERFC_Pos) ETH_MACMDIOAR_MOC_Msk (0x3UL << ETH_MACMDIOAR_MOC_Pos) __result_use_check __attribute__((__warn_unused_result__)) RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk IS_LTDC_HSPOL(__HSPOL__) (((__HSPOL__) == LTDC_HSPOLARITY_AL) || ((__HSPOL__) == LTDC_HSPOLARITY_AH)) RCC_IT_CSIRDY (0x00000010U) OB_IWDG1_HW 0x00000000U OPAMP_CSR_FORCEVP_Pos (1U) AHB3ENR HSEM_C1IER_ISE28 HSEM_C1IER_ISE28_Msk ETH_MMCTGFMSCCR 0x00000150U PWR_CR2_BRRDY_Pos (16U) MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) HSEM_C1ICR_ISC28_Pos (28U) RTC_BKP2R RTC_BKP2R_Msk USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk HRTIM_TIMISR_SET2 HRTIM_TIMISR_SET2_Msk TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) HRTIM_ADC4R_AD4TAPER_Pos (13U) RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) BDMA_IFCR_CTEIF5 BDMA_IFCR_CTEIF5_Msk INT64_MIN (-__INT64_MAX__ - 1) ITM_TCR_TSPrescale_Pos 8U FLASH_PRAR_PROT_AREA_START_Pos (0U) IS_QSPI_TIMEOUT_ACTIVATION(TCEN) (((TCEN) == QSPI_TIMEOUT_COUNTER_DISABLE) || ((TCEN) == QSPI_TIMEOUT_COUNTER_ENABLE)) LPTIM2_IRQn FDCAN_RXF1S_F1FL FDCAN_RXF1S_F1FL_Msk xPSR_N_Msk (1UL << xPSR_N_Pos) ETH_MTLTQDR_TXSTSFSTS_Msk (0x1UL << ETH_MTLTQDR_TXSTSFSTS_Pos) __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART2RST) DMA1_Stream0_IRQn HRTIM_TIMCR_TEU HRTIM_TIMCR_TEU_Msk RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED HRTIM_ADC4R_AD4TEC2 HRTIM_ADC4R_AD4TEC2_Msk HRTIM_ADC2R_AD2TBC4 HRTIM_ADC2R_AD2TBC4_Msk DMA2D_FGPFCCR_CSS DMA2D_FGPFCCR_CSS_Msk HRTIM_ADC1R_AD1TAPER_Pos (13U) __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET SDMMC_NSPEED_CLK_DIV ((uint8_t)0x4) LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk FDCAN_TTILS_SOGS FDCAN_TTILS_SOGS_Msk SAI_PDMDLY_DLYM3R SAI_PDMDLY_DLYM3R_Msk DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) ADC_SMPR2_SMP19_1 (0x2UL << ADC_SMPR2_SMP19_Pos) FLASH_PRAR_DMEP_Pos (31U) USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk D1_ITCMICP_BASE (0x00100000UL) HSEM_C1ICR_ISC27 HSEM_C1ICR_ISC27_Msk HAL_DMAMUX_REQ_GEN_RISING_FALLING DMAMUX_RGxCR_GPOL IS_RTC_TAMPER_FILTER(__FILTER__) (((__FILTER__) == RTC_TAMPERFILTER_DISABLE) || ((__FILTER__) == RTC_TAMPERFILTER_2SAMPLE) || ((__FILTER__) == RTC_TAMPERFILTER_4SAMPLE) || ((__FILTER__) == RTC_TAMPERFILTER_8SAMPLE)) RCC_APB2ENR_TIM17EN_Pos (18U) GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos) USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) HRTIM_CR2_TDRST HRTIM_CR2_TDRST_Msk DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos) HRTIM_RSTER_TIMDCMP4_Msk (0x1UL << HRTIM_RSTER_TIMDCMP4_Pos) HRTIM_SET2R_EXTVNT5_Pos (25U) HRTIM_DTR_DTR_3 (0x008UL << HRTIM_DTR_DTR_Pos) RCC_RTCCLKSOURCE_HSE_DIV23 (0x00017300U) ETH_MACLCSR_TLPIEX ETH_MACLCSR_TLPIEX_Msk EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL SYSCFG_EXTICR2_EXTI4_Pos (0U) FMC_BTRx_ADDSET_Pos (0U) SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) RTC_TSTR_ST_Pos (4U) HRTIM_EECR2_EE7SRC_1 (0x2UL << HRTIM_EECR2_EE7SRC_Pos) ETH_MACPCSR_RWKPKTEN ETH_MACPCSR_RWKPKTEN_Msk USE_HAL_IRDA_REGISTER_CALLBACKS 0U SPI_CFG2_MASTER SPI_CFG2_MASTER_Msk FDCAN_TTOST_SYS_Pos (4U) SPI_I2SCFGR_WSINV_Pos (13U) FDCAN_TTIR_TTMI_Pos (5U) EXTI_RTSR1_TR16 EXTI_RTSR1_TR16_Msk HRTIM_CR1_TAUDIS_Msk (0x1UL << HRTIM_CR1_TAUDIS_Pos) __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE RTC_TAMPER_1_MASK_FLAG RTC_TAMPCR_TAMP1MF RCC_APB2_DIV4 RCC_D2CFGR_D2PPRE2_DIV4 __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) FDCAN_ECR_TEC_Msk (0xFFUL << FDCAN_ECR_TEC_Pos) FLASH_FLAG_RDSERR FLASH_SR_RDSERR EXTI_EMR3_EM72 EXTI_EMR3_EM72_Msk CRS_CR_ESYNCIE_Pos (3U) ETH_MACVTR_EDVLP_Msk (0x1UL << ETH_MACVTR_EDVLP_Pos) __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE ETH_DMACIER_ERIE_Pos (11U) UART_DMA_TX_DISABLE 0x00000000U HSEM_C1MISR_MISF0_Msk (0x1UL << HSEM_C1MISR_MISF0_Pos) RCC_AHB1RSTR_DMA1RST_Pos (0U) EXTI_FTSR1_TR5_Msk (0x1UL << EXTI_FTSR1_TR5_Pos) FDCAN_TTMLM_CSS FDCAN_TTMLM_CSS_Msk HRTIM_ADC1R_AD1TCC3_Pos (21U) SCB_SHCSR_SVCALLPENDED_Pos 15U __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE PWR_CPUCR_PDDS_D1_Pos (0U) __FLT32X_DIG__ 15 LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) EXTI_IMR3_IM80 EXTI_IMR3_IM80_Msk USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) I2C_TIMINGR_SDADEL_Pos (16U) ETH_MACAHR_SA_Msk (0x1UL << ETH_MACAHR_SA_Pos) HRTIM_OUTR_DIDL2_Msk (0x1UL << HRTIM_OUTR_DIDL2_Pos) FDCAN_DBTP_DTSEG2_Msk (0xFUL << FDCAN_DBTP_DTSEG2_Pos) __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0) __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE EXTI_FTSR1_TR21_Msk (0x1UL << EXTI_FTSR1_TR21_Pos) HSEM_C1IER_ISE29_Pos (29U) __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) FMC_SDTRx_TRAS_Pos (8U) PWR_WKUPEPR_WKUPP1_Pos (8U) OPTIONBYTE_BOR 0x10U __HAL_RCC_CSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSIKERON) __GCC_ATOMIC_BOOL_LOCK_FREE 2 HRTIM_CPT2CR_TIMACMP1_Pos (14U) SPDIFRX_CR_INSEL_Pos (16U) FDCAN_TXEFC_EFS_Pos (16U) IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE)) SYSCFG_EXTICR4_EXTI15_PH ((uint32_t)0x00007000) HRTIM_RSTR_MSTCMP3_Pos (7U) USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) TIM_SR_B2IF TIM_SR_B2IF_Msk GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) I2C_FLAG_BERR I2C_ISR_BERR RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos) TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G FDCAN_NDAT1_ND3_Pos (3U) HRTIM_ISR_FLT2 HRTIM_ISR_FLT2_Msk FDCAN_CREL_MON_Msk (0xFFUL << FDCAN_CREL_MON_Pos) EXTI_EMR3_EM77_Pos (13U) DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) DMA2D_OCOLR_GREEN_4_Pos (4U) EXTI_EMR3_EM_Pos (0U) __int_fast8_t_defined 1 __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN) __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET USART_CR1_UE_Pos (0U) GPIO_AF8_SDMMC1 ((uint8_t)0x08) __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) __ATOMIC_SEQ_CST 5 OPAMP2_CSR_FORCEVP_Pos (1U) ADC_JDR3_JDATA_Pos (0U) FMC_SDTRx_TMRD_1 (0x2UL << FMC_SDTRx_TMRD_Pos) USB_OTG_DCTL_GINSTS_Pos (2U) ADC_CR_ADCALLIN_Pos (16U) RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk EXTI_EMR3_EM81_Msk (0x1UL << EXTI_EMR3_EM81_Pos) xPSR_ISR_Pos 0U __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN __HAL_RTC_TAMPTS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TIMESTAMPONTAMPERDETECTION_MASK)) HRTIM_DTR_DTFLK_Pos (31U) RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) HRTIM_OUTR_CHP1_Pos (6U) RCC_D1CFGR_D1PPRE_DIV16_Msk (0x7UL << RCC_D1CFGR_D1PPRE_DIV16_Pos) HRTIM_RSTR_EXTEVNT2 HRTIM_RSTR_EXTEVNT2_Msk __STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 (0x0A) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk ETH_MACSTSR_TSS_Pos (0U) PWR_CR1_PLS_LEV4_Pos (7U) __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET RCC_AHB1ENR_ETH1MACEN RCC_AHB1ENR_ETH1MACEN_Msk __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN); UNUSED(tmpreg); } while(0) TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) FDCANCCU_IE_CWEE_Pos (0U) USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) PWR_D3_DOMAIN_RUN (0x00000800U) SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos) EXTI_IMR2_IM47_Msk (0x1UL << EXTI_IMR2_IM47_Pos) RCC_SYSCLKSOURCE_CSI RCC_CFGR_SW_CSI DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk RCC_APB1HRSTR_OPAMPRST RCC_APB1HRSTR_OPAMPRST_Msk SWPMI_TDR_TD SWPMI_TDR_TD_Msk JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos) USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) SPI_SR_TXP SPI_SR_TXP_Msk DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) ETH_MACMDIOAR_SKAP_Pos (4U) MDMA_CCR_SWRQ_Msk (0x1UL << MDMA_CCR_SWRQ_Pos) SPI_FLAG_DXP SPI_SR_DXP RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) RTC_ALRMBR_HU_Pos (16U) RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) ETH_MACPOCR_APDREQEN ETH_MACPOCR_APDREQEN_Msk GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk D2_AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) __FPU_USED 1U USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos) HRTIM_ICR_FLT2C HRTIM_ICR_FLT2C_Msk USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk USB_OTG_GLPMCFG_LPMACK_Pos (1U) USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64 RCC_D3CCIPR_SPI6SEL_2 (0x4UL << RCC_D3CCIPR_SPI6SEL_Pos) ETH_MACPOCR_APDREQTRIG_Pos (5U) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_DCMIEN)) ETH_MACVTR_EIVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFPASS_Pos) HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos) DCMI_CR_OEBS DCMI_CR_OEBS_Msk HRTIM_ADC3R_AD3EEV2 HRTIM_ADC3R_AD3EEV2_Msk SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos) ADC_JDR1_JDATA_24 (0x01000000UL << ADC_JDR1_JDATA_Pos) HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_RNGLPEN)) CM_L8 DMA2D_INPUT_L8 USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) SPDIFRX_DR1_V_Pos (1U) RTC_IT_TAMP1 RTC_TAMPCR_TAMP1IE USB_OTG_DIEPCTL_TXFNUM_Pos (22U) IS_SPI_FIFOTHRESHOLD(THRESHOLD) (((THRESHOLD) == SPI_FIFO_THRESHOLD_01DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_02DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_03DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_04DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_05DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_06DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_07DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_08DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_09DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_10DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_11DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_12DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_13DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_14DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_15DATA) || ((THRESHOLD) == SPI_FIFO_THRESHOLD_16DATA)) USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) CoreDebug_DEMCR_TRCENA_Pos 24U RCC_SPI6CLKSOURCE_PLL2 RCC_D3CCIPR_SPI6SEL_0 EXTI_LINE_45 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0DU) DMA_REQUEST_CRYP_IN 76U DFSDM_FLTCR2_SCDIE_Pos (5U) USE_HAL_UART_REGISTER_CALLBACKS 0U EXTI_SWIER1_SWIER18_Pos (18U) ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) RTC_TAMPERPRECHARGEDURATION_8RTCCLK RTC_TAMPCR_TAMPPRCH ETH_DMAMR_PR_4_1 ((uint32_t)0x00003000) IS_RTC_TAMPER_FILTER_CONFIG_CORRECT(FILTER,TRIGGER) ( ( ((FILTER) != RTC_TAMPERFILTER_DISABLE) && ( ((TRIGGER) == RTC_TAMPERTRIGGER_LOWLEVEL) || ((TRIGGER) == RTC_TAMPERTRIGGER_HIGHLEVEL))) || ( ((FILTER) == RTC_TAMPERFILTER_DISABLE) && ( ((TRIGGER) == RTC_TAMPERTRIGGER_RISINGEDGE) || ((TRIGGER) == RTC_TAMPERTRIGGER_FALLINGEDGE)))) __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) HRTIM_CPT2CR_TIMCCMP2 HRTIM_CPT2CR_TIMCCMP2_Msk RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) RCC_PLLCKSELR_DIVM1 RCC_PLLCKSELR_DIVM1_Msk DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos) SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos) __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE FMC_SDTRx_TRC_2 (0x4UL << FMC_SDTRx_TRC_Pos) COMP_CFGRx_INMSEL_0 (0x1UL << COMP_CFGRx_INMSEL_Pos) HRTIM_FLTINR1_FLT3LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT3LCK_Pos) MDMA_FLAG_CTC ((uint32_t)MDMA_CISR_CTCIF) DFSDM_FLTICR_CLRSCDF_Pos (24U) ETH_MACIVIR_VLC_VLANTAGREPLACE ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk UART_IT_RXFF 0x183FU __ULLFRACT_EPSILON__ 0x1P-64ULLR ETH_MACTSCR_TSIPV4ENA_Pos (13U) HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP 8U SPI_CRC_LENGTH_22BIT (0x00150000UL) ETH_MACLCSR_LPITE ETH_MACLCSR_LPITE_Msk SPI_IFCR_MODFC SPI_IFCR_MODFC_Msk HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT 10U TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI1RST) ADC_CALFACT2_LINCALFACT_22 (0x00400000UL << ADC_CALFACT2_LINCALFACT_Pos) FDCAN_TTOCF_AWL FDCAN_TTOCF_AWL_Msk ADC_CFGR2_OVSR_7 (0x080UL << ADC_CFGR2_OVSR_Pos) RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk RCC_APB1LRSTR_SPI3RST_Msk (0x1UL << RCC_APB1LRSTR_SPI3RST_Pos) __int_least8_t_defined 1 QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos) USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) HRTIM_TIMCR_TREPU HRTIM_TIMCR_TREPU_Msk __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET RCC_AHB4LPENR_GPIOJLPEN_Pos (9U) FDCAN_TTOCN_ESCN_Pos (13U) HRTIM_ADC1R_AD1MC4_Pos (3U) JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos) RCC_SAI3CLKSOURCE_CLKP RCC_SAI23CLKSOURCE_CLKP CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI1LPEN) EXTI_IMR3_IM77_Msk (0x1UL << EXTI_IMR3_IM77_Pos) EP_MPS_8 3U __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ HRTIM_RSTR_EXTEVNT7_Msk (0x1UL << HRTIM_RSTR_EXTEVNT7_Pos) __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) != 0U) HRTIM_CPT2CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV4CPT_Pos) ADC_OFR3_OFFSET3_19 (0x0080000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_CPT2CR_TE1SET HRTIM_CPT2CR_TE1SET_Msk HRTIM_MDIER_MCMP1DE_Pos (16U) USART_CR2_ABREN USART_CR2_ABREN_Msk FDCAN_NDAT1_ND28_Msk (0x1UL << FDCAN_NDAT1_ND28_Pos) HRTIM_SET2R_EXTVNT6 HRTIM_SET2R_EXTVNT6_Msk JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos) GPIO_BSRR_BR1_Pos (17U) ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk RCC_RSR_IWDG1RSTF RCC_RSR_IWDG1RSTF_Msk GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 ETH_MACMDIOAR_CR_DIV10AR_Pos (8U) HAL_UART_STATE_BUSY_TX_RX 0x00000023U IS_EXTI_MODE(__MODE__) (((__MODE__) & ~EXTI_MODE_MASK) == 0x00UL) HRTIM_EEFR1_EE5FLTR_0 (0x1UL << HRTIM_EEFR1_EE5FLTR_Pos) ETH_DMACCARDR_CURRDESAPTR ETH_DMACCARDR_CURRDESAPTR_Msk DMA_REQUEST_TIM4_CH3 31U HRTIM_ADC3R_AD3TAPER_Msk (0x1UL << HRTIM_ADC3R_AD3TAPER_Pos) IS_SDMMC_TRANSFER_MODE(MODE) (((MODE) == SDMMC_TRANSFER_MODE_BLOCK) || ((MODE) == SDMMC_TRANSFER_MODE_STREAM)) RCC_SAI3CLKSOURCE_PLL RCC_SAI23CLKSOURCE_PLL RCC_AHB1LPENR_DMA1LPEN_Pos (0U) TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_CCCR_NCC_Pos (0U) RCC_APB1LRSTR_HDMICECRST_Msk RCC_APB1LRSTR_CECRST_Msk QUADSPI_SR_TCF_Pos (1U) CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk EXTI_MODE_EVT ((uint32_t)0x00020000) DMA_FLAG_TCIF2_6 ((uint32_t)0x00200000U) TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET __ALIGN_BEGIN  FMC_BTRx_BUSTURN_Pos (16U) HRTIM_SET1R_MSTCMP1 HRTIM_SET1R_MSTCMP1_Msk I2C_MEMADD_SIZE_16BIT (0x00000002U) HRTIM_BDMUPR_MCR_Msk (0x1UL << HRTIM_BDMUPR_MCR_Pos) LPTIM1_IRQn HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b RCC_APB2LPENR_SPI4LPEN_Pos (13U) ETH_MACVTR_VL ETH_MACVTR_VL_Msk __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) == 0U) SYSCFG_AnalogSwitch PWR_WKUPEPR_WKUPPUPD3_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD3_Pos) RCC_PLL2VCOMEDIUM RCC_PLLCFGR_PLL2VCOSEL GPIO_AF5_SPI4 ((uint8_t)0x05) HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 MDMA ((MDMA_TypeDef *)MDMA_BASE) SYSCFG_CFGR_SRAM3L_Pos (10U) RTC_ATAMP_1 0u RCC_APB1LENR_CECEN_Msk (0x1UL << RCC_APB1LENR_CECEN_Pos) DAC_CR_TSEL2_Pos (18U) FDCAN_TTIR_SOG FDCAN_TTIR_SOG_Msk __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED __HAL_I2C_FREQRANGE I2C_FREQRANGE IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) > 0U) && ((__NUMBER__) <= 15U)) CARD_V2_X ((uint32_t)0x00000001U) HSION_BITNUMBER RCC_HSION_BIT_NUMBER RCC_APB1LLPENR_UART8LPEN_Pos (31U) EXTI_EMR2_EM56_Pos (24U) HSEM_R_COREID_Pos (8U) USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos) ADC_SQR1_L ADC_SQR1_L_Msk DMAMUX2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_BASE) DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) EXTI_LINE48 ((uint32_t)0x30) TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk HRTIM_TIMDIER_CPT2IE HRTIM_TIMDIER_CPT2IE_Msk HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef GPIO_AF4_DCMI ((uint8_t)0x04) SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX)) __ARM_EABI__ 1 DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk HAL_DMA_ERROR_PARAM (0x00000040U) RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT FDCAN_TTIE_GTWE FDCAN_TTIE_GTWE_Msk RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 FLASH_CR_CRCRDERRIE_Pos (28U) BDMA_CCR_PINC_Msk (0x1UL << BDMA_CCR_PINC_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos) FDCAN_IR_ARA_Pos (29U) RCC_AHB3RSTR_JPGDECRST_Pos (5U) FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk BDMA_IFCR_CTEIF4_Pos (19U) SPI_I2SCFGR_CKPOL_Pos (11U) USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) FDCAN_RXBC_RBSA_Msk (0x3FFFUL << FDCAN_RXBC_RBSA_Pos) OPAMP2_CSR_FORCEVP_Msk (0x1UL << OPAMP2_CSR_FORCEVP_Pos) OB_USER_IWDG_STDBY 0x0010U ETH_MACPCSR_GLBLUCAST ETH_MACPCSR_GLBLUCAST_Msk FDCAN_NDAT1_ND16_Pos (16U) RCC_APB2_DIV16 RCC_D2CFGR_D2PPRE2_DIV16 USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) SDMMC_SDR25_SWITCH_PATTERN ((uint32_t)0x80FFFF01U) RCC_PLLCFGR_DIVQ1EN_Pos (17U) __HAL_RCC_BDMA_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BDMAAMEN) HRTIM_TIMICR_RSTC HRTIM_TIMICR_RSTC_Msk SCB_CFSR_BUSFAULTSR_Pos 8U I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) RCC_RTCCLKSOURCE_HSE_DIV62 (0x0003E300U) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) DFSDM_FLTCR1_JSCAN_Pos (4U) FDCAN1_IT0_IRQn GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk USBx_HOST ((USB_OTG_HostTypeDef *)(USBx_BASE + USB_OTG_HOST_BASE)) USE_HAL_SD_REGISTER_CALLBACKS 0U __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_RTCAPBEN) __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() EXTI_PR1_PR9 EXTI_PR1_PR9_Msk PWR_WKUPEPR_WKUPPUPD1 PWR_WKUPEPR_WKUPPUPD1_Msk ADC_PCSEL_PCSEL_15 (0x08000UL << ADC_PCSEL_PCSEL_Pos) SAI_xCLRFR_COVRUDR_Pos (0U) FMC_PATT_ATTHIZ_0 (0x01UL << FMC_PATT_ATTHIZ_Pos) __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE SYSCFG_EXTICR2_EXTI6_PA ((uint32_t)0x00000000) __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) ETH_MACL3L4CR_L4SPIM_Pos (19U) ADC_CR_LINCALRDYW6_Msk (0x1UL << ADC_CR_LINCALRDYW6_Pos) ___int_least8_t_defined 1 TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos) HRTIM_FLTR_FLTLCK_Pos (31U) HAL_UART_STATE_TIMEOUT 0x000000A0U QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos) TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) SAI_xSR_WCKCFG_Pos (2U) __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) != 0U) PWR_CR1_PLS_LEV6_Pos (6U) SAI_xCR1_DMAEN_Pos (17U) ETH_DMADSR_RPS_TIMESTAMP_WR_Pos (13U) HRTIM_CR1_TDUDIS HRTIM_CR1_TDUDIS_Msk USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) SDMMC_ICR_BUSYD0ENDC SDMMC_ICR_BUSYD0ENDC_Msk USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != 0U) DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL) HSEM_C1IER_ISE8_Pos (8U) EXTI_PR1_PR14_Pos (14U) EXTI_RTSR1_TR4 EXTI_RTSR1_TR4_Msk GPIO_BSRR_BS15_Pos (15U) ETH_MACISR_PHYIS_Msk (0x1UL << ETH_MACISR_PHYIS_Pos) MDMA_GISR0_GIF6 MDMA_GISR0_GIF6_Msk SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE ((uint32_t)0x00000000) LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk RTC_TAMPCR_TAMP3IE_Pos (22U) IS_DMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_REQ_GEN_TIM12_TRGO) IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLL2PCLK) || ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK) || ((SOURCE) == RCC_MCO2SOURCE_CSICLK) || ((SOURCE) == RCC_MCO2SOURCE_LSICLK)) SWPMI_IER_TXBEIE_Pos (1U) SCB_ITCMCR_EN_Pos 0U ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) FDCAN_TTOST_QGTP FDCAN_TTOST_QGTP_Msk __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) EXTI_EMR1_EM10_Pos (10U) _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; } SAI_PDMCR_PDMEN_Pos (0U) I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) PWR_FLAG_BRR (0x0FU) RCC_APB4ENR_LPTIM3EN RCC_APB4ENR_LPTIM3EN_Msk DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk GPIO_AF8_LPUART ((uint8_t)0x08) HRTIM_BDTUPR_TIMSET1R_Pos (11U) isgreater(__x,__y) (__builtin_isgreater (__x, __y)) RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk RCC_AHB3LPENR_FLASHLPEN RCC_AHB3LPENR_FLASHLPEN_Msk IS_RCC_PCLK1(PCLK1) (((PCLK1) == RCC_APB1_DIV1) || ((PCLK1) == RCC_APB1_DIV2) || ((PCLK1) == RCC_APB1_DIV4) || ((PCLK1) == RCC_APB1_DIV8) || ((PCLK1) == RCC_APB1_DIV16)) __FLT_HAS_DENORM__ 1 HRTIM_ADC2R_AD2EEV10_Msk (0x1UL << HRTIM_ADC2R_AD2EEV10_Pos) SAI_PDMDLY_DLYM2L_1 (0x2UL << SAI_PDMDLY_DLYM2L_Pos) GPIO_AF7_USART6 ((uint8_t)0x07) SPI_DIRECTION_2LINES_RXONLY SPI_CFG2_COMM_1 USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) ADC_JDR2_JDATA_14 (0x00004000UL << ADC_JDR2_JDATA_Pos) BDMA_FLAG_GL1 ((uint32_t)0x00000010) SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk SDMMC_IDMA_IDMAEN_Pos (0U) ETH_MACTSCR_TSINIT_Pos (2U) DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos) USB_OTG_GUSBCFG_HNPCAP_Pos (9U) USART_CR1_PEIE_Pos (8U) FMC_MEMORY_TYPE_SRAM (0x00000000U) COMP_OR_AFOPB12_Msk (0x1UL << COMP_OR_AFOPB12_Pos) FDCAN_XIDAM_EIDM FDCAN_XIDAM_EIDM_Msk RCC_PLLCFGR_DIVR1EN RCC_PLLCFGR_DIVR1EN_Msk JPEG_CONFR5_HSF_Pos (12U) FMC_FLAG_RISING_EDGE (0x00000001U) ADC_CFGR2_OVSR_5 (0x020UL << ADC_CFGR2_OVSR_Pos) HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT EXTI_RTSR1_TR17_Pos (17U) RCC_HCLK_DIV16 RCC_D1CFGR_HPRE_DIV16 RCC_D2CFGR_D2PPRE2_DIV8 RCC_D2CFGR_D2PPRE2_DIV8_Msk JPEG_CR_IFF JPEG_CR_IFF_Msk HRTIM_TIMICR_CMP3C_Msk (0x1UL << HRTIM_TIMICR_CMP3C_Pos) RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) I2C_OAR2_OA2_Pos (1U) EXTI_D3PMR1_MR12 EXTI_D3PMR1_MR12_Msk HRTIM_EECR1_EE4POL HRTIM_EECR1_EE4POL_Msk KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE CEC_CFGR_BRDNOGEN_Pos (7U) RCC_RNGCLKSOURCE_LSE RCC_D2CCIP2R_RNGSEL_1 __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_DCMIRST)) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) EXTI_IMR1_IM5_Pos (5U) ETH_MACTSCR_SNAPTYPSEL ETH_MACTSCR_SNAPTYPSEL_Msk DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) OPAMP_CSR_PGGAIN_2 (0x4UL << OPAMP_CSR_PGGAIN_Pos) FDCAN_TTTMK_LCKM FDCAN_TTTMK_LCKM_Msk TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk DMA_HIFCR_CTEIF7_Pos (25U) BDMA_ISR_TEIF4_Pos (19U) HAL_SD_ERROR_ERASE_RESET SDMMC_ERROR_ERASE_RESET __HAL_RCC_CRS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) != 0U) SYSCFG_EXTICR3_EXTI8_PG ((uint32_t)0x00000006) DMA_REQUEST_UART5_RX 65U RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk RCC_APB1LLPENR_I2C2LPEN RCC_APB1LLPENR_I2C2LPEN_Msk FMC_SDCRx_SDCLK_Pos (10U) SDMMC_DCTRL_FIFORST_Pos (13U) FDCAN_TXBCIE_CFIE_Pos (0U) SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos) HRTIM_ADC2R_AD2TDPER_Msk (0x1UL << HRTIM_ADC2R_AD2TDPER_Pos) GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 SPI_FIFO_THRESHOLD_05DATA (0x00000080UL) USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) HRTIM_BMTRGR_TDRST_Msk (0x1UL << HRTIM_BMTRGR_TDRST_Pos) IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE)) SWPMI_CR_RXMODE_Pos (2U) GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) ETH_MACVIR_CSVL_Pos (19U) DMA_SxCR_MINC_Pos (10U) USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos) TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos) FDCAN_RXF0S_F0PI_Pos (16U) ETH_MACVTR_EIVLS_STRIPIFFAILS ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DMA2DLPEN)) __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM16LPEN) SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk SCB_AIRCR_PRIGROUP_Pos 8U __HAL_RCC_LPTIM4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM4AMEN) EXTI_SWIER1_SWIER6_Msk (0x1UL << EXTI_SWIER1_SWIER6_Pos) FLASH_OPTSR_IO_HSLV_Msk (0x1UL << FLASH_OPTSR_IO_HSLV_Pos) USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_CLKP)) RTC_ISR_INITF RTC_ISR_INITF_Msk EXTI_IMR3_IM76_Pos (12U) JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk EXTI_IMR2_IM61_Pos (29U) MDMA_GISR0_GIF11_Msk (0x1UL << MDMA_GISR0_GIF11_Pos) ETH_MACA1HR_AE_Pos (31U) RCC_APB4LPENR_COMP12LPEN RCC_APB4LPENR_COMP12LPEN_Msk TIM_SR_CC4OF_Pos (12U) ETH_DMAISR_DMACIS_Pos (0U) USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) CSSON_BitNumber RCC_CSSON_BIT_NUMBER IS_RCC_PLLQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TIM_CCMR1_OC1CE_Pos (7U) BDMA_FLAG_GL0 ((uint32_t)0x00000001) HRTIM_SET1R_MSTCMP3_Pos (10U) ETH_DMADSR_RPS_STOPPED ((uint32_t)0x00000000) GPIO_ODR_OD4_Pos (4U) DMA_NORMAL ((uint32_t)0x00000000U) LTDC_BPCR_AHBP_Pos (16U) HRTIM_RST1R_PER_Msk (0x1UL << HRTIM_RST1R_PER_Pos) QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk MDMA_SOURCE_BURST_32BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_2) HSEM_C1ICR_ISC25_Msk (0x1UL << HSEM_C1ICR_ISC25_Pos) RCC_CIER_PLL3RDYIE RCC_CIER_PLL3RDYIE_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) HRTIM_DTR_DTR_8 (0x100UL << HRTIM_DTR_DTR_Pos) MPU_REGION_SIZE_16MB ((uint8_t)0x17) DMAMUX2_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel7_BASE) FMC_BTRx_DATAST_0 (0x01UL << FMC_BTRx_DATAST_Pos) __UDA_FBIT__ 32 TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos) SDMMC_MASK_TXFIFOHEIE_Pos (14U) SDMMC_RESP1_CARDSTATUS1_Pos (0U) USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk __HAL_SPI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) FDCAN_TTOST_GFI_Pos (23U) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) HRTIM_ADC2R_AD2TCC2_Pos (18U) SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos) ADC_CSR_JQOVF_SLV_Pos (26U) HRTIM_BMTRGR_TDCMP2 HRTIM_BMTRGR_TDCMP2_Msk OPAMP2_CSR_CALSEL_0 (0x1UL << OPAMP2_CSR_CALSEL_Pos) FDCAN_TXBAR_AR_Msk (0xFFFFFFFFUL << FDCAN_TXBAR_AR_Pos) ETH_MACECR_DCRCC ETH_MACECR_DCRCC_Msk TIM_BDTR_MOE TIM_BDTR_MOE_Msk TIM15_AF1_BKCMP2E TIM15_AF1_BKCMP2E_Msk RCC_SAI23CLKSOURCE_CLKP RCC_D2CCIP1R_SAI23SEL_2 HRTIM_SET2R_TIMEVNT9_Pos (20U) HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 FMC_PMEM_MEMWAIT_1 (0x02UL << FMC_PMEM_MEMWAIT_Pos) _SIZE_T_DEFINED_  FDCAN_ILS_RF1WL_Pos (5U) __LLFRACT_IBIT__ 0 __FMC_NAND_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SR &= ~(__FLAG__)) USB_OTG_GUSBCFG_ULPICSM_Pos (19U) SysTick_CTRL_COUNTFLAG_Pos 16U __HAL_PWR_AVD_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE(); } while(0); __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE HRTIM_RST2R_TIMEVNT3 HRTIM_RST2R_TIMEVNT3_Msk ETH_MACECR_EIPGEN_Msk (0x1UL << ETH_MACECR_EIPGEN_Pos) FDCAN_TTIR_SMC_Pos (1U) ETH_MMCTIR_TXMCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXMCOLGPIS_Pos) ADC_CR_JADSTART ADC_CR_JADSTART_Msk ETH_MACMDIOAR_CR_DIV124 ETH_MACMDIOAR_CR_DIV124_Msk EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk RCC_USART6CLKSOURCE_CSI RCC_USART16CLKSOURCE_CSI MAX_LAYER 2U INT_FAST16_MAX (__INT_FAST16_MAX__) ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos (6U) FPU_MVFR1_FP_fused_MAC_Pos 28U DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos) HRTIM_ADC4R_AD4MC3_Pos (2U) RCC_HSICFGR_HSICAL_6 (0x040UL << RCC_HSICFGR_HSICAL_Pos) COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) HSEM_C1MISR_MISF9_Msk (0x1UL << HSEM_C1MISR_MISF9_Pos) DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk AWD1_EVENT ADC_AWD1_EVENT MDMA_CISR_BTIF_Msk (0x1UL << MDMA_CISR_BTIF_Pos) HRTIM_ADC1R_AD1MPER_Msk (0x1UL << HRTIM_ADC1R_AD1MPER_Pos) CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB HRTIM_TIMDIER_REPIE_Msk (0x1UL << HRTIM_TIMDIER_REPIE_Pos) DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos) EXTI_D3PMR1_MR2_Msk (0x1UL << EXTI_D3PMR1_MR2_Pos) __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE RCC_PLL3VCOMEDIUM RCC_PLLCFGR_PLL3VCOSEL __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL))) RCC_FLAG_HSIDIV ((uint8_t)0x25) USB_OTG_HCINT_STALL_Pos (3U) __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) RCC_PERIPHCLK_FDCAN (0x00008000U) I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) __ARM_FEATURE_LDREX 7 GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos) HRTIM_RSTR_CMP2_Msk (0x1UL << HRTIM_RSTR_CMP2_Pos) SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) TPI_FFSR_FlInProg_Msk (0x1UL ) EXTI_SWIER1_SWIER10_Msk (0x1UL << EXTI_SWIER1_SWIER10_Pos) __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || ((OUTPUT) == RTC_OUTPUT_ALARMA) || ((OUTPUT) == RTC_OUTPUT_ALARMB) || ((OUTPUT) == RTC_OUTPUT_WAKEUP)) RCC_AHB1LPENR_USB2OTGFSLPEN_Pos (27U) __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE SAI3_BASE (D2_APB2PERIPH_BASE + 0x6000UL) ETH_MACDR_TFCSTS_WAIT ETH_MACDR_TFCSTS_WAIT_Msk RCC_USART6CLKSOURCE_D2PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) == 0U) HRTIM_TIMISR_O1STAT HRTIM_TIMISR_O1STAT_Msk __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) == 0U) RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) SYSCFG_EXTICR4_EXTI12_PG ((uint32_t)0x00000006) DMAMUX_CFR_CSOF10_Pos (10U) PWR_WKUPEPR_WKUPEN2_Pos (1U) RTC_WKUP_IRQn ETH_DMACSR_REB_Pos (19U) FDCAN_TTIE_GTEE FDCAN_TTIE_GTEE_Msk __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE MPU_REGION_SIZE_256KB ((uint8_t)0x11) __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE ITM ((ITM_Type *) ITM_BASE ) SDMMC_CLKCR_NEGEDGE_Pos (16U) LTDC_LxCFBLR_CFBP_Pos (16U) DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) FMC_BTRx_BUSTURN_1 (0x2UL << FMC_BTRx_BUSTURN_Pos) RCC_APB1HENR_CRSEN_Msk (0x1UL << RCC_APB1HENR_CRSEN_Pos) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) DMAMUX_CxCR_SYNC_ID_Pos (24U) FLASH_CRCCR_CLEAN_SECT_Msk (0x1UL << FLASH_CRCCR_CLEAN_SECT_Pos) SPDIFRX_DR0_DR_Pos (0U) ETH_MTLRQCR_RQW_Msk (0x7UL << ETH_MTLRQCR_RQW_Pos) EXTI_IMR3_IM70_Pos (6U) HRTIM_RST2R_EXTVNT1_Pos (21U) RCC_UART5CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 EXTI_D1 ((EXTI_Core_TypeDef *) EXTI_D1_BASE) TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) TIM_CR1_CEN_Pos (0U) _WCHAR_T  USE_HAL_WWDG_REGISTER_CALLBACKS 0U CFGR FLASH_SR_EOP_Pos (16U) ETH_MACSTNUR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNUR_TSSS_Pos) ETH_MACIVIR_CSVL_Pos (19U) EXTI_LINE_7 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x07U) RCC_APB2ENR_SAI2EN_Pos (23U) EXTI_PR1_PR1 EXTI_PR1_PR1_Msk RCC_FMCCLKSOURCE_PLL RCC_D1CCIPR_FMCSEL_0 __HAL_RCC_GET_QSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL))) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) SAI_xCR2_FFLUSH_Pos (3U) RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk ETH_MMCCR_CNTFREEZ_Pos (3U) IS_RTC_OUTPUT_REMAP(REMAP) (((REMAP) == RTC_OUTPUT_REMAP_NONE) || ((REMAP) == RTC_OUTPUT_REMAP_POS1)) HRTIM_ADC3R_AD3TBC2_Pos (15U) CRS_ISR_ESYNCF_Pos (3U) __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT HRTIM_MCR_RETRIG HRTIM_MCR_RETRIG_Msk __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET FDCAN_TXBTO_TO_Msk (0xFFFFFFFFUL << FDCAN_TXBTO_TO_Pos) ETH_MACDR_TPESTS_Pos (16U) CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk RTC_SSR_SS_Pos (0U) HRTIM_BMTRGR_MSTREP_Msk (0x1UL << HRTIM_BMTRGR_MSTREP_Pos) JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos) JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos) DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) LTDC_FLAG_FU LTDC_ISR_FUIF USART_CR3_IRLP USART_CR3_IRLP_Msk __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) != 0U) HSEM_C1ICR_ISC16_Msk (0x1UL << HSEM_C1ICR_ISC16_Pos) DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) RTC_ALRMAR_MSK3_Pos (23U) __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) ETH_MACCR_RE_Pos (0U) HRTIM_RST1R_CMP1_Pos (3U) DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos) ETH_MACHWF1R_TSOEN_Pos (18U) FDCAN_NDAT1_ND5_Pos (5U) FLASH_WPSN_WRPSN_Msk (0xFFUL << FLASH_WPSN_WRPSN_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 DAC_CR_DMAEN2_Pos (28U) TPI_DEVID_NrTraceInput_Msk (0x1FUL ) ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 EXTI_FTSR1_TR16_Msk (0x1UL << EXTI_FTSR1_TR16_Pos) FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos) SPI_IFCR_UDRC_Pos (5U) SAI_PDMDLY_DLYM1L_0 (0x1UL << SAI_PDMDLY_DLYM1L_Pos) UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE RAMECC_CR_ECCSEIE_Pos (2U) EXTI_LINE0 ((uint32_t)0x00) LTDC_LxWVPCR_WVSTPOS_Pos (0U) DSTS_ENUMSPD_FS_PHY_48MHZ (3U << 1) __predict_false(exp) __builtin_expect((exp), 0) IS_OB_USER_IOHSLV(VALUE) (((VALUE) == OB_IOHSLV_DISABLE) || ((VALUE) == OB_IOHSLV_ENABLE)) SPI_RX_FIFO_0PACKET (0x00000000UL) _Nonnull  USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk HRTIM_SET2R_PER HRTIM_SET2R_PER_Msk HRTIM_ADC4R_AD4TBC2 HRTIM_ADC4R_AD4TBC2_Msk USE_HAL_QSPI_REGISTER_CALLBACKS 0U MDMA_REQUEST_DMA1_Stream1_TC ((uint32_t)0x00000001U) EXTI_SWIER2_SWIER51_Pos (19U) FDCAN_RXF0C_F0SA_Msk (0x3FFFUL << FDCAN_RXF0C_F0SA_Pos) I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI1LPEN) FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk DMAMUX_CxCR_EGE_Pos (9U) USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk ADC_OFR4_OFFSET4_1 (0x0000002UL << ADC_OFR4_OFFSET4_Pos) ADC_CSR_ADRDY_SLV_Pos (16U) PWR_CPUCR_STOPF_Msk (0x1UL << PWR_CPUCR_STOPF_Pos) HAL_UART_ERROR_NE (0x00000002U) RCC_RTCCLKSOURCE_HSE_DIV53 (0x00035300U) __XSTRING(x) __STRING(x) RCC_SPI6CLKSOURCE_PCLK4 RCC_SPI6CLKSOURCE_D3PCLK1 FMC_SDTRx_TRAS_1 (0x2UL << FMC_SDTRx_TRAS_Pos) TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos) PWR_CR1_ALS_1 (0x2UL << PWR_CR1_ALS_Pos) HRTIM_ADC1R_AD1TDPER_Pos (27U) FDCAN_NDAT2_ND47_Msk (0x1UL << FDCAN_NDAT2_ND47_Pos) SPI_IT_RXP SPI_IER_RXPIE FDCAN_IE_TSWE_Pos (16U) SPI_SR_TXTF_Msk (0x1UL << SPI_SR_TXTF_Pos) DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos) __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER TIM_DCR_DBA_Pos (0U) PTRDIFF_MAX (__PTRDIFF_MAX__) TPI_DEVID_PTINVALID_Pos 9U __CORE_CM7_H_DEPENDANT  RCC_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 EXTI_EMR2_EM62_Msk (0x1UL << EXTI_EMR2_EM62_Pos) __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE USB_OTG_DEVICE_BASE (0x800UL) DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) HRTIM_ADC1R_AD1TEC3 HRTIM_ADC1R_AD1TEC3_Msk BDMA_CCR_DIR_Pos (4U) GPIO_AF10_SDMMC2 ((uint8_t)0x0A) PWR_CPUCR_PDDS_D3_Pos (2U) QSPI_INSTRUCTION_1_LINE ((uint32_t)QUADSPI_CCR_IMODE_0) DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) ADC_JSQR_JL ADC_JSQR_JL_Msk IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) Delay ADC_CR_LINCALRDYW3_Pos (24U) TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) ETH_MACIER_PMTIE ETH_MACIER_PMTIE_Msk TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) __STATIC_FORCEINLINE __attribute__((always_inline)) static inline ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) SDMMC_CLKCR_BUSSPEED_Msk (0x1UL << SDMMC_CLKCR_BUSSPEED_Pos) UART_FLAG_PE USART_ISR_PE DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) ADC_CALFACT_CALFACT_D_Pos (16U) LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk HRTIM_RST2R_PER_Msk (0x1UL << HRTIM_RST2R_PER_Pos) GPIO_BSRR_BR5_Pos (21U) REV_ID_V ((uint32_t)0x2003) ETH_MACPPSTTNR_TTSL0_Pos (0U) HRTIM_BMTRGR_TBCMP2_Pos (14U) FDCANCCU_CREL_MON_Pos (8U) PLL_TIMEOUT_VALUE (2U) ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) ETH_MACTTSSNR_TXTSSLO_Pos (0U) RCC_D2CFGR_D2PPRE2_DIV2_Pos (10U) TIM_CLEARINPUTSOURCE_NONE 0x00000000U HRTIM_CPT1CR_EXEV2CPT HRTIM_CPT1CR_EXEV2CPT_Msk RCC_RTCCLKSOURCE_HSE_DIV3 (0x00003300U) HSEM_C1MISR_MISF10_Pos (10U) GPIO_AF3_LPTIM3 ((uint8_t)0x03) LTDC_LAYER_1 0x00000000U SDMMC_FLAG_VSWEND SDMMC_STA_VSWEND RCC_APB1HLPENR_OPAMPLPEN_Pos (4U) RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 __NVIC_PRIO_BITS 4U SAI_xCR1_MCKEN_Pos (27U) HRTIM_EECR2_EE9SRC_Msk (0x3UL << HRTIM_EECR2_EE9SRC_Pos) __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM13RST) GPIO_BSRR_BS9_Pos (9U) TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 HRTIM_FLTINR1_FLT2F_1 (0x2UL << HRTIM_FLTINR1_FLT2F_Pos) GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) FDCAN_RXF0C_F0S_Msk (0x7FUL << FDCAN_RXF0C_F0S_Pos) __FLT_DECIMAL_DIG__ 9 RCC_CR_HSI48RDY_Pos (13U) RCC_LPTIM2CLKSOURCE_LSI RCC_D3CCIPR_LPTIM2SEL_2 BDMA_CCR_PSIZE_Pos (8U) __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x BDMA_ISR_TEIF6 BDMA_ISR_TEIF6_Msk RCC_RTCCLKSOURCE_HSE_DIV46 (0x0002E300U) HRTIM_CR2_MSWU_Pos (0U) HRTIM_MCR_CONT_Msk (0x1UL << HRTIM_MCR_CONT_Pos) EXTI_D3PMR1_MR25 EXTI_D3PMR1_MR25_Msk HRTIM_SET1R_EXTVNT3 HRTIM_SET1R_EXTVNT3_Msk TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) USART_CR2_RXINV_Pos (16U) RCC_D3CFGR_D3PPRE_2 (0x4UL << RCC_D3CFGR_D3PPRE_Pos) __FMC_DISABLE() (FMC_Bank1_R->BTCR[0] &= ~FMC_BCR1_FMCEN) ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) RTC_ATAMP_3 2u MPU_REGION_SIZE_4GB ((uint8_t)0x1F) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED IS_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= (0x3FFF0000U)) ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk RCC_AHB4RSTR_GPIOGRST_Pos (6U) EXTI9_5_IRQn HRTIM_MCMP1R_MCMP1R HRTIM_MCMP1R_MCMP1R_Msk OB_BOR_LEVEL2 FLASH_OPTSR_BOR_LEV_1 __HAL_RCC_ADC12_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ADC12LPEN)) TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) FDCAN_IE_TEFFE FDCAN_IE_TEFFE_Msk _LITE_EXIT 1 RCC_APB4ENR_LPUART1EN RCC_APB4ENR_LPUART1EN_Msk JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk I2C_CR1_PECEN I2C_CR1_PECEN_Msk __unused __attribute__((__unused__)) __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM12LPEN) DFSDM_FLTISR_RCIP_Pos (14U) RCC_AHB4LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOELPEN_Pos) __WINT_TYPE__ unsigned int HRTIM_RSTER_TIMCCMP2 HRTIM_RSTER_TIMCCMP2_Msk CFR_BASE WWDG_CFR_BASE USART_CR3_WUS USART_CR3_WUS_Msk ETH_MMCCR_CNTSTOPRO ETH_MMCCR_CNTSTOPRO_Msk HRTIM_CPT1CR_TE1SET_Msk (0x1UL << HRTIM_CPT1CR_TE1SET_Pos) ADC_OFR2_OFFSET2_19 (0x0080000UL << ADC_OFR2_OFFSET2_Pos) DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) __ASM __asm FDCAN_TTOCN_NIG_Msk (0x1UL << FDCAN_TTOCN_NIG_Pos) DMA2D_RGB565 DMA2D_OUTPUT_RGB565 I2C_ISR_BUSY_Pos (15U) SDMMC_CMD_WRITE_SINGLE_BLOCK ((uint8_t)24U) HRTIM_RST1R_TIMEVNT4 HRTIM_RST1R_TIMEVNT4_Msk RCC_PERIPHCLK_RTC (0x00400000U) RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) EXTI_EMR2_EM39 EXTI_EMR2_EM39_Msk HRTIM_RSTER_TIMACMP2 HRTIM_RSTER_TIMACMP2_Msk ETH_MACVTR_VTHM_Msk (0x1UL << ETH_MACVTR_VTHM_Pos) UART_RECEIVER_TIMEOUT_DISABLE 0x00000000U DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos) SDMMC_CMD_ALL_SEND_CID ((uint8_t)2U) RCC_FLAG_PORRST ((uint8_t)0x97) SPDIFRX_IMR_RXNEIE_Pos (0U) USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk HRTIM_SET1R_TIMEVNT5_Msk (0x1UL << HRTIM_SET1R_TIMEVNT5_Pos) MDIOS_CR_EN MDIOS_CR_EN_Msk HRTIM_TIMISR_CMP2 HRTIM_TIMISR_CMP2_Msk MDMA_CCR_PL_Pos (6U) ETH_MACATSSR_AUXTSHI_Pos (0U) PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2 __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == 0U) EXTI_IMR2_IM58_Msk (0x1UL << EXTI_IMR2_IM58_Pos) HRTIM_RSTR_TIMCCMP1 HRTIM_RSTR_TIMCCMP1_Msk __HAL_RCC_PLL3_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL3ON) DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos) TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) RCC_PLLCFGR_DIVQ2EN_Pos (20U) ETH_MACPPSWR_PPSWIDTH0_Pos (0U) EXTI_GPIOH 0x00000007U FLASH_CCR_CLR_RDSERR_Pos (24U) __ACCUM_EPSILON__ 0x1P-15K __LDBL_NORM_MAX__ 1.7976931348623157e+308L LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) SPI1_BASE (D2_APB2PERIPH_BASE + 0x3000UL) __LDBL_HAS_INFINITY__ 1 SDMMC_ERROR_REQUEST_NOT_APPLICABLE ((uint32_t)0x04000000U) TIM_CCMR3_OC6CE_Pos (15U) TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 __HAL_RCC_GET_I2C3_SOURCE __HAL_RCC_GET_I2C123_SOURCE LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk uwTickPrio FDCAN_NDAT2_ND38_Msk (0x1UL << FDCAN_NDAT2_ND38_Pos) WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) FDCAN_TTIE_SBCE_Msk (0x1UL << FDCAN_TTIE_SBCE_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) OB_SECURE_RDP_ERASE FLASH_SCAR_DMES __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE IS_RCC_I2C123CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C123CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C123CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C123CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C123CLKSOURCE_CSI)) EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) HRTIM_MCR_CK_PSC_1 (0x2UL << HRTIM_MCR_CK_PSC_Pos) ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) GPIO_AF3_LPUART ((uint8_t)0x03) GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) DMAMUX2_Channel3_BASE (DMAMUX2_BASE + 0x000CUL) ETH_DMACSR_ERI ETH_DMACSR_ERI_Msk DMA_REQUEST_DFSDM1_FLT2 103U INT_FAST32_MAX (__INT_FAST32_MAX__) USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) MDMA_CBRUR_SUV_Pos (0U) DMA_REQUEST_HASH_IN 78U FDCAN_TTILS_TTMIS FDCAN_TTILS_TTMIS_Msk __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) HRTIM_TIMDIER_RST1IE_Msk (0x1UL << HRTIM_TIMDIER_RST1IE_Pos) USE_HAL_HASH_REGISTER_CALLBACKS 0U COMP_CFGRx_HYST COMP_CFGRx_HYST_Msk __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE MDMA_CTCR_PAM_1 (0x2UL << MDMA_CTCR_PAM_Pos) RCC_AHB1ENR_ETH1RXEN RCC_AHB1ENR_ETH1RXEN_Msk USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) RTC_ATAMP_ENABLE 1u TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) ETH_DMACSR_TPS_Msk (0x1UL << ETH_DMACSR_TPS_Pos) GPIO_SPEED_FREQ_VERY_HIGH (0x00000003U) RCC_AHB4LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOALPEN_Pos) SYSCFG_EXTICR1_EXTI1_PE ((uint32_t)0x00000040) DCMI_CR_ENABLE_Pos (14U) HRTIM_PER_PER HRTIM_PER_PER_Msk USART_CR3_DDRE USART_CR3_DDRE_Msk ETH_MMCTIR_TXLPIUSCIS ETH_MMCTIR_TXLPIUSCIS_Msk USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) I2C_OAR2_OA2MASK03_Pos (8U) HSEM_C1ISR_ISF19_Pos (19U) RCC_AHB1ENR_USB2OTGHSEN RCC_AHB1ENR_USB2OTGFSEN QUADSPI_DCR_FSIZE_Pos (16U) RCC_CECCLKSOURCE_LSE (0x00000000U) SWPMI_TDR_TD_Pos (0U) IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk _SYS__INTSUP_H  __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE HRTIM_RSTDR_TIMBCMP1_Pos (22U) ETH_MTLRQMPOCR_MISPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_MISPKTCNT_Pos) HRTIM_MCR_MREPU_Msk (0x1UL << HRTIM_MCR_MREPU_Pos) GPIO_PIN_13 ((uint16_t)0x2000) __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk TIM1_AF1_ETRSEL_1 (0x2UL << TIM1_AF1_ETRSEL_Pos) RCC_D3CCIPR_LPTIM345SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM345SEL_Pos) DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) HRTIM_ADC1R_AD1TCPER_Pos (23U) HRTIM_RST1R_EXTVNT3_Msk (0x1UL << HRTIM_RST1R_EXTVNT3_Pos) __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) == 0U) ETH_MACIVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGINSERT_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT 28U RCC_D1CCIPR_QSPISEL_1 (0x2UL << RCC_D1CCIPR_QSPISEL_Pos) FMC_BCRx_FACCEN_Msk (0x1UL << FMC_BCRx_FACCEN_Pos) ETH_MACTSIACR_OSTIAC ETH_MACTSIACR_OSTIAC_Msk __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED LPTIM_ICR_ARROKCF_Pos (4U) USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) FDCAN_ILS_EWE_Msk (0x1UL << FDCAN_ILS_EWE_Pos) FDCAN_ILS_BECE FDCAN_ILS_BECE_Msk MDMA_REQUEST_JPEG_INFIFO_TH ((uint32_t)0x00000011U) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) != 0U) ETH_MACDR_TPESTS ETH_MACDR_TPESTS_Msk IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || ((__BANK__) == FMC_NORSRAM_BANK2) || ((__BANK__) == FMC_NORSRAM_BANK3) || ((__BANK__) == FMC_NORSRAM_BANK4)) USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) TIM15_AF1_BKINP_Msk (0x1UL << TIM15_AF1_BKINP_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS RTC_BKP28R RTC_BKP28R_Msk ETH_MTLTQDR_TRCSTS_WAITING ((uint32_t)0x00000004) __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_ADC3LPEN) FDCAN_RXF1S_F1PI_Msk (0x3FUL << FDCAN_RXF1S_F1PI_Pos) RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) HRTIM_MISR_SYNC_Msk (0x1UL << HRTIM_MISR_SYNC_Pos) HRTIM_TIMISR_O2CPY_Pos (21U) RCC_D3CCIPR_SPI6SEL_Msk (0x7UL << RCC_D3CCIPR_SPI6SEL_Pos) FPU_FPCCR_USER_Pos 1U IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE)) DMAMUX_CSR_SOF6_Pos (6U) HRTIM_ADC4R_AD4TCRST_Msk (0x1UL << HRTIM_ADC4R_AD4TCRST_Pos) PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE TIM_DCR_DBL TIM_DCR_DBL_Msk HRTIM_RSTDR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP1_Pos) QSPI_ALTERNATE_BYTES_24_BITS ((uint32_t)QUADSPI_CCR_ABSIZE_1) __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART8RST) USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos) HSEM_C1ISR_ISF15 HSEM_C1ISR_ISF15_Msk ETH_DMACSR_FBE ETH_DMACSR_FBE_Msk EXTI_GPIOE 0x00000004U DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED BDMA_ISR_TCIF5_Msk (0x1UL << BDMA_ISR_TCIF5_Pos) I2C_DIRECTION_RECEIVE (0x00000001U) GPIO_AF8_UART8 ((uint8_t)0x08) DMA_REQUEST_SPI5_RX 85U CRS_CR_SYNCWARNIE_Pos (1U) HRTIM_TIMCR_TBU HRTIM_TIMCR_TBU_Msk FDCAN_IE_RF1NE_Msk (0x1UL << FDCAN_IE_RF1NE_Pos) HAL_UART_RECEPTION_TOIDLE (0x00000001U) SDMMC_ERROR_ADDR_MISALIGNED ((uint32_t)0x00000040U) RTC_BKP21R_Pos (0U) HRTIM_EEFR2_EE6LTCH_Pos (0U) EXTI_LINE8 ((uint32_t)0x08) HRTIM_RSTR_EXTEVNT9 HRTIM_RSTR_EXTEVNT9_Msk __HAL_RCC_FDCAN_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) != 0U) RTC_ALARMSUBSECONDMASK_NONE RTC_ALRMASSR_MASKSS FDCAN_PSR_REDL_Pos (13U) __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT FDCAN_GFC_RRFE_Msk (0x1UL << FDCAN_GFC_RRFE_Pos) MDMA_CTCR_SINCOS_Pos (8U) __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0) USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) UART_FLAG_RWU USART_ISR_RWU RCC_D2CCIP1R_FDCANSEL_0 (0x1UL << RCC_D2CCIP1R_FDCANSEL_Pos) RCC_AHB1ENR_ETH1MACEN_Pos (15U) BRE_BitNumber BRE_BIT_NUMBER __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) != 0U) RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos) __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE RCC_D1CFGR_D1CPRE_DIV2 RCC_D1CFGR_D1CPRE_DIV2_Msk USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG() (EXTI_D1->PR1 & RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) COMP_CFGRx_BRGEN_Pos (1U) RCC_APB4RSTR_LPTIM5RST RCC_APB4RSTR_LPTIM5RST_Msk __ORDER_BIG_ENDIAN__ 4321 HRTIM_EECR2_EE6SRC_1 (0x2UL << HRTIM_EECR2_EE6SRC_Pos) IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || ((__BURST__) == FMC_WRITE_BURST_ENABLE)) OB_PCROP_RDP_NOT_ERASE 0x00000000U EXTI_IMR1_IM7_Pos (7U) TIM8_BRK_TIM12_IRQn TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__); } while(0) SPI_IT_TXP SPI_IER_TXPIE ETH_MACPFR_DNTU_Pos (21U) OPAMP_CSR_VPSEL_0 (0x1UL << OPAMP_CSR_VPSEL_Pos) RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos) EXTI_D3PCR1H_PCS21 EXTI_D3PCR1H_PCS21_Msk __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) RCC_APB4ENR_COMP12EN_Pos (14U) TIM13_BASE (D2_APB1PERIPH_BASE + 0x1C00UL) __HAL_RCC_TIM15_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) != 0U) DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) ETH_MACLCSR_LPITCSE ETH_MACLCSR_LPITCSE_Msk HRTIM_MCR_HALF_Msk (0x1UL << HRTIM_MCR_HALF_Pos) USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) TIM_BREAKINPUTSOURCE_COMP2 0x00000004U SYSCFG_EXTICR2_EXTI7_PC ((uint32_t)0x00002000) USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY ETH_DMADSR_TPS_SUSPENDED ETH_DMADSR_TPS_SUSPENDED_Msk GPIO_LCKR_LCK7_Pos (7U) HRTIM_BMCR_TABM HRTIM_BMCR_TABM_Msk NVIC_GetPriority __NVIC_GetPriority HSEM_C1ICR_ISC25_Pos (25U) RCC_D3AMR_LPUART1AMEN_Pos (3U) HRTIM_SET2R_TIMEVNT1_Pos (12U) ETH_MACSTNUR_TSSS ETH_MACSTNUR_TSSS_Msk HRTIM_CPT1CR_TE1SET_Pos (28U) MDMA_CMAR_MAR_Pos (0U) LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk USB_OTG_GOTGINT_HNGDET_Pos (17U) I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos) USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk TIM_CHANNEL_1 0x00000000U SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos) MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) RCC_LPUART1CLKSOURCE_PLL3 RCC_D3CCIPR_LPUART1SEL_1 USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) EXTI_EMR3_EM81_Pos (17U) DWT_CTRL_EXCEVTENA_Pos 18U PWR_WKUPFR_WKUPF1 PWR_WKUPFR_WKUPF1_Msk PCD_PHY_EMBEDDED 2U HAL_RCC_REV_Y_HSITRIM_Pos (12U) I2C_TIMINGR_SCLH_Pos (8U) EXTI_IMR2_IM43_Pos (11U) HRTIM_EEFR2_EE9LTCH_Pos (18U) FMC_SDCRx_RBURST_Pos (12U) TIM_DMABase_RCR TIM_DMABASE_RCR SPI_FLAG_RXP SPI_SR_RXP SDMMC_IDMA_IDMAEN_Msk (0x1UL << SDMMC_IDMA_IDMAEN_Pos) _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf) RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos) IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC)) __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET EXTI_IMR2_IM32_Msk (0x1UL << EXTI_IMR2_IM32_Pos) SYSCFG_SWITCH_PC3_CLOSE ((uint32_t)0x00000000) IS_RCC_PLL2RGE_VALUE(VALUE) (((VALUE) == RCC_PLL2VCIRANGE_0) || ((VALUE) == RCC_PLL2VCIRANGE_1) || ((VALUE) == RCC_PLL2VCIRANGE_2) || ((VALUE) == RCC_PLL2VCIRANGE_3)) __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED GPIO_ODR_OD6_Pos (6U) __SIZE_T  HRTIM_CPT1CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV7CPT_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk HRTIM_CPT1CR_TC1RST HRTIM_CPT1CR_TC1RST_Msk __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) ETH_MTLQICSR_TXUIE_Msk (0x1UL << ETH_MTLQICSR_TXUIE_Pos) EXTI_IMR3_IM82 EXTI_IMR3_IM82_Msk SAI_xCR2_CPL SAI_xCR2_CPL_Msk RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 FMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR3_ECC3_Pos) TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE TIM3_AF1_ETRSEL_1 (0x2UL << TIM3_AF1_ETRSEL_Pos) HRTIM_SET2R_EXTVNT2_Pos (22U) BDMA_FLAG_TE4 ((uint32_t)0x00080000) USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) DMAMUX_RGxCR_GPOL_Pos (17U) FMC_PMEM_MEMWAIT_4 (0x10UL << FMC_PMEM_MEMWAIT_Pos) DMA_REQUEST_MEM2MEM 0U SPI_MASTER_INTERDATA_IDLENESS_05CYCLE (0x00000050UL) HRTIM_MDIER_MUPDIE_Pos (6U) ETH_MTLTQOMR_TTC_128BITS ((uint32_t)0x00000030) CR_CSSON_BB RCC_CR_CSSON_BB MDMA_GISR0_GIF11 MDMA_GISR0_GIF11_Msk UART_CLEAR_IDLEF USART_ICR_IDLECF HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT HRTIM_BMCR_BMPRSC_3 (0x8UL << HRTIM_BMCR_BMPRSC_Pos) HRTIM_MCR_HALF_Pos (5U) RTC_MONTH_MARCH ((uint8_t)0x03) HRTIM_FLTR_FLT4EN HRTIM_FLTR_FLT4EN_Msk FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV USART_PRESC_PRESCALER_Pos (0U) HSEM_C1IER_ISE6_Pos (6U) __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM7LPEN) ETH_MACHWF0R_ACTPHYSEL_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_Pos) RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos) TIM_ARR_ARR TIM_ARR_ARR_Msk ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) RCC_PLL2FRACR_FRACN2_Pos (3U) HRTIM_MCR_PREEN_Msk (0x1UL << HRTIM_MCR_PREEN_Pos) FMC_NAND_WAIT_FEATURE_ENABLE (0x00000002U) _LOCK_RECURSIVE_T _LOCK_T FDCAN_NDAT2_ND49_Pos (17U) SDMMC_DPSM_DISABLE ((uint32_t)0x00000000U) RCC_APB1HLPENR_SWPMILPEN_Msk (0x1UL << RCC_APB1HLPENR_SWPMILPEN_Pos) __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE HRTIM_ADC4R_AD4TEC2_Pos (28U) HRTIM_BMCR_TEBM_Pos (21U) SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) IS_OB_IWDG1_SOURCE(SOURCE) (((SOURCE) == OB_IWDG1_SW) || ((SOURCE) == OB_IWDG1_HW)) SPI_CFG2_SP_1 (0x2UL << SPI_CFG2_SP_Pos) FDCAN_IE_RF0LE FDCAN_IE_RF0LE_Msk DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL) HSEM_CR_COREID_Pos (8U) __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET EXTI_D3PMR1_MR15_Pos (15U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) RCC_CRS_IT_ERROR_MASK ((uint32_t)(RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS)) EXTI15_10_IRQn ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) FDCAN_TTILS_SWES_Msk (0x1UL << FDCAN_TTILS_SWES_Pos) RCC_D2CCIP2R_LPTIM1SEL_1 (0x2UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) GPIOH_PIN_AVAILABLE GPIO_PIN_All FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 DMA_LIFCR_CDMEIF1_Pos (8U) __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET HRTIM_RST2R_TIMEVNT6_Msk (0x1UL << HRTIM_RST2R_TIMEVNT6_Pos) TIM_SR_BIF TIM_SR_BIF_Msk FDCAN_NDAT1_ND0_Msk (0x1UL << FDCAN_NDAT1_ND0_Pos) IS_RCC_PLL3N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) __FLT32X_HAS_QUIET_NAN__ 1 RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) HSEM_C1IER_ISE26_Pos (26U) __USFRACT_IBIT__ 0 USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos) EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk UART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL PWR_WKUPEPR_WKUPPUPD1_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD1_Pos) HRTIM_ODISR_TD2ODIS_Msk (0x1UL << HRTIM_ODISR_TD2ODIS_Pos) PWR_CR2_TEMPH PWR_CR2_TEMPH_Msk RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos) USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk EXTI_IMR3_IM67 EXTI_IMR3_IM67_Msk ADC_JDR3_JDATA_4 (0x00000010UL << ADC_JDR3_JDATA_Pos) HRTIM_ODSR_TC2ODS_Pos (5U) USART_ISR_TC_Pos (6U) FDCAN_PSR_ACT_Pos (3U) UART_IT_PE 0x0028U IS_DMA_DMAMUX_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7) || ((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) ETH_MACIVIR_VLT_CFIDEI_Pos (12U) FLASH_SR_QW_Msk (0x1UL << FLASH_SR_QW_Pos) ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) TIM5_AF1_ETRSEL_1 (0x2UL << TIM5_AF1_ETRSEL_Pos) DMA_REQUEST_TIM5_CH1 55U EXTI_EMR3_EM74_Pos (10U) RCC_CFGR_HRTIMSEL_Msk (0x1UL << RCC_CFGR_HRTIMSEL_Pos) LPTIM4_OUT_CLEAR ((uint32_t)0x00000002) RCC_APB4RSTR_VREFRST_Pos (15U) SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk RAMECC_SR_SEDCF_Pos (0U) SCnSCB_ACTLR_DISMCYCINT_Msk (1UL ) DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) PVD_AVD_IRQn ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) SPI_SR_RXPLVL SPI_SR_RXPLVL_Msk COMP_OR_AFOPG2_Msk (0x1UL << COMP_OR_AFOPG2_Pos) FLASH_IT_OPERR_BANK2 (FLASH_CR_OPERRIE | 0x80000000U) HSEM_C1ISR_ISF30 HSEM_C1ISR_ISF30_Msk PWR_WKUPEPR_WKUPEN4_Pos (3U) USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOELPEN) TPI_FFSR_FlInProg_Pos 0U USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) ADC_OFR3_OFFSET3_3 (0x0000008UL << ADC_OFR3_OFFSET3_Pos) HSEM_C1MISR_MISF9 HSEM_C1MISR_MISF9_Msk __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN); UNUSED(tmpreg); } while(0) I2C_FASTMODEPLUS_I2C3 SYSCFG_PMCR_I2C3_FMP DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) FDCAN_TSCV_TSC_Msk (0xFFFFUL << FDCAN_TSCV_TSC_Pos) __TMP_FLT_EVAL_METHOD  __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) == 0U) HRTIM_ADC4R_AD4TCC2_Msk (0x1UL << HRTIM_ADC4R_AD4TCC2_Pos) ETH_MACA3HR_AE_Pos (31U) EXTI_TRIGGER_RISING 0x00000001U ETH_MACPFR_PCF_FORWARDALL ETH_MACPFR_PCF_FORWARDALL_Msk USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk EXTI_D3PMR1_MR6 EXTI_D3PMR1_MR6_Msk ETH_DMACIER_RBUE_Msk (0x1UL << ETH_DMACIER_RBUE_Pos) USART_ISR_TEACK USART_ISR_TEACK_Msk DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) ADC_CFGR2_OVSR_Msk (0x3FFUL << ADC_CFGR2_OVSR_Pos) FDCAN_TTIE_SMCE_Pos (1U) SYSCFG_CCVR_PCV SYSCFG_CCVR_PCV_Msk EXTI_LINE_42 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) USB_OTG_GUSBCFG_SRPCAP_Pos (8U) __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk HRTIM_REP_REP HRTIM_REP_REP_Msk GPIO_MODER_MODE9_Pos (18U) SCB_ICSR_NMIPENDSET_Pos 31U DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos) RCC_LPTIM3CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI __WCHAR_TYPE__ unsigned int RTC_TAMPER_PULLUP_MASK RTC_TAMPCR_TAMPPUDIS FDCANCCU_CREL_REL FDCANCCU_CREL_REL_Msk SPI_SR_TSERF SPI_SR_TSERF_Msk MDIOS_CR_EN_Pos (0U) __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE __HAL_RCC_SAI3_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI3RST) GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) SPI_IFCR_OVRC SPI_IFCR_OVRC_Msk ETH_MACDR_RPESTS_Msk (0x1UL << ETH_MACDR_RPESTS_Pos) RCC_PLLCKSELR_DIVM3_3 (0x08UL << RCC_PLLCKSELR_DIVM3_Pos) DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL) EXTI_EMR2_EM32_Pos (0U) EXTI_EMR2_EM46 EXTI_EMR2_EM46_Msk DLYB_SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x8000UL) HRTIM_BDTUPR_TIMCMP2_Pos (7U) FLASH_CRCCR_START_CRC_Msk (0x1UL << FLASH_CRCCR_START_CRC_Pos) ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) __HAL_RTC_ALARM_EXTI_DISABLE_IT() (EXTI_D1->IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) FDCAN_NDAT2_ND38 FDCAN_NDAT2_ND38_Msk EXTI_IMR3_IM77_Pos (13U) LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk FLASH_CCR_CLR_CRCRDERR FLASH_CCR_CLR_CRCRDERR_Msk ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) PWR_D3CR_VOS PWR_D3CR_VOS_Msk HRTIM_TIMISR_O2CPY_Msk (0x1UL << HRTIM_TIMISR_O2CPY_Pos) EXTI_FTSR1_TR1 EXTI_FTSR1_TR1_Msk DMA_REQUEST_DFSDM1_FLT1 102U EXTI_IMR2_IM54 EXTI_IMR2_IM54_Msk RCC_D3CFGR_D3PPRE_DIV2 RCC_D3CFGR_D3PPRE_DIV2_Msk BusFault_IRQn QSPI_MATCH_MODE_OR ((uint32_t)QUADSPI_CR_PMM) HAL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT 2U TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED __HAL_RTC_ALARMB_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE)) SDMMC_IDMABSIZE_IDMABNDT_Pos (5U) EXTI_PR1_PR0_Msk (0x1UL << EXTI_PR1_PR0_Pos) RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) SDMMC_FLAG_ACKFAIL SDMMC_STA_ACKFAIL RTC_FLAG_ITSF RTC_ISR_ITSF SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) EXTI_SWIER1_SWIER15_Pos (15U) FDCAN_NDAT1_ND7_Pos (7U) ETH_MACVTR_DOVLTC ETH_MACVTR_DOVLTC_Msk TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos) MDMA_CTCR_SINCOS_Msk (0x3UL << MDMA_CTCR_SINCOS_Pos) FDCAN_PSR_REDL FDCAN_PSR_REDL_Msk ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ETH_MACSPI1R_SPI1 ETH_MACSPI1R_SPI1_Msk LTDC_BLENDING_FACTOR2_PAxCA 0x00000007U SPI_IER_DXPIE SPI_IER_DXPIE_Msk CoreDebug_DHCSR_C_MASKINTS_Pos 3U HRTIM_RST2R_CMP2_Pos (4U) DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) BDMA_IFCR_CTCIF2_Msk (0x1UL << BDMA_IFCR_CTCIF2_Pos) ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) SPI_IFCR_EOTC_Pos (3U) TIM_EGR_UG_Pos (0U) DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) EXTI_EMR2_EM60_Pos (28U) RTC_ALRMBR_DT_Pos (28U) USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) DBGMCU_APB3FZ1_DBG_WWDG1_Msk (0x1UL << DBGMCU_APB3FZ1_DBG_WWDG1_Pos) TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk HRTIM_DTR_DTFSLK_Pos (30U) EXTI_PR1_PR5_Msk (0x1UL << EXTI_PR1_PR5_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC RCC_SAI4BCLKSOURCE_PLL2 RCC_D3CCIPR_SAI4BSEL_0 ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5 CRC_CR_RESET_Pos (0U) ETH_MACPFR_SAIF_Pos (8U) PWR_WKUPCR_WKUPC1 PWR_WKUPCR_WKUPC1_Msk USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) RAMECC_IER_GIE_Msk (0x1UL << RAMECC_IER_GIE_Pos) MDMA_CTCR_SSIZE_Pos (4U) LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos) RCC_D3AMR_I2C4AMEN_Msk (0x1UL << RCC_D3AMR_I2C4AMEN_Pos) HAL_DMAMUX2_REQ_GEN_ADC3_IT 26U GPIO_LCKR_LCK14_Pos (14U) USB_OTG_DIEPCTL_USBAEP_Pos (15U) RTC_RSF_MASK (~(RTC_ISR_INIT | RTC_ISR_RSF)) COMP_IRQHandler COMP1_IRQHandler HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk __size_t__  HRTIM_BDMUPR_MPER HRTIM_BDMUPR_MPER_Msk DBGMCU_APB4FZ1_DBG_RTC_Pos (16U) ETH_MACCR_BL_1 (0x3UL << ETH_MACCR_BL_Pos) RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos) ETH_MACHWF0R_MMCSEL ETH_MACHWF0R_MMCSEL_Msk __USART_ENABLE __HAL_USART_ENABLE USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) FDCAN_TXBCIE_CFIE FDCAN_TXBCIE_CFIE_Msk HAL_MDMA_ERROR_READ_XFER ((uint32_t)0x00000001U) PWR_FLAG_ACTVOS (0x0EU) ETH_MACTFCR_PLT_MINUS144 ETH_MACTFCR_PLT_MINUS144_Msk USART6_BASE (D2_APB2PERIPH_BASE + 0x1400UL) USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) HAL_SD_ERROR_ADDR_MISALIGNED SDMMC_ERROR_ADDR_MISALIGNED IS_RCC_PCLK2(PCLK2) (((PCLK2) == RCC_APB2_DIV1) || ((PCLK2) == RCC_APB2_DIV2) || ((PCLK2) == RCC_APB2_DIV4) || ((PCLK2) == RCC_APB2_DIV8) || ((PCLK2) == RCC_APB2_DIV16)) RCC_D1CFGR_D1PPRE_DIV2 RCC_D1CFGR_D1PPRE_DIV2_Msk QUADSPI_DCR_CKMODE_Pos (0U) NOR_SUCCESS HAL_NOR_STATUS_SUCCESS BDMA_ISR_HTIF1_Pos (6U) SYSCFG_PMCR_EPIS_SEL_0 (0x1UL << SYSCFG_PMCR_EPIS_SEL_Pos) GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) GPIO_AFRH_AFSEL12_Pos (16U) DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) HAL_FLASH_ERROR_STRB_BANK2 FLASH_FLAG_STRBERR_BANK2 __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) != 0U) TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk REV_ID_X ((uint32_t)0x2001) GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U _UINT32_T_DECLARED  HSEM_C1ISR_ISF28 HSEM_C1ISR_ISF28_Msk FDCAN_TXFQS_TFFL_Msk (0x3FUL << FDCAN_TXFQS_TFFL_Pos) SDMMC_CMD_BOOTMODE_Pos (14U) SAI_xIMR_FREQIE_Pos (3U) __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) != 0U) ETH_MTLTQDR_TXSTSFSTS ETH_MTLTQDR_TXSTSFSTS_Msk SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos) RCC_APB1HRSTR_OPAMPRST_Pos (4U) __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_RTC)) SPI_I2SCFGR_I2SDIV SPI_I2SCFGR_I2SDIV_Msk EXTI_PR1_PR11_Pos (11U) __GNUCLIKE_BUILTIN_NEXT_ARG 1 VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk RCC_AHB2ENR_SRAM1EN_Pos (29U) GPIOA_BASE (D3_AHB1PERIPH_BASE + 0x0000UL) ETH_MACSTSR_TSS ETH_MACSTSR_TSS_Msk ETH_MTLTQDR_STXSTSF ETH_MTLTQDR_STXSTSF_Msk USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk __HAL_DBGMCU_UnFreeze_TIM7() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM7)) FDCAN_IR_MRAF_Msk (0x1UL << FDCAN_IR_MRAF_Pos) FMC_PATT_ATTWAIT_7 (0x80UL << FMC_PATT_ATTWAIT_Pos) RCC_PLLCFGR_PLL2RGE_1 (0x1UL << RCC_PLLCFGR_PLL2RGE_Pos) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) == 0U) HRTIM_SET1R_MSTCMP1_Msk (0x1UL << HRTIM_SET1R_MSTCMP1_Pos) ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) RCC_PLLSOURCE_HSE (0x00000002U) IS_PWR_STOP_MODE_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE3) || ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE4) || ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE5)) RCC_AHB4LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOBLPEN_Pos) DMA2D_OPFCCR_CM_Pos (0U) TIM17_IRQn RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) HRTIM_ADC3R_AD3TARST HRTIM_ADC3R_AD3TARST_Msk ADC_ISR_JEOS_Pos (6U) HAL_I2C_ERROR_AF (0x00000004U) __HAL_RCC_ADC3_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_ADC3EN) __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) != 0U) EXTI_EMR2_EM53_Pos (21U) FLASH_BANK_2 0x02U TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos) RCC_D2CCIP1R_SAI1SEL_2 (0x4UL << RCC_D2CCIP1R_SAI1SEL_Pos) PWR_CR1_LPDS PWR_CR1_LPDS_Msk QUADSPI_CR_APMS_Pos (22U) HRTIM_ADC2R_AD2EEV6 HRTIM_ADC2R_AD2EEV6_Msk ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) SDMMC_0TO7BITS ((uint32_t)0x000000FFU) RCC_PERIPHCLK_I2C123 (0x00000008U) RTC_TAMPER_PULLUP_ENABLE 0x00000000u HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 FDCAN_TTCTC_CT_Pos (0U) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk LTDC_LxCR_LEN_Pos (0U) DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos) SCB_SHCSR_MEMFAULTPENDED_Pos 13U HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 HRTIM_FLTINR1_FLT2SRC HRTIM_FLTINR1_FLT2SRC_Msk FMC_PATT_ATTWAIT FMC_PATT_ATTWAIT_Msk FDCAN_TTIE_RTMIE FDCAN_TTIE_RTMIE_Msk DMA_HIFCR_CTCIF4_Pos (5U) PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos) DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk RCC_I2C3CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI SAI_PDMDLY_DLYM1R_Pos (4U) FDCAN_TTILS_CERS_Msk (0x1UL << FDCAN_TTILS_CERS_Pos) __RESTRICT __restrict __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) GPIO_AF2_HRTIM1 ((uint8_t)0x02) USB_OTG_DCFG_NZLSOHSK_Pos (2U) TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos) I2C1_BASE (D2_APB1PERIPH_BASE + 0x5400UL) USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk TIM_DMABase_CCR1 TIM_DMABASE_CCR1 QSPI_FLAG_TO QUADSPI_SR_TOF ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) HRTIM_MDIER_MCMP2IE_Pos (1U) HRTIM_OUTR_IDLM2 HRTIM_OUTR_IDLM2_Msk JPEG_SR_OFNEF_Pos (4U) ETH_MACTSAR_TSAR ETH_MACTSAR_TSAR_Msk TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS GPIO_MODER_MODE14_Pos (28U) CRS_CR_TRIM_Pos (8U) HRTIM_RSTCR_TIMACMP4 HRTIM_RSTCR_TIMACMP4_Msk GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 SYSCFG_PMCR_I2C_PB9_FMP SYSCFG_PMCR_I2C_PB9_FMP_Msk RCC_APB1LENR_DAC12EN_Pos (29U) UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE HRTIM_ISR_FLT4_Msk (0x1UL << HRTIM_ISR_FLT4_Pos) SPI_IT_ERR (SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_CRCERR) __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) __HAL_RCC_JPGDECEN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN); UNUSED(tmpreg); } while(0) ETH_DMACSR_TEB ETH_DMACSR_TEB_Msk DMA_SxCR_DMEIE_Pos (1U) HRTIM_RSTDR_TIMECMP1_Pos (28U) SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN (0x00000000UL) PWR_AVD_MODE_IT_FALLING (0x00010002U) EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) FDCAN_RXF1S_F1FL_Pos (0U) USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) RCC_CRS_HSI48CALIBRATION_DEFAULT (0x00000020U) DMA_REQUEST_GENERATOR5 6U MDMA_DEST_DEC_HALFWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_0) FDCAN_NDAT2_ND53 FDCAN_NDAT2_ND53_Msk ETH_MMCRIMR_RXALGNERPIM_Pos (6U) FDCAN_NDAT1_ND28_Pos (28U) COMP_OR_AFOPK2 COMP_OR_AFOPK2_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT 2U USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos) ETH_MACVIR_VLT_VID ETH_MACVIR_VLT_VID_Msk RCC_CICR_HSI48RDYC_Pos (5U) RCC_PLLCFGR_DIVR3EN_Msk (0x1UL << RCC_PLLCFGR_DIVR3EN_Pos) HRTIM_ODISR_TE1ODIS HRTIM_ODISR_TE1ODIS_Msk FMC_BWTRx_DATAST_3 (0x08UL << FMC_BWTRx_DATAST_Pos) HAL_SYSCFG_EnableBOOST SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) != 0U) HRTIM_DTR_DTRLK HRTIM_DTR_DTRLK_Msk FLASH_SR_CRCEND FLASH_SR_CRCEND_Msk __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) HRTIM_CPT1CR_EXEV4CPT_Pos (5U) SAI_xCR1_SYNCEN_Pos (10U) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN); UNUSED(tmpreg); } while(0) __HAL_RCC_ITCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) == 0U) SPI_BAUDRATEPRESCALER_4 (0x10000000UL) SYSCFG_EXTICR2_EXTI5_PA ((uint32_t)0x00000000) HRTIM_RSTR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTR_TIMCCMP1_Pos) FDCAN_TTCTC_CC FDCAN_TTCTC_CC_Msk GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) SDMMC_OCR_BLOCK_LEN_ERR ((uint32_t)0x20000000U) GPIO_BSRR_BS12_Pos (12U) RCC_AHB2ENR_SRAM1EN_Msk (0x1UL << RCC_AHB2ENR_SRAM1EN_Pos) RCC_UART4CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE ETH_MMCTIMR_TXLPIUSCIM_Pos (26U) UART_CLEAR_PEF USART_ICR_PECF EXTI_IMR3_IM80_Pos (16U) HRTIM_SET1R_RESYNC_Msk (0x1UL << HRTIM_SET1R_RESYNC_Pos) RCC_BDCR_BDRST_Pos (16U) __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) EXTI_FTSR1_TR0_Pos (0U) STM32H7xx_LL_DLYB_H  ADC_ISR_LDORDY ADC_ISR_LDORDY_Msk DFSDM_CHCFGR1_CKOUTSRC_Pos (30U) USART_CR1_WAKE USART_CR1_WAKE_Msk EXTI_FTSR3_TR EXTI_FTSR3_TR_Msk RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) != 0U) __HAL_RCC_WWDG1_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) == 0U) __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) == 0U) HRTIM_BMTRGR_TBRST_Msk (0x1UL << HRTIM_BMTRGR_TBRST_Pos) __HAL_RCC_ADC_CONFIG(__ADCCLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__)) SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk PWR_WKUPEPR_WKUPPUPD4_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD4_Pos) MDMA_SRC_DATASIZE_WORD ((uint32_t)MDMA_CTCR_SSIZE_1) __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, (__PLLSOURCE__)) HRTIM_RSTCR_TIMECMP4 HRTIM_RSTCR_TIMECMP4_Msk __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 SYSCFG_UR3_BOOT_ADD1_Pos (0U) I2C_IT_TCI I2C_CR1_TCIE ETH_MACPFR_SAIF ETH_MACPFR_SAIF_Msk HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP 9U RCC_D2CCIP2R_USART16SEL RCC_D2CCIP2R_USART16SEL_Msk SYSCFG_UR4_MEPAD_BANK1_Pos (16U) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos) OPAMP_HSOTR_TRIMHSOFFSETP OPAMP_HSOTR_TRIMHSOFFSETP_Msk PWR_WAKEUP_PIN3_LOW (PWR_WKUPEPR_WKUPP3 | PWR_WKUPEPR_WKUPEN3) SPI_IFCR_UDRC_Msk (0x1UL << SPI_IFCR_UDRC_Pos) __HAL_DBGMCU_UnFreeze_TIM17() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM17)) __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) == 0U) HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 JPEG_CONFR0_START_Pos (0U) RTC_CR_BKP_Pos (18U) FDCAN_TTIR_GTW_Pos (7U) ETH_MACTFCR_DZPQ_Pos (7U) ETH_MACHWF0R_ARPOFFSEL_Msk (0x1UL << ETH_MACHWF0R_ARPOFFSEL_Pos) RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSLPEN)) EXTI_RTSR1_TR14_Pos (14U) __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOCLPEN) __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) __HAL_BDMA_GET_GI_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_ISR_GIF0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_ISR_GIF1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_ISR_GIF2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_ISR_GIF3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_ISR_GIF4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_ISR_GIF5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_ISR_GIF6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_ISR_GIF7 : (uint32_t)0x00000000) SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI VoltageScaling __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOGLPEN) EP_SPEED_LOW 0U RAMECC3 ((RAMECC_TypeDef *)RAMECC3_BASE) HRTIM_RSTDR_TIMECMP4_Msk (0x1UL << HRTIM_RSTDR_TIMECMP4_Pos) USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk SWPMI_IER_TXUNRIE SWPMI_IER_TXUNRIE_Msk LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos) __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE HRTIM_TIMISR_CPT2_Msk (0x1UL << HRTIM_TIMISR_CPT2_Pos) HRTIM_EECR2_EE9SNS_1 (0x2UL << HRTIM_EECR2_EE9SNS_Pos) FMC_PATT_ATTHOLD_2 (0x04UL << FMC_PATT_ATTHOLD_Pos) ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) SYSCFG_EXTICR3_EXTI10_PC ((uint32_t)0x00000200) EXTI_FTSR2_TR_Pos (17U) CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk FDCAN_TTOCF_AWL_Pos (16U) RCC_AHB4ENR_GPIOFEN_Pos (5U) USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk ETH_MMCRUPGR_RXUCASTG ETH_MMCRUPGR_RXUCASTG_msk __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0) EXTI_EMR3_EM66 EXTI_EMR3_EM66_Msk I2C_ISR_OVR I2C_ISR_OVR_Msk EXTI_IMR2_IM61 EXTI_IMR2_IM61_Msk FDCAN_IR_TCF FDCAN_IR_TCF_Msk SPI_CFG1_RXDMAEN_Msk (0x1UL << SPI_CFG1_RXDMAEN_Pos) USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) FLASH_FLAG_OPERR_BANK1 FLASH_SR_OPERR EXTI_D3PCR1L_PCS6 EXTI_D3PCR1L_PCS6_Msk LPTIM_ARR_ARR_Pos (0U) TIM_CCMR2_IC3PSC_Pos (2U) __HAL_CRC_POLYNOMIAL_CONFIG(__HANDLE__,__POLYNOMIAL__) ((__HANDLE__)->Instance->POL = (__POLYNOMIAL__)) TIM_DMABASE_SR 0x00000004U DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) TIM8_AF2_BK2CMP1E TIM8_AF2_BK2CMP1E_Msk WAKEUP_PIN_IRQn EXTI_IMR3_IM74 EXTI_IMR3_IM74_Msk TIM_SR_CC3OF_Pos (11U) __HAL_RCC_ADC12_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ADC12RST)) __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE DMA_FLAG_HTIF2_6 ((uint32_t)0x00100000U) __SIZEOF_WCHAR_T__ 4 DAC_SR_DMAUDR2_Pos (29U) RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) BDMA_ISR_TCIF1_Pos (5U) USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk FMC_PAGE_SIZE_NONE (0x00000000U) HSEM_C1MISR_MISF10 HSEM_C1MISR_MISF10_Msk DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) RCC_APB4RSTR_SPI6RST_Pos (5U) RCC_HSICFGR_HSICAL_3 (0x008UL << RCC_HSICFGR_HSICAL_Pos) USB_OTG_HCINTMSK_ACKM_Pos (5U) RCC_D2CCIP1R_SWPSEL_Pos (31U) __SIZEOF_WINT_T__ 4 FDCAN_PSR_PXE_Msk (0x1UL << FDCAN_PSR_PXE_Pos) __HAL_SYSCFG_BREAK_SRAM3_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM3L) __SIZEOF_LONG_DOUBLE__ 8 EXTI_D3PMR1_MR0_Msk (0x1UL << EXTI_D3PMR1_MR0_Pos) GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) HRTIM_TIMISR_RST2_Pos (12U) FDCAN_CCCR_DAR_Msk (0x1UL << FDCAN_CCCR_DAR_Pos) RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) DMAMUX2_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel3_BASE) VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C2RST) __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) == 0U) __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM3LPEN) FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk DMA_LISR_TEIF2_Pos (19U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE DMA_SxM1AR_M1A_Pos (0U) __SDMMC_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->ICR = (__FLAG__)) MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) __WFE() __ASM volatile ("wfe") FMC_BTRx_ADDSET_0 (0x1UL << FMC_BTRx_ADDSET_Pos) ETH_MACHWF1R_OSTEN_Pos (11U) PWR_WAKEUP_PIN1 PWR_WKUPEPR_WKUPEN1 SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos) HAL_SD_ERROR_WP_ERASE_SKIP SDMMC_ERROR_WP_ERASE_SKIP __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE RCC_PERIPHCLK_LPTIM3 RCC_PERIPHCLK_LPTIM345 HSEM_C1IER_ISE8_Msk (0x1UL << HSEM_C1IER_ISE8_Pos) IS_LTDC_REDVALUE(__BRED__) ((__BRED__) <= LTDC_COLOR) RCC_PLL_NONE (0x00000000U) FMC_PATT_ATTSET_2 (0x04UL << FMC_PATT_ATTSET_Pos) __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM2RST) __GNUCLIKE_CTOR_SECTION_HANDLING 1 I2C_CR2_ADD10 I2C_CR2_ADD10_Msk USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) != 0U) SDMMC_IDMABSIZE_IDMABNDT_Msk (0xFFUL << SDMMC_IDMABSIZE_IDMABNDT_Pos) RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U RCC_PLLCKSELR_DIVM1_Msk (0x3FUL << RCC_PLLCKSELR_DIVM1_Pos) TIM_CCER_CC6E_Pos (20U) __ISO_C_VISIBLE 2011 RCC_USART234578CLKSOURCE_PLL2 RCC_D2CCIP2R_USART28SEL_0 EXTI_LINE71 ((uint32_t)0x47) RCC_APB2LPENR_HRTIMLPEN_Msk (0x1UL << RCC_APB2LPENR_HRTIMLPEN_Pos) RCC_BDCR_RTCSEL_Pos (8U) UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos) __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET ETH_MACECR_EIPGEN ETH_MACECR_EIPGEN_Msk EXTI_EMR2_EM53 EXTI_EMR2_EM53_Msk __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) != 0U) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_2) ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos) HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode TIM_CR2_OIS3_Pos (12U) HRTIM_BMPER_BMPER_Pos (0U) SysTick_CTRL_TICKINT_Pos 1U ADC_OFR4_OFFSET4_23 (0x0800000UL << ADC_OFR4_OFFSET4_Pos) SDMMC_FLAG_DATAEND SDMMC_STA_DATAEND SYSCFG_EXTICR3_EXTI9_PB ((uint32_t)0x00000010) GPIO_LCKR_LCK9_Pos (9U) HRTIM_MCR_SYNCSTRTM HRTIM_MCR_SYNCSTRTM_Msk RTC_TR_MNT_Pos (12U) SYSCFG_EXTICR3_EXTI10_PF ((uint32_t)0x00000500) QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos) FDCAN_TTOST_RTO_Msk (0xFFUL << FDCAN_TTOST_RTO_Pos) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) USB_OTG_DCFG_PERSCHIVL_Pos (24U) TIM_DIER_TIE TIM_DIER_TIE_Msk GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk USART_CR1_M_Pos (12U) TIM_TIM5_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 HRTIM_MDIER_SYNCDE HRTIM_MDIER_SYNCDE_Msk __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) SYSCFG_EXTICR3_EXTI10_PI ((uint32_t)0x00000800) __HAL_RCC_MDIOS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_MDIOSLPEN) GPIO_PIN_8 ((uint16_t)0x0100) TIM16_IRQn USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) __HAL_RCC_ADC3_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_ADC3RST) ETH_MTLOMR_CNTPRST_Msk (0x1UL << ETH_MTLOMR_CNTPRST_Pos) DMAMUX2_RequestGenerator5_BASE (DMAMUX2_BASE + 0x0114UL) RTC_CR_BKP RTC_CR_BKP_Msk FDCAN_TTIR_WT_Pos (16U) ___int_least32_t_defined 1 DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) LTDC_ISR_LIF_Pos (0U) RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) SAI_PDMDLY_DLYM2R_Msk (0x7UL << SAI_PDMDLY_DLYM2R_Pos) __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) == 0U) QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos) DCMI_ICR_LINE_ISC_Pos (4U) DFSDM_FLTCR2_AWDIE_Pos (4U) USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk WWDG_SR_EWIF WWDG_SR_EWIF_Msk GPIO_ODR_OD8_Pos (8U) BDMA_IFCR_CGIF6_Msk (0x1UL << BDMA_IFCR_CGIF6_Pos) TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk USART_CR1_M1_Pos (28U) CARD_HIGH_SPEED ((uint32_t)0x00000100U) HRTIM_EECR2_EE7SNS_0 (0x1UL << HRTIM_EECR2_EE7SNS_Pos) DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos) I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) SPI_SR_TIFRE SPI_SR_TIFRE_Msk EXTI_FTSR1_TR14_Msk (0x1UL << EXTI_FTSR1_TR14_Pos) SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) FDCAN_TTIE_WTE_Msk (0x1UL << FDCAN_TTIE_WTE_Pos) FDCAN_IR_RF0F_Pos (2U) CMD_CLEAR_MASK ((uint32_t)(SDMMC_CMD_CMDINDEX | SDMMC_CMD_WAITRESP | SDMMC_CMD_WAITINT | SDMMC_CMD_WAITPEND | SDMMC_CMD_CPSMEN | SDMMC_CMD_CMDSUSPEND)) RCC_AHB1ENR_ADC12EN_Msk (0x1UL << RCC_AHB1ENR_ADC12EN_Pos) HRTIM_EECR1_EE3SRC HRTIM_EECR1_EE3SRC_Msk LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) GPIO_AF7_SPI3 ((uint8_t)0x07) __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) TIM8_AF1_BKCMP1P_Pos (10U) COMP2_BASE (COMP12_BASE + 0x10UL) PWR_CSR1_PVDO_Pos (4U) TIM_SMCR_ECE TIM_SMCR_ECE_Msk SYSCFG_EXTICR4_EXTI14_PC ((uint32_t)0x00000200) HRTIM_EECR3_EE8F_3 (0x8UL << HRTIM_EECR3_EE8F_Pos) __INT_FAST8_TYPE__ int FLASH_CRC_BURST_SIZE_64 FLASH_CRCCR_CRC_BURST_1 HRTIM_CR1_TAUDIS_Pos (1U) DBGMCU_APB2FZ1_DBG_HRTIM_Pos (29U) isgreaterequal(__x,__y) (__builtin_isgreaterequal (__x, __y)) GPIO_AF1_TIM1 ((uint8_t)0x01) RTC_TSDR_MT RTC_TSDR_MT_Msk HRTIM_ODISR_TB1ODIS_Pos (2U) INAK_TIMEOUT CAN_TIMEOUT_VALUE FMC_SDRAM_SELF_REFRESH_MODE FMC_SDSR_MODES1_0 ETH_MMCTPCGR_TXPKTG_msk (0xFFFFFFFFUL << ETH_MMCTPCGR_TXPKTG_Pos) ADC_OFR2_OFFSET2_4 (0x0000010UL << ADC_OFR2_OFFSET2_Pos) EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) HRTIM_MDIER_MREPDE_Pos (20U) HRTIM_EECR1_EE4FAST_Msk (0x1UL << HRTIM_EECR1_EE4FAST_Pos) MDMA_CISR_TEIF_Msk (0x1UL << MDMA_CISR_TEIF_Pos) HRTIM_EECR3_EE9F_Msk (0xFUL << HRTIM_EECR3_EE9F_Pos) DBGMCU_CR_DBG_STANDBYD1_Msk (0x1UL << DBGMCU_CR_DBG_STANDBYD1_Pos) EXTI_IMR1_IM9_Pos (9U) __HAL_RCC_SAI3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI3LPEN) SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos) TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT 27U __HAL_FLASH_GET_FLAG_BANK2(__FLAG__) (READ_BIT(FLASH->SR2, ((__FLAG__) & 0x7FFFFFFFU)) == (((__FLAG__) & 0x7FFFFFFFU))) SPI_CFG1_UDRCFG SPI_CFG1_UDRCFG_Msk ETH_MACL3L4CR_L3HDBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HDBM_Pos) I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C3LPEN) ETH_MMCTSCGPR_TXSNGLCOLG ETH_MMCTSCGPR_TXSNGLCOLG_msk RTC_BKP_DR24 0x18u ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) ETH_MACLCSR_RLPIEN ETH_MACLCSR_RLPIEN_Msk BDMA_ISR_HTIF2_Pos (10U) EXTI_FTSR1_TR1_Msk (0x1UL << EXTI_FTSR1_TR1_Pos) __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED MDMA_DEST_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS) MDMA_REQUEST_DMA2_Stream7_TC ((uint32_t)0x0000000FU) HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt HRTIM_ADC1R_AD1TAC4_Pos (12U) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 HRTIM_EECR1_EE3SRC_Pos (12U) IS_RTC_TAMPER_INTERRUPT(__INTERRUPT__) ((((__INTERRUPT__) & ( RTC_TAMPER_X_INTERRUPT | RTC_ALL_TAMPER_INTERRUPT )) != 0x00U) && (((__INTERRUPT__) & (~(RTC_TAMPER_X_INTERRUPT | RTC_ALL_TAMPER_INTERRUPT))) == 0x00U)) DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos) OPAMP1_CSR_VPSEL_0 (0x1UL << OPAMP1_CSR_VPSEL_Pos) UART_IT_WUF 0x1476U __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == 0U) LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos) __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) __GCC_ATOMIC_POINTER_LOCK_FREE 2 RTC_ALRMAR_DT_Pos (28U) ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI3RST) __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk UART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT ETH_MACIER_TXSTSIE_Msk (0x1UL << ETH_MACIER_TXSTSIE_Pos) FDCAN_ILE_EINT1_Pos (1U) RCC_APB3RSTR_LTDCRST_Msk (0x1UL << RCC_APB3RSTR_LTDCRST_Pos) HRTIM_MCNTR_MCNTR HRTIM_MCNTR_MCNTR_Msk DCMI_CWSTRT_HOFFCNT_Pos (0U) __HAL_DMA_STREAM_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~(__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR &= ~(__INTERRUPT__))) ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) PWR_WKUPEPR_WKUPEN6_Pos (5U) RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk TIM_CCMR2_IC4F_Pos (12U) __HAL_RCC_FDCAN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN); UNUSED(tmpreg); } while(0) ETH_MACISR_MMCIS_Pos (8U) HRTIM_CR2_TARST HRTIM_CR2_TARST_Msk USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk MDMA_CIFCR_CBRTIF_Msk (0x1UL << MDMA_CIFCR_CBRTIF_Pos) HRTIM_BMTRGR_TARST HRTIM_BMTRGR_TARST_Msk RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) ETH_MACHWF0R_TXCOESEL_Msk (0x1UL << ETH_MACHWF0R_TXCOESEL_Pos) FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) SYSCFG_EXTICR1_EXTI0_PD ((uint32_t)0x00000003) _MACHINE__DEFAULT_TYPES_H  ADC_ISR_AWD1 ADC_ISR_AWD1_Msk RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) FMC_SDRAM_CAS_LATENCY_2 (0x00000100U) HRTIM_TIMISR_O2STAT_Pos (19U) ADC_ISR_LDORDY_Msk (0x1UL << ADC_ISR_LDORDY_Pos) RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN RCC_FDCANCLKSOURCE_HSE (0x00000000U) __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK)))) EXTI_SWIER1_SWIER11_Msk (0x1UL << EXTI_SWIER1_SWIER11_Pos) PWR_WKUPEPR_WKUPEN5_Msk (0x1UL << PWR_WKUPEPR_WKUPEN5_Pos) FMC_SR_ILS FMC_SR_ILS_Msk FDCAN_TXEFS_EFF_Pos (24U) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk RTC_FLAG_TSF RTC_ISR_TSF QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk ETH_MMCCR_UCDBC ETH_MMCCR_UCDBC_Msk RTC_ALRMBR_SU_Pos (0U) SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos) __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA2EN)) HRTIM_ADC3R_AD3MC4_Msk (0x1UL << HRTIM_ADC3R_AD3MC4_Pos) SWPMI_ISR_TCF_Msk (0x1UL << SWPMI_ISR_TCF_Pos) __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) == 0U) ETH_MACHWF1R_L3L4FNUM ETH_MACHWF1R_L3L4FNUM_Msk SDMMC_CMD_SD_APP_STATUS ((uint8_t)13U) EXTI_IMR2_IM43_Msk (0x1UL << EXTI_IMR2_IM43_Pos) __int20__ MDMA_CBNDTR_BRSUM_Msk (0x1UL << MDMA_CBNDTR_BRSUM_Pos) FDCAN_TTILS_GTES_Msk (0x1UL << FDCAN_TTILS_GTES_Pos) __UINT_LEAST16_MAX__ 0xffff ETH_MACVHTR_VLHT_Pos (0U) ETH_MACHWF1R_HASHTBLSZ_Msk (0x3UL << ETH_MACHWF1R_HASHTBLSZ_Pos) HRTIM_BDTUPR_TIMCMP4_Pos (9U) SDMMC_MAX_DATA_LENGTH ((uint32_t)0x01FFFFFFU) SAI_PDMDLY_DLYM1L SAI_PDMDLY_DLYM1L_Msk BDMA_IFCR_CTCIF6_Pos (25U) __HAL_RTC_WAKEUPTIMER_EXTID3_CLEAR_FLAG() (EXTI_D3->PR1 = RTC_EXTI_LINE_WAKEUPTIMER_EVENT) QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos) FDCAN_ILS_BECE_Msk (0x1UL << FDCAN_ILS_BECE_Pos) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) DBGMCU_CR_DBG_TRACECKEN_Pos (20U) HRTIM_CHPR_CARFRQ_Pos (0U) LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos) DLYB_CFGR_SEL DLYB_CFGR_SEL_Msk HRTIM_FLTINR1_FLT1LCK_Pos (7U) MDMA_CCR_TCIE MDMA_CCR_TCIE_Msk ADC_OFR3_OFFSET3_10 (0x0000400UL << ADC_OFR3_OFFSET3_Pos) JPEG_SR_EOCF_Pos (5U) GPIO_IDR_ID1 GPIO_IDR_ID1_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED ADC_CCR_DAMDF_1 (0x2UL << ADC_CCR_DAMDF_Pos) __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI2LPEN) STM32H7xx_HAL_TIM_EX_H  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOILPEN) TIM_TS_ITR2 TIM_SMCR_TS_1 TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED DMA_SxCR_DBM DMA_SxCR_DBM_Msk SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos) FDCAN_NDAT1_ND9_Pos (9U) BDMA_IFCR_CHTIF7 BDMA_IFCR_CHTIF7_Msk __attribute_pure__  EXTI_LINE67 ((uint32_t)0x43) FLASH_FLAG_QW FLASH_SR_QW FDCAN_TTOCF_TM_Msk (0x1UL << FDCAN_TTOCF_TM_Pos) BDMA_IFCR_CTEIF4 BDMA_IFCR_CTEIF4_Msk OB_IOHSLV_ENABLE FLASH_OPTSR_IO_HSLV SAI_PDMDLY_DLYM3R_Msk (0x7UL << SAI_PDMDLY_DLYM3R_Pos) GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 SYSCFG_EXTICR1_EXTI1_PG ((uint32_t)0x00000060) ETH_MACVTR_EVLS ETH_MACVTR_EVLS_Msk DMA_LISR_TCIF1_Pos (11U) ADC_SMPR2_SMP19_2 (0x4UL << ADC_SMPR2_SMP19_Pos) CEC_IER_TXERRIE_Pos (11U) HRTIM_EECR2_EE6POL_Pos (2U) SDMMC_DLEN_DATALENGTH_Pos (0U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT ETH_MTLRQMPOCR_OVFPKTCNT_Pos (0U) EOC_SEQ_CONV ADC_EOC_SEQ_CONV ADC_OFR1_OFFSET1_7 (0x0000080UL << ADC_OFR1_OFFSET1_Pos) WRITE_REG(REG,VAL) ((REG) = (VAL)) EXTICR USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) EXTI_IMR2_IM52_Pos (20U) I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) USB_OTG_GINTMSK_SRQIM_Pos (30U) QUADSPI_CR_SMIE_Pos (19U) SYSCFG_EXTICR4_EXTI13_PB ((uint32_t)0x00000010) ETH_MACA2LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA2LR_ADDRLO_Pos) ETH_DMACTCR_TPBL_Pos (16U) CRS_ICR_ERRC_Pos (2U) HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk ETH_MACA2HR_ADDRHI ETH_MACA2HR_ADDRHI_Msk HRTIM_EECR1_EE4POL_Msk (0x1UL << HRTIM_EECR1_EE4POL_Pos) PWR_D3CR_VOS_Msk (0x3UL << PWR_D3CR_VOS_Pos) FLASH_CCR_CLR_INCERR_Pos (21U) COMP_ICFR_C1IF_Msk (0x1UL << COMP_ICFR_C1IF_Pos) ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSULPIEN)) HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT SDMMC_ICR_CKSTOPC_Msk (0x1UL << SDMMC_ICR_CKSTOPC_Pos) DMA_SxCR_MBURST_Pos (23U) USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos) __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_OPAMPLPEN) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD TIM17_AF1_BKCMP1E TIM17_AF1_BKCMP1E_Msk RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) EXTI_IMR3_IM_Pos (0U) PWR_AVDLEVEL_3 PWR_CR1_ALS_LEV3 _T_WCHAR_  USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) RTC_FLAG_INITF RTC_ISR_INITF MPU_REGION_SIZE_1MB ((uint8_t)0x13) HAL_MAX_DELAY 0xFFFFFFFFU RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) BDMA_FLAG_HT5 ((uint32_t)0x00400000) RCC_D1CFGR_D1CPRE_DIV4_Pos (8U) ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) __HAL_RTC_TAMPER1_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP1E)) JPEG_CONFR7_HSF_Pos (12U) ETH_MACMDIOAR_BTB_Pos (26U) FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk RTC_IT_ALRB RTC_CR_ALRBIE EXTI_IMR3_IM73_Msk (0x1UL << EXTI_IMR3_IM73_Pos) DMA_REQUEST_UART8_TX 82U RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || ((__STATE__) == UART_STATE_ENABLE)) SDMMC_ENABLE_IDMA_DOUBLE_BUFF1 (SDMMC_IDMA_IDMAEN | SDMMC_IDMA_IDMABMODE | SDMMC_IDMA_IDMABACT) ADC_JDR4_JDATA_24 (0x01000000UL << ADC_JDR4_JDATA_Pos) FLASH_CCR_CLR_STRBERR_Pos (19U) ETH_MAC_ADDR2 (0x00UL) DMA_HISR_FEIF5_Pos (6U) IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) EXTI_EMR3_EM73 EXTI_EMR3_EM73_Msk DMAMUX_RGCFR_COF7_Msk (0x1UL << DMAMUX_RGCFR_COF7_Pos) ADC_CSR_AWD2_MST_Pos (8U) RTC_BKP_DR6 0x06u FLASH_SR_PGSERR_Pos (18U) FDCAN_TTIE_SWEE_Msk (0x1UL << FDCAN_TTIE_SWEE_Pos) SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos) ADC_CR_LINCALRDYW5_Msk (0x1UL << ADC_CR_LINCALRDYW5_Pos) SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk EXTI_D3PMR2_MR49 EXTI_D3PMR2_MR49_Msk DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk RTC_BKP18R RTC_BKP18R_Msk HRTIM_ADC1R_AD1TBPER_Pos (18U) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) TIM15_IRQn __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE PWR_WKUPCR_WKUPC2_Pos (1U) FLASH_CCR_CLR_DBECCERR FLASH_CCR_CLR_DBECCERR_Msk __HAL_RCC_CRS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_CRSRST) FMC_SDCRx_RBURST_Msk (0x1UL << FMC_SDCRx_RBURST_Pos) USB_OTG_DOEPCTL_USBAEP_Pos (15U) SAI2_BASE (D2_APB2PERIPH_BASE + 0x5C00UL) BDMA_ISR_TCIF6_Pos (25U) HRTIM_ADC4R_AD4TCPER_Pos (21U) BDMA_CCR_MEM2MEM_Msk (0x1UL << BDMA_CCR_MEM2MEM_Pos) __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 USB_OTG_GCCFG_DCDET_Pos (0U) GPIO_MODE_ANALOG MODE_ANALOG HRTIM_CPT2CR_TIMACMP1 HRTIM_CPT2CR_TIMACMP1_Msk DCMI_ICR_FRAME_ISC_Pos (0U) FLASH_FLAG_WBNE_BANK2 (FLASH_SR_WBNE | 0x80000000U) ETH_DMADSR_TPS ETH_DMADSR_TPS_Msk HAL_DMAMUX2_REQ_GEN_I2C4_WKUP 15U EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) USART_ISR_TCBGT USART_ISR_TCBGT_Msk HAL_UART_ERROR_FE (0x00000004U) FDCAN_TOCC_TOP_Msk (0xFFFFUL << FDCAN_TOCC_TOP_Pos) TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC HRTIM_RST2R_CMP4_Pos (6U) PWR_CR1_FLPS_Msk (0x1UL << PWR_CR1_FLPS_Pos) SDMMC_CMD_APP_CMD ((uint8_t)55U) TIM_OSSI_DISABLE 0x00000000U ADC_OFR4_OFFSET4_17 (0x0020000UL << ADC_OFR4_OFFSET4_Pos) MDMA_CTCR_SBURST_Pos (12U) HRTIM_CPT1CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV2CPT_Pos) DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) BDMA_CCR_MINC_Pos (7U) HRTIM_TIMCR_UPDGAT_2 (0x4UL << HRTIM_TIMCR_UPDGAT_Pos) ETH_MAC_READCONTROLLER_IDLE 0x00000000U __HAL_RCC_MDIOS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) != 0U) FDCAN_NDAT1_ND20_Msk (0x1UL << FDCAN_NDAT1_ND20_Pos) isfinite(__x) (__builtin_isfinite (__x)) HRTIM_ISR_FLT3 HRTIM_ISR_FLT3_Msk GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk PWR_CR1_ALS_LEV3 PWR_CR1_ALS_LEV3_Msk RCC_D1CFGR_D1PPRE_Msk (0x7UL << RCC_D1CFGR_D1PPRE_Pos) ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) RESERVED3 HAL_DMAMUX_SYNC_NO_EVENT 0x00000000U HRTIM_CHPR_STRPW_Pos (7U) USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk SDMMC_MASK_RXOVERRIE_Pos (5U) RCC_PLLCKSELR_PLLSRC_NONE_Pos (0U) DMA_REQUEST_SPI3_RX 61U __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) USB_OTG_GLPMCFG_SLPSTS_Pos (15U) __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) ETH_MACWTR_WTO ETH_MACWTR_WTO_Msk FDCAN_TXBC_TFQM_Pos (30U) __returns_twice __attribute__((__returns_twice__)) JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos) EXTI_IMR3_IM74_Pos (10U) FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE MDMA_DEST_DEC_BYTE ((uint32_t)MDMA_CTCR_DINC) __HAL_RCC_DAC12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_DAC12RST) _BSD_SIZE_T_DEFINED_  SPI_CFG1_UDRDET_0 (0x1UL << SPI_CFG1_UDRDET_Pos) ETH_MACAHR_AE ETH_MACAHR_AE_Msk __ARM_FEATURE_IDIV 1 RCC_D3CCIPR_I2C4SEL_Pos (8U) HSEM_C1ISR_ISF16_Pos (16U) SCB_CCR_IC_Pos 17U ETH_MACTFCR_PT_Msk (0xFFFFUL << ETH_MACTFCR_PT_Pos) DMA2D_OCOLR_RED_4 DMA2D_OCOLR_RED_4_Msk __FLT64_MANT_DIG__ 53 __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) HRTIM_RSTCR_TIMACMP2_Pos (20U) __HAL_RCC_DAC12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_DAC12EN) FLASH_FLAG_DBECCERR_BANK2 (FLASH_SR_DBECCERR | 0x80000000U) BDMA_IFCR_CHTIF7_Msk (0x1UL << BDMA_IFCR_CHTIF7_Pos) ETH_MACARPAR_ARPPA ETH_MACARPAR_ARPPA_Msk RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) EXTI_SWIER3_SWI_Pos (18U) __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE DMA2D_OPFCCR_SB DMA2D_OPFCCR_SB_Msk ETH_MACCR_DO_Pos (10U) SCB_AHBPCR_SZ_Pos 1U SAI3_Block_A_BASE (SAI3_BASE + 0x004UL) EXTI_EMR2_EM60 EXTI_EMR2_EM60_Msk ETH_MACAHR_SA ETH_MACAHR_SA_Msk HRTIM_ADC3R_AD3TDC2_Msk (0x1UL << HRTIM_ADC3R_AD3TDC2_Pos) ETH_DMACIER_FBEE_Msk (0x1UL << ETH_DMACIER_FBEE_Pos) DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk DMA_REQUEST_TIM5_TRIG 60U SDMMC_FLAG_CCRCFAIL SDMMC_STA_CCRCFAIL ETH_MACRXTXSR_RWT_Pos (8U) RCC_AHB4LPENR_GPIOELPEN_Pos (4U) BDMA_IFCR_CTEIF3_Msk (0x1UL << BDMA_IFCR_CTEIF3_Pos) ETH_MACMDIOAR_CR_DIV10AR ETH_MACMDIOAR_CR_DIV10AR_Msk EXTI_LINE75 ((uint32_t)0x4B) DFSDM_FLTCR2_ROVRIE_Pos (3U) OPAMP1_CSR_PGGAIN OPAMP1_CSR_PGGAIN_Msk RTC_TAMPCR_TAMPPRCH_Pos (13U) ADC_CFGR_CONT ADC_CFGR_CONT_Msk HRTIM_MDIER_MCMP2IE HRTIM_MDIER_MCMP2IE_Msk FDCAN_TURCF_DC_Pos (16U) FDCAN_TTILS_TXUS_Msk (0x1UL << FDCAN_TTILS_TXUS_Pos) HAL_DMAMUX2_REQ_GEN_RTC_WKUP 19U CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) FDCAN_TTIE_GTWE_Pos (7U) QUADSPI_CCR_DHHC_Pos (30U) __INT_LEAST32_WIDTH__ 32 __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET USART_CR2_SWAP_Pos (15U) SYSCFG_EXTICR2_EXTI5_PH ((uint32_t)0x00000070) RCC_PLLCFGR_DIVP2EN_Msk (0x1UL << RCC_PLLCFGR_DIVP2EN_Pos) HRTIM_RST1R_EXTVNT4_Msk (0x1UL << HRTIM_RST1R_EXTVNT4_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk HAL_EXTI_EdgeConfig FDCAN_ILS_MRAFE FDCAN_ILS_MRAFE_Msk RTC_PRER_PREDIV_S_Pos (0U) FLASH_OPTSR_RDP FLASH_OPTSR_RDP_Msk RCC_CECCLKSOURCE_LSI RCC_D2CCIP2R_CECSEL_0 TIM_BDTR_AOE_Pos (14U) RCC_RTCCLKSOURCE_HSE_DIV2 (0x00002300U) ETH_MACTSCR_TSCTRLSSR ETH_MACTSCR_TSCTRLSSR_Msk ETH_MACVR_SNPSVER_Msk (0xFFUL << ETH_MACVR_SNPSVER_Pos) SYSCFG_UR5_WRPN_BANK1 SYSCFG_UR5_WRPN_BANK1_Msk EXTI_SWIER1_SWIER5_Msk (0x1UL << EXTI_SWIER1_SWIER5_Pos) LTDC_IER_RRIE LTDC_IER_RRIE_Msk SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE SDMMC_ICR_RXOVERRC_Pos (5U) __UINT_LEAST64_TYPE__ long long unsigned int HRTIM_BMTRGR_MSTCMP1 HRTIM_BMTRGR_MSTCMP1_Msk UART_OVERSAMPLING_8 USART_CR1_OVER8 GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) SPI_MASTER_INTERDATA_IDLENESS_13CYCLE (0x000000D0UL) USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk ETH_MACA2LR_ADDRLO ETH_MACA2LR_ADDRLO_Msk DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk SDMMC_STA_IDMABTC_Msk (0x1UL << SDMMC_STA_IDMABTC_Pos) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET HRTIM_ODISR_TA2ODIS_Pos (1U) ETH_MACVHTR_VLHT_Msk (0xFFFFUL << ETH_MACVHTR_VLHT_Pos) __HAL_RTC_ALARM_EXTI_ENABLE_EVENT() (EXTI_D1->EMR1 |= RTC_EXTI_LINE_ALARM_EVENT) HSEM_C1IER_ISE27 HSEM_C1IER_ISE27_Msk IS_SPI_CPHA(CPHA) (((CPHA) == SPI_PHASE_1EDGE) || ((CPHA) == SPI_PHASE_2EDGE)) ETH_MTLTQOMR_FTQ_Msk (0x1UL << ETH_MTLTQOMR_FTQ_Pos) FDCAN_TTIR_SWE FDCAN_TTIR_SWE_Msk ETH_MACWTR_WTO_4KB ((uint32_t)0x00000002) ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) DFSDM_FLTCR2_REOCIE_Pos (1U) SAI_xDR_DATA_Pos (0U) EXTI_IMR1_IM31_Pos (31U) USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk BDMA_Channel7 ((BDMA_Channel_TypeDef *) BDMA_Channel7_BASE) ETH_MTLRQDR_RXQSTS_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_Pos) __HAL_RCC_DTCM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM1LPEN)) DFSDM_FLTJDATAR_JDATACH_Pos (0U) RCC_PLL1VCIRANGE_0 RCC_PLLCFGR_PLL1RGE_0 HRTIM_EECR3_EE8F_2 (0x4UL << HRTIM_EECR3_EE8F_Pos) FDCAN_XIDFC_FLESA_Msk (0x3FFFUL << FDCAN_XIDFC_FLESA_Pos) SDMMC_DATABLOCK_SIZE_4B SDMMC_DCTRL_DBLOCKSIZE_1 DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) SYSCFG_CFGR_BKRAML_Pos (7U) __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))) HRTIM_RST2R_EXTVNT9_Pos (29U) RCC_PLLCFGR_PLL1FRACEN_Pos (0U) HSEM_C1IER_ISE11 HSEM_C1IER_ISE11_Msk FDCAN_RXF0S_F0GI_Pos (8U) ETH_MACHWF0R_TSSTSSEL_BOTH_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_BOTH_Pos) __HAL_RCC_COMP12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN); UNUSED(tmpreg); } while(0) IS_EXTI_D1_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) SWPMI_ICR_CTXBEF_Msk (0x1UL << SWPMI_ICR_CTXBEF_Pos) HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) IS_SPI_HIGHEND_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos) RCC_APB4ENR_LPTIM5EN_Pos (12U) USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) TIM_EGR_CC2G_Pos (2U) FDCAN_TOCV_TOC_Msk (0xFFFFUL << FDCAN_TOCV_TOC_Pos) MDMA_CTCR_TLEN_Msk (0x7FUL << MDMA_CTCR_TLEN_Pos) MDMA_CCR_PL MDMA_CCR_PL_Msk USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos) __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOFLPEN) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk FDCAN_NDAT1_ND11_Msk (0x1UL << FDCAN_NDAT1_ND11_Pos) __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) SWPMI_RFL_RFL_Msk (0x1FUL << SWPMI_RFL_RFL_Pos) COMP_OR_AFOPE15_Msk (0x1UL << COMP_OR_AFOPE15_Pos) GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk SCB_CSSELR_IND_Pos 0U HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo ETH_MACSPI2R_SPI2_Msk (0xFFFFUL << ETH_MACSPI2R_SPI2_Pos) TIM_TIM5_ETR_SAI2_FSA TIM5_AF1_ETRSEL_0 DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) HSEM_C1ICR_ISC22_Pos (22U) DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) EXTI_PR3_PR82_Pos (18U) TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) SYSCFG_VREFBUF_VOLTAGE_SCALE0 VREFBUF_CSR_VRS_OUT1 HRTIM_DTR_DTR_7 (0x080UL << HRTIM_DTR_DTR_Pos) __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE SYSCFG_UR15_FZIWDGSTB SYSCFG_UR15_FZIWDGSTB_Msk HRTIM_ADC1R_AD1TBPER HRTIM_ADC1R_AD1TBPER_Msk ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk FLASH_FLAG_INCERR_BANK1 FLASH_SR_INCERR FDCAN_ILS_ARAE_Pos (29U) DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) RCC_PLLCKSELR_DIVM1_0 (0x01UL << RCC_PLLCKSELR_DIVM1_Pos) RCC_APB1HENR_SWPMIEN_Msk (0x1UL << RCC_APB1HENR_SWPMIEN_Pos) ADC_VER_V5_X  ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) HSEM_C1ICR_ISC10 HSEM_C1ICR_ISC10_Msk BDMA_CH6_CLEAR ((uint32_t)0x00000000) RTC_TSTR_PM RTC_TSTR_PM_Msk ADC_SMPR2_SMP14_Pos (12U) INTPTR_MIN (-__INTPTR_MAX__ - 1) RCC_MCODIV_12 ((uint32_t)RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) ETH_DMAMR_DA_Msk (0x1UL << ETH_DMAMR_DA_Pos) USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos) RCC_SYSCLK_DIV2 RCC_D1CFGR_D1CPRE_DIV2 __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM8)) USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) LTDC_DEPOLARITY_AH LTDC_GCR_DEPOL LTDC_IER_RRIE_Pos (3U) RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI2RST) ADC_JDR2_JDATA_27 (0x08000000UL << ADC_JDR2_JDATA_Pos) GPIO_MODER_MODE5_Pos (10U) COMP_OR_AFOPG3_Msk (0x1UL << COMP_OR_AFOPG3_Pos) SYSCFG_CCCSR_READY_Pos (8U) SDMMC_ICR_VSWENDC_Pos (25U) __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS HRTIM_IER_FLT2_Pos (1U) IS_SYSCFG_BOOT_REGISTER(REGISTER) (((REGISTER) == SYSCFG_BOOT_ADDR0)|| ((REGISTER) == SYSCFG_BOOT_ADDR1)) BDMA_CCR_PL BDMA_CCR_PL_Msk TIM3_BASE (D2_APB1PERIPH_BASE + 0x0400UL) HRTIM_BMCR_BMCLK_Msk (0xFUL << HRTIM_BMCR_BMCLK_Pos) __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOKLPEN) __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS HRTIM_SET2R_CMP3_Msk (0x1UL << HRTIM_SET2R_CMP3_Pos) HRTIM_ADC2R_AD2TAPER HRTIM_ADC2R_AD2TAPER_Msk DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) ADC_OFR2_OFFSET2_23 (0x0800000UL << ADC_OFR2_OFFSET2_Pos) RCC_D1CCIPR_CKPERSEL_Pos (28U) SPI_SR_RXP SPI_SR_RXP_Msk __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 DAC_WAVEGENERATION_NONE DAC_WAVE_NONE HRTIM_BDMUPR_MCR HRTIM_BDMUPR_MCR_Msk __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) RTC_TAMPERMASK_FLAG_ENABLE RTC_TAMPCR_TAMP1MF USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) ADC_OFR4_OFFSET4_16 (0x0010000UL << ADC_OFR4_OFFSET4_Pos) PWR_CR1_SVOS_Msk (0x3UL << PWR_CR1_SVOS_Pos) QSPI_TIMEOUT_COUNTER_DISABLE 0x00000000U CRC_INIT_INIT CRC_INIT_INIT_Msk ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk USB_OTG_GCCFG_PDEN_Msk (0x1UL << USB_OTG_GCCFG_PDEN_Pos) ETH_MACMDIODR_RA ETH_MACMDIODR_RA_Msk __HAL_RCC_CEC_CONFIG(__CECCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL, (uint32_t)(__CECCLKSource__)) LPTIM_ICR_DOWNCF_Pos (6U) GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) TPI_ITATBCTR2_ATREADY1_Msk (0x1UL ) EXTI_D3PMR2_MR35_Pos (3U) RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) FDCAN_TTCTC_CC_Pos (16U) QUADSPI_DR_DATA_Pos (0U) SPI_IT_RXNE SPI_IT_RXP ETH_MACHWF1R_SPHEN_Pos (17U) HRTIM_MISR_MCMP3_Msk (0x1UL << HRTIM_MISR_MCMP3_Pos) AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR DMA_LIFCR_CTCIF3_Pos (27U) FDCAN_TTOCN_SGT_Pos (0U) ADC_ISR_EOS ADC_ISR_EOS_Msk IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE)) SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) EXTI_D3PCR1L_PCS7_Pos (14U) FMC_BWTRx_DATAST_5 (0x20UL << FMC_BWTRx_DATAST_Pos) ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) FDCAN_NDAT2_ND46_Pos (14U) RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk RCC_CIFR_HSERDYF_Pos (3U) RCC_AHB1RSTR_USB2OTGHSRST RCC_AHB1RSTR_USB2OTGFSRST D3_APB1PERIPH_BASE (PERIPH_BASE + 0x18000000UL) ETH_MACPPSTTNR_TTSL0_Msk (0x7FFFFFFFUL << ETH_MACPPSTTNR_TTSL0_Pos) FPDS_BitNumber FPDS_BIT_NUMBER CRS_CR_AUTOTRIMEN_Pos (6U) TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS ETH_DMAMR_INTM_1 (0x1UL << ETH_DMAMR_INTM_Pos) I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE SYSCFG_EXTICR3_EXTI9_PI ((uint32_t)0x00000080) CEC_ISR_RXOVR_Pos (2U) FDCAN_TTIE_SOGE_Pos (3U) RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) FDCANCCU_IR_CWE FDCANCCU_IR_CWE_Msk __INT_LEAST8_TYPE__ signed char HRTIM_CMP4R_CMP4R_Pos (0U) EXTI_FTSR1_TR13 EXTI_FTSR1_TR13_Msk FDCAN_TSCC_TSS_Msk (0x3UL << FDCAN_TSCC_TSS_Pos) HSEM_C1IER_ISE23_Pos (23U) TIM1_CC_IRQn HRTIM_RSTR_MSTCMP2 HRTIM_RSTR_MSTCMP2_Msk FMC_NORSRAM_DEVICE FMC_Bank1_R CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) __HAL_RCC_TIM16_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM16RST) HRTIM_EECR3_EE8F_0 (0x1UL << HRTIM_EECR3_EE8F_Pos) __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG COMP_OR_AFOPI4_Pos (9U) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM15) && ((CHANNEL) == TIM_CHANNEL_1)) || (((INSTANCE) == TIM16) && ((CHANNEL) == TIM_CHANNEL_1)) || (((INSTANCE) == TIM17) && ((CHANNEL) == TIM_CHANNEL_1))) EXTI_D3PCR1L_PCS0_Msk (0x3UL << EXTI_D3PCR1L_PCS0_Pos) EXTI_SWIER1_SWIER12_Pos (12U) ETH_MACCR_BL_Pos (5U) RTC_TSTR_MNT RTC_TSTR_MNT_Msk ETH_MACACR_ATSEN1_Pos (5U) __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SPI6LPEN) TIM17_AF1_BKCMP2P_Msk (0x1UL << TIM17_AF1_BKCMP2P_Pos) FLASH_SR_DBECCERR FLASH_SR_DBECCERR_Msk HAL_RTC_MODULE_ENABLED  I2C_IT_TXI I2C_CR1_TXIE NULL DMA_LIFCR_CTCIF2_Pos (21U) ETH_MACVTR_ETV_Pos (16U) USART_ISR_EOBF USART_ISR_EOBF_Msk TIM_CCxN_DISABLE 0x00000000U EXTI_EMR3_EM68_Msk (0x1UL << EXTI_EMR3_EM68_Pos) HAL_DBGMCU_DisableDBGSleepMode GPIO_AF12_MDIOS ((uint8_t)0x0C) EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos) IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || ((REQUEST) == I2C_NEXT_FRAME) || ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) FMC_SDRAM_FLAG_REFRESH_IT FMC_SDSR_RE RCC_I2C2CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI BDMA_Channel5_BASE (BDMA_BASE + 0x006CUL) LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos) SAI_GCR_SYNCIN_Pos (0U) RCC_PLL_ON (0x00000002U) USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) == 0U) RCC_FLAG_D2RST ((uint8_t)0x94) SPI_CRC_LENGTH_14BIT (0x000D0000UL) TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL RAMECC_FECR_FEC_Msk (0xFFFFFFFFUL << RAMECC_FECR_FEC_Pos) __UFRACT_MAX__ 0XFFFFP-16UR HRTIM_OENR_TC1OEN_Pos (4U) RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk TIM_ETRPRESCALER_DIV1 0x00000000U DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos) DMA2D_IFCR_CCEIF_Pos (5U) JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos) TIM17_AF1_BKCMP1E_Pos (1U) HRTIM_IER_BMPER_Pos (17U) TIM_DMA_ID_CC1 ((uint16_t) 0x0001) IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U)) __lock_acquire(lock) __retarget_lock_acquire(lock) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) HRTIM_FLTINR2_FLT5F_3 (0x8UL << HRTIM_FLTINR2_FLT5F_Pos) __HAL_SMBUS_GET_DIR SMBUS_GET_DIR SAI_xCLRFR_CMUTEDET_Pos (1U) RTC_TSTR_ST RTC_TSTR_ST_Msk __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) != 0U) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) TPI_FIFO1_ITM0_Pos 0U __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN) JPEG_CR_JCEN JPEG_CR_JCEN_Msk SPI_SR_RXPLVL_Msk (0x3UL << SPI_SR_RXPLVL_Pos) HRTIM_TIMCR_CONT_Msk (0x1UL << HRTIM_TIMCR_CONT_Pos) SYSCFG_EXTICR2_EXTI4_PF ((uint32_t)0x00000005) MDMA_CCR_TEIE MDMA_CCR_TEIE_Msk SPI_SR_TSERF_Pos (10U) PWR_CSR1_ACTVOS_1 (0x2UL << PWR_CSR1_ACTVOS_Pos) SPI_CFG2_AFCNTR_Pos (31U) ETH_MACCR_JD ETH_MACCR_JD_Msk __CM7_REV 0x0100U HRTIM_ADC4R_AD4TCC3_Msk (0x1UL << HRTIM_ADC4R_AD4TCC3_Pos) I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) BDMA_CCR_DIR_Msk (0x1UL << BDMA_CCR_DIR_Pos) USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) RCC_PLL2DIVR_R2 RCC_PLL2DIVR_R2_Msk ADC_PCSEL_PCSEL_19 (0x80000UL << ADC_PCSEL_PCSEL_Pos) HRTIM_CPT2CR_TIMBCMP1 HRTIM_CPT2CR_TIMBCMP1_Msk SPI_CRC_LENGTH_13BIT (0x000C0000UL) DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk FMC_BCR1_BMAP_Msk (0x3UL << FMC_BCR1_BMAP_Pos) SPI_IER_TSERFIE_Msk (0x1UL << SPI_IER_TSERFIE_Pos) __INT8_MAX__ 0x7f ETH_MTLTQUR_UFCNTOVF ETH_MTLTQUR_UFCNTOVF_Msk EXTI_EMR3_EM80 EXTI_EMR3_EM80_Msk ADC_OFR4_OFFSET4_10 (0x0000400UL << ADC_OFR4_OFFSET4_Pos) LTDC_ICR_CLIF_Pos (0U) HRTIM_RSTR_EXTEVNT4_Msk (0x1UL << HRTIM_RSTR_EXTEVNT4_Pos) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED USBD_FS_TRDT_VALUE 5U FDCAN_TTRMC_XTD_Msk (0x1UL << FDCAN_TTRMC_XTD_Pos) HRTIM_TIMISR_SET2_Msk (0x1UL << HRTIM_TIMISR_SET2_Pos) GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) SYSCFG_UR15_FZIWDGSTB_Msk (0x1UL << SYSCFG_UR15_FZIWDGSTB_Pos) SYSCFG_UR10_PAEND_BANK2_Pos (0U) FLASH_SR_OPERR FLASH_SR_OPERR_Msk TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM8LPEN) SPI_CR1_CRC33_17_Msk (0x1UL << SPI_CR1_CRC33_17_Pos) PWR_REGULATOR_VOLTAGE_SCALE2 (PWR_D3CR_VOS_1) EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk LPTIM_ISR_ARROK_Pos (4U) HRTIM_ADC2R_AD2TDC4_Pos (25U) RCC_PLL1FRACR_FRACN1 RCC_PLL1FRACR_FRACN1_Msk PAGESIZE FLASH_PAGE_SIZE __HAL_RCC_HRTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN); UNUSED(tmpreg); } while(0) SPI_CFG2_SP SPI_CFG2_SP_Msk ETH_MTLRQOMR_FEP ETH_MTLRQOMR_FEP_Msk HRTIM_CR1_ADC2USRC_Pos (19U) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos) DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk MDMA_CCR_WEX_Pos (14U) SDMMC_IT_CMDSENT SDMMC_MASK_CMDSENTIE HRTIM_BMTRGR_MSTCMP4_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP4_Pos) RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) MDMA_CCR_BTIE MDMA_CCR_BTIE_Msk RTC_DR_DU RTC_DR_DU_Msk TIM15_AF1_BKCMP1P_Msk (0x1UL << TIM15_AF1_BKCMP1P_Pos) MDMA_CBNDTR_BRC_Pos (20U) RCC_APB1HENR_MDIOSEN_Pos (5U) HRTIM_OUTR_DIDL1_Pos (7U) TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 __FRACT_MIN__ (-0.5R-0.5R) HRTIM_RSTR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTR_TIMDCMP4_Pos) EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) MRLVDS_BitNumber MRLVDS_BIT_NUMBER GPIO_AF1_SAI4 ((uint8_t)0x01) RCC_MCO_DIV16 RCC_MCODIV_16 RTC_FORMAT_BCD 0x00000001u FDCAN_RXF1S_F1PI FDCAN_RXF1S_F1PI_Msk __FLT_MIN_10_EXP__ (-37) __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR RCC_CR_HSI48ON RCC_CR_HSI48ON_Msk LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos) LTDC_RELOAD_VERTICAL_BLANKING LTDC_SRCR_VBR __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk __pure __attribute__((__pure__)) UINT_FAST64_MAX (__UINT_FAST64_MAX__) __HAL_RCC_COMP12_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_COMP12LPEN) CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) ETH_DMAISR_MTLIS_Msk (0x1UL << ETH_DMAISR_MTLIS_Pos) RTC_OUTPUT_WAKEUP RTC_CR_OSEL __FP_FAST_FMAF32x 1 RCC_APB1LRSTR_CECRST RCC_APB1LRSTR_CECRST_Msk USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) FDCAN_TXBC_TFQM_Msk (0x1UL << FDCAN_TXBC_TFQM_Pos) FDCAN_ILS_PEDE_Pos (28U) FDCAN_TTOST_WECS_Pos (30U) TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 MDMA_CTCR_SINCOS MDMA_CTCR_SINCOS_Msk DMA2D_BGPFCCR_CS_Pos (8U) GPIO_LCKR_LCK11_Pos (11U) HRTIM_RST2R_CMP1_Msk (0x1UL << HRTIM_RST2R_CMP1_Pos) HRTIM_TIMISR_SET1 HRTIM_TIMISR_SET1_Msk __UINT_LEAST32_MAX__ 0xffffffffUL FDCAN_TXBC_NDTB_Msk (0x3FUL << FDCAN_TXBC_NDTB_Pos) FDCAN_TTOST_AWE_Msk (0x1UL << FDCAN_TTOST_AWE_Pos) HRTIM_EEFR1_EE4LTCH_Pos (18U) EXTI_LINE_77 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0DU) __DQ_IBIT__ 0 RCC_APB1HLPENR_CRSLPEN RCC_APB1HLPENR_CRSLPEN_Msk GPIO_AF3_TIM8 ((uint8_t)0x03) BDMA_FLAG_TC4 ((uint32_t)0x00020000) LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING HRTIM_FLTINR1_FLT1F HRTIM_FLTINR1_FLT1F_Msk USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) SPI_DATASIZE_28BIT (0x0000001BUL) GPIO_ODR_OD6 GPIO_ODR_OD6_Msk HRTIM_CPT1CR_EXEV6CPT_Pos (7U) SYSCFG_EXTICR3_EXTI11_PA ((uint32_t)0x00000000) USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) RCC_CR_PLL2RDY RCC_CR_PLL2RDY_Msk FMC_SDTRx_TRP FMC_SDTRx_TRP_Msk ETH_MACMDIOAR_PSE ETH_MACMDIOAR_PSE_Msk EXTI_IMR1_IM11_Pos (11U) EXTI_EMR2_EM36_Pos (4U) DMA_REQUEST_TIM8_TRIG 52U BDMA_IFCR_CHTIF5_Pos (22U) FDCAN_CREL_REL FDCAN_CREL_REL_Msk ETH_MACLMIR_LMPDRI_Msk (0xFFUL << ETH_MACLMIR_LMPDRI_Pos) ETH_MACL3L4CR_L4DPM_Pos (20U) SYSCFG_PMCR_I2C3_FMP SYSCFG_PMCR_I2C3_FMP_Msk IS_RCC_SAI3CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PIN)) ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) HRTIM_EECR2_EE10SNS_Msk (0x3UL << HRTIM_EECR2_EE10SNS_Pos) USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) MPU_REGION_SIZE_4KB ((uint8_t)0x0B) HASH_RNG_IRQn RNG_IRQn __HAL_RCC_HSEM_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_HSEMRST) RCC_CR_CSIKERON RCC_CR_CSIKERON_Msk __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE HRTIM_TIMDIER_SET2IE HRTIM_TIMDIER_SET2IE_Msk DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos) ETH_MACTFCR_PLT_MINUS28 ETH_MACTFCR_PLT_MINUS28_Msk BDMA_ISR_HTIF5_Pos (22U) ADC3_COMMON_BASE (D3_AHB1PERIPH_BASE + 0x6300UL) SYSCFG_PMCR_I2C1_FMP SYSCFG_PMCR_I2C1_FMP_Msk SPI_BAUDRATEPRESCALER_32 (0x40000000UL) USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk HRTIM_EEFR2_EE9FLTR_Msk (0xFUL << HRTIM_EEFR2_EE9FLTR_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET STM32H7xx_HAL_CORTEX_H  MDMA_REQUEST_LTDC_LINE_IT ((uint32_t)0x00000010U) DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos) ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) FLASH_CRCCR_CRC_BURST_0 (0x1UL << FLASH_CRCCR_CRC_BURST_Pos) EXTI_PR2_PR_Msk (0x5UL << EXTI_PR2_PR_Pos) EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) RCC_PLLCKSELR_DIVM1_Pos (4U) CF_SECTOR_COUNT ATA_SECTOR_COUNT RCC_APB1HLPENR_MDIOSLPEN RCC_APB1HLPENR_MDIOSLPEN_Msk ETH_MACCR_PRELEN_3 (0x2UL << ETH_MACCR_PRELEN_Pos) IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE) SYSCFG_EXTICR2_EXTI6_PB ((uint32_t)0x00000100) HRTIM_ADC3R_AD3TCC4_Pos (22U) HAL_DMAMUX_SYNC_RISING_FALLING DMAMUX_CxCR_SPOL ADC_LTR_LT_Msk (0x3FFFFFFUL << ADC_LTR_LT_Pos) IS_QSPI_CLOCK_PRESCALER(PRESCALER) ((PRESCALER) <= 0xFFU) HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL) USART_CR2_SLVEN USART_CR2_SLVEN_Msk ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) FDCAN_IE_RF1NE_Pos (4U) SYSCFG_EXTICR2_EXTI6_PE ((uint32_t)0x00000400) SYSCFG_EXTICR4_EXTI13_PI ((uint32_t)0x00000080) __ARM_FEATURE_CRC32 __HAL_SYSCFG_BREAK_ITCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_ITCML) FDCAN_RXESC_RBDS_Msk (0x7UL << FDCAN_RXESC_RBDS_Pos) EXTI_EMR3_EM82_Msk (0x1UL << EXTI_EMR3_EM82_Pos) HSEM_C1IER_ISE24 HSEM_C1IER_ISE24_Msk MDIOS_SR_CTERF MDIOS_SR_CTERF_Msk QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos) FDCAN_TSCC_TSS FDCAN_TSCC_TSS_Msk RCC_D2CCIP1R_SPI45SEL_2 (0x4UL << RCC_D2CCIP1R_SPI45SEL_Pos) JPEG_CONFR7_VSF_Pos (8U) HRTIM_ODISR_TD2ODIS_Pos (7U) RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) HAL_PCD_MODULE_ENABLED  HAL_DMAMUX2_SYNC_EXTI2 15U HRTIM_CR1_TEUDIS HRTIM_CR1_TEUDIS_Msk TIM_SR_UIF_Pos (0U) UART_FLAG_TXFE USART_ISR_TXFE USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) HSEM_C1ISR_ISF10_Msk (0x1UL << HSEM_C1ISR_ISF10_Pos) RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos) USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) MDMA_CCR_SWRQ_Pos (16U) DWT_FOLDCNT_FOLDCNT_Pos 0U RCC_D2CCIP2R_RNGSEL_Msk (0x3UL << RCC_D2CCIP2R_RNGSEL_Pos) RAMECC2_Monitor5 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor5_BASE) GPIO_PIN_All ((uint16_t)0xFFFF) RTC_FLAG_TSOVF RTC_ISR_TSOVF __HAL_RCC_DAC12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_DAC12RST) HRTIM_EECR2_EE9SRC HRTIM_EECR2_EE9SRC_Msk BDMA_CCR_TCIE BDMA_CCR_TCIE_Msk FDCAN_NDAT1_ND14_Pos (14U) DMA_HIFCR_CFEIF6_Pos (16U) RCC_AHB3ENR_SDMMC1EN_Pos (16U) RCC_PLL2DIVR_R2_Pos (24U) UINT8_C(x) __UINT8_C(x) HRTIM_CR2_TDSWU HRTIM_CR2_TDSWU_Msk __WCHAR_WIDTH__ 32 JPEG_CFR_CEOCF_Pos (4U) GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk DAC_SHHR_THOLD2_Pos (16U) SPI_SR_EOT_Pos (3U) OUTPUT_OD (0x1uL << OUTPUT_TYPE_Pos) COMP12_BASE (D3_APB1PERIPH_BASE + 0x3800UL) __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() HRTIM_RSTCR_TIMDCMP2_Pos (26U) USART_CR1_TXFEIE USART_CR1_TXFEIE_Msk __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET HAL_DMA_ERROR_TIMEOUT (0x00000020U) HRTIM_ADC2R_AD2EEV10_Pos (9U) GPIO_ODR_OD4 GPIO_ODR_OD4_Msk SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk HRTIM_EECR3_EE7F_1 (0x2UL << HRTIM_EECR3_EE7F_Pos) __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE ETH_DMACCARDR_CURRDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARDR_CURRDESAPTR_Pos) HRTIM_FLTINR1_FLT4LCK_Pos (31U) HRTIM_EECR2_EE8SNS_1 (0x2UL << HRTIM_EECR2_EE8SNS_Pos) RCC_PLLMUL_32 RCC_PLL_MUL32 __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED HRTIM_CR2_TARST_Msk (0x1UL << HRTIM_CR2_TARST_Pos) HAL_QSPI_ERROR_TIMEOUT 0x00000001U HRTIM_ADC4R_AD4TAC3 HRTIM_ADC4R_AD4TAC3_Msk HSEM_C1IER_ISE22_Msk (0x1UL << HSEM_C1IER_ISE22_Pos) MDMA_GISR0_GIF15_Pos (15U) ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk GPIO_AF5_SPI1 ((uint8_t)0x05) __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_LPTIM1LPEN) DBGMCU_APB4FZ1_DBG_I2C4_Pos (7U) FDCAN_TTIE_AWE FDCAN_TTIE_AWE_Msk EWUP_BitNumber EWUP_BIT_NUMBER PWR_WKUPCR_WKUPC4_Pos (3U) FDCAN_TTOCF_LDSDL FDCAN_TTOCF_LDSDL_Msk __HAL_RCC_ETH1TX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) == 0U) RCC_D2CCIP2R_USART16SEL_0 (0x1UL << RCC_D2CCIP2R_USART16SEL_Pos) ETH_MACA2HR_SA_Pos (30U) EXTI_SWIER1_SWIER11 EXTI_SWIER1_SWIER11_Msk ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk SDMMC_STA_BUSYD0_Msk (0x1UL << SDMMC_STA_BUSYD0_Pos) USART_CR1_RXFFIE_Pos (31U) RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 HRTIM_OENR_TE2OEN_Msk (0x1UL << HRTIM_OENR_TE2OEN_Pos) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SYSCFG_PMCR_I2C_PB6_FMP SYSCFG_PMCR_I2C_PB6_FMP_Msk USART_ICR_TCCF_Pos (6U) __HAL_RCC_SAI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN); UNUSED(tmpreg); } while(0) LTDC_LxDCCR_DCBLUE_Pos (0U) USB_OTG_DOEPMSK_XFRCM_Pos (0U) EXTI_IMR2_IM54_Msk (0x1UL << EXTI_IMR2_IM54_Pos) __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED SPI_IER_TIFREIE_Pos (8U) TIM_TS_ITR4 (TIM_SMCR_TS_3) HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP 13U __HAL_RCC_VREF_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) == 0U) DFSDM_CHCFGR2_DTRBS_Pos (3U) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0); RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 RCC_RSR_PORRSTF_Msk (0x1UL << RCC_RSR_PORRSTF_Pos) USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos) I2C_TIMEOUTR_TIMEOUTB_Pos (16U) GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) HRTIM_TIMICR_CPT1C_Pos (7U) DMA_REQUEST_UART8_RX 81U SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos) LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos) USB_OTG_DIEPINT_NAK_Pos (13U) HRTIM_TIMISR_UPD_Pos (6U) ETH_MACPFR_PCF ETH_MACPFR_PCF_Msk TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) HRTIM_ICR_BMPERC HRTIM_ICR_BMPERC_Msk USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) _REENT_CHECK_VERIFY 1 SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) I2C_ISR_BUSY I2C_ISR_BUSY_Msk ETH_MACTFCR_PLT_MINUS256_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS256_Pos) HRTIM_ADC1R_AD1TDC4 HRTIM_ADC1R_AD1TDC4_Msk FDCAN_TTOCF_EVTP_Pos (26U) DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos) FLASH_BOOT_ADD1_Pos (16U) __ORDER_PDP_ENDIAN__ 3412 USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk HRTIM_ADC3R_AD3TCPER_Msk (0x1UL << HRTIM_ADC3R_AD3TCPER_Pos) HRTIM_ADC1R_AD1TBRST HRTIM_ADC1R_AD1TBRST_Msk __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) RCC_SYSCLK_DIV64 RCC_D1CFGR_D1CPRE_DIV64 SYSCFG_EXTICR2_EXTI6_PH ((uint32_t)0x00000700) TIM_OCNIDLESTATE_RESET 0x00000000U ADC_JDR1_JDATA_30 (0x40000000UL << ADC_JDR1_JDATA_Pos) FDCAN_TTIR_WT_Msk (0x1UL << FDCAN_TTIR_WT_Pos) HSEM_C1MISR_MISF13_Msk (0x1UL << HSEM_C1MISR_MISF13_Pos) STM32H7xx_HAL_I2C_H  SCB_CACR_ECCEN_Pos 1U SPI_IER_TIFREIE_Msk (0x1UL << SPI_IER_TIFREIE_Pos) _ELIDABLE_INLINE static __inline__ SPI_CR1_HDDIR_Pos (11U) HSEM_C1ICR_ISC18_Msk (0x1UL << HSEM_C1ICR_ISC18_Pos) HRTIM_ADC2R_AD2MPER HRTIM_ADC2R_AD2MPER_Msk HRTIM_RST1R_EXTVNT9 HRTIM_RST1R_EXTVNT9_Msk HSEM_C1MISR_MISF18 HSEM_C1MISR_MISF18_Msk I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) ETH_DMACSR_NIS ETH_DMACSR_NIS_Msk ETH_MTLRQOMR_FEP_Pos (4U) SYSCFG_EXTICR4_EXTI14_PK ((uint32_t)0x00000A00) __ARM_FEATURE_COPROC RCC_CIER_PLL2RDYIE RCC_CIER_PLL2RDYIE_Msk QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos) HAL_SD_ERROR_STREAM_READ_UNDERRUN SDMMC_ERROR_STREAM_READ_UNDERRUN GPIO_AF3_HRTIM1 ((uint8_t)0x03) FDCANCCU_CWD_WDV FDCANCCU_CWD_WDV_Msk RCC_APB1LRSTR_UART7RST RCC_APB1LRSTR_UART7RST_Msk USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos) RAMECC2_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor3_BASE) SPI_CRC_LENGTH_9BIT (0x00080000UL) IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4)) HSEM_C1ICR_ISC23 HSEM_C1ICR_ISC23_Msk DMA2D_CR_MODE DMA2D_CR_MODE_Msk EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk JPEG_CONFR1_NF_Pos (0U) OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos) SPI_DIRECTION_2LINES (0x00000000UL) __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) == 0U) SPI_CFG2_CPOL_Msk (0x1UL << SPI_CFG2_CPOL_Pos) USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED FLASH_SCAR_SEC_AREA_END_Pos (16U) HRTIM_TIMCR_TRSTU_Pos (18U) EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk TIM_FLAG_CC1 TIM_SR_CC1IF ETH_MACHWF2R_TXQCNT_Msk (0xFUL << ETH_MACHWF2R_TXQCNT_Pos) TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING __HAL_MDMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) QSPI_SIOO_INST_EVERY_CMD 0x00000000U SDMMC_ERROR_STREAM_WRITE_OVERRUN ((uint32_t)0x00040000U) SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos) RCC_APB1LENR_HDMICECEN RCC_APB1LENR_CECEN USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk LTDC_LxCKCR_CKGREEN_Pos (8U) FLASH_CRCSADD_CRC_START_ADDR_Pos (0U) GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) BDMA_Channel5_IRQn EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk COMP_OR_AFOPI4_Msk (0x1UL << COMP_OR_AFOPI4_Pos) EXTI_IMR3_IM84_Msk (0x1UL << EXTI_IMR3_IM84_Pos) __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE ETH_MMCTIR_TXSCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXSCOLGPIS_Pos) UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE LTDC_ISR_LIF LTDC_ISR_LIF_Msk __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET GPIO_AF7_USART3 ((uint8_t)0x07) GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk HRTIM_RSTCR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP2_Pos) IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11)) ETH_DMADSR_TPS_WAITING_Msk (0x1UL << ETH_DMADSR_TPS_WAITING_Pos) ADC_OFR3_OFFSET3_17 (0x0020000UL << ADC_OFR3_OFFSET3_Pos) DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add) USB_OTG_DAINTMSK_IEPM_Pos (0U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk RCC_D2CCIP2R_RNGSEL RCC_D2CCIP2R_RNGSEL_Msk HRTIM_CPT2CR_TIMCCMP1 HRTIM_CPT2CR_TIMCCMP1_Msk SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED HRTIM_BMTRGR_TACMP1 HRTIM_BMTRGR_TACMP1_Msk RAMECC2_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor2_BASE) GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk MDMA_CTCR_DINC_Pos (2U) __HAL_DBGMCU_FREEZE_I2C4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_I2C4)) __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE HRTIM_BDTUPR_TIMCHPR_Pos (18U) __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM14RST) BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) BDMA_IFCR_CGIF4_Msk (0x1UL << BDMA_IFCR_CGIF4_Pos) HSEM_C1IER_ISE13_Msk (0x1UL << HSEM_C1IER_ISE13_Pos) USB_OTG_GINTSTS_HCINT_Pos (25U) PWR_WKUPEPR_WKUPP2 PWR_WKUPEPR_WKUPP2_Msk BDMA_ISR_TEIF7 BDMA_ISR_TEIF7_Msk EXTI_FTSR1_TR12_Msk (0x1UL << EXTI_FTSR1_TR12_Pos) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk __ARM_ARCH_PROFILE 77 DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) SDMMC_FLAG_RXOVERR SDMMC_STA_RXOVERR DMA_LISR_FEIF1_Pos (6U) USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) ETH_MACIER_TXSTSIE ETH_MACIER_TXSTSIE_Msk SPI_MASTER_INTERDATA_IDLENESS_09CYCLE (0x00000090UL) EXTI_IMR3_IM65_Pos (1U) PWR_WKUPEPR_WKUPPUPD5_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD5_Pos) DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk ETH_MACMDIOAR_CR_DIV26 ETH_MACMDIOAR_CR_DIV26_Msk RCC_APB1LLPENR_DAC12LPEN_Pos (29U) ETH_MACHWF2R_RXQCNT_Pos (0U) __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK FMC_BTRx_BUSTURN_0 (0x1UL << FMC_BTRx_BUSTURN_Pos) GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk SDMMC_ERROR_WP_ERASE_SKIP ((uint32_t)0x00100000U) HRTIM_TIMDIER_RST2DE_Pos (28U) IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG1) RCC_AHB1RSTR_ADC12RST_Pos (5U) EXTI_LINE_78 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0EU) IS_RCC_QSPICLK(__SOURCE__) (((__SOURCE__) == RCC_QSPICLKSOURCE_D1HCLK) || ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL) || ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL2) || ((__SOURCE__) == RCC_QSPICLKSOURCE_CLKP)) GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) CEC_CFGR_SFT_Pos (0U) __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->TAMPCR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP IS_RCC_PLLM_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) HRTIM_EEFR2_EE10FLTR_1 (0x2UL << HRTIM_EEFR2_EE10FLTR_Pos) FDCAN_CREL_SUBSTEP_Msk (0xFUL << FDCAN_CREL_SUBSTEP_Pos) HRTIM_SET2R_CMP1_Pos (3U) __offsetof(type,field) offsetof(type, field) I2C_ICR_PECCF_Pos (11U) GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk TIM4 ((TIM_TypeDef *) TIM4_BASE) RCC_CICR_CSIRDYC RCC_CICR_CSIRDYC_Msk DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) COMP_SR_C2IF_Pos (17U) SWPMI_OR_TBYP SWPMI_OR_TBYP_Msk GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk OPAMP2_OTR_TRIMOFFSETN_Pos (0U) FMC_NORSRAM_MEM_BUS_WIDTH_8 (0x00000000U) DMAMUX2_Channel6_BASE (DMAMUX2_BASE + 0x0018UL) FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos) LOAD __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER HRTIM_EECR3_EE8F HRTIM_EECR3_EE8F_Msk BDMA_IFCR_CGIF2 BDMA_IFCR_CGIF2_Msk FPU_MVFR1_D_NaN_mode_Pos 4U __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk EXTI_TARGET_MSK_NONE (0x00UL << EXTI_TARGET_SHIFT) RCC_APB2ENR_USART6EN_Pos (5U) SYSCFG_EXTICR3_EXTI11_PG ((uint32_t)0x00006000) FDCANCCU_CSTAT_TQC_Msk (0x7FFUL << FDCANCCU_CSTAT_TQC_Pos) DMA_REQUEST_GENERATOR0 1U DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk APB1LENR USB_OTG_GOTGINT_SRSSCHG_Pos (8U) SWPMI_ISR_TCF SWPMI_ISR_TCF_Msk EXTI_LINE_28 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) __ULLACCUM_FBIT__ 32 ADC_CSR_JEOC_MST_Pos (5U) SWPMI_ISR_RXOVRF_Pos (3U) HRTIM_OUTR_DTEN_Msk (0x1UL << HRTIM_OUTR_DTEN_Pos) ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) EXTI_FTSR1_TR4_Pos (4U) USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) HRTIM_MDIER_MCMP3IE HRTIM_MDIER_MCMP3IE_Msk HRTIM_RSTDR_TIMCCMP2_Pos (26U) LTDC_GCR_DBW LTDC_GCR_DBW_Msk DMAMUX2_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator0_BASE) FDCAN_DBTP_DSJW FDCAN_DBTP_DSJW_Msk _REENT_SIGNAL_SIZE 24 TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM HRTIM_ADC3R_AD3TARST_Pos (14U) PWR_CR1_PVDEN_Msk (0x1UL << PWR_CR1_PVDEN_Pos) IS_LTDC_HCONFIGSP(__HCONFIGSP__) ((__HCONFIGSP__) <= LTDC_STOPPOSITION) __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE EXTI_PR1_PR12_Msk (0x1UL << EXTI_PR1_PR12_Pos) SPI_CFG1_MBR_Pos (28U) RTC_ALRMASSR_MASKSS_Pos (24U) USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) FDCAN_ILS_RF1NL FDCAN_ILS_RF1NL_Msk ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) SDMMC_CMD_SDMMC_RW_DIRECT ((uint8_t)52U) __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE RCC_USART2CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIOE ((GPIO_TypeDef *) GPIOE_BASE) __thumb2__ 1 HSEM_C1MISR_MISF23_Pos (23U) USART_CR3_TXFTIE_Pos (23U) HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk RCC_RSR_D1RSTF_Pos (19U) RCC_CRS_FLAG_ERR CRS_ISR_ERRF COMP_OR_AFOPE6 COMP_OR_AFOPE6_Msk FMC_SDRAM_FLAG_BUSY FMC_SDSR_BUSY GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos) ETH_MACACR_ATSEN3 ETH_MACACR_ATSEN3_Msk __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 RCC_APB1LENR_LPTIM1EN RCC_APB1LENR_LPTIM1EN_Msk SPDIFRX_SR_SBD_Pos (4U) DFSDM_FLTISR_SCDF_Pos (24U) TIM1_AF1_ETRSEL_2 (0x4UL << TIM1_AF1_ETRSEL_Pos) HRTIM_CPT1CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP1_Pos) ETH_MACHWF1R_ADDR64 ETH_MACHWF1R_ADDR64_Msk ETH_MACTSCR_TSMSTRENA_Pos (15U) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk RCC_HSICFGR_HSICAL_2 (0x004UL << RCC_HSICFGR_HSICAL_Pos) CRC_CR_REV_OUT_Pos (7U) FDCAN_DBTP_DBRP_Pos (16U) RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk ETH_MACHWF0R_TSSTSSEL_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_Pos) LPTIM_CR_ENABLE_Pos (0U) USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) SPI_FLAG_TXP SPI_SR_TXP DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk __HAL_RCC_HSEM_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_HSEMRST) MDMA_CISR_TEIF_Pos (0U) ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) RCC_PLLCKSELR_DIVM2_3 (0x08UL << RCC_PLLCKSELR_DIVM2_Pos) HRTIM_BMTRGR_TAEEV7_Msk (0x1UL << HRTIM_BMTRGR_TAEEV7_Pos) __HAL_DBGMCU_UnFreeze_LPTIM3() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM3)) xPSR_N_Pos 31U SPI_IER_OVRIE_Msk (0x1UL << SPI_IER_OVRIE_Pos) EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk FDCAN_CREL_DAY_Pos (0U) MDMA_CTCR_SWRM_Msk (0x1UL << MDMA_CTCR_SWRM_Pos) MDMA_CTBR_DBUS_Pos (17U) DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk __FLT32X_MAX_10_EXP__ 308 __STDC__ 1 FDCAN_IR_ELO_Pos (22U) GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) ETH_MACHWF0R_TXCOESEL_Pos (14U) RCC_APB1LLPENR_TIM5LPEN RCC_APB1LLPENR_TIM5LPEN_Msk ETH_MACACR_ATSEN3_Pos (7U) ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE SAI_PDMDLY_DLYM2L_2 (0x4UL << SAI_PDMDLY_DLYM2L_Pos) ADC_JDR2_JDATA_10 (0x00000400UL << ADC_JDR2_JDATA_Pos) D2_APB1PERIPH_BASE PERIPH_BASE SPI_SR_EOT SPI_SR_EOT_Msk TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS USB_OTG_HS_WAKEUP_EXTI_LINE (0x1U << 11) QUADSPI_CCR_ADSIZE_Pos (12U) ETH_MAC_TXFIFO_WRITING 0x00300000U RAMECC2_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor1_BASE) RCC_AHB1ENR_USB2OTGFSULPIEN RCC_AHB1ENR_USB2OTGFSULPIEN_Msk IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2) || ((PIN) == PWR_WAKEUP_PIN3) || ((PIN) == PWR_WAKEUP_PIN4) || ((PIN) == PWR_WAKEUP_PIN5) || ((PIN) == PWR_WAKEUP_PIN6) || ((PIN) == PWR_WAKEUP_PIN1_HIGH) || ((PIN) == PWR_WAKEUP_PIN2_HIGH) || ((PIN) == PWR_WAKEUP_PIN3_HIGH) || ((PIN) == PWR_WAKEUP_PIN4_HIGH) || ((PIN) == PWR_WAKEUP_PIN5_HIGH) || ((PIN) == PWR_WAKEUP_PIN6_HIGH) || ((PIN) == PWR_WAKEUP_PIN1_LOW) || ((PIN) == PWR_WAKEUP_PIN2_LOW) || ((PIN) == PWR_WAKEUP_PIN3_LOW) || ((PIN) == PWR_WAKEUP_PIN4_LOW) || ((PIN) == PWR_WAKEUP_PIN5_LOW) || ((PIN) == PWR_WAKEUP_PIN6_LOW)) STM32H7xx_HAL_H  GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 DMA2D_CR_SUSP_Pos (1U) DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos) DAC_CR_MAMP2_Pos (24U) GPIO_AF10_COMP2 ((uint8_t)0x0A) SPI_MASTER_SS_IDLENESS_00CYCLE (0x00000000UL) DLYB_CFGR_SEL_1 (0x2UL << DLYB_CFGR_SEL_Pos) DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) HSEM_C1MISR_MISF4 HSEM_C1MISR_MISF4_Msk HRTIM_SET2R_PER_Pos (2U) HRTIM_TIMCR_MSTU HRTIM_TIMCR_MSTU_Msk FDCAN_TTIR_SOG_Pos (3U) ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) RCC_D2CCIP1R_SPDIFSEL_1 (0x2UL << RCC_D2CCIP1R_SPDIFSEL_Pos) HRTIM_RSTER_TIMACMP4_Msk (0x1UL << HRTIM_RSTER_TIMACMP4_Pos) RCC_APB1_DIV8 RCC_D2CFGR_D2PPRE1_DIV8 DFSDM_FLTRDATAR_RPEND_Pos (4U) HC_PID_DATA0 0U SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos) RCC_PERIPHCLK_SPI5 RCC_PERIPHCLK_SPI45 EXTI_D3PCR1L_PCS9_Msk (0x3UL << EXTI_D3PCR1L_PCS9_Pos) SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk FDCAN_IR_TC_Pos (9U) HRTIM_RSTBR_TIMACMP4_Pos (21U) FLASH_SR_WBNE_Msk (0x1UL << FLASH_SR_WBNE_Pos) DBGMCU_APB2FZ1_DBG_TIM15_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM15_Pos) FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) FDCAN_ILS_RF0FL FDCAN_ILS_RF0FL_Msk ADC_CCR_DAMDF ADC_CCR_DAMDF_Msk RCC_CR_HSIKERON_Pos (1U) HRTIM_EEFR2_EE9LTCH HRTIM_EEFR2_EE9LTCH_Msk DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos) GPIO_ODR_OD2 GPIO_ODR_OD2_Msk RCC_TIMPRES_ACTIVATED RCC_CFGR_TIMPRE __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE RCC_D3AMR_COMP12AMEN_Msk (0x1UL << RCC_D3AMR_COMP12AMEN_Pos) RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk FDCANCCU_CCFG_CFL FDCANCCU_CCFG_CFL_Msk ETH_MACLCSR_PLS ETH_MACLCSR_PLS_Msk __HAL_RCC_TIM17_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM17RST) __ARM_FEATURE_DSP 1 UART_CR1_DEAT_ADDRESS_LSB_POS 21U SWPMI_ICR_CRXOVRF_Pos (3U) GPIO_OSPEEDR_OSPEED0_Pos (0U) FMC_ACCESS_MODE_C (0x20000000U) DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL) GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) FDCAN_TTILS_TXOS FDCAN_TTILS_TXOS_Msk RTC_BKP0R RTC_BKP0R_Msk SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) SDMMC_DTIMER_DATATIME_Pos (0U) __HAL_RCC_DTCM2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM2LPEN)) ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) HRTIM_MCR_TACEN_Msk (0x1UL << HRTIM_MCR_TACEN_Pos) __HAL_RCC_ADC3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_ADC3AMEN) TIM_CR1_CEN TIM_CR1_CEN_Msk RCC_APB4ENR_LPTIM4EN_Msk (0x1UL << RCC_APB4ENR_LPTIM4EN_Pos) TIM_SMCR_ECE_Pos (14U) DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL) DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos) SDMMC_POWER_DIRPOL SDMMC_POWER_DIRPOL_Msk __ARM_FEATURE_CLZ 1 RCC_AHB2ENR_SRAM3EN_Pos (31U) SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) SDMMC_DCTRL_RWSTOP_Pos (9U) SPI_IT_UDR SPI_IER_UDRIE USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk RCC_AHB3LPENR_JPGDECLPEN_Pos (5U) HRTIM_SET2R_TIMEVNT9_Msk (0x1UL << HRTIM_SET2R_TIMEVNT9_Pos) RTC_BKP_DR31 0x1Fu USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) __HAL_LTDC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__)) TIM8_AF2_BK2CMP1E_Msk (0x1UL << TIM8_AF2_BK2CMP1E_Pos) CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) _REENT_INIT_ATEXIT  GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) EXTI_SWIER1_SWIER12_Msk (0x1UL << EXTI_SWIER1_SWIER12_Pos) IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE PLL2DIVR PWR_WKUPEPR_WKUPEN6_Msk (0x1UL << PWR_WKUPEPR_WKUPEN6_Pos) EP_ADDR_MSK 0xFU USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos) JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk SDMMC_OCR_ADDR_MISALIGNED ((uint32_t)0x40000000U) SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0) xPSR_Z_Pos 30U TIM8_TRG_COM_TIM14_IRQn HSEM_C1MISR_MISF23 HSEM_C1MISR_MISF23_Msk USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) HRTIM_TIMISR_CPT1_Pos (7U) USB_OTG_DOEPCTL_SNAK_Pos (27U) TIM14 ((TIM_TypeDef *) TIM14_BASE) ETH_MACCR_SARC_REPADDR1_Pos (28U) USE_HAL_FDCAN_REGISTER_CALLBACKS 0U HRTIM_BMCR_TABM_Pos (17U) CEC_IER_RXENDIE_Pos (1U) MPU_REGION_SIZE_2MB ((uint8_t)0x14) HRTIM_ADC4R_AD4TCC3_Pos (19U) RTC_OUTPUT_DISABLE 0x00000000u DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk FDCAN_IE_BOE_Msk (0x1UL << FDCAN_IE_BOE_Pos) __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE) || ((__COMMAND__) == FMC_SDRAM_CMD_PALL) || ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE)) TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 ETH_MMCRIMR_RXCRCERPIM_Msk (0x1UL << ETH_MMCRIMR_RXCRCERPIM_Pos) DMA_IT_FE ((uint32_t)0x00000080U) FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos) HRTIM_EEFR1_EE1FLTR_Pos (1U) SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) FDCAN_ILS_ELOE_Msk (0x1UL << FDCAN_ILS_ELOE_Pos) SPI_IER_TIFREIE SPI_IER_TIFREIE_Msk LTDC_GCR_DEN LTDC_GCR_DEN_Msk FLASH_IT_OPERR_BANK1 FLASH_CR_OPERRIE DCMI_CWSTRT_VST_Pos (16U) TIM_TISEL_TI2SEL_2 (0x4UL << TIM_TISEL_TI2SEL_Pos) EXTI_SWIER3_SWIER84 EXTI_SWIER3_SWIER84_Msk ETH_MACCR_DM_Pos (13U) ETH_DMAMR_SWR ETH_DMAMR_SWR_Msk RCC_D2CCIP1R_SWPSEL RCC_D2CCIP1R_SWPSEL_Msk RCC_PLLCFGR_PLL1VCOSEL_Pos (1U) __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != 0U) SYSCFG_UR0_RDP_Msk (0xFFUL << SYSCFG_UR0_RDP_Pos) HRTIM_SET1R_TIMEVNT8 HRTIM_SET1R_TIMEVNT8_Msk ETH_MACPFR_SAF_Msk (0x1UL << ETH_MACPFR_SAF_Pos) FMC_SDCRx_CAS_Pos (7U) SYSCFG_EXTICR4_EXTI12_PH ((uint32_t)0x00000007) TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) DMA_REQUEST_GENERATOR1 2U EXTI_D3PCR1L_PCS15 EXTI_D3PCR1L_PCS15_Msk DMA_HIFCR_CDMEIF5_Pos (8U) ETH_MACPFR_SAF ETH_MACPFR_SAF_Msk HRTIM_EECR1_EE5SRC_1 (0x2UL << HRTIM_EECR1_EE5SRC_Pos) FDCAN_TTOCN_SWP FDCAN_TTOCN_SWP_Msk ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_EEFR1_EE5FLTR HRTIM_EEFR1_EE5FLTR_Msk HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) TIM3_AF1_ETRSEL_2 (0x4UL << TIM3_AF1_ETRSEL_Pos) HRTIM_RST2R_TIMEVNT8_Pos (19U) ETH_MACTTSSNR_TXTSSMIS_Msk (0x1UL << ETH_MACTTSSNR_TXTSSMIS_Pos) __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) HRTIM_DTR_DTR_1 (0x002UL << HRTIM_DTR_DTR_Pos) __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_IMR) LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) EXTI_LINE74 ((uint32_t)0x4A) ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) ETH_MACMACSSIR_SSINC_Msk (0xFFUL << ETH_MACMACSSIR_SSINC_Pos) STM32H7xx_HAL_QSPI_H  DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) QSPI_CLOCK_MODE_0 0x00000000U HAL_UART_ERROR_RTO (0x00000020U) USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk __SACCUM_IBIT__ 8 RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk FDCAN_TDCR_TDCF_Pos (0U) ADC_CFGR2_RSHIFT1 ADC_CFGR2_RSHIFT1_Msk DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk EXTI_EMR3_EM79_Msk (0x1UL << EXTI_EMR3_EM79_Pos) SPI_CFG1_FTHLV_3 (0x8UL << SPI_CFG1_FTHLV_Pos) LTDC_AWCR_AAW_Pos (16U) SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk __FAST16  HRTIM_RSTR_TIMBCMP4 HRTIM_RSTR_TIMBCMP4_Msk RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk CRC_CR_REV_IN CRC_CR_REV_IN_Msk UART_CR2_ADDRESS_LSB_POS 24U __HAL_RCC_BKPRAM_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BKPRAMLPEN) EXTI_EMR2_EM38_Pos (6U) SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk SDMMC_ERROR_AKE_SEQ_ERR ((uint32_t)0x00800000U) RCC_D1CFGR_D1CPRE_3 (0x8UL << RCC_D1CFGR_D1CPRE_Pos) GPIO_AF11_SDMMC2 ((uint8_t)0x0B) RTC_BKP15R_Pos (0U) __HAL_SYSCFG_BREAK_SRAM2_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM2L) DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) TIM8_BASE (D2_APB2PERIPH_BASE + 0x0400UL) DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos) EXTI_RTSR1_TR0_Pos (0U) __HAL_DMA_GET_COUNTER(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR)) HSEM_C1MISR_MISF20 HSEM_C1MISR_MISF20_Msk RCC_FDCANCLKSOURCE_PLL2 RCC_D2CCIP1R_FDCANSEL_1 RCC_AHB4LPENR_GPIOKLPEN RCC_AHB4LPENR_GPIOKLPEN_Msk ADC_SMPR2_SMP18_Pos (24U) RCC_AHB4RSTR_BDMARST_Msk (0x1UL << RCC_AHB4RSTR_BDMARST_Pos) __TA_FBIT__ 63 RCC_PERIPHCLK_SPI6 (0x00004000U) __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 UART_ADVFEATURE_RXINV_DISABLE 0x00000000U SPI_IER_DXPIE_Msk (0x1UL << SPI_IER_DXPIE_Pos) FDCAN_TTTMK_TM_Msk (0xFFFFUL << FDCAN_TTTMK_TM_Pos) ETH_MMCCR_CNTPRST ETH_MMCCR_CNTPRST_Msk FDCAN_TTCPT_CCV FDCAN_TTCPT_CCV_Msk DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk IS_FMC_SWAPBMAP_MODE(__MODE__) (((__MODE__) == FMC_SWAPBMAP_DISABLE) || ((__MODE__) == FMC_SWAPBMAP_SDRAM_SRAM) || ((__MODE__) == FMC_SWAPBMAP_SDRAMB2)) RCC_CR_CSIKERON_Pos (9U) __HAL_RCC_LPTIM3_CONFIG __HAL_RCC_LPTIM345_CONFIG __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART6RST) HRTIM_TIMCR_CONT_Pos (3U) RCC_PLLCFGR_DIVP3EN_Msk (0x1UL << RCC_PLLCFGR_DIVP3EN_Pos) IS_QSPI_INSTRUCTION_MODE(MODE) (((MODE) == QSPI_INSTRUCTION_NONE) || ((MODE) == QSPI_INSTRUCTION_1_LINE) || ((MODE) == QSPI_INSTRUCTION_2_LINES) || ((MODE) == QSPI_INSTRUCTION_4_LINES)) HAL_QSPI_ERROR_TRANSFER 0x00000002U HRTIM_CPT2CR_TIMDCMP1 HRTIM_CPT2CR_TIMDCMP1_Msk HRTIM_RSTR_CMP4 HRTIM_RSTR_CMP4_Msk RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK EXTI_IMR2_IM55 EXTI_IMR2_IM55_Msk TIM5_AF1_ETRSEL_2 (0x4UL << TIM5_AF1_ETRSEL_Pos) RCC_PLL3FRACR_FRACN3_Msk (0x1FFFUL << RCC_PLL3FRACR_FRACN3_Pos) RCC_I2C1235CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 ETH_MACHWF0R_MGKSEL_Msk (0x1UL << ETH_MACHWF0R_MGKSEL_Pos) HRTIM_ADC1R_AD1EEV1_Msk (0x1UL << HRTIM_ADC1R_AD1EEV1_Pos) USART_RQR_RXFRQ_Pos (3U) EXTI_IMR3_IM68 EXTI_IMR3_IM68_Msk __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk RCC_LPUART1CLKSOURCE_PLL2 RCC_D3CCIPR_LPUART1SEL_0 FMC_SDRAM_CMD_LOAD_MODE (0x00000004U) __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) == 0U) FDCAN_CCCR_NISO FDCAN_CCCR_NISO_Msk __FLT64_DECIMAL_DIG__ 17 FLASH_KEY2 0xCDEF89ABU HAL_DMAMUX2_REQ_GEN_SPI6_WKUP 16U __HAL_RCC_D2SRAM3_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) == 0U) FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) != 0U) HRTIM_BMTRGR_EEV8 HRTIM_BMTRGR_EEV8_Msk SCB_DTCMCR_RMW_Pos 1U ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) ETH_MACECR_SPEN_Pos (17U) MDMA_CISR_CTCIF MDMA_CISR_CTCIF_Msk RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) SDMMC_CLKCR_DDR_Msk (0x1UL << SDMMC_CLKCR_DDR_Pos) __HAL_DBGMCU_FREEZE_LPTIM5() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM5)) ETH_DMACSR_REB ETH_DMACSR_REB_Msk HAL_UART_STATE_READY 0x00000020U USART_ISR_ABRF_Pos (15U) MDMA_Channel11 ((MDMA_Channel_TypeDef *)MDMA_Channel11_BASE) FDCAN_TTILS_SE1S FDCAN_TTILS_SE1S_Msk ADC_CFGR2_OVSR_Pos (16U) FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS TIM1_AF1_BKDF1BK0E_Pos (8U) RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) == 0U) FDCAN_TTILS_SMCS FDCAN_TTILS_SMCS_Msk ETH_MACCR_DR_Pos (8U) SAI_PDMCR_MICNBR SAI_PDMCR_MICNBR_Msk EXTI_D3PCR1L_PCS11_Pos (22U) __have_long32 1 RTC_BKP4R RTC_BKP4R_Msk LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE HRTIM_CPT2CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP2_Pos) PWR_REGULATOR_VOLTAGE_SCALE0 (0U) HSEM_C1ISR_ISF13_Pos (13U) SYSCFG_PMCR_BOOSTEN_Msk (0x1UL << SYSCFG_PMCR_BOOSTEN_Pos) I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos) ETH_MACMDIOAR_CR_DIV18AR ETH_MACMDIOAR_CR_DIV18AR_Msk USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos) TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) FDCAN_XIDFC_LSE FDCAN_XIDFC_LSE_Msk OB_SWAP_BANK_DISABLE 0x00000000U SWPMI_BRR_BR_Pos (0U) FDCAN_NDAT1_ND2 FDCAN_NDAT1_ND2_Msk DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos) FDCAN_TTIE_WTE_Pos (16U) USB_OTG_HCSPLT_PRTADDR_Pos (0U) TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) RCC_SYSCLKSOURCE_STATUS_CSI RCC_CFGR_SWS_CSI TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos) __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15)) IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL) || ((MODE) == DMA_DOUBLE_BUFFER_M0) || ((MODE) == DMA_DOUBLE_BUFFER_M1)) RCC_HSICFGR_HSITRIM_6 (0x40UL << RCC_HSICFGR_HSITRIM_Pos) HSEM_C1ICR_ISC4 HSEM_C1ICR_ISC4_Msk HRTIM_TIMDIER_CPT1DE_Pos (23U) EXTI_D2 ((EXTI_Core_TypeDef *) EXTI_D2_BASE) ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) CoreDebug_DHCSR_DBGKEY_Pos 16U SYSCFG_UR13_SDRS_Pos (0U) TIM_CCx_DISABLE 0x00000000U __HAL_RCC_SPI6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN); UNUSED(tmpreg); } while(0) SDMMC_ACKTIME_ACKTIME_Msk (0x1FFFFFFUL << SDMMC_ACKTIME_ACKTIME_Pos) FMC_SDRAM_RPIPE_DELAY_0 (0x00000000U) I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U)) __ptrvalue  HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 RCC_CR_PLL1ON_Msk (0x1UL << RCC_CR_PLL1ON_Pos) HRTIM_ODSR_TC1ODS_Pos (4U) _POSIX_SOURCE 1 GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) FDCAN_TTILS_AWS FDCAN_TTILS_AWS_Msk PWR_WKUPCR_WKUPC6_Pos (5U) EXTI_EMR2_EM47 EXTI_EMR2_EM47_Msk DMAMUX_CSR_SOF15_Pos (15U) SYSCFG_UR6_PAEND_BANK1 SYSCFG_UR6_PAEND_BANK1_Msk RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET ETH_DMACCR_DSL_64BIT ((uint32_t)0x00080000) ETH_DMACRCR_RPBL_8PBL ((uint32_t)0x00080000) RCC_APB1LENR_USART3EN_Msk (0x1UL << RCC_APB1LENR_USART3EN_Pos) HRTIM_ADC3R_AD3TDC3_Msk (0x1UL << HRTIM_ADC3R_AD3TDC3_Pos) DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) == 0U) __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN) RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) HSEM_C1ISR_ISF0 HSEM_C1ISR_ISF0_Msk APB1PERIPH_BASE PERIPH_BASE USART_CR1_RTOIE_Pos (26U) EXTI_FTSR1_TR2 EXTI_FTSR1_TR2_Msk CRC_INPUTDATA_INVERSION_WORD CRC_CR_REV_IN RCC_APB1LENR_UART4EN RCC_APB1LENR_UART4EN_Msk RCC_D1CFGR_D1CPRE_DIV64 RCC_D1CFGR_D1CPRE_DIV64_Msk IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk RTC_MONTH_JANUARY ((uint8_t)0x01) RCC_APB1LRSTR_TIM6RST RCC_APB1LRSTR_TIM6RST_Msk ADC_CCR_DAMDF_Pos (14U) RCC_CIFR_HSIRDYF_Pos (2U) TIM_OPMODE_REPETITIVE 0x00000000U PLL2FRACR SPI_IER_TXPIE SPI_IER_TXPIE_Msk TIM_COUNTERMODE_DOWN TIM_CR1_DIR NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007) HRTIM_OUTR_DIDL2_Pos (23U) __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART7RST) SDMMC_16TO23BITS ((uint32_t)0x00FF0000U) RCC_BASE (D3_AHB1PERIPH_BASE + 0x4400UL) SDMMC_CCCC_ERASE ((uint32_t)0x00000020U) HRTIM_CPT1CR_UPDCPT_Msk (0x1UL << HRTIM_CPT1CR_UPDCPT_Pos) WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) SAI_xCLRFR_CLFSDET_Pos (6U) IS_RCC_PLLRGE_VALUE(VALUE) (((VALUE) == RCC_PLL1VCIRANGE_0) || ((VALUE) == RCC_PLL1VCIRANGE_1) || ((VALUE) == RCC_PLL1VCIRANGE_2) || ((VALUE) == RCC_PLL1VCIRANGE_3)) SYSCFG_EXTICR4_EXTI14_PG ((uint32_t)0x00000600) INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) FMC_NAND_ECC_PAGE_SIZE_2048BYTE (0x00060000U) __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) != 0U) RCC_RTCCLKSOURCE_HSE_DIV44 (0x0002C300U) SYSCFG_CCCSR_CS_Msk (0x1UL << SYSCFG_CCCSR_CS_Pos) RCC_D3CCIPR_LPTIM2SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM2SEL_Pos) IS_RCC_LPTIM3CLK(SOURCE) (((SOURCE) == RCC_LPTIM3CLKSOURCE_D3PCLK1) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_CLKP)) I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) SPI_MASTER_SS_IDLENESS_05CYCLE (0x00000005UL) SCB_ICSR_PENDSVCLR_Pos 27U FDCAN_RXF0C_F0S FDCAN_RXF0C_F0S_Msk RCC_AHB3RSTR_SDMMC1RST_Pos (16U) ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos) ADC3 ((ADC_TypeDef *) ADC3_BASE) SWPMI_ICR_CSRF_Pos (8U) SPI_CR1_TCRCINI SPI_CR1_TCRCINI_Msk ETH_DMACRDLAR_RDESLA_Msk (0x3FFFFFFFUL << ETH_DMACRDLAR_RDESLA_Pos) FDCAN_TTIR_SWE_Pos (6U) DAC1 ((DAC_TypeDef *) DAC1_BASE) __DBL_HAS_QUIET_NAN__ 1 __long_double_t long double LSI_STARTUP_TIME 130U HRTIM_RST1R_TIMEVNT1_Pos (12U) HAL_FLASH_ERROR_RDS_BANK2 FLASH_FLAG_RDSERR_BANK2 __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) TIM_TI1SELECTION_CH1 0x00000000U QSPI_SAMPLE_SHIFTING_HALFCYCLE ((uint32_t)QUADSPI_CR_SSHIFT) RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos) IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) RCC_APB2ENR_TIM1EN_Pos (0U) RCC_RSR_BORRSTF_Pos (21U) SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk HRTIM_SET1R_CMP4_Pos (6U) HRTIM_RST1R_UPDATE HRTIM_RST1R_UPDATE_Msk JPEG_CONFR4_NB_Pos (4U) ADC_OFR2_OFFSET2_10 (0x0000400UL << ADC_OFR2_OFFSET2_Pos) ITM_TCR_ITMENA_Pos 0U HRTIM_ADC1R_AD1EEV2 HRTIM_ADC1R_AD1EEV2_Msk FDCAN_NDAT2_ND50_Pos (18U) RCC_APB1HLPENR_OPAMPLPEN RCC_APB1HLPENR_OPAMPLPEN_Msk RCC_APB2ENR_TIM8EN_Pos (1U) RCC_AHB1LPENR_USB1OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSLPEN_Pos) LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk EXTI_D3PCR1L_PCS1 EXTI_D3PCR1L_PCS1_Msk RCC_RTCCLKSOURCE_HSE_DIV25 (0x00019300U) SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos) ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk HRTIM_MISR_MCMP1_Msk (0x1UL << HRTIM_MISR_MCMP1_Pos) DMA_REQUEST_I2C3_RX 73U USB_OTG_HPRT_PLSTS_Pos (10U) DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET __HAL_RCC_LPTIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) == 0U) ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) != 0U) __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) EXTI_PR3_PR86_Msk (0x1UL << EXTI_PR3_PR86_Pos) HRTIM_MCR_SYNC_IN_Msk (0x3UL << HRTIM_MCR_SYNC_IN_Pos) RCC_AHB4ENR_GPIOCEN_Pos (2U) ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) SWPMI_IER_RXOVRIE_Pos (3U) FDCAN_ILS_RF1NL_Msk (0x1UL << FDCAN_ILS_RF1NL_Pos) DCMI_CR_OEBS_Pos (18U) ETH_DMACRCR_RPBL_2PBL ((uint32_t)0x00020000) TIM_ICSELECTION_TRC TIM_CCMR1_CC1S RTC_BKP6R RTC_BKP6R_Msk ETH_MACPPSWR_PPSWIDTH0_Msk (0xFFFFFFFFUL << ETH_MACPPSWR_PPSWIDTH0_Pos) RCC_D1CCIPR_SDMMCSEL_Msk (0x1UL << RCC_D1CCIPR_SDMMCSEL_Pos) DCMI_RIS_LINE_RIS_Pos (4U) MDMA_SRC_INC_BYTE ((uint32_t)MDMA_CTCR_SINC_1) SPI_IER_TSERFIE SPI_IER_TSERFIE_Msk SWPMI_BRR_BR_Msk (0xFFUL << SWPMI_BRR_BR_Pos) ETH_MACHWF1R_ADVTHWORD ETH_MACHWF1R_ADVTHWORD_Msk GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING RCC_HCLK_DIV64 RCC_D1CFGR_HPRE_DIV64 I2C_FLAG_TXIS I2C_ISR_TXIS OPAMP1_CSR_USERTRIM_Pos (18U) ADC_OFR1_OFFSET1_10 (0x0000400UL << ADC_OFR1_OFFSET1_Pos) SAI_xCR1_OSR_Pos (26U) RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) __HAL_RCC_D2SRAM1_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) == 0U) SPI_DATASIZE_17BIT (0x00000010UL) EXTI_EMR2_EM49_Pos (17U) RCC_PLL1DIVR_N1_Pos (0U) __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) (HSEM->ICR |= (__SEM_MASK__)) TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 EXTI_FTSR1_TR_Pos (0U) __LEAST16 "h" ADC_DIFSEL_DIFSEL_19 (0x80000UL << ADC_DIFSEL_DIFSEL_Pos) DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk FMC_SDRAM_CMD_POWERDOWN_MODE (0x00000006U) I2C_CR2_NACK I2C_CR2_NACK_Msk HSEM_C1ICR_ISC26_Msk (0x1UL << HSEM_C1ICR_ISC26_Pos) DBGMCU_APB4FZ1_DBG_LPTIM4 DBGMCU_APB4FZ1_DBG_LPTIM4_Msk SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos) HRTIM_RST1R_EXTVNT5_Msk (0x1UL << HRTIM_RST1R_EXTVNT5_Pos) RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk BDMA_ISR_HTIF0_Msk (0x1UL << BDMA_ISR_HTIF0_Pos) ETH_DMACSR_ETI_Pos (10U) BDMA_CCR_DBM BDMA_CCR_DBM_Msk CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos) LPTIM_CR_COUNTRST_Msk (0x1UL << LPTIM_CR_COUNTRST_Pos) DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos) SCB_ABFSR_EPPB_Pos 4U RCC_CIFR_PLL2RDYF RCC_CIFR_PLL2RDYF_Msk EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) HRTIM_ISR_BMPER HRTIM_ISR_BMPER_Msk MPU_REGION_SIZE_32MB ((uint8_t)0x18) USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk FDCANCCU_IE_CSCE FDCANCCU_IE_CSCE_Msk ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) EXTI_RTSR3_TR82_Pos (18U) HRTIM_ODSR_TB2ODS HRTIM_ODSR_TB2ODS_Msk QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos) HRTIM_ADC3R_AD3TDC2 HRTIM_ADC3R_AD3TDC2_Msk GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) == 0U) HRTIM_FLTINR1_FLT2SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT2SRC_Pos) RCC_RSR_CPURSTF RCC_RSR_CPURSTF_Msk FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) ETH_MACTFCR_PT ETH_MACTFCR_PT_Msk ETH_MACIVIR_VLC_Msk (0x3UL << ETH_MACIVIR_VLC_Pos) QSPI_CS_HIGH_TIME_3_CYCLE ((uint32_t)QUADSPI_DCR_CSHT_1) MDMA_Channel5_BASE (MDMA_BASE + 0x00000180UL) DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) SPI_CFG2_SP_2 (0x4UL << SPI_CFG2_SP_Pos) ETH_MACVTR_EVLRXS ETH_MACVTR_EVLRXS_Msk DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) RAMECC_CR_ECCSEIE RAMECC_CR_ECCSEIE_Msk EXTI_IMR3_IM67_Pos (3U) DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) RCC_APB1LENR_TIM14EN_Msk (0x1UL << RCC_APB1LENR_TIM14EN_Pos) __HAL_RTC_ALARM_EXTI_ENABLE_IT() (EXTI_D1->IMR1 |= RTC_EXTI_LINE_ALARM_EVENT) FDCAN_TTIE_RTMIE_Msk (0x1UL << FDCAN_TTIE_RTMIE_Pos) RCC_D3AMR_CRCAMEN_Msk (0x1UL << RCC_D3AMR_CRCAMEN_Pos) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) CRC_INIT_INIT_Pos (0U) RCC_APB1LLPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI3LPEN_Pos) FDCAN_NDAT2_ND43_Pos (11U) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos) __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC RCC_HCLK_DIV256 RCC_D1CFGR_HPRE_DIV256 __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TC0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TC6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TC7 : (uint32_t)0x00000000) __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE(); } while(0u) SPI_FIFO_THRESHOLD_07DATA (0x000000C0UL) SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk RCC_D2CCIP1R_SPI123SEL_Pos (12U) FDCAN_TTOCN_RTIE FDCAN_TTOCN_RTIE_Msk SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos) HRTIM_SET2R_CMP3_Pos (5U) RCC_D2CCIP1R_SAI23SEL_Msk (0x7UL << RCC_D2CCIP1R_SAI23SEL_Pos) RTC_TAMPCR_TAMPTS_Pos (7U) RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk EXTI_D3PMR1_MR21 EXTI_D3PMR1_MR21_Msk SAI_xSR_OVRUDR_Pos (0U) RCC_SPI5CLKSOURCE_PLL2 RCC_SPI45CLKSOURCE_PLL2 TIM_DIER_CC2DE_Pos (10U) HSEM_C1IER_ISE20_Pos (20U) CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) SYSCFG_CFGR_BKRAML SYSCFG_CFGR_BKRAML_Msk ETH_MTLRQDR_RWCSTS ETH_MTLRQDR_RWCSTS_Msk STM32H7xx_HAL_HSEM_H  EXTI_LINE_43 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) PWR_CPUCR_PDDS_D2 PWR_CPUCR_PDDS_D2_Msk SDMMC_STA_VSWEND_Pos (25U) ETH_MACHWF0R_ACTPHYSEL_Pos (28U) __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) IS_RTC_HOUR12(HOUR) (((HOUR) > 0u) && ((HOUR) <= 12u)) SAI_xCR2_MUTECNT_Pos (7U) ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP USART_ICR_PECF USART_ICR_PECF_Msk TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk TIM6_DAC_IRQn RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 __HAL_RCC_COMP12_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_COMP12RST) FDCAN_TTIE_GTWE_Msk (0x1UL << FDCAN_TTIE_GTWE_Pos) DMA_FIFOMODE_DISABLE ((uint32_t)0x00000000U) EXTI_IMR3_IM75 EXTI_IMR3_IM75_Msk FDCAN_TTOST_WGTD FDCAN_TTOST_WGTD_Msk UART_FLAG_ORE USART_ISR_ORE USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos) QUADSPI_SR_TEF_Pos (0U) USART_CR1_OVER8_Pos (15U) TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) __HAL_SYSCFG_BREAK_SRAM1_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM1L) EXTI_FTSR1_TR6_Pos (6U) __IO volatile USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) DMA_HIFCR_CTEIF6_Pos (19U) USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) RCC_HSICFGR_HSITRIM_Pos (24U) SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk ETH_MACARPAR_ARPPA_Pos (0U) __HAL_SYSCFG_BREAK_SRAM4_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM4L) LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE) __HAL_RCC_TIM17_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) != 0U) SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos) FDCAN_TTTMC_TME_Msk (0x7FUL << FDCAN_TTTMC_TME_Pos) PWR_EWUP_MASK (0x0FFF3F3FU) __LDBL_HAS_DENORM__ 1 ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) JPEG_CONFR6_NB_Pos (4U) VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 STM32H7xx_HAL_SPI_EX_H  __HAL_SD_GET_IT(__HANDLE__,__INTERRUPT__) __SDMMC_GET_IT((__HANDLE__)->Instance, (__INTERRUPT__)) RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR) || ((__BASE__) == TIM_DMABASE_CCMR3) || ((__BASE__) == TIM_DMABASE_CCR5) || ((__BASE__) == TIM_DMABASE_CCR6) || ((__BASE__) == TIM_DMABASE_AF1) || ((__BASE__) == TIM_DMABASE_AF2) || ((__BASE__) == TIM_DMABASE_TISEL)) FLASH_OPTSR_SWAP_BANK_OPT_Pos (31U) RTC_TSDR_DT RTC_TSDR_DT_Msk SPI_NSS_POLARITY_HIGH SPI_CFG2_SSIOP ADC_OFR2_OFFSET2_17 (0x0020000UL << ADC_OFR2_OFFSET2_Pos) OPAMP2_CSR_PGGAIN_0 (0x1UL << OPAMP2_CSR_PGGAIN_Pos) HRTIM_CR1_ADC1USRC_1 (0x2UL << HRTIM_CR1_ADC1USRC_Pos) ETH_MAC1USTCR_TIC1USCNTR_Msk (0xFFFUL << ETH_MAC1USTCR_TIC1USCNTR_Pos) HRTIM_RSTBR_TIMDCMP4_Pos (27U) EXTI_D3PMR2_MR52 EXTI_D3PMR2_MR52_Msk CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) HRTIM_RST2R_TIMEVNT3_Pos (14U) GPIO_PUPDR_PUPD1_Pos (2U) RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR) HSEM_R_LOCK_Msk (0x1UL << HSEM_R_LOCK_Pos) TIM1_AF1_BKCMP2E_Pos (2U) FMC_SR_IRS_Pos (0U) HRTIM_TIMICR_RST1C_Msk (0x1UL << HRTIM_TIMICR_RST1C_Pos) ITM_LSR_Present_Pos 0U HRTIM_CPT2CR_TIMECMP1 HRTIM_CPT2CR_TIMECMP1_Msk SPI_NSS_SOFT SPI_CFG2_SSM HRTIM_ADC3R_AD3MC3_Msk (0x1UL << HRTIM_ADC3R_AD3MC3_Pos) SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) HRTIM_FLTR_FLT2EN HRTIM_FLTR_FLT2EN_Msk TIM3 ((TIM_TypeDef *) TIM3_BASE) __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION MDIOS_CR_PORT_ADDRESS_Pos (8U) ADC_OFR3_OFFSET3_12 (0x0001000UL << ADC_OFR3_OFFSET3_Pos) ADC_CALFACT_CALFACT_S_6 (0x040UL << ADC_CALFACT_CALFACT_S_Pos) TIM_TS_ITR7 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_3) SAI_PDMDLY_DLYM4R_0 (0x1UL << SAI_PDMDLY_DLYM4R_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk HSEM_C1ICR_ISC17_Msk (0x1UL << HSEM_C1ICR_ISC17_Pos) RTC_CR_TSE RTC_CR_TSE_Msk TPI_SPPR_TXMODE_Pos 0U HRTIM_ADC1R_AD1EEV4_Pos (8U) INT64_MAX (__INT64_MAX__) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) HRTIM_EECR2_EE7SNS_1 (0x2UL << HRTIM_EECR2_EE7SNS_Pos) FMC_SDRAM_ROW_BITS_NUM_11 (0x00000000U) FMC_BURST_ACCESS_MODE_ENABLE (0x00000100U) CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) SPI_CFG1_UDRDET_Pos (11U) TIM_CCER_CC5P_Pos (17U) FDCAN_TTCTC_CT FDCAN_TTCTC_CT_Msk FMC_SDRAM_DEVICE FMC_Bank5_6_R EXTI_EMR3_EM67 EXTI_EMR3_EM67_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) RCC_APB4ENR_SYSCFGEN_Pos (1U) PWR_D3CR_VOSRDY_Msk (0x1UL << PWR_D3CR_VOSRDY_Pos) EXTI_IMR2_IM62 EXTI_IMR2_IM62_Msk SCB_DCISW_WAY_Pos 30U EXTI_SWIER1_SWIER18 EXTI_SWIER1_SWIER18_Msk TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U __DBL_HAS_INFINITY__ 1 SYSCFG_EXTICR3_EXTI11_PI ((uint32_t)0x00008000) SPI_DATASIZE_7BIT (0x00000006UL) ETH_DMACIER_TXSE ETH_DMACIER_TXSE_Msk GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) ETH_MACTFCR_FCB_Msk (0x1UL << ETH_MACTFCR_FCB_Pos) EXTI_RTSR1_TR7_Msk (0x1UL << EXTI_RTSR1_TR7_Pos) CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) RCC_AHB1LPENR_ADC12LPEN_Pos (5U) HSEM_R_LOCK_Pos (31U) __HAL_RCC_D2SRAM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN); UNUSED(tmpreg); } while(0) ETH_MACVIR_VLTI ETH_MACVIR_VLTI_Msk BDMA_CM0AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM0AR_MA_Pos) RCC_PLLCKSELR_DIVM3_0 (0x01UL << RCC_PLLCKSELR_DIVM3_Pos) EXTI_EMR3_EM70_Pos (6U) DCMI_CR_CM_Pos (1U) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_DMA2DRST)) DMA2D_LWR_LW DMA2D_LWR_LW_Msk HRTIM_OENR_TA1OEN HRTIM_OENR_TA1OEN_Msk HSEM_C1MISR_MISF24_Msk (0x1UL << HSEM_C1MISR_MISF24_Pos) EXTI_PR1_PR21_Pos (21U) DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk __CC_SUPPORTS_INLINE 1 IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART1CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART1CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART1CLKSOURCE_CSI) || ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || ((SOURCE) == RCC_USART1CLKSOURCE_HSI)) RTC_CALR_CALP RTC_CALR_CALP_Msk FDCAN_IR_WDI_Msk (0x1UL << FDCAN_IR_WDI_Pos) DBGMCU_APB1LFZ1_DBG_TIM6_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM6_Pos) CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos) HRTIM_ADC1R_AD1TARST_Pos (14U) SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) FDCAN_NDAT2_ND48_Msk (0x1UL << FDCAN_NDAT2_ND48_Pos) DMA2D_OPFCCR_SB_Pos (8U) RCC_UART5CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 ETH_DMAISR_DMACIS_Msk (0x1UL << ETH_DMAISR_DMACIS_Pos) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE __CC_SUPPORTS_VARADIC_XXX 1 EXTI_LINE_29 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) HRTIM_RST1R_CMP1 HRTIM_RST1R_CMP1_Msk TIM_TISEL_TI2SEL_0 (0x1UL << TIM_TISEL_TI2SEL_Pos) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING RCC_APB1HLPENR_CRSLPEN_Msk (0x1UL << RCC_APB1HLPENR_CRSLPEN_Pos) EXTI_D3PMR1_MR19 EXTI_D3PMR1_MR19_Msk DMA2D_OCOLR_RED_2_Msk (0xF8UL<<DMA2D_OCOLR_RED_2_Pos) __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))) SYSCFG_CCCSR_READY SYSCFG_CCCSR_READY_Msk SPI_FIFO_THRESHOLD_16DATA (0x000001E0UL) FMC_PMEM_MEMHIZ_2 (0x04UL << FMC_PMEM_MEMHIZ_Pos) FDCAN_RXESC_F1DS_Pos (4U) DMA2D_CR_ABORT_Pos (2U) ADC_JDR1_JDATA_1 (0x00000002UL << ADC_JDR1_JDATA_Pos) PWR_PVD_MODE_IT_FALLING (0x00010002U) __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) HRTIM_ADC2R_AD2TAC3_Pos (11U) RTC_ISR_SHPF RTC_ISR_SHPF_Msk MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos) IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) HRTIM_ADC1R_AD1TEC4_Pos (30U) HRTIM_FLTR_FLT2EN_Msk (0x1UL << HRTIM_FLTR_FLT2EN_Pos) HSEM_C1ISR_ISF11 HSEM_C1ISR_ISF11_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() FDCAN_IE_RF1LE_Pos (7U) SPI_CFG1_FTHLV SPI_CFG1_FTHLV_Msk SDMMC_STA_VSWEND SDMMC_STA_VSWEND_Msk ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) LPTIM_ISR_UP_Pos (5U) DMA2D_FGCOLR_GREEN_Pos (8U) LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos) __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM14RST) RCC_D1CCIPR_FMCSEL_Pos (0U) RTC_BKP_DR27 0x1Bu RCC_SAI4ACLKSOURCE_PLL (0x00000000U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) DAC_CR_DMAUDRIE1_Pos (13U) JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk ETH_MACPCSR_PWRDWN_Msk (0x1UL << ETH_MACPCSR_PWRDWN_Pos) HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) ETH_MACIVIR_CSVL ETH_MACIVIR_CSVL_Msk __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT __HAL_RCC_TIM15_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM15RST) RCC_CRS_FLAG_ERROR_MASK ((uint32_t)(RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS)) PWR_CR3_LDOEN_Msk (0x1UL << PWR_CR3_LDOEN_Pos) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN); UNUSED(tmpreg); } while(0) USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk EXTI_EMR2_EM54 EXTI_EMR2_EM54_Msk DWT_CTRL_EXCTRCENA_Pos 16U MDMA_CTCR_DSIZE_1 (0x2UL << MDMA_CTCR_DSIZE_Pos) FDCAN_TXFQS_TFQPI_Pos (16U) UART_IT_TXFE 0x173EU __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) HRTIM_ADC4R_AD4TCC4_Msk (0x1UL << HRTIM_ADC4R_AD4TCC4_Pos) IS_LTDC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LTDC) DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk PMODE_BitNumber PMODE_BIT_NUMBER FDCAN_TTIE_SE2E_Pos (13U) I2C_MEMADD_SIZE_8BIT (0x00000001U) HRTIM_FLTINR1_FLT4LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT4LCK_Pos) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) I2C_SOFTEND_MODE (0x00000000U) FDCAN_ILS_TEFLL_Pos (15U) HRTIM_EEFR1_EE2FLTR_Pos (7U) PWR_WKUPEPR_WKUPEN4_Msk (0x1UL << PWR_WKUPEPR_WKUPEN4_Pos) USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 SPI_CFG2_MSSI_2 (0x4UL << SPI_CFG2_MSSI_Pos) TIM_CR2_OIS3N_Pos (13U) RCC_AHB4ENR_GPIODEN_Msk (0x1UL << RCC_AHB4ENR_GPIODEN_Pos) USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) _NULL 0 __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART6EN) MDIOS_SR_CPERF_Pos (0U) __HAL_RCC_UART8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN); UNUSED(tmpreg); } while(0) QUADSPI_ABR_ALTERNATE_Pos (0U) ETH_MACTSCR_TSIPV4ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV4ENA_Pos) IS_MDMA_DESTINATION_BURST(__BURST__) (((__BURST__) == MDMA_DEST_BURST_SINGLE ) || ((__BURST__) == MDMA_DEST_BURST_2BEATS ) || ((__BURST__) == MDMA_DEST_BURST_4BEATS ) || ((__BURST__) == MDMA_DEST_BURST_8BEATS) || ((__BURST__) == MDMA_DEST_BURST_16BEATS) || ((__BURST__) == MDMA_DEST_BURST_32BEATS) || ((__BURST__) == MDMA_DEST_BURST_64BEATS) || ((__BURST__) == MDMA_DEST_BURST_128BEATS)) RCC_PERIPHCLK_USART2 RCC_PERIPHCLK_USART234578 SYSCFG_UR8_MEPAD_BANK2_Pos (0U) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE TPI_ITATBCTR0_ATREADY2_Msk (0x1UL ) PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos) __SIG_ATOMIC_TYPE__ int LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION USB_OTG_DIEPMSK_INEPNEM_Pos (6U) RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE FDCAN_NDAT1_ND5_Msk (0x1UL << FDCAN_NDAT1_ND5_Pos) EXTI_EMR1_EM28_Pos (28U) RCC_AHB4ENR_ADC3EN RCC_AHB4ENR_ADC3EN_Msk HRTIM_CPT1CR_TD1SET_Msk (0x1UL << HRTIM_CPT1CR_TD1SET_Pos) HRTIM_CPT2CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV5CPT_Pos) QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos) SDMMC_FLAG_IDMABTC SDMMC_STA_IDMABTC HRTIM_EEFR2_EE6LTCH HRTIM_EEFR2_EE6LTCH_Msk RCC_APB1LRSTR_TIM3RST RCC_APB1LRSTR_TIM3RST_Msk UINTMAX_C(x) __UINTMAX_C(x) GPIO_AFRL_AFSEL5_Pos (20U) __HAL_RCC_LPTIM3_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM3RST) VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) USBx_HC(i) ((USB_OTG_HostChannelTypeDef *)(USBx_BASE + USB_OTG_HOST_CHANNEL_BASE + ((i) * USB_OTG_HOST_CHANNEL_SIZE))) __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE)) ETH_MMCCR 0x00000100U ETH_MACTFCR_PLT_MINUS28_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS28_Pos) TIM8_AF1_BKCMP2E TIM8_AF1_BKCMP2E_Msk __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) != 0U) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE HSEM_C1MISR_MISF4_Msk (0x1UL << HSEM_C1MISR_MISF4_Pos) __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) HRTIM_RSTBR_TIMDCMP1 HRTIM_RSTBR_TIMDCMP1_Msk FDCANCCU_CCFG_TQBT_Msk (0x1FUL << FDCANCCU_CCFG_TQBT_Pos) __HAL_QSPI_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) SPI_CFG2_IOSWP_Msk (0x1UL << SPI_CFG2_IOSWP_Pos) ADC_JDR3_JDATA_3 (0x00000008UL << ADC_JDR3_JDATA_Pos) JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos) FLASH_CR_SER FLASH_CR_SER_Msk ADC_CSR_AWD1_SLV_Pos (23U) FMC_MEMORY_TYPE_NOR (0x00000008U) MDMA_CBNDTR_BRC MDMA_CBNDTR_BRC_Msk UART_SENDBREAK_REQUEST USART_RQR_SBKRQ _MACHINE__TYPES_H  TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) SYSCFG_EXTICR3_EXTI11_PK ((uint32_t)0x0000A000) ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) RTC_ALRMBSSR_SS_Pos (0U) LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos) HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE TIM8_AF2_BK2CMP2E TIM8_AF2_BK2CMP2E_Msk DBGMCU_CR_DBG_CKD1EN DBGMCU_CR_DBG_CKD1EN_Msk RCC_CFGR_SWS_HSE (0x00000010UL) FDCANCCU_CSTAT_CALS_Msk (0x3UL << FDCANCCU_CSTAT_CALS_Pos) EXTI_RTSR1_TR2_Pos (2U) SPDIFRX_DIR_THI_Pos (0U) FDCAN_ILS_RF1FL_Pos (6U) WWDG_CFR_EWI_Pos (9U) FDCAN_DBTP_DTSEG1_Pos (8U) GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) BDMA_CNDTR_NDT_Msk (0xFFFFUL << BDMA_CNDTR_NDT_Pos) GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C1RST) USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) HRTIM_ICR_FLT4C_Msk (0x1UL << HRTIM_ICR_FLT4C_Pos) RCC_APB1LENR_TIM3EN_Pos (1U) RCC_AHB1ENR_USB2OTGFSULPIEN_Msk (0x1UL << RCC_AHB1ENR_USB2OTGFSULPIEN_Pos) USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) RCC_APB1LENR_TIM14EN RCC_APB1LENR_TIM14EN_Msk GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 HSEM_C1ISR_ISF5_Pos (5U) USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM6LPEN) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk FDCAN_RXF0C_F0OM_Pos (31U) TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos) CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) RCC_SAI4BCLKSOURCE_PLL3 RCC_D3CCIPR_SAI4BSEL_1 DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk HAL_SD_ERROR_ILLEGAL_CMD SDMMC_ERROR_ILLEGAL_CMD FDCAN_NDAT2_ND39_Msk (0x1UL << FDCAN_NDAT2_ND39_Pos) EXTI_FTSR2_TR51_Pos (19U) RCC_CICR_PLL2RDYC RCC_CICR_PLL2RDYC_Msk __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) PWR_CR2_MONEN_Pos (4U) PWR_WKUPEPR_WKUPP6_Pos (13U) ITM_LSR_Present_Msk (1UL ) FLASH_SR_STRBERR_Msk (0x1UL << FLASH_SR_STRBERR_Pos) USE_HAL_PCD_REGISTER_CALLBACKS 0U ADC_IER_EOSIE_Pos (3U) TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U HRTIM_RST1R_MSTCMP3 HRTIM_RST1R_MSTCMP3_Msk FDCAN_ILS_RF0NL_Pos (0U) HRTIM_CR1_ADC4USRC HRTIM_CR1_ADC4USRC_Msk __HAL_RCC_WWDG1_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_WWDG1EN) __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOGEN) TIM16_AF1_BKCMP2E_Msk (0x1UL << TIM16_AF1_BKCMP2E_Pos) HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 RCC_USART3CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE __SIZEOF_LONG_LONG__ 8 RAMECC_SR_DEDF_Pos (1U) __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE FDCAN_TTILS_WTS_Msk (0x1UL << FDCAN_TTILS_WTS_Pos) TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk HRTIM_EECR1_EE5POL HRTIM_EECR1_EE5POL_Msk uwTickFreq GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET SPI_DIRECTION_1LINE SPI_CFG2_COMM SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk HSEM_C1IER_ISE9_Msk (0x1UL << HSEM_C1IER_ISE9_Pos) ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) ETH_MTLQICSR_TXUIE_Pos (8U) USART_CR1_PS USART_CR1_PS_Msk TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk RCC_CLOCKTYPE_PCLK2 (0x00000010U) RCC_APB2RSTR_HRTIMRST_Pos (29U) FDCAN_RXF1S_F1GI_Msk (0x3FUL << FDCAN_RXF1S_F1GI_Pos) __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname RCC_AHB1ENR_USB1OTGHSEN_Pos (25U) SYSCFG_TypeDef __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET TIM_LOCKLEVEL_3 TIM_BDTR_LOCK HRTIM_MDIER_MCMP3DE_Msk (0x1UL << HRTIM_MDIER_MCMP3DE_Pos) JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos) USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) RCC_I2C1CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI PWR_WKUPEPR_WKUPPUPD1_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD1_Pos) DCMI_RIS_FRAME_RIS_Pos (0U) IS_SDMMC_BUS_WIDE(WIDE) (((WIDE) == SDMMC_BUS_WIDE_1B) || ((WIDE) == SDMMC_BUS_WIDE_4B) || ((WIDE) == SDMMC_BUS_WIDE_8B)) HRTIM_OUTR_FAULT2_Msk (0x3UL << HRTIM_OUTR_FAULT2_Pos) SYSCFG_EXTICR1_EXTI1_PK ((uint32_t)0x000000A0) BDMA_IFCR_CGIF2_Msk (0x1UL << BDMA_IFCR_CGIF2_Pos) __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk FMC_PATT_ATTHOLD_7 (0x80UL << FMC_PATT_ATTHOLD_Pos) __HAL_RCC_RNG_CONFIG(__RNGCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__)) FDCAN_TTIE_CSME_Msk (0x1UL << FDCAN_TTIE_CSME_Pos) RCC_RTCCLKSOURCE_HSE_DIV51 (0x00033300U) HRTIM_EEFR1_EE4FLTR_0 (0x1UL << HRTIM_EEFR1_EE4FLTR_Pos) __OBSOLETE_MATH_DEFAULT 0 RCC_APB4RSTR_COMP12RST_Pos (14U) ETH_DMADSR_RPS ETH_DMADSR_RPS_Msk FDCAN_IE_TEFFE_Pos (14U) SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN (0x00000001UL) USB_OTG_GLPMCFG_L1DSEN_Pos (12U) DMA_REQUEST_SPI2_RX 39U __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) RAMECC_CR_ECCDEIE_Msk (0x1UL << RAMECC_CR_ECCDEIE_Pos) RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U) DMA2D_CR_START_Pos (0U) USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk FDCAN_NDAT1_ND16 FDCAN_NDAT1_ND16_Msk SDMMC_MASK_RXFIFOFIE_Pos (17U) __FLT32_MANT_DIG__ 24 SPI_IER_EOTIE_Msk (0x1UL << SPI_IER_EOTIE_Pos) HRTIM_RSTR_CMP2_Pos (2U) HRTIM_RST2R_EXTVNT8 HRTIM_RST2R_EXTVNT8_Msk FDCAN_RXESC_RBDS_Pos (8U) __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos) RTC_BKP1R_Pos (0U) DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) HRTIM_BMCR_BMPRSC_Pos (6U) SDMMC_MASK_SDIOITIE_Pos (22U) USB_OTG_DOEPMSK_BOIM_Pos (9U) HRTIM_MDIER_SYNCDE_Msk (0x1UL << HRTIM_MDIER_SYNCDE_Pos) USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 TIM_DMABase_DIER TIM_DMABASE_DIER I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) SPDIFRX_CR_VMSK_Pos (7U) HRTIM_TIMDIER_REPIE_Pos (4U) UART_IT_MASK 0x001FU SDMMC_DDR50_SWITCH_PATTERN ((uint32_t)0x80FFFF04U) IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8)) FMC_ASYNCHRONOUS_WAIT_ENABLE (0x00008000U) RCC_SPI5CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSI (RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_1) RCC_APB4ENR_RTCAPBEN_Msk (0x1UL << RCC_APB4ENR_RTCAPBEN_Pos) ETH_MTLRQDR_RRCSTS_READINGSTATUS ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2) || ((BANK) == FLASH_BANK_BOTH)) EXTI_LINE_49 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x11U) ETH_DMACSR_TBU_Pos (2U) HRTIM_ADC1R_AD1TDC2_Pos (24U) SYSCFG_EXTICR4_EXTI15_PA ((uint32_t)0x00000000) ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) == 0U) ADC_ISR_AWD3_Pos (9U) EXTI_SWIER1_SWIER4_Msk (0x1UL << EXTI_SWIER1_SWIER4_Pos) EXTI_EMR1_EM0_Pos (0U) EXTI_IMR2_IM48_Pos (16U) GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) HRTIM_RSTDR_TIMBCMP1 HRTIM_RSTDR_TIMBCMP1_Msk FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk RTC_BASE (D3_APB1PERIPH_BASE + 0x4000UL) DAC_DHR12L1_DACC1DHR_Pos (4U) BDMA_CCR_MSIZE_Pos (10U) RCC_D1CCIPR_FMCSEL RCC_D1CCIPR_FMCSEL_Msk MDIOS_CR_DPC MDIOS_CR_DPC_Msk SDMMC_CMD_SDMMC_RW_EXTENDED ((uint8_t)53U) IS_LTDC_GREENVALUE(__BGREEN__) ((__BGREEN__) <= LTDC_COLOR) SAI_PDMDLY_DLYM1L_Pos (0U) __HA_FBIT__ 7 FMC_BWTRx_BUSTURN_Msk (0xFUL << FMC_BWTRx_BUSTURN_Pos) SYSCFG_EXTICR1_EXTI3_PF ((uint32_t)0x00005000) OPAMP1_OTR_TRIMOFFSETP OPAMP1_OTR_TRIMOFFSETP_Msk __HAL_RCC_COMP12_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_COMP12LPEN) ETH_MACVTR_EIVLRXS_Msk (0x1UL << ETH_MACVTR_EIVLRXS_Pos) ADC_JDR3_JDATA_15 (0x00008000UL << ADC_JDR3_JDATA_Pos) D2_APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) SPI_FIFO_THRESHOLD_06DATA (0x000000A0UL) DBP_BitNumber DBP_BIT_NUMBER HRTIM_MCR_SYNC_IN_1 (0x2UL << HRTIM_MCR_SYNC_IN_Pos) SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos) HAL_TICK_FREQ_10HZ RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk __INT8 "hh" TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk HRTIM_CPT2CR_TE1RST_Pos (29U) RCC_CRS_SYNCMISS (0x00000010U) SAI_PDMDLY_DLYM2L SAI_PDMDLY_DLYM2L_Msk USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) FLASH_PRAR_PROT_AREA_END_Pos (16U) ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) EXTI_D3PCR1L_PCS6_Msk (0x3UL << EXTI_D3PCR1L_PCS6_Pos) DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) RCC ((RCC_TypeDef *) RCC_BASE) FDCAN_TTOST_WFE_Msk (0x1UL << FDCAN_TTOST_WFE_Pos) SAI_PDMDLY_DLYM1L_Msk (0x7UL << SAI_PDMDLY_DLYM1L_Pos) I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) RCC_RTCCLKSOURCE_HSE_DIV8 (0x00008300U) TIM_DMABase_PSC TIM_DMABASE_PSC RCC_OSCILLATORTYPE_HSI48 (0x00000020U) FMC_Bank2_R_BASE (FMC_R_BASE + 0x0060UL) SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos) HRTIM_RST1R_EXTVNT5_Pos (25U) SYSCFG_UR17_IOHSLV_Pos (0U) __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE SDMMC_CMD_READ_SINGLE_BLOCK ((uint8_t)17U) IS_RCC_SPI4CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI4CLKSOURCE_D2PCLK1) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSE)) __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) ADC_CCR_VREFEN_Pos (22U) HRTIM_ADC4R_AD4TDPER_Pos (26U) SDMMC_POWER_DIRPOL_Pos (4U) __HAL_RCC_SAI3_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) != 0U) EXTI_D3PCR2L_PCS34 EXTI_D3PCR2L_PCS34_Msk HRTIM_ADC3R_AD3TARST_Msk (0x1UL << HRTIM_ADC3R_AD3TARST_Pos) GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program ETH_MACLETR_LPIET ETH_MACLETR_LPIET_Msk short int SPI_CRC_LENGTH_23BIT (0x00160000UL) RTC_BKP_DR21 0x15u __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_CRCEC) FDCAN_TTTMK_TM FDCAN_TTTMK_TM_Msk SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos) PWR_WKUPEPR_WKUPPUPD6_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD6_Pos) USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED OPAMP_CSR_VPSEL_Pos (2U) __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_DFSDM1LPEN) LTDC_GCR_DRW_Pos (12U) ITM_LSR_ByteAcc_Pos 2U __HAL_RCC_TIM15_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM15RST) USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) TIM_TS_ITR8 (TIM_SMCR_TS_2 | TIM_SMCR_TS_3) ETH_MACL3A0R_L3A0_Msk (0xFFFFFFFFUL << ETH_MACL3A0R_L3A0_Pos) USB_OTG_HCINTMSK_XFRCM_Pos (0U) SYSCFG_EXTICR4_EXTI13_Pos (4U) __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos) USB_OTG_GLOBAL_BASE (0x000UL) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE UART_IT_RTO 0x0B3AU DMA_MBURST_SINGLE ((uint32_t)0x00000000U) EXTI_IMR1_IM25_Pos (25U) __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while (0) HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode RCC_PERIPHCLK_LPTIM4 RCC_PERIPHCLK_LPTIM345 FLASH_ACR_LATENCY_1WS (0x00000001UL) EXTI_FTSR2_TR EXTI_FTSR2_TR_Msk RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk LTDC_ICR_CRRIF_Pos (3U) GPIO_PUPDR_PUPD9_Pos (18U) DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) ETH_MACALR_MACAL ETH_MACALR_MACAL_Msk COMP_CFGRx_LOCK_Msk (0x1UL << COMP_CFGRx_LOCK_Pos) FLASH_R_BASE (D1_AHB1PERIPH_BASE + 0x2000UL) __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos) ETH_DMADSR_RPS_TRANSFERRING ETH_DMADSR_RPS_TRANSFERRING_Msk DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) __P(protos) protos QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos) HRTIM_EECR3_EE10F_Msk (0xFUL << HRTIM_EECR3_EE10F_Pos) GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) SYSCFG_PMCR_I2C2_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C2_FMP_Pos) GPV ((GPV_TypeDef *) GPV_BASE) SAI_xCR1_MCKEN_Msk (0x1UL << SAI_xCR1_MCKEN_Pos) DLYB_CR_DEN_Pos (0U) TIM_FLAG_UPDATE TIM_SR_UIF I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) MDMA_CTBR_SBUS_Pos (16U) HSEM_C1ISR_ISF24 HSEM_C1ISR_ISF24_Msk TIM_EVENTSOURCE_COM TIM_EGR_COMG __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET HRTIM_ISR_FLT4 HRTIM_ISR_FLT4_Msk ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk RCC_D3CCIPR_SAI4ASEL RCC_D3CCIPR_SAI4ASEL_Msk __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE MDMA_CBNDTR_BRDUM_Msk (0x1UL << MDMA_CBNDTR_BRDUM_Pos) HAL_DMA_ERROR_NOT_SUPPORTED (0x00000100U) EXTI_D3PCR2H_PCS53 EXTI_D3PCR2H_PCS53_Msk EXTI_SWIER1_SWIER0 EXTI_SWIER1_SWIER0_Msk FMC_IT_FALLING_EDGE (0x00000020U) MDMA_REQUEST_DMA2_Stream5_TC ((uint32_t)0x0000000DU) SWPMI_CR_RXDMA_Msk (0x1UL << SWPMI_CR_RXDMA_Pos) EXTI_IMR3_IM69_Pos (5U) PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING LPTIM_ISR_ARRM_Pos (1U) GPIO_PIN_1 ((uint16_t)0x0002) USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) RCC_AHB2LPENR_SDMMC2LPEN_Pos (9U) USB_OTG_DIEPMSK_TXFURM_Pos (8U) IS_OB_PCROP_RDP(CONFIG) (((CONFIG) == OB_PCROP_RDP_NOT_ERASE) || ((CONFIG) == OB_PCROP_RDP_ERASE)) USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) HRTIM_RSTBR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP1_Pos) DMA_LIFCR_CTCIF0_Pos (5U) EP_TYPE_INTR 3U DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE CF_DATA ATA_DATA FMC_ECCR3_ECC3_Pos (0U) HRTIM_ODISR_TD1ODIS_Msk (0x1UL << HRTIM_ODISR_TD1ODIS_Pos) HRTIM_ADC4R_AD4TEC4_Msk (0x1UL << HRTIM_ADC4R_AD4TEC4_Pos) OB_IWDG_STDBY_ACTIVE FLASH_OPTSR_FZ_IWDG_SDBY QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk RCC_PLLCKSELR_DIVM2_0 (0x01UL << RCC_PLLCKSELR_DIVM2_Pos) ETH_MACPFR_RA_Msk (0x1UL << ETH_MACPFR_RA_Pos) SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk EXTI_D3PMR2_MR48_Msk (0x1UL << EXTI_D3PMR2_MR48_Pos) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) ETH_DMACIER_FBEE_Pos (12U) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOERST) __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) == 0U) HRTIM_ADC2R_AD2TDRST_Msk (0x1UL << HRTIM_ADC2R_AD2TDRST_Pos) RCC_D2CCIP1R_SPI45SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI45SEL_Pos) FDCAN_IE_HPME_Pos (8U) HRTIM_SET2R_TIMEVNT1_Msk (0x1UL << HRTIM_SET2R_TIMEVNT1_Pos) EXTI_EMR2_EM61 EXTI_EMR2_EM61_Msk __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) DCMI_CR_VSPOL_Pos (7U) ADC_HTR_HT_Msk (0x3FFFFFFUL << ADC_HTR_HT_Pos) READ_BIT(REG,BIT) ((REG) & (BIT)) SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos) CEC_ISR_SBPE CEC_ISR_SBPE_Msk GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) SPI_CFG2_SSIOP_Pos (28U) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) __ULACCUM_MIN__ 0.0ULK IS_SYSCFG_BOOT_ADDRESS(ADDRESS) ((ADDRESS) < PERIPH_BASE) RCC_CIER_LSIRDYIE_Pos (0U) ADC_SQR3_SQ11_Pos (6U) EXTI_PR3_PR_Msk (0x1DUL << EXTI_PR3_PR_Pos) HRTIM_TIMDIER_CMP2DE HRTIM_TIMDIER_CMP2DE_Msk HRTIM_FLTINR1_FLT2E_Msk (0x1UL << HRTIM_FLTINR1_FLT2E_Pos) SDMMC_CMD_SD_APP_SET_CER_RN1 ((uint8_t)45U) __HAL_PCD_GET_FLAG(__HANDLE__,__INTERRUPT__) ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__)) __HAL_RCC_PLL2_VCORANGE(__RCC_PLL2VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__)) ETH_MACAHR_MBC_Msk (0x3FUL << ETH_MACAHR_MBC_Pos) SPI_SR_CRCE_Pos (7U) USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) ETH_MACVIR_VLC_VLANTAGINSERT ETH_MACVIR_VLC_VLANTAGINSERT_Msk LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos) USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) HRTIM_CPT2CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP2_Pos) SDMMC_DATABLOCK_SIZE_4096B (SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) HSEM_C1MISR_MISF28_Pos (28U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BAUDRATEPRESCALER_2) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_4) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_8) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_16) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_32) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_64) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_128) || ((PRESCALER) == SPI_BAUDRATEPRESCALER_256)) __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) == 0U) DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk HRTIM_CMP4R_CMP4R_Msk (0xFFFFUL << HRTIM_CMP4R_CMP4R_Pos) SDMMC_ERROR_ERASE_RESET ((uint32_t)0x00400000U) VREFBUF_CSR_VRS_Msk (0x7UL << VREFBUF_CSR_VRS_Pos) __BIGGEST_ALIGNMENT__ 8 ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk ETH_MACTSCR_TSVER2ENA_Msk (0x1UL << ETH_MACTSCR_TSVER2ENA_Pos) ETH_DMACRCR_SR_Pos (0U) HRTIM_RST2R_TIMEVNT5_Pos (16U) eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE RCC_APB1LLPENR_TIM2LPEN RCC_APB1LLPENR_TIM2LPEN_Msk FLASH_SR_CRCEND_Msk (0x1UL << FLASH_SR_CRCEND_Pos) OPAMP_HSOTR_TRIMHSOFFSETN OPAMP_HSOTR_TRIMHSOFFSETN_Msk EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos) RTC_CR_WUTIE_Pos (14U) EXTI_IMR1_IM27_Pos (27U) HRTIM_BMTRGR_TCCMP1_Pos (17U) EXTI_RTSR3_TR_Msk (0x1DUL << EXTI_RTSR3_TR_Pos) HRTIM_EECR1_EE4SRC_1 (0x2UL << HRTIM_EECR1_EE4SRC_Pos) HRTIM_CPT2CR_TIMBCMP2_Pos (19U) EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk SYSCFG_CCVR_NCV_Msk (0xFUL << SYSCFG_CCVR_NCV_Pos) __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET DFSDM_FLTAWSR_AWLTF_Pos (0U) ETH_DMACRDRLR_RDRL ETH_DMACRDRLR_RDRL_Msk ADC_OFR1_OFFSET1_17 (0x0020000UL << ADC_OFR1_OFFSET1_Pos) RCC_APB1LLPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM7LPEN_Pos) FDCAN_IE_RF1WE_Msk (0x1UL << FDCAN_IE_RF1WE_Pos) USART_CR2_ADD USART_CR2_ADD_Msk USB_OTG_HPRT_PCSTS_Pos (0U) USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) != 0U) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET ADC_JDR1_JDATA_25 (0x02000000UL << ADC_JDR1_JDATA_Pos) SDMMC_POWER_VSWITCH SDMMC_POWER_VSWITCH_Msk SPDIFRX_CR_CHSEL_Pos (11U) GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) USE_HAL_OTFDEC_REGISTER_CALLBACKS 0U RTC_TAMPCR_TAMP2MF_Pos (21U) TIM1_UP_TIM9_IRQHandler TIM1_UP_IRQHandler RCC_I2C4CLKSOURCE_PLL3 RCC_D3CCIPR_I2C4SEL_0 PMODE_BIT_NUMBER VOS_BIT_NUMBER SWPMI_IER_RXBERIE_Pos (2U) __HAL_RCC_PLL3_VCIRANGE(__RCC_PLL3VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3RGE, (__RCC_PLL3VCIRange__)) TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) DMA_SxCR_HTIE_Pos (3U) HAL_OK HRTIM_IER_FLT1_Msk (0x1UL << HRTIM_IER_FLT1_Pos) __ELF__ 1 ETH_MACPPSIR_PPSINT0_Msk (0xFFFFFFFFUL << ETH_MACPPSIR_PPSINT0_Pos) SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) ETH_MTLRQOMR_RTC_64BITS ((uint32_t)0x00000000) I2C_FLAG_DIR I2C_ISR_DIR IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL)) __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_SDMMC1RST)) RCC_AHB4ENR_GPIOIEN RCC_AHB4ENR_GPIOIEN_Msk CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos) APSR_Q_Msk (1UL << APSR_Q_Pos) HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode ETH_MACLETR_LPIET_Msk (0xFFFFFUL << ETH_MACLETR_LPIET_Pos) FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos) HSEM_C1ICR_ISC18_Pos (18U) __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 DMA_PBURST_SINGLE ((uint32_t)0x00000000U) SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED HRTIM_EECR1_EE2POL_Pos (8U) USE_HAL_DAC_REGISTER_CALLBACKS 0U USB_OTG_DEACHINT_OEP1INT_Pos (17U) STM32H7xx_HAL_PWR_EX_H  ETH_DMACSR_ETI_Msk (0x1UL << ETH_DMACSR_ETI_Pos) FDCAN_NDAT1_ND31 FDCAN_NDAT1_ND31_Msk EXTI_PR1_PR8_Pos (8U) RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) TPI_ITATBCTR0_ATREADY1_Pos 0U FDCAN_ILS_RF0WL_Msk (0x1UL << FDCAN_ILS_RF0WL_Pos) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk RTC_BKP28R_Pos (0U) RCC_APB1LRSTR_TIM7RST_Pos (5U) RCC_APB2RSTR_SPI4RST_Pos (13U) USART_ICR_CMCF_Pos (17U) HRTIM_EECR1_EE3POL_Pos (14U) __NEWLIB_PATCHLEVEL__ 0 USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) RCC_AHB1RSTR_ADC12RST_Msk (0x1UL << RCC_AHB1RSTR_ADC12RST_Pos) FDCAN_IE_BOE_Pos (25U) HRTIM_BDTUPR_TIMRST2R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST2R_Pos) float HRTIM_SET2R_EXTVNT2 HRTIM_SET2R_EXTVNT2_Msk FLASH_BANK2_BASE (0x08100000UL) ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) TIM_SR_UIF TIM_SR_UIF_Msk EXTI_TARGET_SHIFT 20U TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos) DFSDM_FLTEXMAX_EXMAX_Pos (8U) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE HRTIM_RSTCR_TIMBCMP2 HRTIM_RSTCR_TIMBCMP2_Msk ETH_MMCTIR_TXSCOLGPIS_Pos (14U) RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk EXTI_EMR3_EM72_Pos (8U) HRTIM_MCMP1R_MCMP2R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP2R_Pos) RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk BDRST_BitNumber RCC_BDRST_BIT_NUMBER HRTIM_FLTINR1_FLT2LCK HRTIM_FLTINR1_FLT2LCK_Msk RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) HRTIM_OUTR_POL2_Pos (17U) HRTIM_ADC3R_AD3TAC2_Msk (0x1UL << HRTIM_ADC3R_AD3TAC2_Pos) ETH_MACISR_RXSTSIS_Pos (14U) HRTIM_TIMISR_RST1_Msk (0x1UL << HRTIM_TIMISR_RST1_Pos) MPU_RBAR_REGION_Msk (0xFUL ) USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) HRTIM_ADC2R_AD2TEC3_Msk (0x1UL << HRTIM_ADC2R_AD2TEC3_Pos) RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos) ADC_CDR2_RDATA_ALT_Pos (0U) GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) RCC_APB4RSTR_LPTIM2RST RCC_APB4RSTR_LPTIM2RST_Msk ETH_DMACCATBR_CURTBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATBR_CURTBUFAPTR_Pos) EXTI_EMR3_EM64_Msk (0x1UL << EXTI_EMR3_EM64_Pos) DMA2D_CR_START DMA2D_CR_START_Msk IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(__DETECTION__) (((__DETECTION__) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || ((__DETECTION__) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE)) OB_WDG_SW OB_IWDG_SW HRTIM_ADC1R_AD1TAPER_Msk (0x1UL << HRTIM_ADC1R_AD1TAPER_Pos) HRTIM_CPT1CR_TD1RST HRTIM_CPT1CR_TD1RST_Msk TIM_SR_CC5IF_Pos (16U) SDMMC_CMDTIMEOUT ((uint32_t)5000U) USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) ADC_JDR1_JDATA_10 (0x00000400UL << ADC_JDR1_JDATA_Pos) RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) SAI_xCR2_MUTEVAL_Pos (6U) HRTIM_RSTBR_TIMECMP2_Msk (0x1UL << HRTIM_RSTBR_TIMECMP2_Pos) __need_size_t  RTC_BKP25R RTC_BKP25R_Msk __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL))) __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_CECLPEN) USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) DCMI_CWSIZE_CAPCNT_Pos (0U) SCB_SCR_SLEEPDEEP_Pos 2U I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) HSEM_CR_COREID_Msk (0xFFUL << HSEM_CR_COREID_Pos) RCC_D3AMR_LPTIM3AMEN_Pos (10U) ETH_MACHWF2R_TXCHCNT ETH_MACHWF2R_TXCHCNT_Msk RNG_CR_IE RNG_CR_IE_Msk ETH_MACVTR_ERSVLM_Pos (19U) JPEG_CONFR1_COLORSPACE_Pos (4U) DWT_FUNCTION_EMITRANGE_Pos 5U USB_OTG_GINTSTS_ESUSP_Pos (10U) RCC_D2CCIP2R_USART16SEL_1 (0x2UL << RCC_D2CCIP2R_USART16SEL_Pos) FDCAN_TTOCN_NIG_Pos (12U) EXTI_D3PMR1_MR5_Msk (0x1UL << EXTI_D3PMR1_MR5_Pos) CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) RCC_APB1LRSTR_HDMICECRST_Pos RCC_APB1LRSTR_CECRST_Pos RTC_TAMPCR_TAMPIE_Pos (2U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 SAI_xCR1_MCKDIV_5 (0x20UL << SAI_xCR1_MCKDIV_Pos) RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 FDCANCCU_CWD_WDV_Pos (16U) I2C_NOSTRETCH_DISABLE (0x00000000U) ETH_MACHWF0R_MACADR32SEL_Pos (23U) HSEM_C1IER_ISE19_Pos (19U) ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) RCC_APB4LPENR_LPTIM5LPEN_Pos (12U) SDMMC_STA_RXOVERR_Pos (5U) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk RCC_APB1LRSTR_UART8RST_Msk (0x1UL << RCC_APB1LRSTR_UART8RST_Pos) USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos) IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || ((STRETCH) == I2C_NOSTRETCH_ENABLE)) USB_OTG_HAINTMSK_HAINTM_Pos (0U) HRTIM_RST2R_TIMEVNT2_Msk (0x1UL << HRTIM_RST2R_TIMEVNT2_Pos) JQOVF_EVENT ADC_JQOVF_EVENT __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS DMAMUX_CFR_CSOF0_Pos (0U) FDCAN_ILS_MRAFE_Msk (0x1UL << FDCAN_ILS_MRAFE_Pos) USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk SDMMC_CMD_SD_APP_GET_CER_RN2 ((uint8_t)46U) SDMMC_OCR_ERRORBITS ((uint32_t)0xFDFFE008U) EXTI_D3PMR1_MR10_Msk (0x1UL << EXTI_D3PMR1_MR10_Pos) ETH_DMACIER_NIE ETH_DMACIER_NIE_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) FLASH_CR_DBECCERRIE FLASH_CR_DBECCERRIE_Msk GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) HRTIM_MCR_BRSTDMA_Pos (30U) EXTI_PR1_PR2_Pos (2U) MPU_REGION_SIZE_128MB ((uint8_t)0x1A) EXTI_SWIER1_SWIER13_Msk (0x1UL << EXTI_SWIER1_SWIER13_Pos) HRTIM_RSTCR_TIMDCMP2 HRTIM_RSTCR_TIMDCMP2_Msk _SYS_SIZE_T_H  RCC_APB4ENR_LPTIM2EN_Pos (9U) DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk MDMA_SRC_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_SSIZE) DAC_DHR12LD_DACC1DHR_Pos (4U) HRTIM_RSTER_TIMBCMP4_Pos (24U) SWPMI_IER_RXBERIE_Msk (0x1UL << SWPMI_IER_RXBERIE_Pos) TIM15_AF1_BKCMP2P_Pos (11U) EXTI_EMR2_EM44_Msk (0x1UL << EXTI_EMR2_EM44_Pos) RCC_AHB3LPENR_FLASHLPEN_Pos (8U) SPI_PHASE_2EDGE SPI_CFG2_CPHA __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0) ETH_MACACR_ATSEN0_Msk (0x1UL << ETH_MACACR_ATSEN0_Pos) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ETH_MACMACSSIR_SSINC_Pos (16U) HRTIM_CPT1CR_SWCPT_Pos (0U) RCC_AHB4LPENR_GPIOHLPEN RCC_AHB4LPENR_GPIOHLPEN_Msk SPI_SR_UDR SPI_SR_UDR_Msk SDMMC_CMD_BOOTMODE SDMMC_CMD_BOOTMODE_Msk FLASH_PSIZE_BYTE 0x00000000U EXTI_LINE31 ((uint32_t)0x1F) ETH_MACECR_USP ETH_MACECR_USP_Msk SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk __HAL_RCC_ADC12_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ADC12EN)) EXTI_LINE_6 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x06U) SDMMC_FLAG_CMDSENT SDMMC_STA_CMDSENT UART_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) EXTI_PR1_PR6 EXTI_PR1_PR6_Msk CTRL __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE UART_PRESCALER_DIV12 0x00000006U HRTIM_MCR_SYNC_SRC_0 (0x1UL << HRTIM_MCR_SYNC_SRC_Pos) FPU_IRQn USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) D3PCR1H FMC_BTRx_DATLAT_1 (0x2UL << FMC_BTRx_DATLAT_Pos) ETH_MACPFR_HMC ETH_MACPFR_HMC_Msk RTC_SHIFTR_ADD1S_Pos (31U) D3PCR1L USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) HRTIM_EECR1_EE2FAST_Pos (11U) LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk HRTIM_BDTUPR_TIMDTR_Msk (0x1UL << HRTIM_BDTUPR_TIMDTR_Pos) HAL_SYSCFG_VREFBUF_VoltageScalingConfig __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED EXTI_RTSR1_TR6 EXTI_RTSR1_TR6_Msk ETH_MACIER_PMTIE_Pos (4U) BDMA_CCR_TCIE_Msk (0x1UL << BDMA_CCR_TCIE_Pos) __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE FDCAN_ECR_CEL_Pos (16U) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos) USART_CR1_OVER8 USART_CR1_OVER8_Msk RCC_PLL3VCOWIDE (0x00000000U) FDCAN_DBTP_TDC FDCAN_DBTP_TDC_Msk HRTIM_RST2R_MSTCMP2_Pos (9U) HRTIM_MISR_MCMP2_Pos (1U) SDMMC_MASK_ACKFAILIE_Msk (0x1UL << SDMMC_MASK_ACKFAILIE_Pos) EXTI_EMR1_EM23_Pos (23U) GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) ETH_MACMACSSIR_SSINC ETH_MACMACSSIR_SSINC_Msk HSEM_C1ISR_ISF10_Pos (10U) __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE TIM_OCFAST_DISABLE 0x00000000U RCC_AHB4ENR_BKPRAMEN RCC_AHB4ENR_BKPRAMEN_Msk OPAMP1_BASE (D2_APB1PERIPH_BASE + 0x9000UL) USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk __nosanitizeaddress  __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE __DEC_EVAL_METHOD__ 2 HRTIM_OENR_TE2OEN HRTIM_OENR_TE2OEN_Msk UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE D3PCR2H FDCAN_IE_RF1WE FDCAN_IE_RF1WE_Msk __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) != 0U) D3PCR2L EXTI_EMR1_EM7_Pos (7U) long +4 __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET FDCAN_NDAT2_ND36 FDCAN_NDAT2_ND36_Msk __HAL_RCC_BDMA_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BDMAAMEN) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) QSPI_DATA_2_LINES ((uint32_t)QUADSPI_CCR_DMODE_1) DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) RCC_APB4ENR_LPTIM3EN_Msk (0x1UL << RCC_APB4ENR_LPTIM3EN_Pos) TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 EXTI_RTSR1_TR4_Pos (4U) HRTIM_ODSR_TA1ODS_Msk (0x1UL << HRTIM_ODSR_TA1ODS_Pos) GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) RCC_AHB1ENR_DMA2EN_Pos (1U) DAC_SR_CAL_FLAG1_Pos (14U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING ADC_JDR3_JDATA_29 (0x20000000UL << ADC_JDR3_JDATA_Pos) USB_OTG_GINTSTS_USBRST_Pos (12U) HRTIM_ADC4R_AD4TERST_Pos (31U) USART_CR1_RXNEIE_RXFNEIE_Pos (5U) HRTIM_DTR_DTF_2 (0x004UL << HRTIM_DTR_DTF_Pos) I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) IS_QSPI_ADDRESS_MODE(MODE) (((MODE) == QSPI_ADDRESS_NONE) || ((MODE) == QSPI_ADDRESS_1_LINE) || ((MODE) == QSPI_ADDRESS_2_LINES) || ((MODE) == QSPI_ADDRESS_4_LINES)) FMC_BCRx_MWID_Msk (0x3UL << FMC_BCRx_MWID_Pos) DMAMUX_CSR_SOF12_Pos (12U) D3PCR3H D3PCR3L TPI_FIFO1_ETM_ATVALID_Pos 26U LPTIM_CFGR_CKPOL_Pos (1U) FDCAN_RXF1S_RF1L_Pos (25U) WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) MPU_REGION_SIZE_64KB ((uint8_t)0x0F) RCC_PLL2VCIRANGE_2 RCC_PLLCFGR_PLL2RGE_2 HRTIM_DTR_DTF_3 (0x008UL << HRTIM_DTR_DTF_Pos) DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) DWT_FUNCTION_DATAVMATCH_Pos 8U SWPMI_IER_RIE_Msk (0x1UL << SWPMI_IER_RIE_Pos) HAL_DMAMUX1_SYNC_TIM12_TRGO 7U ETH_DMADSR_TPS_SUSPENDED_Pos (13U) GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) HRTIM_MCR_SYNC_SRC_Pos (14U) FMC_ASYNCHRONOUS_WAIT_DISABLE (0x00000000U) LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos) FMC_SDTRx_TRAS_3 (0x8UL << FMC_SDTRx_TRAS_Pos) RCC_APB1LLPENR_CECLPEN_Pos (27U) RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk HRTIM_EECR2_EE8SRC_0 (0x1UL << HRTIM_EECR2_EE8SRC_Pos) MDMA_CIFCR_CCTCIF_Msk (0x1UL << MDMA_CIFCR_CCTCIF_Pos) I2C_CR2_HEAD10R_Pos (12U) SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) ETH_MACHWF1R_ADDR64_40 (0x1UL << ETH_MACHWF1R_ADDR64_Pos) FDCAN_TOCC_ETOC_Msk (0x1UL << FDCAN_TOCC_ETOC_Pos) RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) __ARM_PCS_VFP 1 DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) IS_TIM_ETRSEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) HRTIM_CPT1CR_TD1RST_Pos (25U) ETH_MACAHR_AE_Pos (31U) ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk __int16_t_defined 1 SDMMC_OCR_ILLEGAL_CMD ((uint32_t)0x00400000U) DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk ADC_JDR4_JDATA_30 (0x40000000UL << ADC_JDR4_JDATA_Pos) ETH_DMACIER_ERIE_Msk (0x1UL << ETH_DMACIER_ERIE_Pos) RTC_ISR_INITS_Pos (4U) ETH_MTLISR_QIS_Msk (0x1UL << ETH_MTLISR_QIS_Pos) __INT32 "l" HRTIM_MICR_SYNC HRTIM_MICR_SYNC_Msk EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) RCC_SPI45CLKSOURCE_PLL2 RCC_D2CCIP1R_SPI45SEL_0 SYSCFG_CFGR_PVDL_Pos (2U) RCC_AHB1RSTR_USB1OTGHSRST RCC_AHB1RSTR_USB1OTGHSRST_Msk DMA_REQUEST_TIM15_CH1 105U _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf) ETH_MACPCSR_RWKPTR ETH_MACPCSR_RWKPTR_Msk UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U FLASH_OPTSR_FZ_IWDG_SDBY_Pos (18U) SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos) D1_AHB1PERIPH_BASE (PERIPH_BASE + 0x12000000UL) HRTIM_TIMISR_O1CPY HRTIM_TIMISR_O1CPY_Msk DMAMUX_RGxCR_GE_Pos (16U) SYSCFG_SwitchState RCC_D3AMR_I2C4AMEN_Pos (7U) EXTI_LINE_36 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) ADC_CALFACT_CALFACT_D_10 (0x400UL << ADC_CALFACT_CALFACT_D_Pos) ETH_MACL3L4CR_L4PEN_Msk (0x1UL << ETH_MACL3L4CR_L4PEN_Pos) SYSCFG_EXTICR4_EXTI15_PJ ((uint32_t)0x00009000) MDMA_CTCR_DINCOS_0 (0x1UL << MDMA_CTCR_DINCOS_Pos) ADC_OFR2_OFFSET2_0 (0x0000001UL << ADC_OFR2_OFFSET2_Pos) DMA2D_BGCOLR_BLUE_Pos (0U) ETH_DMAMR_DA ETH_DMAMR_DA_Msk RTC_CR_WUTE_Pos (10U) RTC_ATAMP_FILTER_ENABLE TAMP_ATCR1_FLTEN RCC_D1CFGR_D1PPRE_1 (0x2UL << RCC_D1CFGR_D1PPRE_Pos) DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE(); __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE(); } while(0u) SDMMC_MASK_BUSYD0ENDIE_Msk (0x1UL << SDMMC_MASK_BUSYD0ENDIE_Pos) HRTIM_SET1R_TIMEVNT9_Pos (20U) DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos) DMAMUX_CFR_CSOF1_Pos (1U) HAL_StatusTypeDef TPI_BASE (0xE0040000UL) FDCAN_TTOST_SYS_Msk (0x3UL << FDCAN_TTOST_SYS_Pos) JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos) SET_BIT(REG,BIT) ((REG) |= (BIT)) IS_RCC_SAI4ACLK(__SOURCE__) (((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PIN)) SAI_xIMR_WCKCFGIE_Pos (2U) HRTIM_ADC4R_AD4TDRST HRTIM_ADC4R_AD4TDRST_Msk MDMA_CCR_PL_0 (0x1UL << MDMA_CCR_PL_Pos) EXTI_D3PMR2_MR52_Pos (20U) ADC_CR_ADEN_Pos (0U) QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos) SPI_CFG2_COMM SPI_CFG2_COMM_Msk RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) GPIO_AF8_UART5 ((uint8_t)0x08) IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 15U)) I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) USART_ICR_IDLECF_Pos (4U) IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) HRTIM_RSTR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTR_TIMBCMP1_Pos) DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) RCC_APB4ENR_VREFEN_Pos (15U) HRTIM_CPT1CR_TA1SET_Pos (12U) MDMA_CESR_TED_Pos (7U) ETH_MACHWF0R_ACTPHYSEL_RMII ETH_MACHWF0R_ACTPHYSEL_RMII_Msk STM32H7xx_HAL_CONF_H  ETH_MACVIR_VLC_NOVLANTAG ((uint32_t)0x00000000) FDCAN_TTILS_GTWS FDCAN_TTILS_GTWS_Msk __SIZE_WIDTH__ 32 RCC_APB1LLPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM12LPEN_Pos) __HAL_RCC_PLL3FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) IS_RCC_STOP_WAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_WAKEUPCLOCK_CSI) || ((SOURCE) == RCC_STOP_WAKEUPCLOCK_HSI)) FDCAN_TTOCF_GEN_Msk (0x1UL << FDCAN_TTOCF_GEN_Pos) __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART4EN) DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos) __INT_MAX__ 0x7fffffff RTC_ATAMP_ASYNCPRES_RTCCLK_64 (TAMP_ATCR1_ATCKSEL_2 | TAMP_ATCR1_ATCKSEL_1) __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) RCC_SYSCLK_DIV8 RCC_D1CFGR_D1CPRE_DIV8 SYSCFG_UR0_BKS_Pos (0U) USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk FMC_BCRx_EXTMOD_Pos (14U) TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos) UART_ADVFEATURE_RXINVERT_INIT 0x00000002U __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOJLPEN) RCC_AHB2LPENR_SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN_Msk RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos) DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk FLASH_PRAR_DMEP FLASH_PRAR_DMEP_Msk FLASH_CRCCR_ADD_SECT FLASH_CRCCR_ADD_SECT_Msk BDMA_FLAG_HT6 ((uint32_t)0x04000000) USE_HAL_FMAC_REGISTER_CALLBACKS 0U __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C2EN) QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk I2C_OAR2_OA2MASK01_Pos (8U) DMA2D_ISR_TEIF_Pos (0U) EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) RTC_OUTPUT_ALARMB RTC_CR_OSEL_1 HRTIM_RSTR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTR_TIMCCMP2_Pos) __CHAR_BIT__ 8 EXTI_IMR3_IM80_Msk (0x1UL << EXTI_IMR3_IM80_Pos) MATH_ERREXCEPT 2 EXTI_IMR2_IM50_Msk (0x1UL << EXTI_IMR2_IM50_Pos) TIM_CR2_CCPC TIM_CR2_CCPC_Msk FDCAN_IR_RF0L FDCAN_IR_RF0L_Msk __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOKRST) FDCANCCU_CCFG_CDIV_Msk (0xFUL << FDCANCCU_CCFG_CDIV_Pos) HRTIM_CHPR_STRPW_1 (0x2UL << HRTIM_CHPR_STRPW_Pos) _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult) TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS RCC_AHB2ENR_D2SRAM1EN RCC_AHB2ENR_SRAM1EN CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos) RCC_CR_PLLON_Pos (24U) MPU_TYPE_DREGION_Pos 8U FDCAN_IE_TCFE_Msk (0x1UL << FDCAN_IE_TCFE_Pos) GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) DMA_REQUEST_TIM5_CH3 57U __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD HSION_BitNumber RCC_HSION_BIT_NUMBER HAL_FLASH_ERROR_RDS FLASH_FLAG_RDSERR __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) == 0U) TIM_DMA_CC4 TIM_DIER_CC4DE USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos) HRTIM_MCNTR_MCNTR_Msk (0xFFFFUL << HRTIM_MCNTR_MCNTR_Pos) RCC_RSR_PINRSTF_Pos (22U) FMC_SDRAM_CMD_SELFREFRESH_MODE (0x00000005U) DBGMCU_APB4FZ1_DBG_IWDG1 DBGMCU_APB4FZ1_DBG_IWDG1_Msk CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) HRTIM_SET1R_EXTVNT6_Pos (26U) FP_SUBNORMAL 3 USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) FLASH_CCR_CLR_RDPERR_Pos (23U) BDMA ((BDMA_TypeDef *) BDMA_BASE) JPEG_CR_IFNFIE_Pos (2U) GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) HSEM_C1ISR_ISF14 HSEM_C1ISR_ISF14_Msk RCC_SPI45CLKSOURCE_D2PCLK1 (0x00000000U) MDMA_DATAALIGN_RIGHT ((uint32_t)0x00000000U) __UFRACT_MIN__ 0.0UR __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE HRTIM_BDTUPR_TIMOUTR_Msk (0x1UL << HRTIM_BDTUPR_TIMOUTR_Pos) DLYB_CFGR_UNIT_4 (0x10UL << DLYB_CFGR_UNIT_Pos) TIM_CCMR2_OC4FE_Pos (10U) EXTI_D2_BASE (EXTI_BASE + 0x00C0UL) __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED LPTIM5_OUT_CLEAR ((uint32_t)0x00000003) __HAL_RCC_TIM15_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM15LPEN) PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos) __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) != 0U) ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) RCC_D3AMR_SAI4AMEN_Msk (0x1UL << RCC_D3AMR_SAI4AMEN_Pos) CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS __HAL_RCC_VREF_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) == 0U) HSEM_C1MISR_MISF18_Msk (0x1UL << HSEM_C1MISR_MISF18_Pos) __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET HRTIM_ADC1R_AD1EEV2_Pos (6U) RCC_PLL2_DIVP RCC_PLLCFGR_DIVP2EN FDCAN_TTIR_SBC FDCAN_TTIR_SBC_Msk __int20 DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk ADC_CFGR2_RSHIFT3_Msk (0x1UL << ADC_CFGR2_RSHIFT3_Pos) WWDG_CR_T WWDG_CR_T_Msk FDCAN_TTIR_ELC_Pos (14U) RCC_PLLCFGR_PLL2FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL2FRACEN_Pos) PWR_CR1_AVDEN_Pos (16U) HRTIM_EECR2_EE6SNS_1 (0x2UL << HRTIM_EECR2_EE6SNS_Pos) __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) != 0U) HRTIM_BMCR_BMPRSC_Msk (0xFUL << HRTIM_BMCR_BMPRSC_Pos) STM32H7xx_HAL_DEF  __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM4RST) TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos) FDCAN_NDAT2_ND62 FDCAN_NDAT2_ND62_Msk HRTIM_BDMUPR_MCR_Pos (0U) ADC_CFGR2_OVSR_6 (0x040UL << ADC_CFGR2_OVSR_Pos) ETH_MACHWF1R_HASHTBLSZ_Pos (24U) __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) ETH_MACCR_S2KP_Msk (0x1UL << ETH_MACCR_S2KP_Pos) FDCAN_TTIR_CER FDCAN_TTIR_CER_Msk HRTIM_RST1R_TIMEVNT9_Msk (0x1UL << HRTIM_RST1R_TIMEVNT9_Pos) HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 RCC_AHB4RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOHRST_Pos) __HAL_PCD_IS_INVALID_INTERRUPT(__HANDLE__) (USB_ReadInterrupts((__HANDLE__)->Instance) == 0U) __HAL_RCC_CSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSION) ADC_CFGR_JQM ADC_CFGR_JQM_Msk HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 SYSCFG_CCCSR_HSLV_Pos (16U) SDMMC_DATABLOCK_SIZE_1024B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3) EXTI_IMR1_IM10_Pos (10U) HRTIM_RST1R_TIMEVNT7 HRTIM_RST1R_TIMEVNT7_Msk EXTI_EMR1_EM2_Pos (2U) UART_FIFOMODE_DISABLE 0x00000000U DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL) HSEM_PROCESSID_MIN (0U) FMC_SDRTR_CRE_Pos (0U) TIM5_AF1_ETRSEL_Msk (0xFUL << TIM5_AF1_ETRSEL_Pos) MDIOS_CR_DPC_Pos (7U) __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI2LPEN) RAMECC_IER_GECCSEIE_Pos (1U) PWR_WKUPEPR_WKUPPUPD3_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD3_Pos) TIM_OSSR_ENABLE TIM_BDTR_OSSR AWD_EVENT ADC_AWD_EVENT FMC_NAND_ECC_DISABLE (0x00000000U) ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) LPTIM_IER_CMPMIE_Pos (0U) RCC_APB4LPENR_SPI6LPEN RCC_APB4LPENR_SPI6LPEN_Msk HRTIM_EECR1_EE3FAST_Msk (0x1UL << HRTIM_EECR1_EE3FAST_Pos) USB_OTG_HOST_CHANNEL_BASE (0x500UL) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE FDCAN_TTILS_SBCS_Msk (0x1UL << FDCAN_TTILS_SBCS_Pos) IS_QSPI_MATCH_MODE(MODE) (((MODE) == QSPI_MATCH_MODE_AND) || ((MODE) == QSPI_MATCH_MODE_OR)) HAL_UART_STATE_BUSY_RX 0x00000022U SPDIFRX_CR_PMSK_Pos (6U) RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk FLASH_ACR_LATENCY_15WS (0x0000000FUL) HRTIM_ODSR_TB1ODS_Msk (0x1UL << HRTIM_ODSR_TB1ODS_Pos) SPI_CFG2_CPHA SPI_CFG2_CPHA_Msk __GCC_HAVE_DWARF2_CFI_ASM 1 GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk HRTIM_SET2R_TIMEVNT6_Pos (17U) BDMA_IFCR_CHTIF3 BDMA_IFCR_CHTIF3_Msk DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY RCC_RTCCLKSOURCE_HSE_DIV20 (0x00014300U) LPUART1_IRQn HRTIM_RST1R_EXTVNT6_Msk (0x1UL << HRTIM_RST1R_EXTVNT6_Pos) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) != 0U) QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos) __HAL_RCC_HRTIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_HRTIMRST) BDMA_CCR_CT BDMA_CCR_CT_Msk __CM_CMSIS_VERSION_MAIN ( 5U) BDMA_IFCR_CTEIF0 BDMA_IFCR_CTEIF0_Msk HRTIM1_TIMB_BASE (HRTIM1_BASE + 0x00000100UL) RTC_ATAMP_8 7u FMC_PATT_ATTHOLD_1 (0x02UL << FMC_PATT_ATTHOLD_Pos) ETH_MACHWF0R_ARPOFFSEL ETH_MACHWF0R_ARPOFFSEL_Msk FLASH_OPTCR_OPTCHANGEERRIE_Msk (0x1UL << FLASH_OPTCR_OPTCHANGEERRIE_Pos) FLASH_CR_PSIZE_Pos (4U) LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk __FLT_RADIX__ 2 RTC_TAMPERPRECHARGEDURATION_4RTCCLK RTC_TAMPCR_TAMPPRCH_1 TIM16_AF1_BKDF1BK2E_Pos (8U) USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) HRTIM_RST2R_EXTVNT10_Pos (30U) BDMA_IFCR_CTEIF3_Pos (15U) ADC_CFGR_RES ADC_CFGR_RES_Msk RCC_CSICFGR_CSITRIM_Msk (0x3FUL << RCC_CSICFGR_CSITRIM_Pos) SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos) ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk HRTIM_SET1R_TIMEVNT1 HRTIM_SET1R_TIMEVNT1_Msk RCC_PLLCKSELR_DIVM1_3 (0x08UL << RCC_PLLCKSELR_DIVM1_Pos) ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) TIM_CR2_OIS5 TIM_CR2_OIS5_Msk PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER CEC_IER_TXUDRIE_Pos (10U) __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART7LPEN) USB_OTG_DOEPINT_NAK_Pos (13U) HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 SYSCFG_EXTICR1_EXTI2_PF ((uint32_t)0x00000500) __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) ADC_JDR2_JDATA_20 (0x00100000UL << ADC_JDR2_JDATA_Pos) HAL_TICK_FREQ_100HZ PWR_WKUPEPR_WKUPPUPD2_Pos (18U) USB_OTG_DIEPMSK_XFRCM_Pos (0U) EXTI_IMR2_IM56_Pos (24U) FMC_BWTRx_ADDHLD_3 (0x8UL << FMC_BWTRx_ADDHLD_Pos) ADC_SMPR1_SMP1_Pos (3U) FMC_SDCRx_SDCLK_0 (0x1UL << FMC_SDCRx_SDCLK_Pos) HRTIM_TIMICR_CMP4C HRTIM_TIMICR_CMP4C_Msk SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) HRTIM_MDIER_MCMP3DE_Pos (18U) CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE JPEG_CR_IFTIE_Pos (1U) USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos) HRTIM_EECR2_EE10SNS_Pos (27U) DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos) APB2RSTR JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos) HRTIM_MCMP1R_MCMP2R_Pos (0U) PCD_SPEED_FULL USBD_FS_SPEED ETH_MACPPSTTNR_TRGTBUSY0_Msk (0x1UL << ETH_MACPPSTTNR_TRGTBUSY0_Pos) ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 ETH_MACCR_DCRS_Msk (0x1UL << ETH_MACCR_DCRS_Pos) EXTI_IMR2_IM49 EXTI_IMR2_IM49_Msk __NO_INLINE__ 1 DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE) RCC_LPTIM1CLKSOURCE_PLL3 RCC_D2CCIP2R_LPTIM1SEL_1 EXTI_EMR1_EM25_Pos (25U) RCC_AHB1RSTR_ETH1MACRST_Pos (15U) FMC_PCR_TCLR_Pos (9U) RCC_D3CCIPR_I2C4SEL_1 (0x2UL << RCC_D3CCIPR_I2C4SEL_Pos) WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) SYSCFG_UR7_SABEG_BANK1_Pos (0U) PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos) __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET MDMA_SRC_INC_DISABLE ((uint32_t)0x00000000U) SCB_AIRCR_VECTRESET_Pos 0U SPI_CRCPOLY_CRCPOLY_Msk (0xFFFFFFFFUL << SPI_CRCPOLY_CRCPOLY_Pos) I2C_TXDR_TXDATA_Pos (0U) FLASH_CR_PGSERRIE_Pos (18U) ETH_MACWTR_WTO_6KB ((uint32_t)0x00000004) HRTIM_TIMICR_RSTC_Pos (13U) RCC_APB4LPENR_COMP12LPEN_Msk (0x1UL << RCC_APB4LPENR_COMP12LPEN_Pos) BDMA_CCR_MSIZE_1 (0x2UL << BDMA_CCR_MSIZE_Pos) ETH_MACIER_RXSTSIE ETH_MACIER_RXSTSIE_Msk GPIO_AF11_MDIOS ((uint8_t)0x0B) __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE UART_CLEAR_RTOF USART_ICR_RTOCF DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) __POSIX_VISIBLE 200809 ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) EXTI_SWIER3_SWI_Msk (0x1DUL << EXTI_SWIER3_SWI_Pos) SYSCFG_EXTICR2_EXTI4_PG ((uint32_t)0x00000006) USB_OTG_HCTSIZ_DPID_Pos (29U) USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) FDCAN_NDAT1_ND30_Msk (0x1UL << FDCAN_NDAT1_ND30_Pos) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk RCC_APB1HRSTR_MDIOSRST_Pos (5U) SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk __need_wint_t SYSCFG_VREFBUF_VOLTAGE_SCALE3 VREFBUF_CSR_VRS_OUT4 RCC_APB1LENR_TIM6EN_Pos (4U) __HAL_RCC_TIM16_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); UNUSED(tmpreg); } while(0) FDCAN_TURCF_ELT_Pos (31U) DBGMCU_CR_DBG_STOPD1_Pos (1U) GPIO_ODR_OD14_Pos (14U) DMAMUX_CFR_CSOF15_Msk (0x1UL << DMAMUX_CFR_CSOF15_Pos) DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE DCMI_IER_FRAME_IE_Pos (0U) RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk JPEG_SR_COF JPEG_SR_COF_Msk _ATFILE_SOURCE HRTIM_ADC1R_AD1TBPER_Msk (0x1UL << HRTIM_ADC1R_AD1TBPER_Pos) DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) LPTIM_CR_RSTARE_Pos (4U) EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) HRTIM_RSTR_CMP4_Msk (0x1UL << HRTIM_RSTR_CMP4_Pos) RCC_FLAG_D1RST ((uint8_t)0x93) EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) RTC_ALRMAR_DU_Pos (24U) TRIGGER_RISING (0x1uL << TRIGGER_MODE_Pos) RCC_APB4ENR_VREFEN RCC_APB4ENR_VREFEN_Msk FDCAN_TTOCF_LDSDL_Msk (0x7UL << FDCAN_TTOCF_LDSDL_Pos) ETH_MTLTQDR_STXSTSF_Pos (20U) HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent DMA_REQUEST_HRTIM_TIMER_B 97U RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE M_LOG2E 1.4426950408889634074 ETH_MAC1USTCR_TIC1USCNTR_Pos (0U) ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) FDCAN_TTIE_SOGE_Msk (0x1UL << FDCAN_TTIE_SOGE_Pos) RTC_TAMPERPRECHARGEDURATION_1RTCCLK 0x00000000u __HAL_RCC_LPTIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN); UNUSED(tmpreg); } while(0) HRTIM_TIMDIER_CPT1IE_Pos (7U) RCC_LPTIM2CLKSOURCE_CLKP (RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_2) HRTIM_MICR_MREP_Pos (4U) RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) OTG_HS_WKUP_IRQn RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) PWR_WKUPEPR_WKUPP3_Pos (10U) BDMA_ISR_TEIF3_Pos (15U) __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) == 0U) TIM8_AF2_BK2CMP1P_Pos (10U) __HAL_RCC_MDMA_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_MDMARST)) I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) MDMA_GISR0_GIF8_Msk (0x1UL << MDMA_GISR0_GIF8_Pos) ETH_MTLRQDR_RRCSTS_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_Pos) DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk ETH_MACHWF0R_TSSTSSEL_EXTERNAL ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) == 0U) HRTIM_SET2R_CMP3 HRTIM_SET2R_CMP3_Msk ADC_SMPR1_SMP8_Pos (24U) TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk GPIO_AF3_LPTIM2 ((uint8_t)0x03) I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) SDMMC_CMD_CMDINDEX_Pos (0U) RCC_FLAG_PLL2RDY ((uint8_t)0x3B) SPDIFRX_DR0_C_Pos (27U) FLASH_SR_CRC_BUSY_Msk (0x1UL << FLASH_SR_CRC_BUSY_Pos) UART_FLAG_TXFT USART_ISR_TXFT __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE)) RCC_PLLCKSELR_DIVM3_5 (0x20UL << RCC_PLLCKSELR_DIVM3_Pos) RCC_HSE_OFF (0x00000000U) __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) ADC3_IRQn HRTIM_RSTR_TIMECMP1 HRTIM_RSTR_TIMECMP1_Msk SPI_DATASIZE_30BIT (0x0000001DUL) USB_OTG_FS_WAKEUP_EXTI_LINE (0x1U << 12) AES_IT_CC CRYP_IT_CC __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL))) FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) SPDIFRX_DR0_V_Pos (25U) GPIO_IDR_ID13_Pos (13U) __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention SPI_IER_UDRIE_Msk (0x1UL << SPI_IER_UDRIE_Pos) ETH_MACTFCR_PLT_MINUS512_Msk (0x5UL << ETH_MACTFCR_PLT_MINUS512_Pos) __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FLASHLPEN)) DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) MDMA_REQUEST_SDMMC1_END_DATA ((uint32_t)0x0000001DU) FDCAN_TTTS_SWTSEL FDCAN_TTTS_SWTSEL_Msk DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT HSEM_C1IER_ISE7_Msk (0x1UL << HSEM_C1IER_ISE7_Pos) DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) D1CorePrescTable DBGMCU_CR_DBG_TRGOEN DBGMCU_CR_DBG_TRGOEN_Msk SWPMI_ISR_TXBEF_Msk (0x1UL << SWPMI_ISR_TXBEF_Pos) EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos) SPI_CR1_CRC33_17_Pos (13U) FDCAN_ILS_RF0LL_Pos (3U) FDCAN_IR_TCF_Pos (10U) ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE FMC_SDRAM_MEM_BUS_WIDTH_16 (0x00000010U) SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk EXTI_IMR3_IM64_Pos (0U) FDCAN_NDAT1_ND6 FDCAN_NDAT1_ND6_Msk RCC_APB1LLPENR_TIM5LPEN_Pos (3U) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE FPU_MVFR0_Single_precision_Pos 4U __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) __HAL_RTC_TAMPER_GET_PRCHRG_DURATION(__HANDLE__) ((uint32_t)(((__HANDLE__)->Instance->TAMPCR) & (RTC_TAMPERPRECHARGEDURATION_MASK))) RCC_APB1LLPENR_SPDIFRXLPEN RCC_APB1LLPENR_SPDIFRXLPEN_Msk USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ITM_LSR_Access_Pos 1U ETH_MTLRQDR_RRCSTS_IDLE ((uint32_t)0x00000000) RAMECC_FAR_FDATAL_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAL_Pos) GPIO_BSRR_BR2_Pos (18U) __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_OPAMPLPEN) ETH_MACTSSR_TSSOVF ETH_MACTSSR_TSSOVF_Msk SDMMC_CMD_DTHOLD_Msk (0x1UL << SDMMC_CMD_DTHOLD_Pos) BDMA_IFCR_CGIF0_Msk (0x1UL << BDMA_IFCR_CGIF0_Pos) RCC_AHB4ENR_GPIOFEN RCC_AHB4ENR_GPIOFEN_Msk HRTIM_TIMCR_PSHPLL_Msk (0x1UL << HRTIM_TIMCR_PSHPLL_Pos) UART_CLEAR_TXFECF USART_ICR_TXFECF I2C_ISR_ALERT I2C_ISR_ALERT_Msk SysTick_CTRL_ENABLE_Msk (1UL ) __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk __HAL_DBGMCU_UnFreeze_TIM4() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM4)) DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) HRTIM_RSTR_TIMCCMP1_Pos (22U) ETH_MACPFR_DBF_Msk (0x1UL << ETH_MACPFR_DBF_Pos) unsigned LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) LPTIM_CFGR_PRELOAD_Pos (22U) PWR_CR3_SCUEN_Msk (0x1UL << PWR_CR3_SCUEN_Pos) DCMI_CR_JPEG_Pos (3U) FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) HRTIM_TIMCR_DACSYNC_Pos (25U) SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos) __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg))) FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk RCC_PLLCFGR_PLL1RGE_0 (0x0UL << RCC_PLLCFGR_PLL1RGE_Pos) __INT_LEAST64_MAX__ 0x7fffffffffffffffLL FDCAN_TTTS_EVTSEL FDCAN_TTTS_EVTSEL_Msk FDCAN_ILS_MRAFE_Pos (17U) IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2)) RCC_PLLCFGR_PLL2FRACEN RCC_PLLCFGR_PLL2FRACEN_Msk DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk HRTIM_FLTINR1_FLT2F_Msk (0xFUL << HRTIM_FLTINR1_FLT2F_Pos) ETH_MACMDIOAR_MOC_RD_Msk (0x3UL << ETH_MACMDIOAR_MOC_RD_Pos) FDCAN_ILS_HPML FDCAN_ILS_HPML_Msk __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) == 0U) ETH_MMCTIR_TXLPITRCIS_Pos (27U) USART_PRESC_PRESCALER USART_PRESC_PRESCALER_Msk DWT_CTRL_CYCCNTENA_Msk (0x1UL ) PWR_PVD_MODE_EVENT_RISING (0x00020001U) HRTIM_ODSR_TC1ODS_Msk (0x1UL << HRTIM_ODSR_TC1ODS_Pos) I2C_CR1_RXDMAEN_Pos (15U) __HAL_FLASH_SET_PSIZE(__PSIZE__,__BANK__) (((__BANK__) == FLASH_BANK_1) ? MODIFY_REG(FLASH->CR1, FLASH_CR_PSIZE, (__PSIZE__)) : MODIFY_REG(FLASH->CR2, FLASH_CR_PSIZE, (__PSIZE__))) __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 __GNUC_MINOR__ 3 HAL_QSPI_ERROR_NONE 0x00000000U RCC_D2CCIP2R_RNGSEL_1 (0x2UL << RCC_D2CCIP2R_RNGSEL_Pos) I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) SPDIFRX_CR_SPDIFEN_Pos (0U) FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) PWR_CR1_ALS_Msk (0x3UL << PWR_CR1_ALS_Pos) HRTIM_ADC2R_AD2MC2_Pos (1U) RCC_CSR_LSIRDY_Pos (1U) DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk SPI_FLAG_RXNE SPI_FLAG_RXP __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE SCB_CSSELR_LEVEL_Pos 1U RTC_ALARMSUBSECONDMASK_SS14_7 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk HRTIM_ADC2R_AD2MC1_Pos (0U) FMC_BCRx_ASYNCWAIT_Pos (15U) CAN_FilterFIFO0 CAN_FILTER_FIFO0 IWDG_SR_PVU_Pos (0U) RCC_PLLCFGR_PLL1RGE RCC_PLLCFGR_PLL1RGE_Msk ETH_DMACTDLAR_TDESLA ETH_DMACTDLAR_TDESLA_Msk HRTIM_MISR_MCMP4_Pos (3U) RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) SPI_SR_RXWNE SPI_SR_RXWNE_Msk __FLT_NORM_MAX__ 3.4028234663852886e+38F __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == 0U) EXTI_PR3_PR84_Msk (0x1UL << EXTI_PR3_PR84_Pos) HRTIM_CPT2CR_TB1RST HRTIM_CPT2CR_TB1RST_Msk USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk DAC_SWTRIGR_SWTRIG2_Pos (1U) MDMA_CTCR_SBURST_2 (0x4UL << MDMA_CTCR_SBURST_Pos) HRTIM_EEFR2_EE7FLTR_3 (0x8UL << HRTIM_EEFR2_EE7FLTR_Pos) FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE GPIO_AF8_SPI6 ((uint8_t)0x08) HRTIM_CHPR_CARDTY_1 (0x2UL << HRTIM_CHPR_CARDTY_Pos) __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) == 0U) USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk SPI_DATASIZE_18BIT (0x00000011UL) SDMMC_ARG_CMDARG_Pos (0U) __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOERST) HRTIM_ADC3R_AD3TDPER_Msk (0x1UL << HRTIM_ADC3R_AD3TDPER_Pos) USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos) __I volatile const EXTI_LINE_83 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x13U) EXTI_RTSR1_TR6_Pos (6U) BDMA_IFCR_CTEIF4_Msk (0x1UL << BDMA_IFCR_CTEIF4_Pos) __flexarr [0] SPDIFRX_CR_DRFMT_Pos (4U) __USQ_IBIT__ 0 FDCAN_NDAT1_ND13 FDCAN_NDAT1_ND13_Msk ETH_MMCRIR_RXLPIUSCIS ETH_MMCRIR_RXLPIUSCIS_Msk HAL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT 3U USB_OTG_PCGCR_STPPCLK_Pos (0U) RCC_APB1LLPENR_SPDIFRXLPEN_Pos (16U) __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE SYSCFG_PWRCR_ODEN_Msk (0x1UL << SYSCFG_PWRCR_ODEN_Pos) FLASH_CR_RDPERRIE FLASH_CR_RDPERRIE_Msk SYSCFG_UR5_MESAD_BANK1_Pos (0U) IS_RCC_SPI123CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PIN)) TIM_TS_ITR11 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) SPI_IT_TXE SPI_IT_TXP HRTIM_FLTINR1_FLT4F_1 (0x2UL << HRTIM_FLTINR1_FLT4F_Pos) RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) PWR_CR3_BYPASS_Pos (0U) EXTI_SWIER1_SWIER8 EXTI_SWIER1_SWIER8_Msk ADC_OFR4_OFFSET4_20 (0x0100000UL << ADC_OFR4_OFFSET4_Pos) MDMA_CTCR_SSIZE_1 (0x2UL << MDMA_CTCR_SSIZE_Pos) HRTIM_RSTR_EXTEVNT5 HRTIM_RSTR_EXTEVNT5_Msk DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI FDCAN_TTOCF_AWL_Msk (0xFFUL << FDCAN_TTOCF_AWL_Pos) RCC_CIER_PLL1RDYIE RCC_CIER_PLL1RDYIE_Msk __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_SWPMILPEN) SPI_CRC_LENGTH_29BIT (0x001C0000UL) USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk ETH_MMCRIR_RXLPIUSCIS_Msk (0x1UL << ETH_MMCRIR_RXLPIUSCIS_Pos) DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk DBGMCU_APB1LFZ1_DBG_TIM5_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM5_Pos) HRTIM_RSTR_EXTEVNT10_Msk (0x1UL << HRTIM_RSTR_EXTEVNT10_Pos) DLYB_CR_SEN DLYB_CR_SEN_Msk DMA_REQUEST_SPI2_TX 40U OB_USER_ST_RAM_SIZE 0x0020U DLYB_CFGR_UNIT_1 (0x02UL << DLYB_CFGR_UNIT_Pos) FDCAN_TTIE_ELCE_Msk (0x1UL << FDCAN_TTIE_ELCE_Pos) TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 ADC_OFR1_OFFSET1_6 (0x0000040UL << ADC_OFR1_OFFSET1_Pos) LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) BDMA_CCR_TEIE_Pos (3U) UART_FLAG_RXFF USART_ISR_RXFF DCMI_MIS_VSYNC_MIS_Pos (3U) RCC_D3AMR_VREFAMEN_Pos (15U) HRTIM_TIMCR_HALF_Msk (0x1UL << HRTIM_TIMCR_HALF_Pos) FDCANCCU_CREL_YEAR FDCANCCU_CREL_YEAR_Msk SYSCFG_UR0_BKS_Msk (0x1UL << SYSCFG_UR0_BKS_Pos) JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos) HSEM_C1ISR_ISF4 HSEM_C1ISR_ISF4_Msk RCC_RTCCLKSOURCE_NO_CLK (0x00000000U) ADC_CFGR2_LSHIFT_Pos (28U) __HAL_RTC_WAKEUPTIMER_EXTID3_ENABLE_EVENT() (EXTI->D3PMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) DCMI_CR_FCRC_0 ((uint32_t)0x00000100U) DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 ETH_MACWTR_PWE_Msk (0x1UL << ETH_MACWTR_PWE_Pos) VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) SDMMC_R6_GENERAL_UNKNOWN_ERROR ((uint32_t)0x00002000U) __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET RCC_D3CCIPR_SAI4BSEL_1 (0x2UL << RCC_D3CCIPR_SAI4BSEL_Pos) DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00U))) >> 8U))) __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM8RST) SWPMI_IER_RDYIE SWPMI_IER_RDYIE_Msk FLASH_CCR_CLR_RDSERR FLASH_CCR_CLR_RDSERR_Msk __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) IS_SDMMC_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDMMC_CLOCK_POWER_SAVE_DISABLE) || ((SAVE) == SDMMC_CLOCK_POWER_SAVE_ENABLE)) USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk EXTI_LINE91 ((uint32_t)0x5B) RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk HSEM_C1IER_ISE2 HSEM_C1IER_ISE2_Msk HRTIM_SET1R_MSTCMP4 HRTIM_SET1R_MSTCMP4_Msk RCC_RTCCLKSOURCE_HSE_DIV15 (0x0000F300U) EXTI_GPIOA 0x00000000U __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET HRTIM_EECR1_EE3SRC_1 (0x2UL << HRTIM_EECR1_EE3SRC_Pos) RCC_APB1LLPENR_USART2LPEN_Pos (17U) _CLOCK_T_ unsigned long RCC_MCO2SOURCE_PLLCLK ((uint32_t)RCC_CFGR_MCO2_0 | RCC_CFGR_MCO2_1) __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_COE)) FMC_PMEM_MEMWAIT_0 (0x01UL << FMC_PMEM_MEMWAIT_Pos) FDCAN_TTILS_TTMIS_Pos (5U) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos) FLASH_FLAG_RDPERR_BANK1 FLASH_SR_RDPERR HRTIM_ADC2R_AD2TBC2_Msk (0x1UL << HRTIM_ADC2R_AD2TBC2_Pos) FDCAN_TTMLM_CSS_Msk (0x3UL << FDCAN_TTMLM_CSS_Pos) HRTIM_IER_FLT5_Msk (0x1UL << HRTIM_IER_FLT5_Pos) EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) TIM16_BASE (D2_APB2PERIPH_BASE + 0x4400UL) RCC_APB1LENR_TIM3EN_Msk (0x1UL << RCC_APB1LENR_TIM3EN_Pos) USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos) RCC_PERIPHCLK_SPI3 RCC_PERIPHCLK_SPI123 RCC_RTCCLKSOURCE_HSE_DIV48 (0x00030300U) __HQ_FBIT__ 15 HRTIM_CPT2CR_SWCPT_Msk (0x1UL << HRTIM_CPT2CR_SWCPT_Pos) IS_RTC_TAMPER_SAMPLING_FREQ(__FREQ__) (((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512) || ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256)) USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) SYSCFG_EXTICR4_EXTI15_PE ((uint32_t)0x00004000) TIM_BDTR_BKP TIM_BDTR_BKP_Msk RTC_ISR_WUTF RTC_ISR_WUTF_Msk HRTIM_CPT1CR_TIMECMP2_Pos (31U) FDCAN_NDAT1_ND12_Msk (0x1UL << FDCAN_NDAT1_ND12_Pos) FDCAN_TXEFS_EFF_Msk (0x1UL << FDCAN_TXEFS_EFF_Pos) ETH_DMACTCR_TPBL_2PBL ((uint32_t)0x00020000) HRTIM_OENR_TD1OEN_Pos (6U) ETH_MACSTNR_TSSS ETH_MACSTNR_TSSS_Msk USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __ATOMIC_RELAXED 0 USB_OTG_GOTGCTL_DBCT_Pos (17U) OPAMP1_CSR_OPAHSM_Msk (0x1UL << OPAMP1_CSR_OPAHSM_Pos) EXTI_FTSR1_TR2_Pos (2U) USART_CR3_NACK_Pos (4U) FDCAN_PSR_TDCV FDCAN_PSR_TDCV_Msk LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE) FLASH_OPTCR_SWAP_BANK FLASH_OPTCR_SWAP_BANK_Msk __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN); UNUSED(tmpreg); } while(0) __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET SYSCFG_UR5_WRPN_BANK1_Pos (16U) PWR_WKUPEPR_WKUPPUPD2_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD2_Pos) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk FDCAN_RXF1A_F1AI_Pos (0U) FMC_PMEM_MEMSET_7 (0x80UL << FMC_PMEM_MEMSET_Pos) RCC_APB1HRSTR_FDCANRST_Pos (8U) HRTIM_ODSR_TD1ODS_Msk (0x1UL << HRTIM_ODSR_TD1ODS_Pos) COMP_CFGRx_EN_Msk (0x1UL << COMP_CFGRx_EN_Pos) EXTI_PR1_PR19 EXTI_PR1_PR19_Msk EXTI_PR1_PR20 EXTI_PR1_PR20_Msk RCC_APB1LENR_SPI2EN RCC_APB1LENR_SPI2EN_Msk RCC_AHB4LPENR_ADC3LPEN RCC_AHB4LPENR_ADC3LPEN_Msk USB_OTG_GINTSTS_RXFLVL_Pos (4U) HRTIM_BMTRGR_SW HRTIM_BMTRGR_SW_Msk _GCC_WRAP_STDINT_H  IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE HSEM_C1ICR_ISC1 HSEM_C1ICR_ISC1_Msk ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk DMA_REQUEST_TIM3_CH4 26U TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3]) HRTIM_RST2R_MSTCMP3_Pos (10U) HRTIM_CPT2CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP1_Pos) GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) BDMA_IFCR_CGIF3 BDMA_IFCR_CGIF3_Msk PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING DLYB_SDMMC1 ((DLYB_TypeDef *) DLYB_SDMMC1_BASE) DMA_REQUEST_DCMI 75U ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) __need_NULL SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) UART_PRESCALER_DIV256 0x0000000BU USB_OTG_MAX_EP0_SIZE 64U ADC_CR_ADCALLIN_Msk (0x1UL << ADC_CR_ADCALLIN_Pos) HRTIM_SET2R_EXTVNT9 HRTIM_SET2R_EXTVNT9_Msk HSEM_C1ICR_ISC8_Msk (0x1UL << HSEM_C1ICR_ISC8_Pos) EXTI_IMR2_IM56 EXTI_IMR2_IM56_Msk __HAL_RTC_ALARM_EXTI_GET_FLAG() (EXTI_D1->PR1 & RTC_EXTI_LINE_ALARM_EVENT) ETH_MACMDIOAR_CR_DIV16AR_Pos (9U) USB_OTG_GUSBCFG_ULPIAR_Pos (18U) __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE HRTIM_SET2R_CMP4_Msk (0x1UL << HRTIM_SET2R_CMP4_Pos) EXTI_PR1_PR15 EXTI_PR1_PR15_Msk IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59u) RCC_APB2RSTR_HRTIMRST_Msk (0x1UL << RCC_APB2RSTR_HRTIMRST_Pos) ETH_MACTSCR_TSUPDT_Msk (0x1UL << ETH_MACTSCR_TSUPDT_Pos) ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk SDMMC_CMD_CPSMEN_Pos (12U) LTDC_FLAG_TE LTDC_ISR_TERRIF HSEM_C1MISR_MISF16 HSEM_C1MISR_MISF16_Msk EXTI_D3PMR1_MR15 EXTI_D3PMR1_MR15_Msk IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1U) && ((__LATENCY__) <= 17U)) ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U EXTI_PR1_PR13 EXTI_PR1_PR13_Msk CR_PLLSAION_BB RCC_CR_PLLSAION_BB ETH_MACECR_GPSL ETH_MACECR_GPSL_Msk ADC_JDR2_JDATA_2 (0x00000004UL << ADC_JDR2_JDATA_Pos) __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos) DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) SCB_CACR_SIWT_Msk (1UL ) FMC_IT_REFRESH_ERROR (0x00004000U) RCC_APB1HLPENR_MDIOSLPEN_Pos (5U) FDCAN_TXEFA_EFAI_Msk (0x1FUL << FDCAN_TXEFA_EFAI_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE OB_PCROP_RDP_ERASE FLASH_PRAR_DMEP RCC_PERIPHCLK_I2C3 RCC_PERIPHCLK_I2C123 HAL_GetREVID USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) HRTIM_TIMISR_CMP1_Msk (0x1UL << HRTIM_TIMISR_CMP1_Pos) RCC_APB1HLPENR_CRSLPEN_Pos (1U) FDCAN_IE_TSWE_Msk (0x1UL << FDCAN_IE_TSWE_Pos) SWPMI_ISR_RDYF_Pos (11U) QUADSPI_CR_FTIE_Pos (18U) EXTI_PR1_PR11 EXTI_PR1_PR11_Msk SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos) __INT32_TYPE__ long int __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) != 0U) OPAMP1_CSR_VPSEL OPAMP1_CSR_VPSEL_Msk __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) != 0U) OPAMP2_CSR_OPAEN_Pos (0U) ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) MDMA_CISR_CRQA_Msk (0x1UL << MDMA_CISR_CRQA_Pos) PWR_WAKEUP_PIN5 PWR_WKUPEPR_WKUPEN5 DMAMUX2_RequestGenerator1_BASE (DMAMUX2_BASE + 0x0104UL) RCC_RTCCLKSOURCE_HSE_DIV36 (0x00024300U) FLASH_FLAG_CRCRDERR_BANK1 FLASH_SR_CRCRDERR DMAMUX_CFR_CSOF3_Pos (3U) RCC_AHB4RSTR_GPIOBRST_Pos (1U) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ETH_MACECR_USP_Msk (0x1UL << ETH_MACECR_USP_Pos) RCC_PLL2VCIRANGE_1 RCC_PLLCFGR_PLL2RGE_1 __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM3LPEN) RCC_D2CCIP1R_SAI23SEL_2 (0x4UL << RCC_D2CCIP1R_SAI23SEL_Pos) ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) I2C_ISR_DIR_Pos (16U) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) HSEM_C1ISR_ISF20_Msk (0x1UL << HSEM_C1ISR_ISF20_Pos) HAL_CRC_LENGTH_7B 7U EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) FMC_BCRx_BURSTEN FMC_BCRx_BURSTEN_Msk DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos (9U) ETH_MACTSSR_TSTRGTERR0 ETH_MACTSSR_TSTRGTERR0_Msk RCC_USART1CLKSOURCE_HSI RCC_USART16CLKSOURCE_HSI JPEG_SR_OFTF JPEG_SR_OFTF_Msk __HAL_RCC_ETH1MAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1MACLPEN)) WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) SYSCFG_UR13_SDRS SYSCFG_UR13_SDRS_Msk RCC_SPI4CLKSOURCE_PLL3 RCC_SPI45CLKSOURCE_PLL3 IS_LTDC_LAYER(__LAYER__) ((__LAYER__) < MAX_LAYER) TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk D2_AHBSRAM_BASE (0x30000000UL) HRTIM_TIMICR_REPC_Msk (0x1UL << HRTIM_TIMICR_REPC_Pos) GPIO_AF0_SWJ ((uint8_t)0x00) USART_ISR_IDLE USART_ISR_IDLE_Msk MDMA_CISR_BRTIF_Pos (2U) SCB_CPUID_VARIANT_Pos 20U IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16UL) HRTIM_BDTUPR_TIMDTR_Pos (10U) IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE)) __ARM_FEATURE_CDE FMC_SDRAM_MEM_BUS_WIDTH_8 (0x00000000U) HRTIM_TIMDIER_SET1IE HRTIM_TIMDIER_SET1IE_Msk __HAL_PCD_CLEAR_FLAG(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->GINTSTS) &= (__INTERRUPT__)) HAL_FLASH_ERROR_DBECC_BANK1 FLASH_FLAG_DBECCERR_BANK1 GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk TIM_SR_TIF TIM_SR_TIF_Msk EXTI_EMR2_EM48 EXTI_EMR2_EM48_Msk HAL_FLASH_ERROR_INC FLASH_FLAG_INCERR RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos) HRTIM_ADC4R_AD4TBPER_Pos (17U) TIM_SR_CC4IF TIM_SR_CC4IF_Msk __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE SAI_xFRCR_FSPOL_Pos (17U) DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk HSEM_C1MISR_MISF25_Pos (25U) ETH_MACPOCR_APDREQEN_Pos (2U) ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U DMA2D_FGPFCCR_ALPHA_Pos (24U) __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE GPIO_ODR_OD10_Pos (10U) EXTI_FTSR1_TR20_Pos (20U) FMC_BCRx_MTYP FMC_BCRx_MTYP_Msk RTC_BKP_DR18 0x12u __HAL_RTC_TAMPER1_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP1E)) HRTIM_EECR1_EE1SNS_1 (0x2UL << HRTIM_EECR1_EE1SNS_Pos) EXTI_FTSR1_TR3 EXTI_FTSR1_TR3_Msk ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) EXTI_EMR1_EM4_Pos (4U) HAL_SD_ERROR_CARD_ECC_FAILED SDMMC_ERROR_CARD_ECC_FAILED STM32H7xx_LL_USB_H  FDCAN_RXESC_F1DS FDCAN_RXESC_F1DS_Msk RCC_USART3CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 HRTIM_RST2R_TIMEVNT2_Pos (13U) SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos) IS_RCC_SPI45CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI45CLKSOURCE_D2PCLK1) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSE)) __HAL_RCC_D2SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN)) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk HSEM_C1MISR_MISF23_Msk (0x1UL << HSEM_C1MISR_MISF23_Pos) RCC_APB2ENR_SAI3EN_Msk (0x1UL << RCC_APB2ENR_SAI3EN_Pos) ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) EXTI_IMR1_IM24_Pos (24U) __FMC_NAND_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR &= ~(__INTERRUPT__)) WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) __INT8_TYPE__ signed char RCC_AHB3ENR_JPGDECEN_Msk (0x1UL << RCC_AHB3ENR_JPGDECEN_Pos) SCB_SHCSR_MEMFAULTENA_Pos 16U RCC_APB1LLPENR_I2C2LPEN_Pos (22U) HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 ADC_CR_JADSTART_Pos (3U) OPAMP2_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETP_Pos) FLASH_CR_PGSERRIE FLASH_CR_PGSERRIE_Msk HRTIM_BDTUPR_TIMCNT_Pos (3U) __HAL_RCC_MDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) == 0U) IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE RCC_AHB4RSTR_GPIOARST_Msk (0x1UL << RCC_AHB4RSTR_GPIOARST_Pos) FLASH_SECTOR_4 4U GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) SDMMC_CMD_ERASE_GRP_START ((uint8_t)35U) RCC_D2CFGR_D2PPRE1_DIV16 RCC_D2CFGR_D2PPRE1_DIV16_Msk ETH_MACTSSR_ATSNS ETH_MACTSSR_ATSNS_Msk ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk __HAL_RCC_TIM16_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM16RST) HRTIM_TIMCR_CK_PSC_1 (0x2UL << HRTIM_TIMCR_CK_PSC_Pos) __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) __HAL_DBGMCU_FREEZE_LPTIM2() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM2)) __FMC_ENABLE() (FMC_Bank1_R->BTCR[0] |= FMC_BCR1_FMCEN) ETH_DMADSR_TPS_READING_Pos (12U) FLASH_ACR_LATENCY_11WS (0x0000000BUL) HRTIM_ADC3R_AD3MC2_Msk (0x1UL << HRTIM_ADC3R_AD3MC2_Pos) ETH_MACL3A3R_L3A3 ETH_MACL3A3R_L3A3_Msk SAI_xCR2_COMP SAI_xCR2_COMP_Msk FDCAN_TTIR_TXU FDCAN_TTIR_TXU_Msk EXTI_IMR2_IM61_Msk (0x1UL << EXTI_IMR2_IM61_Pos) ETH_MACTSCR_TXTSSTSM_Msk (0x1UL << ETH_MACTSCR_TXTSSTSM_Pos) SYSCFG_PMCR_I2C3_FMP_Pos (2U) SDMMC_FLAG_DHOLD SDMMC_STA_DHOLD HSEM_C1ICR_ISC15_Pos (15U) SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk RTC_DR_YU_Pos (16U) EXTI_EMR2_EM54_Pos (22U) FLASH_FLAG_CRCEND_BANK2 (FLASH_SR_CRCEND | 0x80000000U) HRTIM_CPT2CR_EXEV9CPT HRTIM_CPT2CR_EXEV9CPT_Msk FDCAN_TTLGT_LT_Msk (0xFFFFUL << FDCAN_TTLGT_LT_Pos) __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS TIM_DMABase_OR2 TIM_DMABASE_OR2 DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) HRTIM_RSTR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTR_TIMCCMP4_Pos) RCC_AHB4RSTR_GPIOIRST_Pos (8U) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT HRTIM_ADC3R_AD3TCC3 HRTIM_ADC3R_AD3TCC3_Msk TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) ETH_MACVTR_EIVLRXS ETH_MACVTR_EIVLRXS_Msk SCB_SHCSR_PENDSVACT_Pos 10U GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) __HAL_RCC_APB1L_RELEASE_RESET() (RCC->APB1LRSTR = 0x00U) RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk HRTIM_TIMISR_RST1 HRTIM_TIMISR_RST1_Msk UART_CLEAR_CTSF USART_ICR_CTSCF IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) HRTIM_BMTRGR_TBRST HRTIM_BMTRGR_TBRST_Msk RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) FDCAN_DBTP_DTSEG2 FDCAN_DBTP_DTSEG2_Msk ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos) HRTIM_BMCR_BMOM_Msk (0x1UL << HRTIM_BMCR_BMOM_Pos) __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOILPEN) FMC_PMEM_MEMSET_0 (0x01UL << FMC_PMEM_MEMSET_Pos) SPI_SR_TXC SPI_SR_TXC_Msk SDMMC_FLAG_SDIOIT SDMMC_STA_SDIOIT __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) HRTIM_CR1_ADC3USRC_2 (0x4UL << HRTIM_CR1_ADC3USRC_Pos) TIM_DMABASE_AF1 0x00000018U HSEM_C1IER_ISE6_Msk (0x1UL << HSEM_C1IER_ISE6_Pos) RTC_BKP10R_Pos (0U) PWR_FLAG_VBATH (0x16U) USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk RCC_APB3LPENR_WWDG1LPEN_Msk (0x1UL << RCC_APB3LPENR_WWDG1LPEN_Pos) TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 ADC_JDR1_JDATA_12 (0x00001000UL << ADC_JDR1_JDATA_Pos) USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) __HAL_SD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SD_STATE_RESET) __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) GPIO_AF2_TIM4 ((uint8_t)0x02) RCC_APB4_DIV2 RCC_D3CFGR_D3PPRE_DIV2 SWPMI_ISR_TXUNRF_Msk (0x1UL << SWPMI_ISR_TXUNRF_Pos) __UINT32_TYPE__ long unsigned int FDCANCCU_IR_CWE_Msk (0x1UL << FDCANCCU_IR_CWE_Pos) EXTI_SWIER1_SWIER2_Pos (2U) HSEM_C1ISR_ISF11_Msk (0x1UL << HSEM_C1ISR_ISF11_Pos) __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE CM_RGB888 DMA2D_INPUT_RGB888 ETH_MACVTR_EIVLRXS_Pos (31U) HRTIM_MCMP1R_MCMP2R HRTIM_MCMP1R_MCMP2R_Msk DMAMUX_RGCFR_COF4 DMAMUX_RGCFR_COF4_Msk TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL I2C_ISR_ADDCODE_Pos (17U) CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos) RTC_BKP15R RTC_BKP15R_Msk __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk ADC_JDR1_JDATA_0 (0x00000001UL << ADC_JDR1_JDATA_Pos) SWPMI_RFL_RFL_Pos (0U) ETH_DMADSR_RPS_FETCHING ETH_DMADSR_RPS_FETCHING_Msk HSEM_C1IER_ISE18 HSEM_C1IER_ISE18_Msk __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE SYSCFG_EXTICR1_EXTI0_PE ((uint32_t)0x00000004) RCC_APB1LLPENR_I2C3LPEN_Pos (23U) UART_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 FMC_PATT_ATTHOLD_4 (0x10UL << FMC_PATT_ATTHOLD_Pos) APB1LFZ1 CEC_IER_BREIE_Pos (3U) RCC_APB1LRSTR_UART8RST_Pos (31U) HRTIM_ADC3R_AD3TAC3_Msk (0x1UL << HRTIM_ADC3R_AD3TAC3_Pos) SPI_BAUDRATEPRESCALER_64 (0x50000000UL) RTC_ALARMSUBSECONDMASK_SS14_2 RTC_ALRMASSR_MASKSS_1 __HAL_SYSCFG_BREAK_AXISRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML) ETH_MACIVIR_CSVL_Msk (0x1UL << ETH_MACIVIR_CSVL_Pos) RTC_ATAMP_INTERRUPT_DISABLE 0u ETH_DMACRCR_RPF_Pos (31U) EXTI_EVENT_PRESENCE_MASK (EXTI_EVENT) D1_AXIFLASH_BASE (0x08000000UL) HRTIM_ADC2R_AD2TEC4_Msk (0x1UL << HRTIM_ADC2R_AD2TEC4_Pos) OPAMP1_CSR_CALON OPAMP1_CSR_CALON_Msk RTC_TR_HT RTC_TR_HT_Msk HRTIM_ICR_FLT3C HRTIM_ICR_FLT3C_Msk SCB_DFSR_EXTERNAL_Pos 4U RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1) USART_CR1_PCE_Pos (10U) TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) RCC_AHB3LPENR_DTCM1LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM1LPEN_Pos) HRTIM_ODSR_TE1ODS_Msk (0x1UL << HRTIM_ODSR_TE1ODS_Pos) HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR __HAL_RCC_MDMA_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) != 0U) RCC_APB1LENR_UART7EN RCC_APB1LENR_UART7EN_Msk PWR_CR3_USBREGEN PWR_CR3_USBREGEN_Msk HRTIM_EEFR2_EE8FLTR_Msk (0xFUL << HRTIM_EEFR2_EE8FLTR_Pos) RCC_RTCCLKSOURCE_HSE_DIV22 (0x00016300U) RTC_TR_HT_Pos (20U) HRTIM_BMCR_BMSTAT_Pos (31U) SYSCFG_EXTICR3_EXTI8_PI ((uint32_t)0x00000008) SYSCFG_EXTICR3_EXTI11_Pos (12U) LTDC_ALPHA LTDC_LxCACR_CONSTA FDCAN_IE_DRXE_Msk (0x1UL << FDCAN_IE_DRXE_Pos) HRTIM_SET1R_CMP3 HRTIM_SET1R_CMP3_Msk GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos) SPI_IER_TXTFIE SPI_IER_TXTFIE_Msk RCC_APB1LENR_TIM6EN_Msk (0x1UL << RCC_APB1LENR_TIM6EN_Pos) RTC_ALARMMASK_DATEWEEKDAY RTC_ALRMAR_MSK4 FDCAN_TTOCN_TTIE_Pos (8U) UART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME HSEM_C1ICR_ISC17 HSEM_C1ICR_ISC17_Msk EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk TIM_DIER_UDE TIM_DIER_UDE_Msk HRTIM_TIMDIER_CMP2DE_Msk (0x1UL << HRTIM_TIMDIER_CMP2DE_Pos) DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) ADC_CR_LINCALRDYW3_Msk (0x1UL << ADC_CR_LINCALRDYW3_Pos) RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) FDCAN_TTIR_GTD FDCAN_TTIR_GTD_Msk SYSCFG_UR13_D1SBRST SYSCFG_UR13_D1SBRST_Msk RTC_TAMPER_ALL (RTC_TAMPER_1 | RTC_TAMPER_2 | RTC_TAMPER_3) __THUMB_INTERWORK__ 1 FDCAN_TXBCR_CR FDCAN_TXBCR_CR_Msk RCC_AHB4LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIODLPEN_Pos) TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) FDCAN_ILS_ARAE FDCAN_ILS_ARAE_Msk RCC_PLL3_DIVQ RCC_PLLCFGR_DIVQ3EN DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) __HAL_RCC_GET_SAI23_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL))) HRTIM_BDMUPR_MCMP2 HRTIM_BDMUPR_MCMP2_Msk USART_RDR_RDR_Pos (0U) RCC_CSICFGR_CSICAL_Msk (0xFFUL << RCC_CSICFGR_CSICAL_Pos) MDMA_CBNDTR_BRDUM_Pos (19U) GPIO_AFRH_AFSEL10_Pos (8U) DMA_REQUEST_TIM8_COM 53U HRTIM_DTR_DTPRSC_1 (0x2UL << HRTIM_DTR_DTPRSC_Pos) RCC_RTCCLKSOURCE_HSE_DIV9 (0x00009300U) OTG_HS_IRQn SDMMC_STA_IDMABTC_Pos (28U) USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HRTIM_EECR2_EE7SRC_0 (0x1UL << HRTIM_EECR2_EE7SRC_Pos) RCC_CRS_SYNC_SOURCE_USB2 (CRS_CFGR_SYNCSRC_1|CRS_CFGR_SYNCSRC_0) DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk EXTI_IMR3_IM76 EXTI_IMR3_IM76_Msk RCC_AHB1LPENR_USB2OTGFSLPEN RCC_AHB1LPENR_USB2OTGFSLPEN_Msk LTDC_PIXEL_FORMAT_ARGB8888 0x00000000U HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop RCC_D2CCIP1R_SPI123SEL_2 (0x4UL << RCC_D2CCIP1R_SPI123SEL_Pos) HRTIM_ADC3R_AD3TAC2_Pos (10U) RTC_ALRMAR_ST_Pos (4U) GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) BDMA_CCR_HTIE BDMA_CCR_HTIE_Msk PWR_WAKEUP_PIN5_HIGH PWR_WKUPEPR_WKUPEN5 RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk FMC_BTRx_ACCMOD_Pos (28U) EXTI_PR1_PR17 EXTI_PR1_PR17_Msk __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_LPTIM1)) __HAL_RCC_UART4_CONFIG __HAL_RCC_USART234578_CONFIG HRTIM_CPT2CR_TC1RST_Pos (21U) RCC_AHB4ENR_GPIOIEN_Pos (8U) PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos) DBGMCU_CR_DBG_TRGOEN_Msk (0x1UL << DBGMCU_CR_DBG_TRGOEN_Pos) __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 GPIO_IDR_ID6 GPIO_IDR_ID6_Msk SDMMC_MASK_IDMABTCIE_Pos (28U) ETH_MTLRQOMR_RTC_Msk (0x3UL << ETH_MTLRQOMR_RTC_Pos) __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) SPI_CR2_TSER SPI_CR2_TSER_Msk EXTI_ClearSrc __HAL_ADC_SMPR2 ADC_SMPR2 SDMMC_FLAG_DBCKEND SDMMC_STA_DBCKEND SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk SDMMC_MASK_ACKTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_ACKTIMEOUTIE_Pos) SYSCFG_EXTICR1_EXTI3_PC ((uint32_t)0x00002000) UART5 ((USART_TypeDef *) UART5_BASE) DLYB_CFGR_LNG_0 (0x001UL << DLYB_CFGR_LNG_Pos) ETH_DMADSR_TPS_TIMESTAMP_WR ETH_DMADSR_TPS_TIMESTAMP_WR_Msk EXTI_RTSR2_TR_Pos (17U) TIM_TIM8_TI1_COMP2 TIM_TISEL_TI1SEL_0 USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) FPU_FPCCR_MONRDY_Pos 8U RTC_DR_WDU_Pos (13U) __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI_D1->IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE2) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE3)) HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) HSEM_C1IER_ISE23_Msk (0x1UL << HSEM_C1IER_ISE23_Pos) ETH_MACDR_TFCSTS_TRASFERIP_Msk (0x3UL << ETH_MACDR_TFCSTS_TRASFERIP_Pos) OPAMP_CSR_CALSEL_Msk (0x3UL << OPAMP_CSR_CALSEL_Pos) STS_DATA_UPDT 2U GPIO_PUPDR_PUPD13_Pos (26U) HAL_SD_CARD_RECEIVING 0x00000006U I2C_OA2_MASK06 ((uint8_t)0x06U) RCC_AHB3LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_AHB3LPENR_SDMMC1LPEN_Pos) SCB_AHBPCR_EN_Msk (1UL ) TIM_CCER_CC3NE_Pos (10U) TIM1_AF2_BK2CMP1P TIM1_AF2_BK2CMP1P_Msk TIM17_AF1_BKDF1BK2E TIM17_AF1_BKDF1BK2E_Msk DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK HAL_DMAMUX_SYNC_FALLING DMAMUX_CxCR_SPOL_1 RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) __SDMMC_START_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTART) LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk EXTI_PR1_PR6_Pos (6U) RCC_FLAG_IWDG1RST ((uint8_t)0x9A) SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk HRTIM_CPT1CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV3CPT_Pos) __HAL_RCC_SPI5_CONFIG __HAL_RCC_SPI45_CONFIG DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) MPU_RASR_ENABLE_Msk (1UL ) RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk HRTIM_ADC1R_AD1TBRST_Pos (19U) USART_CR1_RXFFIE USART_CR1_RXFFIE_Msk QUADSPI_SR_FTF_Pos (2U) SCB_ICSR_VECTACTIVE_Pos 0U __null_sentinel __attribute__((__sentinel__)) EXTI_EMR2_EM50_Pos (18U) ADC_IER_JEOCIE_Pos (5U) FMC_MEMORY_TYPE_PSRAM (0x00000004U) __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET RCC_AHB3LPENR_AXISRAMLPEN_Msk (0x1UL << RCC_AHB3LPENR_AXISRAMLPEN_Pos) EXTI_EMR3_EM68 EXTI_EMR3_EM68_Msk EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) AES_IT_ERR CRYP_IT_ERR HRTIM_ADC4R_AD4TCRST_Pos (22U) __HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) != 0U) EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos) TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) SDMMC_CMD_SET_REL_ADDR ((uint8_t)3U) SYSCFG_EXTICR4_EXTI12_PI ((uint32_t)0x00000008) __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) == 0U) EXTI_SWIER1_SWIER3_Msk (0x1UL << EXTI_SWIER1_SWIER3_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos) CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) USB_OTG_HCINTMSK_TXERRM_Pos (7U) DMA2D_FGCOLR_BLUE_Pos (0U) COMP_CFGRx_INPSEL_Msk (0x1UL << COMP_CFGRx_INPSEL_Pos) HRTIM_CHPR_CARDTY_2 (0x4UL << HRTIM_CHPR_CARDTY_Pos) DMA_FLAG_DMEIF1_5 ((uint32_t)0x00000100U) EXTI_SWIER1_SWIER14_Msk (0x1UL << EXTI_SWIER1_SWIER14_Pos) DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) ETH_MACTSCR_TSENMACADDR_Msk (0x1UL << ETH_MACTSCR_TSENMACADDR_Pos) SWPMI_ISR_RXBERF_Msk (0x1UL << SWPMI_ISR_RXBERF_Pos) SPDIFRX_IFCR_SYNCDCF_Pos (5U) QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos) __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) FDCANCCU_CREL_MON FDCANCCU_CREL_MON_Msk DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) HRTIM_MISR_MCMP4 HRTIM_MISR_MCMP4_Msk ETH_MACTFCR_FCB ETH_MACTFCR_FCB_Msk __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE SDMMC_FLAG_DCRCFAIL SDMMC_STA_DCRCFAIL ADC_CFGR2_LSHIFT_0 (0x1UL << ADC_CFGR2_LSHIFT_Pos) IS_NVIC_DEVICE_IRQ(IRQ) (((int32_t)IRQ) >= 0x00) EXTI_D3PCR1H_PCS21_Msk (0x3UL << EXTI_D3PCR1H_PCS21_Pos) USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) GPIO_AF10_SAI2 ((uint8_t)0x0A) SDMMC_DCTRL_BOOTACKEN_Pos (12U) SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk ETH_MACTSSR_AUXTSTRIG ETH_MACTSSR_AUXTSTRIG_Msk DMA_SxCR_PFCTRL_Pos (5U) RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk __SIG_ATOMIC_MAX__ 0x7fffffff ETH_MACAHR_MACAH_Msk (0xFFFFUL << ETH_MACAHR_MACAH_Pos) __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE __HAL_RCC_I2C1_CONFIG __HAL_RCC_I2C123_CONFIG __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C1LPEN) SAI_PDMDLY_DLYM2L_Msk (0x7UL << SAI_PDMDLY_DLYM2L_Pos) DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos) ETH_MACTSSR_TXTSSIS_Msk (0x1UL << ETH_MACTSSR_TXTSSIS_Pos) HSEM_R_COREID HSEM_R_COREID_Msk RCC_D1CFGR_D1CPRE_1 (0x2UL << RCC_D1CFGR_D1CPRE_Pos) USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk __ARMEL__ 1 JPEG_CONFR5_QT_Pos (2U) TIM16_AF1_BKINP_Pos (9U) RCC_D1CCIPR_CKPERSEL_0 (0x1UL << RCC_D1CCIPR_CKPERSEL_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM5RST) FLASH_CR_SNB_Pos (8U) RCC_APB1LLPENR_DAC12LPEN RCC_APB1LLPENR_DAC12LPEN_Msk __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) FMC_SDTRx_TRCD FMC_SDTRx_TRCD_Msk OPAMP1_CSR_VPSEL_Pos (2U) RCC_APB1LRSTR_TIM4RST_Msk (0x1UL << RCC_APB1LRSTR_TIM4RST_Pos) SPI_IER_EOTIE_Pos (3U) HRTIM_CPT1CR_TE1SET HRTIM_CPT1CR_TE1SET_Msk CRS_ISR_FECAP_Pos (16U) SDMMC_ICR_DABORTC SDMMC_ICR_DABORTC_Msk __ARM_SIZEOF_MINIMAL_ENUM 1 FDCAN_RXF1A_F1AI FDCAN_RXF1A_F1AI_Msk FMC_WRITE_FIFO_DISABLE FMC_BCR1_WFDIS RCC_PLLDIV_2 RCC_PLL_DIV2 FMC_PMEM_MEMSET_6 (0x40UL << FMC_PMEM_MEMSET_Pos) HRTIM_CMP3R_CMP3R_Pos (0U) __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET RCC_AHB4ENR_GPIOCEN RCC_AHB4ENR_GPIOCEN_Msk TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) ETH_MACTSECNR_TSEC_Pos (0U) RCC_APB1LENR_TIM13EN RCC_APB1LENR_TIM13EN_Msk HRTIM_CR2_TESWU_Msk (0x1UL << HRTIM_CR2_TESWU_Pos) SYSCFG_EXTICR2_EXTI7_PH ((uint32_t)0x00007000) HRTIM_MCR_BRSTDMA_1 (0x2UL << HRTIM_MCR_BRSTDMA_Pos) SD_CONTEXT_READ_MULTIPLE_BLOCK ((uint32_t)0x00000002U) MDMA_CCR_WEX_Msk (0x1UL << MDMA_CCR_WEX_Pos) RCC_PLL3DIVR_P3 RCC_PLL3DIVR_P3_Msk TIM_CR2_OIS6_Pos (18U) ETH_MTLRQOMR_RTC_Pos (0U) __DBL_MIN_10_EXP__ (-307) IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE)) EXTI_EMR2_EM43_Pos (11U) DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) SYSCFG_EXTICR3_EXTI8_PA ((uint32_t)0x00000000) UART8_IRQn _GCC_PTRDIFF_T  IS_CRC_INPUTDATA_FORMAT(FORMAT) (((FORMAT) == CRC_INPUTDATA_FORMAT_BYTES) || ((FORMAT) == CRC_INPUTDATA_FORMAT_HALFWORDS) || ((FORMAT) == CRC_INPUTDATA_FORMAT_WORDS)) ETH_DMAMR_PR ETH_DMAMR_PR_Msk TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) __FLT64_MAX_EXP__ 1024 SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk EXTI_EMR2_EM56_Msk (0x1UL << EXTI_EMR2_EM56_Pos) ETH_MACTFCR_DZPQ ETH_MACTFCR_DZPQ_Msk EXTI_D3PCR2H_PCS53_Pos (10U) IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || ((SEL) == RTC_SHIFTADD1S_SET)) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk HRTIM_RSTR_TIMBCMP4_Pos (21U) DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk APSR_GE_Msk (0xFUL << APSR_GE_Pos) ETH_MACA1HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA1HR_ADDRHI_Pos) USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) HAL_UART_RECEPTION_STANDARD (0x00000000U) TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 HRTIM_RST1R_TIMEVNT1_Msk (0x1UL << HRTIM_RST1R_TIMEVNT1_Pos) QUADSPI_SR_FLEVEL_Pos (8U) RCC_CIER_PLL3RDYIE_Pos (8U) FMC_BWTRx_ACCMOD_Msk (0x3UL << FMC_BWTRx_ACCMOD_Pos) RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos) HSEM_C1IER_ISE14_Msk (0x1UL << HSEM_C1IER_ISE14_Pos) RCC_PLLCKSELR_PLLSRC_HSE RCC_PLLCKSELR_PLLSRC_HSE_Msk HRTIM_ADC2R_AD2MC4_Pos (3U) SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos) FDCAN_ILS_PEAE_Pos (27U) HRTIM_CHPR_CARFRQ_Msk (0xFUL << HRTIM_CHPR_CARFRQ_Pos) USB_OTG_DPID_Pos (15U) SPI_TXDR_TXDR_Msk (0xFFFFFFFFUL << SPI_TXDR_TXDR_Pos) SYSCFG_SWITCH_PC3 SYSCFG_PMCR_PC3SO RCC_LPTIM2CLKSOURCE_PLL2 RCC_D3CCIPR_LPTIM2SEL_0 __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRC_STATE_RESET) DMAMUX_RGCFR_COF1_Pos (1U) DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos) __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART7LPEN) RCC_APB1LLPENR_TIM13LPEN_Pos (7U) USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos) SDMMC_STA_DHOLD_Pos (9U) HRTIM_ADC1R_AD1TBC3 HRTIM_ADC1R_AD1TBC3_Msk CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk RCC_PLLCFGR_PLL3RGE_2 (0x2UL << RCC_PLLCFGR_PLL3RGE_Pos) TIM_SR_CC2OF TIM_SR_CC2OF_Msk NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006) IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U)) JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos) DAC_CR_TSEL1_Msk (0xFUL << DAC_CR_TSEL1_Pos) JPEG_SR_IFNFF_Pos (2U) EXTI_PR3_PR82 EXTI_PR3_PR82_Msk EXTI_RTSR1_TR11 EXTI_RTSR1_TR11_Msk _MATH_ERRHANDLING_ERRNO MATH_ERRNO HRTIM_SET1R_EXTVNT3_Pos (23U) JPEG_CR_IFF_Pos (13U) TIM_BDTR_BKF TIM_BDTR_BKF_Msk RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT FDCAN_IR_BO_Pos (25U) __predict_true(exp) __builtin_expect((exp), 1) HRTIM_ADC1R_AD1EEV3_Msk (0x1UL << HRTIM_ADC1R_AD1EEV3_Pos) EXTI_IMR3_IM79_Pos (15U) RTC_TR_ST RTC_TR_ST_Msk SPI_DATASIZE_8BIT (0x00000007UL) EXTI_RTSR1_TR8_Pos (8U) DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) FDCAN_NDAT1_ND18_Pos (18U) __INT32_C(c) c ## L __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI5RST) HRTIM_TIMDIER_RST2IE_Msk (0x1UL << HRTIM_TIMDIER_RST2IE_Pos) USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE EXTI_PR1_PR20_Pos (20U) TIM_SLAVEMODE_DISABLE 0x00000000U FDCAN_NBTP_NTSEG2_Msk (0x7FUL << FDCAN_NBTP_NTSEG2_Pos) HRTIM_TIMDIER_SET1IE_Msk (0x1UL << HRTIM_TIMDIER_SET1IE_Pos) DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk CSR_RTCEN_BB RCC_CSR_RTCEN_BB DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk HRTIM_SET1R_EXTVNT6 HRTIM_SET1R_EXTVNT6_Msk EXTI_GPIOI 0x00000008U RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk SD_CONTEXT_NONE ((uint32_t)0x00000000U) RCC_PERIPHCLK_SAI3 RCC_PERIPHCLK_SAI23 __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) == 0U) ITM_TCR_SWOENA_Pos 4U ADC_OFR3_OFFSET3_20 (0x0100000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_RSTCR_TIMACMP2_Msk (0x1UL << HRTIM_RSTCR_TIMACMP2_Pos) HRTIM_SET2R_MSTCMP4_Pos (11U) __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING RCC_AHB1ENR_USB2OTGHSULPIEN_Msk RCC_AHB1ENR_USB2OTGFSULPIEN_Msk RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk ETH_MACVTR_VL_UP_Msk (0x7UL << ETH_MACVTR_VL_UP_Pos) ETH_MACHWF1R_OSTEN_Msk (0x1UL << ETH_MACHWF1R_OSTEN_Pos) DWT_CTRL_NOCYCCNT_Pos 25U GPIO_AFRH_AFSEL11_Pos (12U) EXTI_D3PCR2H_PCS51 EXTI_D3PCR2H_PCS51_Msk HRTIM_RSTR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTR_TIMBCMP2_Pos) IS_SDMMC_READWAIT_MODE(MODE) (((MODE) == SDMMC_READ_WAIT_MODE_CLK) || ((MODE) == SDMMC_READ_WAIT_MODE_DATA2)) IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) RCC_I2C123CLKSOURCE_D2PCLK1 (0x00000000U) RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK _READ_WRITE_RETURN_TYPE int FDCAN_TXEFS_EFF FDCAN_TXEFS_EFF_Msk __HAL_RCC_SWPMI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN); UNUSED(tmpreg); } while(0) RCC_PERIPHCLK_LTDC (0x20000000U) SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) USE_HAL_DMA2D_REGISTER_CALLBACKS 0U HRTIM_CR1_ADC1USRC HRTIM_CR1_ADC1USRC_Msk __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) HRTIM_BMCR_BMPREN_Msk (0x1UL << HRTIM_BMCR_BMPREN_Pos) DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos) SPI_DATASIZE_19BIT (0x00000012UL) RCC_APB1LENR_CECEN RCC_APB1LENR_CECEN_Msk ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) RCC_APB1LRSTR_SPI2RST RCC_APB1LRSTR_SPI2RST_Msk DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15_Msk __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE HRTIM_CPT1CR_TE1RST_Msk (0x1UL << HRTIM_CPT1CR_TE1RST_Pos) LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk FMC_PMEM_MEMSET_4 (0x10UL << FMC_PMEM_MEMSET_Pos) IS_QSPI_FIFO_THRESHOLD(THR) (((THR) > 0U) && ((THR) <= 32U)) FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos) PWR_REGULATOR_SVOS_SCALE5 (PWR_CR1_SVOS_0) DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk PKGR __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) EXTI_D3PCR1L_PCS12 EXTI_D3PCR1L_PCS12_Msk SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) SPI_I2SCFGR_CHLEN_Pos (10U) TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) ADC_AWD3CR_AWD3CH_Pos (0U) __HAL_RCC_LPUART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN); UNUSED(tmpreg); } while(0) DLYB_CFGR_LNGF DLYB_CFGR_LNGF_Msk TIM_TIM1_ETR_ADC1_AWD3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) HSEM_C1ICR_ISC25 HSEM_C1ICR_ISC25_Msk ADC_PCSEL_PCSEL_14 (0x04000UL << ADC_PCSEL_PCSEL_Pos) FDCAN_IE_TOOE_Pos (18U) __NEWLIB_MINOR__ 1 __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) == 0U) TIM_BDTR_BKE_Pos (12U) GPIO_ODR_OD11_Pos (11U) SAI4_IRQn __HAL_SPI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET RCC_AHB4ENR_GPIOAEN_Msk (0x1UL << RCC_AHB4ENR_GPIOAEN_Pos) ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) FDCAN_TTMLM_CCM_Msk (0x3FUL << FDCAN_TTMLM_CCM_Pos) POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) CARD_SDHC_SDXC ((uint32_t)0x00000001U) RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL) FDCAN_TDCR_TDCO FDCAN_TDCR_TDCO_Msk ADC_HTR_HT ADC_HTR_HT_Msk __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN); UNUSED(tmpreg); } while(0) FMC_BCRx_MWID_Pos (4U) OPAMP2_CSR_USERTRIM_Pos (18U) SPI_CRC_LENGTH_18BIT (0x00110000UL) DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos) HRTIM_TIMDIER_DLYPRTIE HRTIM_TIMDIER_DLYPRTIE_Msk EXTI_EMR2_EM63 EXTI_EMR2_EM63_Msk QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0x00000271U) DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) RCC_CR_HSIDIV_4 (0x2UL << RCC_CR_HSIDIV_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP 7U USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) USB_OTG_DOEPCTL_MPSIZ_Pos (0U) MDMA_FLAG_CRQA ((uint32_t)MDMA_CISR_CRQA) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) IS_SYSCFG_ANALOG_SWITCH(SWITCH) ((((SWITCH) & SYSCFG_SWITCH_PA0) == SYSCFG_SWITCH_PA0)|| (((SWITCH) & SYSCFG_SWITCH_PA1) == SYSCFG_SWITCH_PA1) || (((SWITCH) & SYSCFG_SWITCH_PC2) == SYSCFG_SWITCH_PC2) || (((SWITCH) & SYSCFG_SWITCH_PC3) == SYSCFG_SWITCH_PC3)) __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_I2C4LPEN) ETH_MMCCR_CNTPRSTLVL_Pos (5U) UART_AUTOBAUD_REQUEST USART_RQR_ABRRQ FMC_SDCRx_NB FMC_SDCRx_NB_Msk FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) RTC_TSTR_HT_Pos (20U) RCC_AHB4RSTR_CRCRST RCC_AHB4RSTR_CRCRST_Msk BDMA_REQUEST_GENERATOR4 5U ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) ETH_MACMDIOAR_MB_Pos (0U) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE RCC_D3CCIPR_LPTIM2SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM2SEL_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPDIFRXLPEN) ETH_MMCRLPIMSTR_RXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCRLPIMSTR_RXLPIUSC_Pos) BDMA_CCR_PL_1 (0x2UL << BDMA_CCR_PL_Pos) USART_CR3_TXFTIE USART_CR3_TXFTIE_Msk IS_HSEM_COREID(__COREID__) ((__COREID__) == HSEM_CPU1_COREID) USART_CR3_TXFTCFG_1 (0x2UL << USART_CR3_TXFTCFG_Pos) __HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1 , SPI_CR1_SPE) __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG RCC_APB1LENR_I2C1EN_Pos (21U) FDCAN_IE_RF0NE_Msk (0x1UL << FDCAN_IE_RF0NE_Pos) FDCAN_TXBAR_AR_Pos (0U) SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk HRTIM_FLTINR1_FLT1F_0 (0x1UL << HRTIM_FLTINR1_FLT1F_Pos) __WEAK __attribute__((weak)) EXTI_EMR1_EM6_Pos (6U) SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED __DBL_MIN__ ((double)2.2250738585072014e-308L) EXTI_EMR1_EM22_Pos (22U) FDCAN_CAL_IRQn HAL_SD_CARD_SENDING 0x00000005U SWPMI_RFL_RFL_0_1 ((uint32_t)0x00000003) IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) SYSCFG_EXTICR4_EXTI15_Pos (12U) ETH_MACLCSR_PLS_Pos (17U) HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 __HAL_RCC_OPAMP_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) == 0U) __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE HRTIM_ADC4R_AD4MPER_Pos (4U) HRTIM_BMCR_BMOM HRTIM_BMCR_BMOM_Msk __SFRACT_MAX__ 0X7FP-7HR GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk FLASH_CR_RDPERRIE_Msk (0x1UL << FLASH_CR_RDPERRIE_Pos) I2C4_BASE (D3_APB1PERIPH_BASE + 0x1C00UL) USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk QSPI_ADDRESS_32_BITS ((uint32_t)QUADSPI_CCR_ADSIZE) ETH_MACA3HR_ADDRHI ETH_MACA3HR_ADDRHI_Msk FLASH_FLAG_OPERR_BANK2 (FLASH_SR_OPERR | 0x80000000U) JPEG_CONFR7_QT_Pos (2U) HRTIM_BDTUPR_TIMEEFR1_Pos (15U) IS_RCC_USBCLKSOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSOURCE_PLL) || ((SOURCE) == RCC_USBCLKSOURCE_PLL3) || ((SOURCE) == RCC_USBCLKSOURCE_HSI48)) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM FDCAN_ILS_EWE FDCAN_ILS_EWE_Msk FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk EXTI_IMR3_IM65 EXTI_IMR3_IM65_Msk RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) ETH_MMCRIMR_RXUCGPIM_Msk (0x1UL << ETH_MMCRIMR_RXUCGPIM_Pos) FDCAN_TXBTIE_TIE FDCAN_TXBTIE_TIE_Msk USB_OTG_GOTGINT_ADTOCHG_Pos (18U) SYSCFG_UR12_SECURE_Msk (0x1UL << SYSCFG_UR12_SECURE_Pos) EXTI_IMR3_IM_Msk (0x00F5FFFFUL << EXTI_IMR3_IM_Pos) RCC_APB4ENR_SYSCFGEN_Msk (0x1UL << RCC_APB4ENR_SYSCFGEN_Pos) SPI_RX_FIFO_1PACKET (SPI_SR_RXPLVL_0) SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos) RCC_CRRCR_HSI48CAL_Msk (0x3FFUL << RCC_CRRCR_HSI48CAL_Pos) GPIO_AF1_FMC ((uint8_t)0x01) OPAMP1_CSR_PGGAIN_Pos (14U) SCnSCB_ACTLR_DISDYNADD_Pos 26U ADC_PCSEL_PCSEL_18 (0x40000UL << ADC_PCSEL_PCSEL_Pos) FLASH_SR_QW FLASH_SR_QW_Msk HRTIM_BMTRGR_MSTCMP4 HRTIM_BMTRGR_MSTCMP4_Msk HRTIM_BMCR_BMSTAT HRTIM_BMCR_BMSTAT_Msk HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos) ADC_JDR3_JDATA_0 (0x00000001UL << ADC_JDR3_JDATA_Pos) USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) HRTIM_CR2_MRST_Msk (0x1UL << HRTIM_CR2_MRST_Pos) HSEM_C1IER_ISE5_Msk (0x1UL << HSEM_C1IER_ISE5_Pos) SWPMI_IER_SRIE_Pos (8U) SYSCFG_EXTICR1_EXTI1_PA ((uint32_t)0x00000000) DMA2D_OCOLR_GREEN_2_Pos (5U) FDCAN_NDAT2_ND62_Pos (30U) __UTA_IBIT__ 64 HAL_SPI_MODULE_ENABLED  EXTI_PR1_PR13_Msk (0x1UL << EXTI_PR1_PR13_Pos) ADC_CALFACT2_LINCALFACT_Msk (0x3FFFFFFFUL << ADC_CALFACT2_LINCALFACT_Pos) CRS_CR_CEN_Pos (5U) HRTIM_RST1R_EXTVNT7_Msk (0x1UL << HRTIM_RST1R_EXTVNT7_Pos) VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk HRTIM_ADC1R_AD1TCC2_Msk (0x1UL << HRTIM_ADC1R_AD1TCC2_Pos) RCC_AHB4LPENR_BKPRAMLPEN_Pos (28U) _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s) HAL_EXTI_D3_EventInputConfig USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) I2C_OAR1_OA1EN_Pos (15U) DLYB_CFGR_SEL_Pos (0U) FMC_SDRAM_CMD_TARGET_BANK2 FMC_SDCMR_CTB2 ETH_MACVTR_DOVLTC_Msk (0x1UL << ETH_MACVTR_DOVLTC_Pos) QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos) SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk __FLT_MAX__ 3.4028234663852886e+38F USART_GTPR_PSC_Pos (0U) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) HAL_GPIO_MODULE_ENABLED  __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos) HRTIM_BDMUPR_MCMP4_Pos (9U) I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk FDCAN_CCCR_TEST_Msk (0x1UL << FDCAN_CCCR_TEST_Pos) HAL_UART_RECEPTION_TORTO (0x00000002U) ADC_CFGR_JQM_Pos (21U) TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RCC_FLAG_HSI48RDY ((uint8_t)0x2D) LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) RCC_CIFR_CSIRDYF_Msk (0x1UL << RCC_CIFR_CSIRDYF_Pos) JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) EXTI_EMR3_EM75 EXTI_EMR3_EM75_Msk DWT_CTRL_NOTRCPKT_Pos 27U ETH_MACTSCR_TSMSTRENA_Msk (0x1UL << ETH_MACTSCR_TSMSTRENA_Pos) RCC_SAI2CLKSOURCE_PLL3 RCC_SAI23CLKSOURCE_PLL3 IS_RCC_HCLK_DIV IS_RCC_PCLK FMC_SDCRx_NR_Msk (0x3UL << FMC_SDCRx_NR_Pos) HAL_SD_ERROR_CARD_ECC_DISABLED SDMMC_ERROR_CARD_ECC_DISABLED CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk FDCAN_NDAT2_ND42_Pos (10U) __HAL_RCC_COMP12_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) == 0U) OB_BOR_LEVEL1 FLASH_OPTSR_BOR_LEV_0 __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART2LPEN) HRTIM_EECR1_EE1FAST HRTIM_EECR1_EE1FAST_Msk MDIOS_SR_SERF_Pos (1U) USART_CR3_CTSE USART_CR3_CTSE_Msk GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) ETH_DMAMR_TXPR_Pos (11U) HRTIM_MCR_MCEN_Pos (16U) HRTIM_ADC4R_AD4TDC2_Pos (23U) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk SYSCFG_SWITCH_PA0_CLOSE ((uint32_t)0x00000000) HRTIM_TIMISR_CPPSTAT HRTIM_TIMISR_CPPSTAT_Msk HAL_I2C_ERROR_DMA_PARAM (0x00000080U) HRTIM_TIMDIER_UPDIE_Msk (0x1UL << HRTIM_TIMDIER_UPDIE_Pos) __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOJRST) OUTPUT_PP (0x0uL << OUTPUT_TYPE_Pos) SPI_CRCPOLY_CRCPOLY SPI_CRCPOLY_CRCPOLY_Msk I2C_PECR_PEC I2C_PECR_PEC_Msk I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk ETH_MACPPSTTNR_TRGTBUSY0_Pos (31U) _T_PTRDIFF  HRTIM_RST1R_EXTVNT8_Pos (28U) HRTIM_RST1R_MSTCMP2_Pos (9U) SDMMC_STA_BUSYD0END SDMMC_STA_BUSYD0END_Msk HRTIM_TIMDIER_CMP3IE_Pos (2U) JPEG_CONFR0_START JPEG_CONFR0_START_Msk PWR_D2_DOMAIN (0x00000001U) GPIO_IDR_ID10_Pos (10U) RCC_APB1HRSTR_OPAMPRST_Msk (0x1UL << RCC_APB1HRSTR_OPAMPRST_Pos) RCC_AHB1RSTR_ETH1MACRST RCC_AHB1RSTR_ETH1MACRST_Msk __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB1OTGHSRST)) RTC_SMOOTHCALIB_PERIOD_32SEC 0x00000000u PWR_CR2_BREN PWR_CR2_BREN_Msk ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET HRTIM_ISR_FLT5 HRTIM_ISR_FLT5_Msk HRTIM_EECR1_EE4SRC_Pos (18U) FMC_Bank2_R ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE) MDMA_CDAR_DAR_Msk (0xFFFFFFFFUL << MDMA_CDAR_DAR_Pos) USB_OTG_GUSBCFG_FHMOD_Pos (29U) FLASH_OPTSR_NRST_STBY_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STBY_D1_Pos) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) ADC_JDR3_JDATA_5 (0x00000020UL << ADC_JDR3_JDATA_Pos) FDCAN1_IT1_IRQn ETH_MACRXTXSR_EXDEF ETH_MACRXTXSR_EXDEF_Msk __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS SYSCFG_CCCSR_CS SYSCFG_CCCSR_CS_Msk USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET USE_HAL_SDRAM_REGISTER_CALLBACKS 0U DMA_HISR_TEIF7_Pos (25U) MDMA_CBRUR_DUV_Msk (0xFFFFUL << MDMA_CBRUR_DUV_Pos) TIM_SR_CC3IF_Pos (3U) HRTIM_MDIER_MCMP2IE_Msk (0x1UL << HRTIM_MDIER_MCMP2IE_Pos) ADC_JDR4_JDATA_23 (0x00800000UL << ADC_JDR4_JDATA_Pos) TIM17_AF1_BKCMP2P_Pos (11U) SDMMC_CMD_SEND_STATUS ((uint8_t)13U) __HAL_RCC_HSEM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN); UNUSED(tmpreg); } while(0) ETH_MACHWF1R_OSTEN ETH_MACHWF1R_OSTEN_Msk FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) FDCAN_TTTS_EVTSEL_Pos (4U) USB_OTG_GPWRDN_ADPMEN_Msk (0x1UL << USB_OTG_GPWRDN_ADPMEN_Pos) USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT USB_OTG_GOTGINT_DBCDNE_Pos (19U) DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) HRTIM_FLTR_FLT2EN_Pos (1U) __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_LPTIM1RST) USE_SD_TRANSCEIVER 0U SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos) EXTI_PR2_PR_Pos (17U) ETH_MTLRQDR_RRCSTS_FLUSHING_Pos (1U) __HAL_RCC_SAI4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SAI4LPEN) SPDIFRX_SR_WIDTH5_Pos (16U) USART_ICR_PECF_Pos (0U) QUADSPI_PSMAR_MATCH_Pos (0U) __SDMMC_SUSPEND_CMD_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDSUSPEND) HAL_MDMA_ERROR_BLOCK_SIZE ((uint32_t)0x00000020U) RCC_CR_PLLON RCC_CR_PLLON_Msk SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk EXTI_EMR2_EM62 EXTI_EMR2_EM62_Msk TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE GPIO_OSPEEDR_OSPEED15_Pos (30U) FDCAN_TTOCN_TMG_Pos (11U) SYSCFG_PMCR_I2C_PB9_FMP_Pos (7U) TIM1_AF2_BK2CMP2P_Msk (0x1UL << TIM1_AF2_BK2CMP2P_Pos) TIM_BDTR_BK2F_Pos (20U) __FLT32_MIN_EXP__ (-125) RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) EXTI_FTSR1_TR19_Pos (19U) FLASH_CR_SNECCERRIE_Msk (0x1UL << FLASH_CR_SNECCERRIE_Pos) MDMA_GISR0_GIF1 MDMA_GISR0_GIF1_Msk TIM_DMABase_SR TIM_DMABASE_SR HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos) EXTI_IMR2_IM42_Pos (10U) __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE __SDMMC_GET_IT(__INSTANCE__,__INTERRUPT__) (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__)) ETH_DMACSR_AIS_Pos (14U) RCC_D2CCIP1R_SPI45SEL_Pos (16U) IS_FMC_TAR_TIME(__TIME__) ((__TIME__) <= 255U) USB_OTG_CHNUM USB_OTG_CHNUM_Msk HRTIM_DTR_SDTF_Pos (25U) HRTIM_BMTRGR_TEREP_Pos (24U) SAI_PDMDLY_DLYM3L SAI_PDMDLY_DLYM3L_Msk ETH_MACHWF0R_EEESEL_Msk (0x1UL << ETH_MACHWF0R_EEESEL_Pos) HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 SWPMI_ISR_SRF SWPMI_ISR_SRF_Msk TIM15_AF1_BKINE_Pos (0U) ADC_JDR4_JDATA_10 (0x00000400UL << ADC_JDR4_JDATA_Pos) SDMMC_SDR50_SWITCH_PATTERN ((uint32_t)0x80FF1F02U) HSEM_C1ICR_ISC6_Msk (0x1UL << HSEM_C1ICR_ISC6_Pos) RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) RCC_D2CCIP2R_USART16SEL_Msk (0x7UL << RCC_D2CCIP2R_USART16SEL_Pos) __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) == 0U) SPI_TXCRC_TXCRC_Msk (0xFFFFFFFFUL << SPI_TXCRC_TXCRC_Pos) BDMA_CCR_HTIE_Pos (2U) LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos) TIM16_AF1_BKINE_Msk (0x1UL << TIM16_AF1_BKINE_Pos) FMC_PMEM_MEMSET_Pos (0U) __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET DBGMCU_APB1LFZ1_DBG_I2C1_Pos (21U) ETH_MACPFR_IPFE_Msk (0x1UL << ETH_MACPFR_IPFE_Pos) USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos) IS_DAC_GENERATE_WAVE IS_DAC_WAVE RCC_PLLCFGR_DIVQ3EN RCC_PLLCFGR_DIVQ3EN_Msk SAI3_IRQn HRTIM_TIMCR_DELCMP4_Msk (0x3UL << HRTIM_TIMCR_DELCMP4_Pos) USB_OTG_GCCFG_SDET_Msk (0x1UL << USB_OTG_GCCFG_SDET_Pos) FMC_BCRx_BURSTEN_Pos (8U) HRTIM1_TIMD ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMD_BASE) ADC_CALFACT_CALFACT_D_7 (0x080UL << ADC_CALFACT_CALFACT_D_Pos) SDMMC_ICR_IDMABTCC SDMMC_ICR_IDMABTCC_Msk __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) == 0U) OB_SWAP_BANK_ENABLE FLASH_OPTSR_SWAP_BANK_OPT SYSCFG_EXTICR2_EXTI5_PB ((uint32_t)0x00000010) HRTIM_EECR1_EE2SRC_1 (0x2UL << HRTIM_EECR1_EE2SRC_Pos) DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos) JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos) HRTIM_OUTR_IDLM1 HRTIM_OUTR_IDLM1_Msk RCC_FLAG_PLLRDY ((uint8_t)0x39) TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS CARD_ULTRA_HIGH_SPEED ((uint32_t)0x00000200U) EXTI_PR1_PR8_Msk (0x1UL << EXTI_PR1_PR8_Pos) I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) BDMA_CCR_CT_Pos (16U) RCC_APB4LPENR_SPI6LPEN_Pos (5U) __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L) DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk __HAL_I2C_SPEED I2C_SPEED TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) MDMA_CTCR_DBURST_1 (0x2UL << MDMA_CTCR_DBURST_Pos) SDMMC_IT_SDIOIT SDMMC_MASK_SDIOITIE SAI_PDMCR_MICNBR_1 (0x2UL << SAI_PDMCR_MICNBR_Pos) DMA_FLAG_FEIF1_5 ((uint32_t)0x00000040U) __attribute_malloc__  __LARGEFILE_VISIBLE 0 FLASH_OPTSR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTSR_OPTCHANGEERR_Pos) SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) HRTIM_MDIER_MUPDIE_Msk (0x1UL << HRTIM_MDIER_MUPDIE_Pos) __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) DMA_REQUEST_GENERATOR7 8U EXTI_D3PCR1L_PCS4_Msk (0x3UL << EXTI_D3PCR1L_PCS4_Pos) SYSCFG_UR9_WRPN_BANK2 SYSCFG_UR9_WRPN_BANK2_Msk FMC_BCR1_BMAP_0 (0x1UL << FMC_BCR1_BMAP_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) HRTIM_BMTRGR_TCCMP1_Msk (0x1UL << HRTIM_BMTRGR_TCCMP1_Pos) FDCAN_TTOCN_SGT_Msk (0x1UL << FDCAN_TTOCN_SGT_Pos) __HAL_RCC_FDCAN_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_FDCANEN) HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos) USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) SDMMC_CMD_ERASE_GRP_END ((uint8_t)36U) TPI_DEVID_MANCVALID_Pos 10U DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos) USB_OTG_GRXSTSP_EPNUM_Pos (0U) TIM_EventSource_COM TIM_EVENTSOURCE_COM BDMA_ISR_GIF0_Msk (0x1UL << BDMA_ISR_GIF0_Pos) ADC_JDR3_JDATA_21 (0x00200000UL << ADC_JDR3_JDATA_Pos) ETH_MACL3L4CR_L3DAIM ETH_MACL3L4CR_L3DAIM_Msk RCC_PERIPHCLK_SAI4A (0x00000400U) SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk HRTIM_CPT2CR_EXEV2CPT_Pos (3U) HRTIM_ADC4R_AD4TAC4_Pos (12U) GPIO_OTYPER_OT1_Pos (1U) RCC_AHB4LPENR_GPIOJLPEN RCC_AHB4LPENR_GPIOJLPEN_Msk DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) __HAL_RCC_LPTIM5_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM5AMEN) HSEM_C1ICR_ISC15 HSEM_C1ICR_ISC15_Msk SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk EXTI_FTSR3_TR84_Pos (20U) HRTIM_SET1R_EXTVNT5_Pos (25U) HSEM_C1ICR_ISC27_Msk (0x1UL << HSEM_C1ICR_ISC27_Pos) HRTIM_TIMICR_SET1C_Pos (9U) FDCAN_TTGTP_CTP FDCAN_TTGTP_CTP_Msk ADC_CALFACT_CALFACT_S_8 (0x100UL << ADC_CALFACT_CALFACT_S_Pos) RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) TIM8_AF2_BK2DFBK3E TIM8_AF2_BK2DFBK3E_Msk FDCAN_IE_TEFNE_Pos (12U) HRTIM_EECR3_EE9F_Pos (18U) USB_OTG_DIEPINT_TXFE_Pos (7U) TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos) EXTI_LINE_57 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x19U) HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos) IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || ((__LENGTH__) == UART_WORDLENGTH_8B) || ((__LENGTH__) == UART_WORDLENGTH_9B)) FDCAN_NDAT1_ND14_Msk (0x1UL << FDCAN_NDAT1_ND14_Pos) TYPEERASE_PAGES FLASH_TYPEERASE_PAGES __PTRDIFF_WIDTH__ 32 TIM_OCNPOLARITY_HIGH 0x00000000U ETH_MACTSCR_TSCFUPDT_Pos (1U) DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) TIM1_AF2_BK2CMP2E_Msk (0x1UL << TIM1_AF2_BK2CMP2E_Pos) HSEM_C1MISR_MISF15 HSEM_C1MISR_MISF15_Msk SYSCFG_EXTICR2_EXTI7_Pos (12U) JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk SPI5_BASE (D2_APB2PERIPH_BASE + 0x5000UL) DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) HRTIM_CPT2CR_EXEV3CPT HRTIM_CPT2CR_EXEV3CPT_Msk RCC_APB2RSTR_DFSDM1RST_Pos (28U) I2C_OA2_MASK07 ((uint8_t)0x07U) RTC_TAMPERTRIGGER_LOWLEVEL 0x04u __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART3RST) CRS_ICR_ERRC CRS_ICR_ERRC_Msk ETH_MTLTQDR_TXQSTS_Pos (4U) __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN); UNUSED(tmpreg); } while(0) HAL_GetTickPrio ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos) SWPMI_ISR_TXE SWPMI_ISR_TXE_Msk SPI_CFG2_SSOM_Msk (0x1UL << SPI_CFG2_SSOM_Pos) SDMMC_IT_DBCKEND SDMMC_MASK_DBCKENDIE ETH_MACMDIODR_RA_Msk (0xFFFFUL << ETH_MACMDIODR_RA_Pos) __HAL_RCC_COMP12_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_COMP12AMEN) TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) ETH_DMACMFCR_MFC_Msk (0x7FFUL << ETH_DMACMFCR_MFC_Pos) BDMA_ISR_TEIF1_Pos (7U) USE_HAL_OPAMP_REGISTER_CALLBACKS 0U JPEG_CONFR4_HD_Pos (0U) HSEM_C1ISR_ISF1_Pos (1U) LPTIM_CFGR_WAVE_Pos (20U) SPI_CRC_LENGTH_10BIT (0x00090000UL) __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) != 0U) SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk RTC_BKP_DR20 0x14u SPI_CFG2_COMM_Msk (0x3UL << SPI_CFG2_COMM_Pos) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) RCC_PLLDIV_3 RCC_PLL_DIV3 FDCAN_NDAT2_ND58_Msk (0x1UL << FDCAN_NDAT2_ND58_Pos) DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) PVDE_BitNumber PVDE_BIT_NUMBER HRTIM_EECR1_EE3SNS_1 (0x2UL << HRTIM_EECR1_EE3SNS_Pos) USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk EXTI_FTSR3_TR84 EXTI_FTSR3_TR84_Msk ADC_JDR3_JDATA_31 (0x80000000UL << ADC_JDR3_JDATA_Pos) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos) RCC_AHB3ENR_DMA2DEN_Msk (0x1UL << RCC_AHB3ENR_DMA2DEN_Pos) ETH_MTLTQOMR_TTC_192BITS ((uint32_t)0x00000040) __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk HRTIM_RST1R_EXTVNT7_Pos (27U) HRTIM_RST1R_EXTVNT5 HRTIM_RST1R_EXTVNT5_Msk HRTIM_ADC2R_AD2TBC3_Msk (0x1UL << HRTIM_ADC2R_AD2TBC3_Pos) TIM_BDTR_OSSR_Pos (11U) UART_STOPBITS_2 USART_CR2_STOP_1 RCC_AHB1RSTR_USB2OTGFSRST_Pos (27U) GPIO_IDR_ID8_Pos (8U) RCC_AHB2ENR_RNGEN_Pos (6U) RCC_FLAG_D2CKRDY ((uint8_t)0x2F) EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET LTDC_GCR_DRW LTDC_GCR_DRW_Msk RCC_D3AMR_LPTIM5AMEN_Pos (12U) __HAL_CRC_OUTPUTREVERSAL_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(CRC_CR_REV_OUT)) ETH_MMCRLPIMSTR_RXLPIUSC ETH_MMCRLPIMSTR_RXLPIUSC_msk DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos) SPI_CFG2_SP_Pos (19U) RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) EXTI_D3PMR1_MR2_Pos (2U) TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 HRTIM_CPT2CR_TC1SET HRTIM_CPT2CR_TC1SET_Msk LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk __ARM_FEATURE_UNALIGNED 1 ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) USART_CR3_RXFTCFG_Msk (0x7UL << USART_CR3_RXFTCFG_Pos) SYSCFG_CCCR_PCC SYSCFG_CCCR_PCC_Msk PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos) SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) BDMA_IFCR_CTCIF5_Pos (21U) USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) RCC_MCO_DIV1 RCC_MCODIV_1 __UINT_FAST8_MAX__ 0xffffffffU RCC_D1CFGR_D1PPRE_2 (0x4UL << RCC_D1CFGR_D1PPRE_Pos) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART4RST) __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) RCC_AHB3ENR_SDMMC1EN RCC_AHB3ENR_SDMMC1EN_Msk HSEM_C1MISR_MISF22_Pos (22U) __HAL_RCC_OPAMP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN); UNUSED(tmpreg); } while(0) __HAL_RCC_APB4_FORCE_RESET() (RCC->APB4RSTR = 0x0020DEAAU) __CC_SUPPORTS___FUNC__ 1 STS_SETUP_UPDT 6U DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL) IMR2 IMR3 FMC_BTRx_ADDHLD_3 (0x8UL << FMC_BTRx_ADDHLD_Pos) RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) ADC_CR_LINCALRDYW6 ADC_CR_LINCALRDYW6_Msk SPDIFRX_DR1_DRNL1_Pos (16U) MDMA_CCR_CTCIE_Msk (0x1UL << MDMA_CCR_CTCIE_Pos) SAI_PDMCR_CKEN1 SAI_PDMCR_CKEN1_Msk USE_HAL_I2S_REGISTER_CALLBACKS 0U MDMA_CTCR_SINC_0 (0x1UL << MDMA_CTCR_SINC_Pos) EXTI_EVT (0x2uL << EXTI_MODE_Pos) TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) __ARM_FEATURE_COMPLEX DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) COMP_OR_AFOPE6_Pos (3U) ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos) RCC_D2CCIP1R_FDCANSEL_Pos (28U) EXTI_PR3_PR86 EXTI_PR3_PR86_Msk SYSCFG_EXTICR3_EXTI9_PC ((uint32_t)0x00000020) ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) MDMA_PRIORITY_LOW ((uint32_t)0x00000000U) TIM1_AF1_BKCMP2E TIM1_AF1_BKCMP2E_Msk FDCAN_GFC_ANFS_Msk (0x3UL << FDCAN_GFC_ANFS_Pos) DMAMUX2_Channel2_BASE (DMAMUX2_BASE + 0x0008UL) __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOFRST) FDCAN_IR_RF1L_Msk (0x1UL << FDCAN_IR_RF1L_Pos) BDMA_ISR_GIF3_Pos (12U) TIM16_AF1_BKCMP1P TIM16_AF1_BKCMP1P_Msk HRTIM_BMTRGR_TDREP_Pos (20U) RCC_AHB4ENR_HSEMEN RCC_AHB4ENR_HSEMEN_Msk DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI3RST) QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos) EXTI_PR3_PR84 EXTI_PR3_PR84_Msk HRTIM_RST1R_MSTCMP2_Msk (0x1UL << HRTIM_RST1R_MSTCMP2_Pos) __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00) FDCAN_IR_TSW FDCAN_IR_TSW_Msk __SQ_FBIT__ 31 DBGMCU_APB1LFZ1_DBG_TIM3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM3_Pos) __HAL_RCC_DFSDM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); UNUSED(tmpreg); } while(0) MDMA_CIFCR_CTEIF_Pos (0U) EXTI_RTSR1_TR7 EXTI_RTSR1_TR7_Msk USB_OTG_DCTL_POPRGDNE_Pos (11U) LTDC_RELOAD_IMMEDIATE LTDC_SRCR_IMR RCC_RTCCLKSOURCE_HSE_DIV63 (0x0003F300U) HRTIM_TIMCR_DELCMP4_0 (0x1UL << HRTIM_TIMCR_DELCMP4_Pos) USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) GPIO_BSRR_BR13_Pos (29U) __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos) SDMMC_FLAG_RXFIFOHF SDMMC_STA_RXFIFOHF MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD __DBL_MAX_EXP__ 1024 ETH_MACMDIOAR_CR_DIV16_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV16_Pos) HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig HRTIM_CPT1CR_EXEV10CPT HRTIM_CPT1CR_EXEV10CPT_Msk USB_OTG_DOEPMSK_NYETM_Pos (14U) ETH_MACLTCR_TWT_Msk (0xFFFFUL << ETH_MACLTCR_TWT_Pos) MDMA_CESR_TELD MDMA_CESR_TELD_Msk LPUART1 ((USART_TypeDef *) LPUART1_BASE) ETH_MACIVIR_VLTI_Msk (0x1UL << ETH_MACIVIR_VLTI_Pos) SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk SCB_CTR_FORMAT_Pos 29U JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos) __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) != 0U) FMC_BTRx_BUSTURN_3 (0x8UL << FMC_BTRx_BUSTURN_Pos) RCC_D1CFGR_D1CPRE_DIV256_Pos (9U) CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos) ETH_MACDR_TFCSTS_TRASFERIP_Pos (17U) HRTIM_ADC2R_AD2EEV9 HRTIM_ADC2R_AD2EEV9_Msk __FMC_SDRAM_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__)) SYSCFG_CCVR_PCV_Msk (0xFUL << SYSCFG_CCVR_PCV_Pos) __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED SPI_CFG2_MSSI_1 (0x2UL << SPI_CFG2_MSSI_Pos) MDMA_REQUEST_JPEG_OUTFIFO_NE ((uint32_t)0x00000014U) IS_OPTIONBYTE(VALUE) ((((VALUE) & OPTIONBYTE_ALL) != 0U) && (((VALUE) & ~OPTIONBYTE_ALL) == 0U)) GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) != 0U) IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) LTDC_PIXEL_FORMAT_ARGB4444 0x00000004U __UINT8_C(c) c PWR_WKUPFR_WKUPF4 PWR_WKUPFR_WKUPF4_Msk DBGMCU_APB1LFZ1_DBG_TIM12_Pos (6U) HRTIM_MICR_MCMP2_Pos (1U) DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) HRTIM_BMTRGR_EEV7_Msk (0x1UL << HRTIM_BMTRGR_EEV7_Pos) ETH_MACRFCR_RFE ETH_MACRFCR_RFE_Msk ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) ETH_MACLCSR_RLPIEN_Pos (2U) USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) DLYB_CFGR_UNIT DLYB_CFGR_UNIT_Msk SDMMC_CMD_CMDSUSPEND SDMMC_CMD_CMDSUSPEND_Msk RCC_CFGR_SWS RCC_CFGR_SWS_Msk TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk EXTI_EMR3_EM82 EXTI_EMR3_EM82_Msk UART_FLAG_RXFT USART_ISR_RXFT EXTI_D3PMR2_MR48_Pos (16U) I2C_FMP_NOT_SUPPORTED 0xAAAA0000U __int20 +2 RCC_D1CFGR_HPRE_DIV512_Pos (0U) OPAMP_OTR_TRIMOFFSETN_Pos (0U) __ARM_32BIT_STATE 1 USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) MDMA_REQUEST_DMA2_Stream3_TC ((uint32_t)0x0000000BU) USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) FDCAN_TURNA_NAV_Msk (0x3FFFFUL << FDCAN_TURNA_NAV_Pos) MDMA_CCR_TCIE_Msk (0x1UL << MDMA_CCR_TCIE_Pos) USB_OTG_DIEPINT_BERR_Pos (12U) JPEG_CONFR6_HD_Pos (0U) BDMA_ISR_TCIF5_Pos (21U) HRTIM_EECR2_EE6SRC_0 (0x1UL << HRTIM_EECR2_EE6SRC_Pos) GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) HRTIM_FLTINR2_FLT5F_2 (0x4UL << HRTIM_FLTINR2_FLT5F_Pos) EXTI_IMR1_IM21_Pos (21U) DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk __HAL_RCC_LPTIM345_CONFIG(__LPTIM345CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL, (uint32_t)(__LPTIM345CLKSource__)) HAL_EXTI_GenerateSWInterrupt DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos) HRTIM_DTR_DTF HRTIM_DTR_DTF_Msk ETH_DMADSR_RPS_SUSPENDED_Msk (0x1UL << ETH_DMADSR_RPS_SUSPENDED_Pos) __HAL_RCC_I2C3_CONFIG __HAL_RCC_I2C123_CONFIG I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM5LPEN) RCC_AHB2LPENR_SDMMC2LPEN RCC_AHB2LPENR_SDMMC2LPEN_Msk DMAMUX_RGCFR_COF3_Pos (3U) DMAMUX1_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator4_BASE) DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos) SPI_CR1_RCRCINI SPI_CR1_RCRCINI_Msk RTC_BKP23R_Pos (0U) MDMA_CIFCR_CLTCIF_Pos (4U) HRTIM_ADC3R_AD3TDC3_Pos (25U) RCC_CR_D1CKRDY RCC_CR_D1CKRDY_Msk __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM4RST) EXTI_SWIER3_SWI EXTI_SWIER3_SWI_Msk HRTIM_DTR_DTR HRTIM_DTR_DTR_Msk DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk ADC_CDR_RDATA_SLV_Pos (16U) DMAMUX_CFR_CSOF7_Pos (7U) IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16) || ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8) || ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4) || ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2) || ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS)) ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) MDMA_CISR_CTCIF_Pos (1U) __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) ETH_MACMDIOAR_CR_DIV62 ETH_MACMDIOAR_CR_DIV62_Msk USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk HRTIM_ADC4R_AD4TERST HRTIM_ADC4R_AD4TERST_Msk MDMA_CMDR_MDR_Pos (0U) RCC_USART2CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE SDMMC_FLAG_CMDREND SDMMC_STA_CMDREND RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) ETH_MACLMIR_DRSYNCR_Msk (0x7UL << ETH_MACLMIR_DRSYNCR_Pos) USART_CR1_DEAT_Pos (21U) RCC_APB2LPENR_TIM17LPEN RCC_APB2LPENR_TIM17LPEN_Msk ADC_JDR4_JDATA_7 (0x00000080UL << ADC_JDR4_JDATA_Pos) RCC_PLLCKSELR_PLLSRC RCC_PLLCKSELR_PLLSRC_Msk RCC_PERIPHCLK_LPTIM5 RCC_PERIPHCLK_LPTIM345 FDCAN_TTIR_TXO_Msk (0x1UL << FDCAN_TTIR_TXO_Pos) FMC_PMEM_MEMHOLD FMC_PMEM_MEMHOLD_Msk DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) HSEM_C1ICR_ISC12_Pos (12U) __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOARST) HRTIM_EEFR2_EE7LTCH_Pos (6U) DMAMUX1_RequestGenerator7_BASE (DMAMUX1_BASE + 0x011CUL) RCC_AHB4LPENR_GPIOBLPEN RCC_AHB4LPENR_GPIOBLPEN_Msk __HAL_RCC_GET_I2C1_SOURCE __HAL_RCC_GET_I2C123_SOURCE __HAL_RCC_JPGDECEN_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_JPGDECEN)) IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) ETH_MACCR_DC_Pos (4U) QUADSPI_CR_FTHRES_1 (0x2UL << QUADSPI_CR_FTHRES_Pos) ETH_DMAMR_PR_Msk (0x7UL << ETH_DMAMR_PR_Pos) FMC_PAGE_SIZE_128 FMC_BCRx_CPSIZE_0 BDMA_Channel7_IRQn TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 __FLT32X_MANT_DIG__ 53 ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk DMA_SxCR_PINCOS_Pos (15U) __HAL_SPI_RESET_CRC SPI_RESET_CRC __HAL_RCC_JPGDEC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) == 0U) WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) ETH_MACISR_PHYIS ETH_MACISR_PHYIS_Msk ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk EXTI_FTSR1_TR EXTI_FTSR1_TR_Msk DMA_REQUEST_TIM2_CH3 20U DMA2D_OPFCCR_SB_Msk (0x1UL << DMA2D_OPFCCR_SB_Pos) BDMA_REQUEST_LPUART1_RX 9U GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) SWPMI_ISR_DEACTF_Msk (0x1UL << SWPMI_ISR_DEACTF_Pos) ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) SYSCFG_UR4_MEPAD_BANK1_Msk (0x1UL << SYSCFG_UR4_MEPAD_BANK1_Pos) DBGMCU_IDCODE_DEV_ID_Pos (0U) FMC_SDTRx_TRAS FMC_SDTRx_TRAS_Msk _REENT_SMALL_CHECK_INIT(ptr) do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0) SAI_xIMR_CNRDYIE_Pos (4U) ADC_OFR2_OFFSET2_20 (0x0100000UL << ADC_OFR2_OFFSET2_Pos) TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) USART_CR3_TXFTIE_Msk (0x1UL << USART_CR3_TXFTIE_Pos) EXTI_EMR1_EM8_Pos (8U) USB_OTG_GRSTCTL_HSRST_Pos (1U) RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) ADC_CDR_RDATA_MST_Pos (0U) SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos) ETH_MTLOMR_DTXSTS_Pos (1U) DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos) FDCAN_IR_TEFN FDCAN_IR_TEFN_Msk DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos) ADC_ISR_OVR_Pos (4U) USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk FDCAN_NDAT2_ND49_Msk (0x1UL << FDCAN_NDAT2_ND49_Pos) USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk FP_ILOGBNAN __INT_MAX__ IWDG_SR_RVU IWDG_SR_RVU_Msk __HAL_RCC_ETH1RX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) != 0U) I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) OPAMP1_CSR_VPSEL_Msk (0x3UL << OPAMP1_CSR_VPSEL_Pos) BDMA_FLAG_TC2 ((uint32_t)0x00000200) RCC_D1CFGR_HPRE_DIV8_Pos (1U) SAI2_IRQn FDCAN_IR_TEFL FDCAN_IR_TEFL_Msk ETH_MACCR_BL_10 (0x0UL << ETH_MACCR_BL_Pos) USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) ETH_MACPCSR_RWKPRCVD_Msk (0x1UL << ETH_MACPCSR_RWKPRCVD_Pos) HRTIM_ADC3R_AD3TEC4 HRTIM_ADC3R_AD3TEC4_Msk DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk OPAMP1_CSR_VMSEL OPAMP1_CSR_VMSEL_Msk ETH_MACA0HR_ADDRHI ETH_MACA0HR_ADDRHI_Msk COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR SCB_CACR_SIWT_Pos 0U __HAL_ADC_JSQR_RK ADC_JSQR_RK FMC_SDRAM_CMD_CLK_ENABLE (0x00000001U) RCC_APB2LPENR_TIM15LPEN_Pos (16U) FMC_SDRAM_BANK1 (0x00000000U) UART_FLAG_TEACK USART_ISR_TEACK SYSCFG_PMCR_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB7_FMP_Pos) HRTIM_TIMCR_CK_PSC HRTIM_TIMCR_CK_PSC_Msk I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk RCC_CR_D1CKRDY_Pos (14U) __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI4RST) QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos) OPAMP2_CSR_CALSEL_Msk (0x3UL << OPAMP2_CSR_CALSEL_Pos) __FRACT_IBIT__ 0 JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos) HRTIM_RSTR_EXTEVNT1_Msk (0x1UL << HRTIM_RSTR_EXTEVNT1_Pos) ETH_MACL3L4CR_L3DAM ETH_MACL3L4CR_L3DAM_Msk RCC_PLLCKSELR_PLLSRC_NONE_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_NONE_Pos) DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) USART_CR1_UE USART_CR1_UE_Msk LTDC_BCCR_BCGREEN_Pos (8U) DAC_CR_TEN1_Pos (1U) FDCAN_NBTP_NSJW FDCAN_NBTP_NSJW_Msk I2C_DUALADDRESS_DISABLE (0x00000000U) SYSCFG_EXTICR1_EXTI1_PH ((uint32_t)0x00000070) TIM_CCR1_CCR1_Pos (0U) SCB_SHCSR_MONITORACT_Pos 8U RCC_D2CFGR_D2PPRE1_1 (0x2UL << RCC_D2CFGR_D2PPRE1_Pos) USB_OTG_HCTSIZ_DOPING_Pos (31U) ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) HSEM_C1IER_ISE13_Pos (13U) ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) UART5_IRQn TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk OPAMP2_CSR_CALOUT OPAMP2_CSR_CALOUT_Msk HRTIM_ICR_FLT4C_Pos (3U) IS_HSEM_PROCESSID(__PROCESSID__) ((__PROCESSID__) <= HSEM_PROCESSID_MAX ) FDCAN_IR_TEFF FDCAN_IR_TEFF_Msk HRTIM_MCR_TCCEN_Pos (19U) DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) SYSCFG_EXTICR4_EXTI13_PC ((uint32_t)0x00000020) HSEM_RLR_COREID_Pos (8U) __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE FDCAN_CCCR_CSA_Pos (3U) EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) TIM_CCR5_GC5C1_Pos (29U) __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM12RST) GPIO_ODR_OD7 GPIO_ODR_OD7_Msk GPIO_AF9_LTDC ((uint8_t)0x09) USART_ISR_UDR_Pos (13U) CRC_POL_POL_Pos (0U) DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos) OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk HRTIM_CR1_TEUDIS_Pos (5U) __HAL_RCC_LPTIM4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) != 0U) ETH_MACTSICNR_TSIC_Pos (0U) DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART5RST) RCC_D1CFGR_D1PPRE_DIV4_Msk (0x5UL << RCC_D1CFGR_D1PPRE_DIV4_Pos) __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET RCC_FLAG_LSIRDY ((uint8_t)0x61) RCC_APB3_DIV16 RCC_D1CFGR_D1PPRE_DIV16 IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk ADC_JDR1_JDATA_18 (0x00040000UL << ADC_JDR1_JDATA_Pos) EXTI_RTSR2_TR_Msk (0x5UL << EXTI_RTSR2_TR_Pos) RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk TIM7_IRQn __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) HRTIM_ODSR_TB1ODS HRTIM_ODSR_TB1ODS_Msk USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE _UINT64_T_DECLARED  PWR_WKUPCR_WKUPC4 PWR_WKUPCR_WKUPC4_Msk SPI_IT_CRCERR SPI_IER_CRCEIE __UINT_FAST32_MAX__ 0xffffffffU I2C_ICR_ADDRCF_Pos (3U) HRTIM_RST1R_EXTVNT10_Msk (0x1UL << HRTIM_RST1R_EXTVNT10_Pos) FDCAN_TTOST_EL FDCAN_TTOST_EL_Msk EXTI_SWIER1_SWIER16_Msk (0x1UL << EXTI_SWIER1_SWIER16_Pos) __HAL_RCC_JPGDECRST_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_JPGDECRST)) TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) SAI_PDMDLY_DLYM4L_0 (0x1UL << SAI_PDMDLY_DLYM4L_Pos) __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk FDCAN_NDAT1_ND12 FDCAN_NDAT1_ND12_Msk RCC_PLLCKSELR_DIVM2_5 (0x20UL << RCC_PLLCKSELR_DIVM2_Pos) ETH_MACRXTXSR_TJT_Msk (0x1UL << ETH_MACRXTXSR_TJT_Pos) MDIOS_SR_CSERF_Msk (0x1UL << MDIOS_SR_CSERF_Pos) RCC_APB2LPENR_TIM15LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM15LPEN_Pos) USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) __HAL_RCC_TIM17_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM17RST) TIM_CCMR3_OC6M_1 (0x2UL << TIM_CCMR3_OC6M_Pos) DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) HRTIM_RST1R_UPDATE_Msk (0x1UL << HRTIM_RST1R_UPDATE_Pos) FMC_NAND_ECC_PAGE_SIZE_256BYTE (0x00000000U) SPI_TXDR_TXDR SPI_TXDR_TXDR_Msk ADC_JDR3_JDATA_11 (0x00000800UL << ADC_JDR3_JDATA_Pos) FDCAN_TXEFC_EFSA FDCAN_TXEFC_EFSA_Msk DMA_REQUEST_TIM5_UP 59U OB_WRPSTATE_ENABLE 0x00000001U PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef TIM_TISEL_TI1SEL_1 (0x2UL << TIM_TISEL_TI1SEL_Pos) TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD ETH_MACECR_GPSL_Msk (0x3FFFUL << ETH_MACECR_GPSL_Pos) TIM_CCMR3_OC5M_2 (0x4UL << TIM_CCMR3_OC5M_Pos) I2C_FASTMODEPLUS_I2C5 (uint32_t)(0x00001000U | I2C_FMP_NOT_SUPPORTED) RCC_PLLCFGR_DIVQ3EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ3EN_Pos) TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS IPSR_ISR_Msk (0x1FFUL ) HRTIM_EECR1_EE5SNS_1 (0x2UL << HRTIM_EECR1_EE5SNS_Pos) LPTIM_ICR_EXTTRIGCF_Pos (2U) ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) TIM_DIER_CC2IE_Pos (2U) HAL_SD_ERROR_REQUEST_NOT_APPLICABLE SDMMC_ERROR_REQUEST_NOT_APPLICABLE WWDG_CFR_WDGTB_Pos (11U) __LDBL_DECIMAL_DIG__ 17 HRTIM_CPT1CR_EXEV7CPT HRTIM_CPT1CR_EXEV7CPT_Msk PWR_WKUPCR_WKUPC6_Msk (0x1UL << PWR_WKUPCR_WKUPC6_Pos) USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) SPI_I2SCFGR_WSINV_Msk (0x1UL << SPI_I2SCFGR_WSINV_Pos) DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) RCC_CSICFGR_CSICAL RCC_CSICFGR_CSICAL_Msk USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) DMA_HISR_FEIF4_Pos (0U) __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) HRTIM_ADC3R_AD3TAC4_Msk (0x1UL << HRTIM_ADC3R_AD3TAC4_Pos) QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos) USART_CR2_CPOL_Pos (10U) SPI_RXDR_RXDR_Pos (0U) JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn USB_OTG_DIEPCTL_STALL_Pos (21U) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 ADC_CFGR_AWD1EN_Pos (23U) EXTI_PR2_PR51_Pos (19U) SWPMI_ISR_SUSP_Msk (0x1UL << SWPMI_ISR_SUSP_Pos) USB_OTG_GLPMCFG_SNDLPM_Pos (24U) EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) __SIZEOF_LONG__ 4 TIM17_AF1_BKINP TIM17_AF1_BKINP_Msk HRTIM_RST1R_EXTVNT6 HRTIM_RST1R_EXTVNT6_Msk TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk SPDIFRX_IFCR_PERRCF_Pos (2U) HRTIM_BMTRGR_TBCMP2 HRTIM_BMTRGR_TBCMP2_Msk __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ITSE)) USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) FLASH_WPSN_WRPSN FLASH_WPSN_WRPSN_Msk FDCAN_NBTP_NTSEG1 FDCAN_NBTP_NTSEG1_Msk __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM3LPEN) SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE RCC_APB3LPENR_LTDCLPEN_Pos (3U) EXTI_REG1 (0x00UL << EXTI_REG_SHIFT) USART_ICR_EOBCF_Pos (12U) IS_SPI_DIRECTION(MODE) (((MODE) == SPI_DIRECTION_2LINES) || ((MODE) == SPI_DIRECTION_2LINES_RXONLY) || ((MODE) == SPI_DIRECTION_1LINE) || ((MODE) == SPI_DIRECTION_2LINES_TXONLY)) HRTIM_BDTUPR_TIMCMP3_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP3_Pos) EXTI_EMR3_EM86_Pos (22U) FDCAN_TTOST_QGTP_Msk (0x1UL << FDCAN_TTOST_QGTP_Pos) EXTI_D3_PENDCLR_SRC_DMACH6 0x00000001U HRTIM_ADC3R_AD3TAC2 HRTIM_ADC3R_AD3TAC2_Msk __FLT64_HAS_QUIET_NAN__ 1 DMA_REQUEST_USART2_TX 44U UART_PRESCALER_DIV32 0x00000008U LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) DMA2D_OCOLR_GREEN_4_Msk (0xFUL << DMA2D_OCOLR_GREEN_4_Pos) FDCAN_PSR_EP_Msk (0x1UL << FDCAN_PSR_EP_Pos) FLASH_FLAG_CRC_BUSY_BANK1 FLASH_SR_CRC_BUSY FMC_PAGE_SIZE_256 FMC_BCRx_CPSIZE_1 EXTI_RTSR1_TR_Msk (0x3FFFFFUL << EXTI_RTSR1_TR_Pos) __ULACCUM_EPSILON__ 0x1P-32ULK FLASH_CCR_CLR_WRPERR_Pos (17U) FDCAN_NDAT1_ND22 FDCAN_NDAT1_ND22_Msk SYSCFG_EXTICR1_EXTI0_PF ((uint32_t)0x00000005) ETH_MMCRCRCEPR_RXCRCERR_Pos (0U) RCC_APB4RSTR_LPTIM5RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM5RST_Pos) HSEM_C1ISR_ISF8 HSEM_C1ISR_ISF8_Msk COMP_CFGRx_WINMODE COMP_CFGRx_WINMODE_Msk FLASH_SR_CRCRDERR_Msk (0x1UL << FLASH_SR_CRCRDERR_Pos) HRTIM_RSTCR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP1_Pos) RCC_D2CCIP2R_USBSEL_1 (0x2UL << RCC_D2CCIP2R_USBSEL_Pos) ADC_CALFACT_CALFACT_S_1 (0x002UL << ADC_CALFACT_CALFACT_S_Pos) CRS_ISR_ERRF_Pos (2U) FDCAN_TTIR_SWE_Msk (0x1UL << FDCAN_TTIR_SWE_Pos) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 BDMA_Channel2 ((BDMA_Channel_TypeDef *) BDMA_Channel2_BASE) MDMA_GISR0_GIF13_Msk (0x1UL << MDMA_GISR0_GIF13_Pos) HRTIM_EECR1_EE1POL HRTIM_EECR1_EE1POL_Msk IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos) __INT_LEAST16_WIDTH__ 16 __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) DMA_SxCR_TRBUFF DMA_SxCR_TRBUFF_Msk SYSCFG_EXTICR2_EXTI5_PI ((uint32_t)0x00000080) FLASH_CRCCR_CRC_BURST FLASH_CRCCR_CRC_BURST_Msk ADC_JDR1_JDATA_2 (0x00000004UL << ADC_JDR1_JDATA_Pos) ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) HSEM_C1IER_ISE6 HSEM_C1IER_ISE6_Msk USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) MPU_REGION_NUMBER0 ((uint8_t)0x00) SAI4_BASE (D3_APB1PERIPH_BASE + 0x5400UL) APSR_Q_Pos 27U HRTIM_TIMDIER_SET1DE_Pos (25U) __HAL_RCC_COMP12_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_COMP12RST) ETH_MACVTR_DOVLTC_Pos (20U) __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE RCC_APB4RSTR_LPUART1RST RCC_APB4RSTR_LPUART1RST_Msk IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || ((__MODE__) == TIM_UIFREMAP_ENALE)) FDCANCCU_CCFG_CDIV FDCANCCU_CCFG_CDIV_Msk DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk WRPSTATE_DISABLE OB_WRPSTATE_DISABLE HRTIM_TIMICR_SET1C_Msk (0x1UL << HRTIM_TIMICR_SET1C_Pos) __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET HRTIM_SET1R_EXTVNT1_Msk (0x1UL << HRTIM_SET1R_EXTVNT1_Pos) DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk RCC_USART16CLKSOURCE_PLL2 RCC_D2CCIP2R_USART16SEL_0 USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos) PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos) HRTIM_BDTUPR_TIMRST2R HRTIM_BDTUPR_TIMRST2R_Msk DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk ETH_MACRXTXSR_NCARR_Pos (1U) UART_HWCONTROL_RTS USART_CR3_RTSE CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk FDCAN_TTIE_RTMIE_Pos (4U) FMC_BTRx_BUSTURN_2 (0x4UL << FMC_BTRx_BUSTURN_Pos) FMC_BTRx_ACCMOD_0 (0x1UL << FMC_BTRx_ACCMOD_Pos) __HAL_RTC_TAMPER3_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP3E)) DCMI_CR_EDM_1 ((uint32_t)0x00000800U) ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) ETH_MMCTIMR_TXMCOLGPIM_Pos (15U) TIM17_AF1_BKINE_Pos (0U) SAI_xCR1_MCKEN SAI_xCR1_MCKEN_Msk HAL_FLASH_ERROR_STRB FLASH_FLAG_STRBERR HSEM_C1ISR_ISF20 HSEM_C1ISR_ISF20_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) FMC_SDTRx_TRP_2 (0x4UL << FMC_SDTRx_TRP_Pos) EXTI_RTSR1_TR19_Msk (0x1UL << EXTI_RTSR1_TR19_Pos) I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE MDMA_Channel14 ((MDMA_Channel_TypeDef *)MDMA_Channel14_BASE) DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) HRTIM_OUTR_IDLES2_Msk (0x1UL << HRTIM_OUTR_IDLES2_Pos) EXTI_EMR3_EM71_Msk (0x1UL << EXTI_EMR3_EM71_Pos) GPIO_PIN_0 ((uint16_t)0x0001) BDMA_CCR_CIRC_Pos (5U) USART_CR2_STOP_Pos (12U) QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE FDCAN_NDAT2_ND32_Pos (0U) USART_ISR_RXNE_RXFNE_Msk (0x1UL << USART_ISR_RXNE_RXFNE_Pos) __HAL_UART_SEND_REQ(__HANDLE__,__REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) SYSCFG_ETH_MII ((uint32_t)0x00000000) __section(x) __attribute__((__section__(x))) SPI_IER_MODFIE_Msk (0x1UL << SPI_IER_MODFIE_Pos) __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET GPIOD_BASE (D3_AHB1PERIPH_BASE + 0x0C00UL) FMC_SR_IFS_Pos (2U) OPAMP2_CSR_FORCEVP OPAMP2_CSR_FORCEVP_Msk SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos) BLOCKSIZE ((uint32_t)512U) TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) SAI3_Block_B ((SAI_Block_TypeDef *)SAI3_Block_B_BASE) I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos) __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED RCC_D1CFGR_HPRE_DIV64 RCC_D1CFGR_HPRE_DIV64_Msk EXTI_IMR3_IM67_Msk (0x1UL << EXTI_IMR3_IM67_Pos) OPAMP1_CSR_OPAEN_Msk (0x1UL << OPAMP1_CSR_OPAEN_Pos) EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING SDMMC_ICR_VSWENDC SDMMC_ICR_VSWENDC_Msk __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOKLPEN) MDMA_REQUEST_DMA1_Stream2_TC ((uint32_t)0x00000002U) __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) == 0U) ADC_JDR1_JDATA_6 (0x00000040UL << ADC_JDR1_JDATA_Pos) SAI1_IRQn HAL_NAND_Read_Page HAL_NAND_Read_Page_8b HRTIM_RSTBR_TIMDCMP1_Pos (25U) RCC_APB1LENR_UART8EN_Msk (0x1UL << RCC_APB1LENR_UART8EN_Pos) HRTIM_EEFR2_EE8FLTR HRTIM_EEFR2_EE8FLTR_Msk HRTIM1_TIMB ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMB_BASE) SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk __bounded  FDCAN_TTOCN_SWS_Pos (3U) SWPMI_CR_LPBK_Msk (0x1UL << SWPMI_CR_LPBK_Pos) __STDC_HOSTED__ 1 ETH_DMACCR_DSL ETH_DMACCR_DSL_Msk __HAL_RCC_HRTIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_HRTIMLPEN) DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk HRTIM_EECR1_EE2FAST_Msk (0x1UL << HRTIM_EECR1_EE2FAST_Pos) USB_OTG_DIEPCTL_EPENA_Pos (31U) FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION SPI_MASTER_INTERDATA_IDLENESS_00CYCLE (0x00000000UL) HRTIM_CPT2CR_TD1SET_Pos (24U) DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b HRTIM_SET1R_EXTVNT10 HRTIM_SET1R_EXTVNT10_Msk SPI_CRC_LENGTH_32BIT (0x001F0000UL) RCC_CSICFGR_CSICAL_0 (0x01UL << RCC_CSICFGR_CSICAL_Pos) LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) HSEM_C1ISR_ISF18 HSEM_C1ISR_ISF18_Msk __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_FEIF3_7 : (uint32_t)0x00000000) ADC_OFR2_OFFSET2_1 (0x0000002UL << ADC_OFR2_OFFSET2_Pos) FDCAN_NDAT1_ND9 FDCAN_NDAT1_ND9_Msk __UINT16_C(c) c TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 HSEM_C1ISR_ISF3_Pos (3U) FLASH_ACR_LATENCY_9WS (0x00000009UL) HRTIM_TIMCR_DELCMP2 HRTIM_TIMCR_DELCMP2_Msk RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos) RCC_APB1LENR_USART2EN_Pos (17U) HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 EXTI_SWIER1_SWIER15_Msk (0x1UL << EXTI_SWIER1_SWIER15_Pos) SWPMI_TDR_TD_Msk (0xFFFFFFFFUL << SWPMI_TDR_TD_Pos) ETH_MACMDIOAR_CR_DIV26_Pos (8U) UINT64_C(x) __UINT64_C(x) __SVID_VISIBLE 1 IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) isinf(__x) (__builtin_isinf_sign (__x)) USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk HAL_SD_ERROR_INVALID_VOLTRANGE SDMMC_ERROR_INVALID_VOLTRANGE DfsdmClockSelection Dfsdm1ClockSelection I2C_OA2_MASK02 ((uint8_t)0x02U) FDCAN_NDAT1_ND15_Pos (15U) SYSCFG_SWITCH_PA0 SYSCFG_PMCR_PA0SO TIM_SR_TIF_Pos (6U) RCC_HSICFGR_HSITRIM_3 (0x08UL << RCC_HSICFGR_HSITRIM_Pos) TIM1_AF1_BKCMP2P TIM1_AF1_BKCMP2P_Msk __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) != 0U) SPI_POLARITY_HIGH SPI_CFG2_CPOL SYSCFG_EXTICR1_EXTI2_PB ((uint32_t)0x00000100) ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER USB_OTG_GOTGCTL_BSESVLD_Pos (19U) SYSCFG_EXTICR2_EXTI6_PK ((uint32_t)0x00000A00) FMC_NAND_WAIT_FEATURE_DISABLE (0x00000000U) HRTIM_TIMISR_CMP4_Msk (0x1UL << HRTIM_TIMISR_CMP4_Pos) __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER EXTI_D3PMR1_MR4_Pos (4U) GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos) FDCAN_TURCF_DC_Msk (0x3FFFUL << FDCAN_TURCF_DC_Pos) JPEG_CR_OFNEIE_Pos (4U) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET HRTIM_EEFR2_EE10FLTR_Msk (0xFUL << HRTIM_EEFR2_EE10FLTR_Pos) GPIO_AF6_SAI1 ((uint8_t)0x06) DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk I2C_CR2_AUTOEND_Pos (25U) __INT_FAST64_TYPE__ long long int RCC_LPUART1CLKSOURCE_LSE (RCC_D3CCIPR_LPUART1SEL_2 | RCC_D3CCIPR_LPUART1SEL_0) IS_LTDC_VSYNC(__VSYNC__) ((__VSYNC__) <= LTDC_VERTICALSYNC) FDCAN_TTIR_ELC_Msk (0x1UL << FDCAN_TTIR_ELC_Pos) EXTI_RTSR3_TR EXTI_RTSR3_TR_Msk RCC_RTCCLKSOURCE_HSE_DIV4 (0x00004300U) TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG LPTIM5 ((LPTIM_TypeDef *) LPTIM5_BASE) ETH_MACPFR_PM_Msk (0x1UL << ETH_MACPFR_PM_Pos) HRTIM_ADC1R_AD1TDPER HRTIM_ADC1R_AD1TDPER_Msk __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT RTC_DR_WDU RTC_DR_WDU_Msk SPI_CR1_MASRX_Msk (0x1UL << SPI_CR1_MASRX_Pos) RCC_FLAG_D1CKRDY ((uint8_t)0x2E) M_2_SQRTPI 1.12837916709551257390 HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT HSEM_C1ICR_ISC5 HSEM_C1ICR_ISC5_Msk SDMMC_OCR_AKE_SEQ_ERROR ((uint32_t)0x00000008U) UART5_BASE (D2_APB1PERIPH_BASE + 0x5000UL) EXTI_D3PMR1_MR20_Msk (0x1UL << EXTI_D3PMR1_MR20_Pos) HRTIM_FLTINR1_FLT3SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT3SRC_Pos) BDMA_IFCR_CGIF7 BDMA_IFCR_CGIF7_Msk FMC_NORSRAM_MEM_BUS_WIDTH_32 (0x00000020U) TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) TIM1_AF1_ETRSEL_Pos (14U) RCC_HSICALIBRATION_DEFAULT (0x40U) UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS SYSCFG_EXTICR3_EXTI9_PJ ((uint32_t)0x00000090) HRTIM_OENR_TB1OEN_Pos (2U) FLASH_FLAG_WRPERR FLASH_SR_WRPERR I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) HRTIM_EECR2_EE9SNS_0 (0x1UL << HRTIM_EECR2_EE9SNS_Pos) FLASH_FLAG_STRBERR FLASH_SR_STRBERR long RCC_CR_D2CKRDY_Msk (0x1UL << RCC_CR_D2CKRDY_Pos) MPU_TYPE_RALIASES 4U RCC_APB1LENR_TIM7EN RCC_APB1LENR_TIM7EN_Msk HRTIM_ADC1R_AD1TBRST_Msk (0x1UL << HRTIM_ADC1R_AD1TBRST_Pos) FDCAN_ILS_BEUE_Pos (21U) __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded")) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk EXTI_LINE28 ((uint32_t)0x1C) HRTIM_ADC1R_AD1EEV1 HRTIM_ADC1R_AD1EEV1_Msk HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 ___int_least64_t_defined 1 EXTI_D3PCR2L_PCS41_Msk (0x3UL << EXTI_D3PCR2L_PCS41_Pos) MDMA_GISR0_GIF4_Msk (0x1UL << MDMA_GISR0_GIF4_Pos) FMC_SR_ILEN FMC_SR_ILEN_Msk COMP_CFGRx_INMSEL COMP_CFGRx_INMSEL_Msk RCC_CSICFGR_CSICAL_Pos (0U) TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) != 0U) TIM15_AF1_BKINE TIM15_AF1_BKINE_Msk UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) SDMMC_IT_CCRCFAIL SDMMC_MASK_CCRCFAILIE FLASH_OPTCR_MER_Msk (0x1UL << FLASH_OPTCR_MER_Pos) HSEM_R_LOCK HSEM_R_LOCK_Msk ADC_OFR1_OFFSET1_23 (0x0800000UL << ADC_OFR1_OFFSET1_Pos) CoreDebug_DHCSR_C_STEP_Pos 2U EXTI_PR3_PR85_Pos (21U) QSPI_DDR_MODE_ENABLE ((uint32_t)QUADSPI_CCR_DDRM) RCC_PERIPHCLK_RNG (0x00020000U) RCC_D3CFGR_D3PPRE RCC_D3CFGR_D3PPRE_Msk HRTIM_ADC2R_AD2TCC2 HRTIM_ADC2R_AD2TCC2_Msk USBx_HPRT0 *(__IO uint32_t *)((uint32_t)USBx_BASE + USB_OTG_HOST_PORT_BASE) HAL_SPI_ERROR_FLAG (0x00000020UL) LPTIM_ICR_CMPMCF_Pos (0U) UART4_IRQn RCC_D2CFGR_D2PPRE1_DIV8_Pos (5U) CEC_CFGR_SFTOPT_Pos (8U) OPAMP2_CSR_USERTRIM_Msk (0x1UL << OPAMP2_CSR_USERTRIM_Pos) FDCAN_TTILS_CSMS_Pos (2U) FDCAN_RXF1S_F1PI_Pos (16U) HRTIM_ADC3R_AD3MC1_Msk (0x1UL << HRTIM_ADC3R_AD3MC1_Pos) HAL_SuspendTick HRTIM_EEFR1_EE5LTCH_Msk (0x1UL << HRTIM_EEFR1_EE5LTCH_Pos) __HAL_RCC_FDCAN_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_FDCANRST) I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) SCB_ITCMCR_RETEN_Pos 2U ETH_MACCR_ECRSFD ETH_MACCR_ECRSFD_Msk SYSCFG_PMCR_PA0SO_Pos (24U) TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk ETH_MACCR_PRELEN ETH_MACCR_PRELEN_Msk FLASH_IT_EOP_BANK2 (FLASH_CR_EOPIE | 0x80000000U) __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE UART_FLAG_CMF USART_ISR_CMF USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk USB_OTG_GINTSTS_USBSUSP_Pos (11U) __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_DISABLE_IT((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_DISABLE_IT((__HANDLE__), (__INTERRUPT__)))) IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || ((FORMAT) == RTC_FORMAT_BCD)) FMC_PMEM_MEMHIZ_5 (0x20UL << FMC_PMEM_MEMHIZ_Pos) __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != 0U) __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk __HAL_DBGMCU_FREEZE_FDCAN() (DBGMCU->APB1HFZ1 |= (DBGMCU_APB1HFZ1_DBG_FDCAN)) USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) DBGMCU_APB1LFZ1_DBG_TIM14_Pos (8U) HRTIM_MICR_MCMP4_Pos (3U) HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 HRTIM_DTR_DTFLK_Msk (0x1UL << HRTIM_DTR_DTFLK_Pos) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET RTC_BKP_DR7 0x07u FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 __signed signed TIM_FLAG_CC4OF TIM_SR_CC4OF VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos) FDCAN_NDAT1_ND25 FDCAN_NDAT1_ND25_Msk __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED SYSCFG_EXTICR1_EXTI2_PH ((uint32_t)0x00000700) D3_AHB1PERIPH_BASE (PERIPH_BASE + 0x18020000UL) USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) FDCAN_TTOCN_ECS FDCAN_TTOCN_ECS_Msk __HAL_RTC_TAMPER2_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP2E)) IS_RCC_SPI6CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI6CLKSOURCE_D3PCLK1) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSE)) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk IS_QSPI_ALTERNATE_BYTES_SIZE(SIZE) (((SIZE) == QSPI_ALTERNATE_BYTES_8_BITS) || ((SIZE) == QSPI_ALTERNATE_BYTES_16_BITS) || ((SIZE) == QSPI_ALTERNATE_BYTES_24_BITS) || ((SIZE) == QSPI_ALTERNATE_BYTES_32_BITS)) HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 FLASH_KEY1 0x45670123U LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos) BDMA_FLAG_GL6 ((uint32_t)0x01000000) HRTIM_EEFR2_EE10LTCH_Pos (24U) HRTIM_FLTINR2_FLT5F_Pos (3U) TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) ETH_MACCR_ARP ETH_MACCR_ARP_Msk SPI_IER_DXPIE_Pos (2U) CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) MDMA_CSAR_SAR MDMA_CSAR_SAR_Msk FDCAN_CCCR_MON_Pos (5U) HRTIM_RSTBR_TIMACMP1_Msk (0x1UL << HRTIM_RSTBR_TIMACMP1_Pos) HRTIM_DTR_SDTR_Pos (9U) HRTIM_RSTDR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP4_Pos) RCC_RTCCLKSOURCE_HSE_DIV26 (0x0001A300U) __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE RCC_PLLCFGR_DIVP1EN_Pos (16U) USB_OTG_GINTMSK_OTGINT_Pos (2U) DMAMUX_RGCFR_COF5_Pos (5U) IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) DBGMCU_APB4FZ1_DBG_LPTIM5_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM5_Pos) DMA_LISR_HTIF1_Pos (10U) RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 0x00000000u __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE RCC_PLLCFGR_PLL2RGE_3 (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos) DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) DMAMUX_CFR_CSOF9_Pos (9U) DMA2D_FGPFCCR_CSS_1 (0x2UL << DMA2D_FGPFCCR_CSS_Pos) TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) RCC_HSICFGR_HSICAL_8 (0x100UL << RCC_HSICFGR_HSICAL_Pos) UINT_FAST8_MAX (__UINT_FAST8_MAX__) DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) FP_ZERO 2 USB_OTG_GUSBCFG_TOCAL_Pos (0U) SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x DBGMCU_APB2FZ1_DBG_HRTIM DBGMCU_APB2FZ1_DBG_HRTIM_Msk HRTIM_ADC3R_AD3MC2 HRTIM_ADC3R_AD3MC2_Msk HRTIM_RST2R_UPDATE_Pos (31U) PWR_WKUPEPR_WKUPPUPD5_Pos (24U) EXTI_REG_SHIFT 16U IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK)) USE_HAL_NAND_REGISTER_CALLBACKS 0U I2C_CR1_SMBHEN_Pos (20U) FLASH_CR_RDSERRIE_Msk (0x1UL << FLASH_CR_RDSERRIE_Pos) EXTI_D3PMR1_MR11_Msk (0x1UL << EXTI_D3PMR1_MR11_Pos) DBGMCU_APB4FZ1_DBG_RTC DBGMCU_APB4FZ1_DBG_RTC_Msk GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) ETH_MACMDIODR_MD_Pos (0U) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED DFSDM_FLTISR_AWDF_Pos (4U) HSEM_CR_KEY_Msk (0xFFFFUL << HSEM_CR_KEY_Pos) EXTI_IMR2_IM55_Pos (23U) HRTIM_TIMCR_TDU_Pos (22U) ETH_MMCTIMR_TXLPITRCIM_Pos (27U) __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI_D1->IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == 0U) USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk HRTIM_ADC4R_AD4EEV7 HRTIM_ADC4R_AD4EEV7_Msk HRTIM_CPT1CR_EXEV4CPT HRTIM_CPT1CR_EXEV4CPT_Msk USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) RTC_DR_MU RTC_DR_MU_Msk DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk SCB_HFSR_VECTTBL_Pos 1U FDCAN_TTIR_SE2_Pos (13U) HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) __USFRACT_MAX__ 0XFFP-8UHR __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] : ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] : (__HANDLE__)->ChannelState[5]) DBGMCU_APB4FZ1_DBG_I2C4 DBGMCU_APB4FZ1_DBG_I2C4_Msk USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk __HAL_RCC_ETH1TX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) != 0U) GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk ADC_OFR1_OFFSET1_20 (0x0100000UL << ADC_OFR1_OFFSET1_Pos) ADC_OFR1_OFFSET1_1 (0x0000002UL << ADC_OFR1_OFFSET1_Pos) TIM_TS_ITR13 (TIM_SMCR_TS_0 | TIM_SMCR_TS_4) STM32H7xx_HAL_LTDC_H  HRTIM_EECR1_EE5SRC_Pos (24U) FMC_BCRx_WAITPOL FMC_BCRx_WAITPOL_Msk RCC_AHB3LPENR_ITCMLPEN_Msk (0x1UL << RCC_AHB3LPENR_ITCMLPEN_Pos) MDMA_GISR0_GIF12_Pos (12U) COMP_CFGRx_POLARITY_Msk (0x1UL << COMP_CFGRx_POLARITY_Pos) I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk RCC_RNGCLKSOURCE_LSI RCC_D2CCIP2R_RNGSEL EXTI_IMR2_IM57 EXTI_IMR2_IM57_Msk TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX TIM17_AF1_BKDF1BK2E_Pos (8U) USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) == 0U) SDMMC_STA_RXFIFOHF_Pos (15U) __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) ETH_MACCR_SARC_Msk (0x7UL << ETH_MACCR_SARC_Pos) SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk ETH_MACPPSCR_PPSCTRL_Pos (0U) ETH_DMACIER_TXSE_Msk (0x1UL << ETH_DMACIER_TXSE_Pos) DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) HSEM_C1ICR_ISC4_Msk (0x1UL << HSEM_C1ICR_ISC4_Pos) ETH_MACPFR_DBF ETH_MACPFR_DBF_Msk FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL))) __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk SDMMC_MASK_DATAENDIE_Pos (8U) __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != 0U) RTC_BKP8R_Pos (0U) IS_CRC_POL_LENGTH(LENGTH) (((LENGTH) == CRC_POLYLENGTH_32B) || ((LENGTH) == CRC_POLYLENGTH_16B) || ((LENGTH) == CRC_POLYLENGTH_8B) || ((LENGTH) == CRC_POLYLENGTH_7B)) DWT_MASK_MASK_Msk (0x1FUL ) RCC_D2CCIP1R_FDCANSEL_1 (0x2UL << RCC_D2CCIP1R_FDCANSEL_Pos) HRTIM_FLTR_FLT5EN_Pos (4U) SPI_CFG2_CPHA_Msk (0x1UL << SPI_CFG2_CPHA_Pos) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__)))) LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk HRTIM_ADC3R_AD3TEPER HRTIM_ADC3R_AD3TEPER_Msk __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE USART_GTPR_PSC USART_GTPR_PSC_Msk RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) ETH_MACWTR_WTO_13KB ((uint32_t)0x0000000B) OPAMP_CSR_FORCEVP_Msk (0x1UL << OPAMP_CSR_FORCEVP_Pos) USB_OTG_GPWRDN_ADPIF_Pos (23U) HPRT0_PRTSPD_LOW_SPEED 2U EXTI_SWIER1_SWIER21 EXTI_SWIER1_SWIER21_Msk CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) RCC_D1CFGR_HPRE_0 (0x1UL << RCC_D1CFGR_HPRE_Pos) RTC_ALARMSUBSECONDMASK_SS14_3 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1) USART_CR2_LINEN_Pos (14U) MPU_REGION_SIZE_1KB ((uint8_t)0x09) HRTIM_EECR2_EE6POL HRTIM_EECR2_EE6POL_Msk HRTIM_RST2R_MSTCMP2 HRTIM_RST2R_MSTCMP2_Msk __ptr_t void * USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) SPDIFRX_VERR_MINREV SPDIFRX_VERR_MINREV_Msk EXTI_PR1_PR19_Pos (19U) TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) HSI48_TIMEOUT_VALUE (2U) HRTIM_RSTR_EXTEVNT7_Pos (15U) OPAMP1_OTR_TRIMOFFSETN OPAMP1_OTR_TRIMOFFSETN_Msk HAL_DMAMUX2_SYNC_I2C4_WKUP 10U TIM5_IRQn __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE FLASH_OPTSR_FZ_IWDG_STOP_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_STOP_Pos) GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) DMAMUX_RGxCR_OIE_Pos (8U) JPEG_CR_OFF JPEG_CR_OFF_Msk SPDIFRX_SIDR_SID SPDIFRX_SIDR_SID_Msk TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) ADC_CR_LINCALRDYW2_Msk (0x1UL << ADC_CR_LINCALRDYW2_Pos) HRTIM_BMTRGR_TDCMP1_Pos (21U) HRTIM_TIMCR_DACSYNC_1 (0x2UL << HRTIM_TIMCR_DACSYNC_Pos) DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) EXTI_FTSR1_TR16_Pos (16U) SWPMI_IER_RXBFIE SWPMI_IER_RXBFIE_Msk FDCAN_CCCR_PXHD_Pos (12U) COMP_CFGRx_BLANKING_0 (0x1UL << COMP_CFGRx_BLANKING_Pos) SPI_IO_SWAP_DISABLE (0x00000000UL) I2C_ICR_NACKCF_Pos (4U) LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk FDCAN_IR_TSW_Pos (16U) HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 HRTIM_ADC1R_AD1TCC3_Msk (0x1UL << HRTIM_ADC1R_AD1TCC3_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE HRTIM_CPT2CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV6CPT_Pos) SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) ETH_MACCR_DC ETH_MACCR_DC_Msk EXTI_EMR2_EM49 EXTI_EMR2_EM49_Msk LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos) TPI_FIFO0_ETM0_Pos 0U __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING EXTI_LINE70 ((uint32_t)0x46) FDCAN_TTOCF_OM FDCAN_TTOCF_OM_Msk RCC_APB1HRSTR_SWPMIRST_Pos (2U) LPTIM_CFGR_CKFLT_Pos (3U) ADC_JDR3_JDATA_8 (0x00000100UL << ADC_JDR3_JDATA_Pos) RCC_APB4LPENR_SAI4LPEN RCC_APB4LPENR_SAI4LPEN_Msk EXTI_FTSR1_TR4 EXTI_FTSR1_TR4_Msk FLASH_SR_EOP FLASH_SR_EOP_Msk __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE ETH_MACECR_SPEN ETH_MACECR_SPEN_Msk DBGMCU_CR_DBG_CKD1EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD1EN_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) SPI_IFCR_CRCEC_Pos (7U) FLASH_CCR_CLR_WRPERR_Msk (0x1UL << FLASH_CCR_CLR_WRPERR_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET FDCAN_TTIE_TXOE FDCAN_TTIE_TXOE_Msk _READ_WRITE_BUFSIZE_TYPE int FMC_SDTRx_TXSR_2 (0x4UL << FMC_SDTRx_TXSR_Pos) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk RTC_IT_TAMP RTC_TAMPCR_TAMPIE EXTI_FTSR1_TR0_Msk (0x1UL << EXTI_FTSR1_TR0_Pos) __HAL_RCC_SAI4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SAI4RST) MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) RCC_APB1LLPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART8LPEN_Pos) TIM_EGR_B2G_Pos (8U) EXTI_D3PCR1H_PCS20_Msk (0x3UL << EXTI_D3PCR1H_PCS20_Pos) HRTIM_ADC3R_AD3TBC4 HRTIM_ADC3R_AD3TBC4_Msk HRTIM_ADC2R_AD2TCC4_Pos (20U) SCB_ICSR_PENDSVSET_Pos 28U __uint32_t RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) SPI_CR1_TCRCINI_Pos (15U) EXTI_LINE61 ((uint32_t)0x3D) HRTIM_CR1_MUDIS_Pos (0U) FLASH_CR_CRCENDIE_Pos (27U) HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL DMA_HISR_FEIF7_Pos (22U) HRTIM_ADC4R_AD4EEV8_Msk (0x1UL << HRTIM_ADC4R_AD4EEV8_Pos) RCC_APB1LENR_UART5EN_Msk (0x1UL << RCC_APB1LENR_UART5EN_Pos) DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL) __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE FDCAN_RXF0S_F0F_Msk (0x1UL << FDCAN_RXF0S_F0F_Pos) __HAL_LTDC_LAYER LTDC_LAYER __HAL_PWR_CLEAR_FLAG(__FLAG__) SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF) HRTIM_RSTR_EXTEVNT10_Pos (18U) SDMMC_STA_DPSMACT_Msk (0x1UL << SDMMC_STA_DPSMACT_Pos) RTC_ATAMP_FILTER_DISABLE 0u __HAL_RCC_TIM16_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) == 0U) USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD TIM15_AF1_BKCMP1P TIM15_AF1_BKCMP1P_Msk USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) ADC_CR_ADVREGEN_Pos (28U) __HAL_RCC_APB1H_RELEASE_RESET() (RCC->APB1HRSTR = 0x00U) USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk RCC_D2CFGR_D2PPRE1_DIV1 ((uint32_t)0x00000000) HRTIM_TIMCR_DELCMP2_1 (0x2UL << HRTIM_TIMCR_DELCMP2_Pos) RTC_TAMPER_2_MASK_FLAG RTC_TAMPCR_TAMP2MF HRTIM_RST1R_TIMEVNT7_Pos (18U) ETH_DMACCR_DSL_32BIT ((uint32_t)0x00040000) DFSDM_FLTCR1_RSWSTART_Pos (17U) ETH_MMCTIMR_TXGPKTIM_Pos (21U) __HAL_RCC_GET_SDMMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL))) __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE HRTIM_MCR_TBCEN HRTIM_MCR_TBCEN_Msk ADC_JDR2_JDATA_16 (0x00010000UL << ADC_JDR2_JDATA_Pos) HRTIM_MISR_MCMP3_Pos (2U) OPAMP ((OPAMP_TypeDef *) OPAMP_BASE) ADC_SMPR2_SMP12_Pos (6U) TIM_SR_SBIF TIM_SR_SBIF_Msk GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) RCC_PLLCKSELR_PLLSRC_CSI_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_CSI_Pos) ETH_DMADSR_TPS_STOPPED ((uint32_t)0x00000000) PWR_WKUPCR_WKUPC2 PWR_WKUPCR_WKUPC2_Msk ADC_OFR1_OFFSET1_5 (0x0000020UL << ADC_OFR1_OFFSET1_Pos) FMC_BCRx_WAITEN FMC_BCRx_WAITEN_Msk __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) != 0U) __FAST32  CRC_OUTPUTDATA_INVERSION_DISABLE 0x00000000U USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk SYSCFG_PMOSCode __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) RCC_LPTIM3CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 HAL_FLASH_ERROR_WRP FLASH_FLAG_WRPERR USART_CR2_CPHA USART_CR2_CPHA_Msk HRTIM_CPT1CR_TC1SET_Pos (20U) QUADSPI_CR_EN_Pos (0U) CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos) __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) DMAMUX2_RequestGenerator3_BASE (DMAMUX2_BASE + 0x010CUL) ETH_MACHWF1R_AVSEL_Pos (20U) __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOIRST) __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) != 0U) __STDINT_EXP(x) __ ##x ##__ EXTI_SWIER1_SWIER2_Msk (0x1UL << EXTI_SWIER1_SWIER2_Pos) LPTIM_CFGR_ENC_Pos (24U) __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos) IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2) SYSCFG_PMCR_EPIS_SEL_1 (0x2UL << SYSCFG_PMCR_EPIS_SEL_Pos) FDCAN_TTIR_IWT_Pos (15U) __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE FDCAN_TTIR_SBC_Pos (0U) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE __HAL_RCC_AXISRAM_CLK_SLEEP_DISABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET BDMA_REQUEST_I2C4_RX 13U __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE SPI_RX_FIFO_3PACKET (SPI_SR_RXPLVL_1 | SPI_SR_RXPLVL_0) RCC_RSR_IWDG1RSTF_Msk (0x1UL << RCC_RSR_IWDG1RSTF_Pos) GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) HRTIM_OUTR_POL2 HRTIM_OUTR_POL2_Msk SAI1 ((SAI_TypeDef *) SAI1_BASE) FDCAN_IE_TEFLE FDCAN_IE_TEFLE_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk GPIO_PUPDR_PUPD5_Pos (10U) ETH_MMCRAEPR_RXALGNERR_Pos (0U) __HAL_RCC_SAI3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI3LPEN) DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk OB_ST_RAM_SIZE_8KB FLASH_OPTSR_ST_RAM_SIZE_1 JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT() (EXTI_D1->IMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) HRTIM_SET1R_MSTPER_Msk (0x1UL << HRTIM_SET1R_MSTPER_Pos) HRTIM_EEFR1_EE1FLTR_1 (0x2UL << HRTIM_EEFR1_EE1FLTR_Pos) RCC_MCO_DIV8 RCC_MCODIV_8 ADC_CALFACT2_LINCALFACT_2 (0x00000004UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_RCC_ETH1RX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1RXLPEN)) HRTIM_EECR2_EE10SRC_0 (0x1UL << HRTIM_EECR2_EE10SRC_Pos) RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos) DMA_REQUEST_USART2_RX 43U ADC_OFR2_OFFSET2_CH_Pos (26U) ADC_CR_ADCALDIF_Pos (30U) RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) == 0U) QSPI_DDR_MODE_DISABLE 0x00000000U HRTIM_TIMDIER_CMP1DE_Pos (16U) SPI_CFG2_SP_Msk (0x7UL << SPI_CFG2_SP_Pos) HRTIM_RSTBR_TIMCCMP1 HRTIM_RSTBR_TIMCCMP1_Msk EXTI_PR1_PR EXTI_PR1_PR_Msk HRTIM_RSTR_MSTPER_Msk (0x1UL << HRTIM_RSTR_MSTPER_Pos) JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk QUADSPI_IRQn FMC_SDRAM_INTERN_BANKS_NUM_4 (0x00000040U) __SCB_ICACHE_LINE_SIZE 32U COMP_CFGRx_BLANKING COMP_CFGRx_BLANKING_Msk MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk ADC_JDR3_JDATA_20 (0x00100000UL << ADC_JDR3_JDATA_Pos) __UDQ_FBIT__ 64 RCC_FLAG_LPWR1RST ((uint8_t)0x9E) RCC_APB4LPENR_LPTIM4LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM4LPEN_Pos) GPIO_AF4_USART1 ((uint8_t)0x04) LTDC_ICR_CFUIF_Pos (1U) ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) EXTI_FTSR1_TR6_Msk (0x1UL << EXTI_FTSR1_TR6_Pos) FDCAN_TTOCF_TM FDCAN_TTOCF_TM_Msk HRTIM_MCR_CONT_Pos (3U) RCC_USART6CLKSOURCE_HSI RCC_USART16CLKSOURCE_HSI DMAMUX1_Channel0_BASE (DMAMUX1_BASE) ADC_CALFACT2_LINCALFACT_15 (0x00008000UL << ADC_CALFACT2_LINCALFACT_Pos) ITM_TCR_GTSFREQ_Pos 10U HSEM_C1MISR_MISF21_Pos (21U) SPI_DATASIZE_10BIT (0x00000009UL) LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk COMP1_BASE (COMP12_BASE + 0x0CUL) RCC_RNGCLKSOURCE_PLL RCC_D2CCIP2R_RNGSEL_0 DMA2D_IFCR_CTWIF_Pos (2U) RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1 HRTIM_TIMDIER_SET2IE_Pos (11U) __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_SDMMC2EN)) RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) __printf0like(fmtarg,firstvararg)  GPIO_OTYPER_OT5_Pos (5U) __HAL_BDMA_CHANNEL_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR & (DMA_TO_BDMA_IT(__INTERRUPT__)))) HRTIM_CPT1CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP2_Pos) GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET ADC_CR_LINCALRDYW5_Pos (26U) BDMA_IFCR_CGIF3_Pos (12U) ETH_MMCTIMR_TXGPKTIM_Msk (0x1UL << ETH_MMCTIMR_TXGPKTIM_Pos) RCC_APB4LPENR_LPTIM2LPEN RCC_APB4LPENR_LPTIM2LPEN_Msk __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() SDMMC_CMD_WRITE_MULT_BLOCK ((uint8_t)25U) HAL_SPI_ERROR_ABORT (0x00000040UL) IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB2) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB1) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_PIN)) HAL_CRC_LENGTH_8B 8U RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U)) __ASSERT_FUNC __func__ USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) FDCAN_NDAT2_ND56 FDCAN_NDAT2_ND56_Msk HRTIM_MCR_MREPU HRTIM_MCR_MREPU_Msk SAI_PDMCR_PDMEN SAI_PDMCR_PDMEN_Msk FLASH_IT_CRCEND_BANK2 (FLASH_CR_CRCENDIE | 0x80000000U) RCC_APB4LPENR_I2C4LPEN_Pos (7U) SDMMC_CMD_WAITRESP_Pos (8U) __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE PWR_WAKEUP_FLAG4 PWR_WKUPFR_WKUPF4 __SIZEOF_PTRDIFF_T__ 4 COMP_OR_AFOPK2_Msk (0x1UL << COMP_OR_AFOPK2_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD SPI_CFG1_CRCSIZE_Msk (0x1FUL << SPI_CFG1_CRCSIZE_Pos) __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 FDCAN_PSR_EP FDCAN_PSR_EP_Msk EXTI_EMR2_EM52_Msk (0x1UL << EXTI_EMR2_EM52_Pos) DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk EXTI_IMR3_IM77 EXTI_IMR3_IM77_Msk QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) HRTIM_EEFR2_EE6FLTR_0 (0x1UL << HRTIM_EEFR2_EE6FLTR_Pos) FDCAN_TTILS_SE1S_Pos (12U) DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos) __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET HRTIM_EECR2_EE7SNS_Msk (0x3UL << HRTIM_EECR2_EE7SNS_Pos) ETH_DMACRCR_RPBL ETH_DMACRCR_RPBL_Msk SWPMI_IER_RDYIE_Msk (0x1UL << SWPMI_IER_RDYIE_Pos) DMA_LISR_FEIF0_Pos (0U) DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos) HRTIM_BMCR_TCBM HRTIM_BMCR_TCBM_Msk RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) RCC_APB2RSTR_SPI5RST_Pos (20U) OPAMP1_CSR_FORCEVP_Pos (1U) ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) RCC_AHB3LPENR_DMA2DLPEN_Pos (4U) RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 __LACCUM_EPSILON__ 0x1P-31LK RCC_USART1CLKSOURCE_CSI RCC_USART16CLKSOURCE_CSI SDMMC_ICR_IDMATEC SDMMC_ICR_IDMATEC_Msk SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) ADC_CFGR_DISCNUM_Pos (17U) SWPMI_IER_RXBFIE_Msk (0x1UL << SWPMI_IER_RXBFIE_Pos) LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos) TIM_TISEL_TI3SEL_Pos (16U) __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != 0U) EXTI_RTSR1_TR15 EXTI_RTSR1_TR15_Msk DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk HRTIM_TIMCR_TBU_Msk (0x1UL << HRTIM_TIMCR_TBU_Pos) GPIO_BSRR_BR15_Pos (31U) DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) RCC_APB1LRSTR_TIM13RST_Pos (7U) RCC_AHB4LPENR_GPIOELPEN RCC_AHB4LPENR_GPIOELPEN_Msk ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) WWDG_CFR_WDGTB_2 (0x4UL << WWDG_CFR_WDGTB_Pos) __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE SWPMI_ISR_RXNE_Pos (5U) __lock_annotate(x)  FDCAN_RXF0S_F0GI_Msk (0x3FUL << FDCAN_RXF0S_F0GI_Pos) SWPMI_ICR_CTXUNRF_Msk (0x1UL << SWPMI_ICR_CTXUNRF_Pos) EXTI_D3PMR1_MR6_Pos (6U) DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk PWR_CR3_USB33DEN_Msk (0x1UL << PWR_CR3_USB33DEN_Pos) SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos) USB2_OTG_FS_PERIPH_BASE (0x40080000UL) RCC_STOP_KERWAKEUPCLOCK_HSI (0x00000000U) SCB_STIR_INTID_Pos 0U ADC_JDR1_JDATA_28 (0x10000000UL << ADC_JDR1_JDATA_Pos) __compiler_membar() __asm __volatile(" " : : : "memory") JPEG_CONFR1_NS_Pos (6U) CEC_ISR_TXACKE_Pos (12U) ADC_OFR2_OFFSET2_2 (0x0000004UL << ADC_OFR2_OFFSET2_Pos) FDCAN_NDAT2_ND43_Msk (0x1UL << FDCAN_NDAT2_ND43_Pos) TIM_CR2_MMS TIM_CR2_MMS_Msk FLASH_CR_SNB_1 (0x2UL << FLASH_CR_SNB_Pos) __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET TIM_SMCR_ETPS_Pos (12U) USB_OTG_DAINTMSK_OEPM_Pos (16U) HRTIM_ADC2R_AD2TBC2_Pos (14U) FDCAN_NDAT2_ND34_Pos (2U) RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) RCC_D3CFGR_D3PPRE_Pos (4U) PWR_FLAG_TEMPL (0x15U) FDCAN_RXF1C_F1S_Msk (0x7FUL << FDCAN_RXF1C_F1S_Pos) HRTIM_ADC2R_AD2TBC4_Msk (0x1UL << HRTIM_ADC2R_AD2TBC4_Pos) __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET __HAL_RCC_MDMA_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN)) DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk RNG_CR_IE_Pos (3U) FLASH_OPTSR_BOR_LEV_0 (0x1UL << FLASH_OPTSR_BOR_LEV_Pos) SPI_SR_EOT_Msk (0x1UL << SPI_SR_EOT_Pos) __HAL_RCC_SPI1_CONFIG __HAL_RCC_SPI123_CONFIG HRTIM_EECR1_EE1POL_Pos (2U) __NEWLIB__ 4 TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE GPIO_AFRL_AFSEL1_Pos (4U) GPIO_IDR_ID9 GPIO_IDR_ID9_Msk MDMA_REQUEST_SDMMC1_COMMAND_END ((uint32_t)0x0000001FU) FDCAN_ECR_CEL FDCAN_ECR_CEL_Msk FDCANCCU_CWD_WDC FDCANCCU_CWD_WDC_Msk I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk EXTI_EMR3_EM69 EXTI_EMR3_EM69_Msk __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE MDMA_FLAG_BFTC ((uint32_t)MDMA_CISR_TCIF) SWPMI_ISR_TXBEF SWPMI_ISR_TXBEF_Msk RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) RCC_PLLCFGR_PLL3RGE_Msk (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos) DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 RCC_AHB4RSTR_GPIOIRST RCC_AHB4RSTR_GPIOIRST_Msk HRTIM_BMCR_TCBM_Pos (19U) RCC_D2CCIP1R_SPI123SEL RCC_D2CCIP1R_SPI123SEL_Msk DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos) USB_OTG_GOTGCTL_SRQ_Pos (1U) RCC_D2CFGR_D2PPRE2_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE2_DIV4_Pos) BDMA_IFCR_CTCIF4 BDMA_IFCR_CTCIF4_Msk ETH_MACCR_LM_Pos (12U) HRTIM_OENR_TE1OEN HRTIM_OENR_TE1OEN_Msk GPIO_PIN_2 ((uint16_t)0x0004) _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk (0x3UL << ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_ENABLE_IT((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_ENABLE_IT((__HANDLE__), (__INTERRUPT__)))) NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos) GPIO_AF1_TIM16 ((uint8_t)0x01) HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) HAL_TIM_DMAError TIM_DMAError SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos) EXTI_SWIER1_SWIER14 EXTI_SWIER1_SWIER14_Msk ADC_OFR2_SSATE ADC_OFR2_SSATE_Msk ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) MPU_TYPE_SEPARATE_Msk (1UL ) BDMA_Channel6_IRQn __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_I2C4RST) OPAMP1_CSR_CALSEL_1 (0x2UL << OPAMP1_CSR_CALSEL_Pos) CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) FDCANCCU_CCFG_CFL_Msk (0x1UL << FDCANCCU_CCFG_CFL_Pos) EXTI_IMR3_IM78_Msk (0x1UL << EXTI_IMR3_IM78_Pos) EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) ETH_MTLTQOMR_TTC_96BITS ((uint32_t)0x00000020) LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos) DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT FMC_SDTRx_TRC_Pos (12U) RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 FLASH_OPTSR_OPTCHANGEERR FLASH_OPTSR_OPTCHANGEERR_Msk ETH_MACECR_DCRCC_Pos (16U) DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos) SDMMC_CMD_CMDSUSPEND_Pos (16U) DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos) UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U DMA2D_OCOLR_ALPHA_3_Pos (15U) RCC_AHB4ENR_GPIOGEN_Msk (0x1UL << RCC_AHB4ENR_GPIOGEN_Pos) EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) __HAL_RCC_ETH1RX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) == 0U) ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) HRTIM_RST1R_MSTCMP3_Msk (0x1UL << HRTIM_RST1R_MSTCMP3_Pos) __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE ADC_CALFACT2_LINCALFACT_27 (0x08000000UL << ADC_CALFACT2_LINCALFACT_Pos) MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos) SWPMI_ISR_RXBFF SWPMI_ISR_RXBFF_Msk FLASH_SCAR_SEC_AREA_START_Pos (0U) DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos) TIM4_IRQn HRTIM_ADC4R_AD4TDRST_Pos (27U) HRTIM_RSTBR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP4_Pos) LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk IS_RCC_PLL3R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk HRTIM_RSTER_TIMBCMP1_Pos (22U) RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) TIM_CCMR1_CC1S_Pos (0U) __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI1LPEN) MDMA_PRIORITY_MEDIUM ((uint32_t)MDMA_CCR_PL_0) SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos) HRTIM_CR2_TERST_Msk (0x1UL << HRTIM_CR2_TERST_Pos) RCC_PERIPHCLK_SAI23 (0x00000200U) HRTIM_TIMDIER_CPT2DE HRTIM_TIMDIER_CPT2DE_Msk RCC_D3AMR_SRAM4AMEN_Pos (29U) DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk SPI_IFCR_OVRC_Msk (0x1UL << SPI_IFCR_OVRC_Pos) SDMMC_STA_DATAEND_Pos (8U) DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos) SPI_MASTER_SS_IDLENESS_08CYCLE (0x00000008UL) RCC_MCO_DIV64 RCC_MCODIV_64 INT_LEAST16_MAX (__INT_LEAST16_MAX__) ETH_MACPPSTTNR_TTSL0 ETH_MACPPSTTNR_TTSL0_Msk HRTIM_SET2R_TIMEVNT4_Msk (0x1UL << HRTIM_SET2R_TIMEVNT4_Pos) HRTIM_ISR_FLT2_Pos (1U) SDMMC_OCR_ERASE_RESET ((uint32_t)0x00002000U) USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) AHB1RSTR SYSCFG_CFGR_AXISRAML_Msk (0x1UL << SYSCFG_CFGR_AXISRAML_Pos) ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED SYSCFG_CFGR_SRAM3L_Msk (0x1UL << SYSCFG_CFGR_SRAM3L_Pos) __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE EXTI_EMR2_EM56 EXTI_EMR2_EM56_Msk TIM1_UP_IRQn DMA_HIFCR_CDMEIF4_Pos (2U) RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE IS_MDMA_DESTINATION_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_DEST_DATASIZE_BYTE ) || ((__SIZE__) == MDMA_DEST_DATASIZE_HALFWORD ) || ((__SIZE__) == MDMA_DEST_DATASIZE_WORD ) || ((__SIZE__) == MDMA_DEST_DATASIZE_DOUBLEWORD)) QSPI_FLASH_ID_2 ((uint32_t)QUADSPI_CR_FSEL) EXTI_TypeDef ADC_CFGR2_OVSR_4 (0x010UL << ADC_CFGR2_OVSR_Pos) FDCAN_TTILS_GTDS_Msk (0x1UL << FDCAN_TTILS_GTDS_Pos) ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) GPIO_AF10_SAI4 ((uint8_t)0x0A) PendSV_IRQn __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART8LPEN) RCC_PLLSOURCE_CSI (0x00000001U) BDMA_REQUEST_ADC3 17U HRTIM_EEFR1_EE2FLTR_1 (0x2UL << HRTIM_EEFR1_EE2FLTR_Pos) EXTI_D3PCR2H_PCS50 EXTI_D3PCR2H_PCS50_Msk TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD RCC_GCR_WW1RSC_Pos (0U) SDMMC_IT_DCRCFAIL SDMMC_MASK_DCRCFAILIE I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) ADC_OFR3_OFFSET3_8 (0x0000100UL << ADC_OFR3_OFFSET3_Pos) RCC_D3CCIPR_SAI4ASEL_0 (0x1UL << RCC_D3CCIPR_SAI4ASEL_Pos) DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos) CEC_CFGR_RXTOL_Pos (3U) DMAMUX_RGCFR_COF7_Pos (7U) HAL_Init FDCAN_NDAT1_ND31_Msk (0x1UL << FDCAN_NDAT1_ND31_Pos) PWR_CR1_PLS_LEV2_Pos (6U) __HAL_RCC_CRS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_CRSRST) PWR_WKUPEPR_WKUPPUPD4_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD4_Pos) RCC_D3AMR_RTCAMEN_Msk (0x1UL << RCC_D3AMR_RTCAMEN_Pos) FDCAN_TTOCN_NIG FDCAN_TTOCN_NIG_Msk RCC_APB1LENR_TIM4EN RCC_APB1LENR_TIM4EN_Msk ETH_MTLISR_MACIS_Pos (16U) HRTIM_BMTRGR_TECMP1_Msk (0x1UL << HRTIM_BMTRGR_TECMP1_Pos) ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) GPIO_OTYPER_OT15_Pos (15U) CEC_CR_TXSOM_Pos (1U) HSEM_C1ISR_ISF28_Pos (28U) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM6RST) DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) MDMA_DEST_DATASIZE_BYTE ((uint32_t)0x00000000U) HRTIM_RSTCR_TIMDCMP1_Pos (25U) __HAL_SPI_CLEAR_SUSPFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_SUSPC) DMA2D_FGPFCCR_START_Pos (5U) __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI2LPEN) RAMECC_IER_GIE RAMECC_IER_GIE_Msk TIM1_AF2_BK2CMP2P TIM1_AF2_BK2CMP2P_Msk USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk HAL_MDMA_MODULE_ENABLED  SYSCFG_EXTICR4_EXTI12_PD ((uint32_t)0x00000003) DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) OPAMP_CSR_TSTREF OPAMP_CSR_TSTREF_Msk IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) HRTIM_EECR1_EE4SNS_1 (0x2UL << HRTIM_EECR1_EE4SNS_Pos) HRTIM_RSTDR_TIMBCMP4 HRTIM_RSTDR_TIMBCMP4_Msk I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk _T_WCHAR  ETH_MACVTR_EIVLS_DONOTSTRIP ((uint32_t)0x00000000) TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING ETH_DMADSR_RPS_Msk (0xFUL << ETH_DMADSR_RPS_Pos) RCC_PERIPHCLK_SPI123 (0x00001000U) RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos (26U) RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos) RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos) RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk SDMMC_DATABLOCK_SIZE_16384B (SDMMC_DCTRL_DBLOCKSIZE_1| SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) HRTIM_OUTR_DLYPRTEN_Pos (9U) DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) SWPMI_CR_DEACT_Pos (10U) HAL_HSEM_MODULE_ENABLED  ADC_CR_DEEPPWD_Pos (29U) HRTIM_BDTUPR_TIMSET1R HRTIM_BDTUPR_TIMSET1R_Msk IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) <= 254U) HRTIM_FLTINR2_FLT5SRC_Msk (0x1UL << HRTIM_FLTINR2_FLT5SRC_Pos) TIM17_AF1_BKCMP1E_Msk (0x1UL << TIM17_AF1_BKCMP1E_Pos) DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos) TIM_SMCR_ETF TIM_SMCR_ETF_Msk OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 HSEM_C1ICR_ISC1_Pos (1U) ETH_MTLRQMPOCR_OVFPKTCNT ETH_MTLRQMPOCR_OVFPKTCNT_Msk ETH_MACL3A1R_L3A1 ETH_MACL3A1R_L3A1_Msk DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk HRTIM_SET1R_TIMEVNT8_Pos (19U) USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk EXTI_PR1_PR2 EXTI_PR1_PR2_Msk EXTI_IMR2_IM33_Pos (1U) HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart RCC_AHB2LPENR_D2SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART7CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART7CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART7CLKSOURCE_CSI) || ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || ((SOURCE) == RCC_UART7CLKSOURCE_HSI)) EXTI_FTSR3_TR85_Msk (0x1UL << EXTI_FTSR3_TR85_Pos) __ARM_ARCH_ISA_THUMB HRTIM_FLTINR1_FLT2F HRTIM_FLTINR1_FLT2F_Msk GPIOF_PIN_AVAILABLE GPIO_PIN_All GPIO_AF10_FMC ((uint8_t)0x0A) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART3EN) FDCAN_TXFQS_TFGI FDCAN_TXFQS_TFGI_Msk HRTIM_FLTINR1_FLT3P_Msk (0x1UL << HRTIM_FLTINR1_FLT3P_Pos) MDMA_CLAR_LAR_Pos (0U) MDMA_GISR0_GIF5 MDMA_GISR0_GIF5_Msk BDMA_ISR_GIF1_Pos (4U) GPIO_IDR_ID0_Pos (0U) USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) HRTIM_CPT1CR_EXEV5CPT HRTIM_CPT1CR_EXEV5CPT_Msk SPI_SR_DXP_Pos (2U) ADC_CFGR2_ROVSE_Pos (0U) SPI_I2SCFGR_I2SCFG_Msk (0x7UL << SPI_I2SCFGR_I2SCFG_Pos) SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk HRTIM_RST2R_EXTVNT4 HRTIM_RST2R_EXTVNT4_Msk TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 ADC_CFGR_JAWD1EN_Pos (24U) USE_HAL_CRYP_REGISTER_CALLBACKS 0U __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk HRTIM_OUTR_DTEN HRTIM_OUTR_DTEN_Msk FLASH_CRCEADD_CRC_END_ADDR FLASH_CRCEADD_CRC_END_ADDR_Msk FDCAN_IE_ELOE FDCAN_IE_ELOE_Msk SDMMC_WIDE_BUS_SUPPORT ((uint32_t)0x00040000U) __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE IS_RTC_MONTH(MONTH) (((MONTH) >= 1u) && ((MONTH) <= 12u)) ETH_MMCRIMR_RXCRCERPIM ETH_MMCRIMR_RXCRCERPIM_Msk DMA2D_OCOLR_GREEN_1_Pos (8U) TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) USB_OTG_HCCHAR_CHENA_Pos (31U) FDCAN_ILS_EPE_Msk (0x1UL << FDCAN_ILS_EPE_Pos) EXTI_PIN_MASK 0x0000001FUL SYSCFG_UR14_D1STPRST_Msk (0x1UL << SYSCFG_UR14_D1STPRST_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) NVIC_GetActive __NVIC_GetActive FP_ILOGB0 (-__INT_MAX__) SYSCFG_EXTICR3_EXTI8_PJ ((uint32_t)0x00000009) xPSR_V_Msk (1UL << xPSR_V_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk ETH_MACTFCR_TFE_Msk (0x1UL << ETH_MACTFCR_TFE_Pos) HAL_SD_ERROR_TIMEOUT SDMMC_ERROR_TIMEOUT DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk QUADSPI_SR_TOF_Pos (4U) HRTIM_RST2R_MSTPER HRTIM_RST2R_MSTPER_Msk ETH_MTLQICSR_RXOVFIS_Msk (0x1UL << ETH_MTLQICSR_RXOVFIS_Pos) EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos) SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos) DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos) USART_CR2_CPHA_Pos (9U) SRAMCAN_BASE (D2_APB1PERIPH_BASE + 0xAC00UL) __HAL_RCC_LPTIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN); UNUSED(tmpreg); } while(0) HRTIM_ODSR_TB1ODS_Pos (2U) USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 |= (__INTERRUPT__)) I2C_FASTMODEPLUS_PB9 SYSCFG_PMCR_I2C_PB9_FMP RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk HRTIM_ADC2R_AD2EEV8_Msk (0x1UL << HRTIM_ADC2R_AD2EEV8_Pos) __HAL_RCC_UART8_CONFIG __HAL_RCC_USART234578_CONFIG RCC_APB1LRSTR_UART7RST_Msk (0x1UL << RCC_APB1LRSTR_UART7RST_Pos) DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos) ETH_MACCR_SARC_MTIATI ((uint32_t)0x00000000) HRTIM_RSTR_EXTEVNT2_Msk (0x1UL << HRTIM_RSTR_EXTEVNT2_Pos) FMC_BCRx_MTYP_Msk (0x3UL << FMC_BCRx_MTYP_Pos) RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT 22U HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE RCC_D1CFGR_D1CPRE_0 (0x1UL << RCC_D1CFGR_D1CPRE_Pos) HRTIM_TIMISR_SET1_Pos (9U) USB_OTG_DIEPCTL_CNAK_Pos (26U) RCC_D2CFGR_D2PPRE2_DIV16 RCC_D2CFGR_D2PPRE2_DIV16_Msk DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk ETH_MACVIR_VLT_UP_Msk (0x7UL << ETH_MACVIR_VLT_UP_Pos) FMC_WRITE_OPERATION_ENABLE (0x00001000U) HRTIM_EEFR1_EE3FLTR_1 (0x2UL << HRTIM_EEFR1_EE3FLTR_Pos) FDCAN_NDAT1_ND22_Msk (0x1UL << FDCAN_NDAT1_ND22_Pos) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) USBD_HSINFS_SPEED 1U ETH_MACHWF0R_MIISEL_Msk (0x1UL << ETH_MACHWF0R_MIISEL_Pos) HRTIM_TIMISR_O2CPY HRTIM_TIMISR_O2CPY_Msk __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) EXTI_RTSR1_TR17_Msk (0x1UL << EXTI_RTSR1_TR17_Pos) __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET HRTIM_RST2R_TIMEVNT5_Msk (0x1UL << HRTIM_RST2R_TIMEVNT5_Pos) EXTI_EMR1_EM18_Pos (18U) SYSCFG_UR8_MESAD_BANK2 SYSCFG_UR8_MESAD_BANK2_Msk ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) SYSCFG_PMCR_EPIS_SEL_2 (0x4UL << SYSCFG_PMCR_EPIS_SEL_Pos) I2C_ISR_TCR_Pos (7U) GPIOF_BASE (D3_AHB1PERIPH_BASE + 0x1400UL) HRTIM_FLTINR2_FLTSD HRTIM_FLTINR2_FLTSD_Msk HRTIM_ADC1R_AD1TBC3_Pos (16U) EXTI_SWIER2_SWIER49_Msk (0x1UL << EXTI_SWIER2_SWIER49_Pos) I2C_CR2_PECBYTE_Pos (26U) DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos) CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOHEN) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) RTC_IT_TAMP2 RTC_TAMPCR_TAMP2IE FDCAN_IE_RF0FE FDCAN_IE_RF0FE_Msk COMP_CFGRx_SCALEN COMP_CFGRx_SCALEN_Msk EXTI_IMR3_IM84 EXTI_IMR3_IM84_Msk I2C_CR2_NACK_Pos (15U) __HAL_RCC_PLLCLKOUT_ENABLE(__RCC_PLL1ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) HSEM_C1ICR_ISC15_Msk (0x1UL << HSEM_C1ICR_ISC15_Pos) EXTI_RTSR2_TR51_Pos (19U) RCC_CFGR_MCO1PRE_3 (0x8UL << RCC_CFGR_MCO1PRE_Pos) DMAMUX_RGSR_OF5 DMAMUX_RGSR_OF5_Msk RCC_APB1LRSTR_I2C3RST_Pos (23U) RESERVED11 RESERVED12 RESERVED13 SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) BDMA_IFCR_CTEIF7 BDMA_IFCR_CTEIF7_Msk SPDIFRX_SR_PERR_Pos (2U) STM32H743xx 1 DMAMUX2_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator1_BASE) RCC_D2CFGR_D2PPRE2_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_DIV16_Pos) DMA2D_ISR_TWIF_Pos (2U) ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk ADC_JDR4_JDATA_17 (0x00020000UL << ADC_JDR4_JDATA_Pos) LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk FDCAN_ILS_TOOE_Msk (0x1UL << FDCAN_ILS_TOOE_Pos) RCC_CRRCR_HSI48CAL_3 (0x008UL << RCC_CRRCR_HSI48CAL_Pos) ETH_MACHWF2R_RXCHCNT ETH_MACHWF2R_RXCHCNT_Msk SPI_SR_CTSIZE_Pos (16U) AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) COMP_OR_AFOPA6_Msk (0x1UL << COMP_OR_AFOPA6_Pos) QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk DBGMCU_APB1LFZ1_DBG_TIM2_Pos (0U) __HAL_RTC_TAMPTS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TIMESTAMPONTAMPERDETECTION_MASK)) SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos) GPIO_AF1_LPTIM1 ((uint8_t)0x01) BDMA_IFCR_CTEIF5_Msk (0x1UL << BDMA_IFCR_CTEIF5_Pos) SPI_CFG2_MIDI_1 (0x2UL << SPI_CFG2_MIDI_Pos) __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) != 0U) DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos) ETH_MACMDIODR_MD ETH_MACMDIODR_MD_Msk DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_CRCEN) MDMA_Channel8 ((MDMA_Channel_TypeDef *)MDMA_Channel8_BASE) USART_ICR_FECF_Pos (1U) IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART5CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART5CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART5CLKSOURCE_CSI) || ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || ((SOURCE) == RCC_UART5CLKSOURCE_HSI)) FLASH_FLAG_CRCRDERR FLASH_SR_CRCRDERR FDCAN_NDAT1_ND12_Pos (12U) IS_SDMMC_CPSM(CPSM) (((CPSM) == SDMMC_CPSM_DISABLE) || ((CPSM) == SDMMC_CPSM_ENABLE)) __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE FDCAN_ILS_RF0WL FDCAN_ILS_RF0WL_Msk FDCAN_NDAT2_ND58_Pos (26U) I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) TIM3_IRQn HRTIM_TIMCR_MSTU_Msk (0x1UL << HRTIM_TIMCR_MSTU_Pos) ETH_MACPFR_SAF_Pos (9U) ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) __INT_FAST16_MAX__ 0x7fffffff I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) ETH_MACHWF0R_ADDMACADRSEL ETH_MACHWF0R_ADDMACADRSEL_Msk ADC_JDR2_JDATA_13 (0x00002000UL << ADC_JDR2_JDATA_Pos) ETH_DMACTCR_TPBL_4PBL ((uint32_t)0x00040000) ADC_OFR3_SSATE_Msk (0x1UL << ADC_OFR3_SSATE_Pos) HRTIM_TIMDIER_CPT1IE_Msk (0x1UL << HRTIM_TIMDIER_CPT1IE_Pos) DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) OB_WRP_SECTOR_0 0x00000001U __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk DWT_CTRL_NOEXTTRIG_Pos 26U MDMA_CISR_BRTIF MDMA_CISR_BRTIF_Msk MPU_REGION_SIZE_2KB ((uint8_t)0x0A) RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) SDMMC_RESP3_CARDSTATUS3_Pos (0U) FLASH_CRCCR_CRC_BY_SECT FLASH_CRCCR_CRC_BY_SECT_Msk RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) RCC_APB1LENR_TIM12EN_Pos (6U) HSEM_C1ISR_ISF30_Msk (0x1UL << HSEM_C1ISR_ISF30_Pos) GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) FMC_SDCRx_MWID_Pos (4U) FLASH_IT_DBECCERR_BANK1 FLASH_CR_DBECCERRIE ADC_CFGR2_RSHIFT2_Msk (0x1UL << ADC_CFGR2_RSHIFT2_Pos) SYSCFG_PMCR_BOOSTEN_Pos (8U) IS_MDIOS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDIOS) NVIC_USER_IRQ_OFFSET 16 DWT_CTRL_CYCTAP_Pos 9U TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) HSEM_C1IER_ISE1_Msk (0x1UL << HSEM_C1IER_ISE1_Pos) HRTIM_MCR_CK_PSC_2 (0x4UL << HRTIM_MCR_CK_PSC_Pos) DBGMCU_CR_DBG_STANDBYD1_Pos (2U) FLASH_SR_BSY_Pos (0U) PWR_WKUPCR_WKUPC2_Msk (0x1UL << PWR_WKUPCR_WKUPC2_Pos) I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos) _PTRDIFF_T_DECLARED  GPIO_OSPEEDR_OSPEED2_Pos (4U) DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos) DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) FMC_SDRAM_ROW_BITS_NUM_12 (0x00000004U) FDCAN_TTILS_CERS_Pos (18U) ETH_MACCR_IPC_Pos (27U) RCC_RTCCLKSOURCE_HSE_DIV55 (0x00037300U) EXTI_EMR3_EM76 EXTI_EMR3_EM76_Msk EXTI_RTSR1_TR3_Msk (0x1UL << EXTI_RTSR1_TR3_Pos) TIM_DIER_CC4DE_Pos (12U) IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U)) HRTIM_RSTER_TIMCCMP1_Msk (0x1UL << HRTIM_RSTER_TIMCCMP1_Pos) RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk HRTIM_ADC1R_AD1TEPER_Msk (0x1UL << HRTIM_ADC1R_AD1TEPER_Pos) I2C_OAR1_OA1MODE_Pos (10U) DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos) IS_DMA_REQUEST(REQUEST) (((REQUEST) <= DMA_REQUEST_ADC3)) DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk COMP_OR_AFOPG3_Pos (6U) GPIO_AF2_TIM15 ((uint8_t)0x02) ETH_MACHWF0R_EEESEL_Pos (13U) __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE)) MDMA_GISR0_GIF2_Pos (2U) IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) <= 254U) HRTIM_EECR2_EE8SNS_0 (0x1UL << HRTIM_EECR2_EE8SNS_Pos) __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) COMP_ICFR_C1IF_Pos (16U) ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk HRTIM_TIMCR_RETRIG_Pos (4U) JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos) HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback ETH_MACHWF0R_ACTPHYSEL_RMII_Msk (0x1UL << ETH_MACHWF0R_ACTPHYSEL_RMII_Pos) VREFBUF_CSR_ENVR_Pos (0U) RCC_CLKPSOURCE_CSI RCC_D1CCIPR_CKPERSEL_0 I2C_FLAG_RXNE I2C_ISR_RXNE DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk I2C_CR1_PECEN_Pos (23U) RTC_TR_RESERVED_MASK (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU| RTC_TR_ST | RTC_TR_SU) ETH_MACLMIR_LMPDRI ETH_MACLMIR_LMPDRI_Msk FDCAN_NDAT1_ND13_Msk (0x1UL << FDCAN_NDAT1_ND13_Pos) HRTIM_EEFR2_EE6FLTR_Pos (1U) SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk ETH_MACMDIOAR_MOC_PRDIA_Msk (0x1UL << ETH_MACMDIOAR_MOC_PRDIA_Pos) JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk MDMA_GISR0_GIF2_Msk (0x1UL << MDMA_GISR0_GIF2_Pos) EXTI_SWIER2_SWIER49 EXTI_SWIER2_SWIER49_Msk __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) RCC_HSICFGR_HSITRIM_0 (0x01UL << RCC_HSICFGR_HSITRIM_Pos) HRTIM_ADC4R_AD4TEC4_Pos (30U) MDMA_SRC_DEC_BYTE ((uint32_t)MDMA_CTCR_SINC) SDMMC_RESP3 ((uint32_t)0x00000008U) RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) FPU_FPCCR_LSPACT_Pos 0U __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED __int8_t_defined 1 DebugMonitor_IRQn HRTIM_EECR1_EE2SRC_Pos (6U) SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) UART_FLAG_TXE USART_ISR_TXE_TXFNF COMP_SR_C1VAL_Pos (0U) APB4RSTR __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM7EN) HSEM_C1IER_ISE14 HSEM_C1IER_ISE14_Msk __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE SYSCFG_UR6_PABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PABEG_BANK1_Pos) HRTIM_RST2R_TIMEVNT9_Msk (0x1UL << HRTIM_RST2R_TIMEVNT9_Pos) USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk GPIO_OTYPER_OT7_Pos (7U) LTDC_LxDCCR_DCRED_Pos (16U) RCC_CFGR_STOPWUCK_Pos (6U) HRTIM_SET1R_EXTVNT2_Msk (0x1UL << HRTIM_SET1R_EXTVNT2_Pos) OPAMP1_CSR_CALSEL OPAMP1_CSR_CALSEL_Msk USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos) EXTI_PR3_PR85_Msk (0x1UL << EXTI_PR3_PR85_Pos) HRTIM_DTR_DTFSLK_Msk (0x1UL << HRTIM_DTR_DTFSLK_Pos) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || ((MODE) == I2C_ADDRESSINGMODE_10BIT)) __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) FDCAN_NDAT2_ND54 FDCAN_NDAT2_ND54_Msk DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) ETH_DMACIER_TIE_Msk (0x1UL << ETH_DMACIER_TIE_Pos) FLASH_CR_FW_Pos (6U) TIM_DMABASE_CCR6 0x00000017U MDMA_DEST_BURST_4BEATS ((uint32_t)MDMA_CTCR_DBURST_1) IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) RTC_FLAG_ALRAWF RTC_ISR_ALRAWF MDMA_CCR_BTIE_Pos (4U) HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 TPI_FIFO0_ETM0_Msk (0xFFUL ) RCC_CLOCKTYPE_D3PCLK1 (0x00000020U) COMP_CFGRx_HYST_1 (0x2UL << COMP_CFGRx_HYST_Pos) DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos) SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET SYSCFG_CompCode SYSCFG_EXTICR4_EXTI12_PJ ((uint32_t)0x00000009) __HAL_RCC_HRTIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_HRTIMRST) FDCAN_RXF0C_F0WM_Msk (0x7FUL << FDCAN_RXF0C_F0WM_Pos) TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk BDMA_ISR_HTIF6 BDMA_ISR_HTIF6_Msk IS_RCC_HRTIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_HRTIM1CLK_TIMCLK) || ((SOURCE) == RCC_HRTIM1CLK_CPUCLK)) RCC_PERIPHCLK_UART5 RCC_PERIPHCLK_USART234578 __ARM_FEATURE_SIMD32 1 EXTI_IMR3_IM86_Pos (22U) QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos) SDMMC_MASK_CKSTOPIE_Pos (26U) TIM_TIM15_TI2_TIM2_CH2 (TIM_TISEL_TI2SEL_0) IS_OB_SECURE_RDP(CONFIG) (((CONFIG) == OB_SECURE_RDP_NOT_ERASE) || ((CONFIG) == OB_SECURE_RDP_ERASE)) EXTI_PR2_PR49 EXTI_PR2_PR49_Msk _REENT_GLOBAL_ATEXIT 1 RCC_PERIPHCLK_LPUART1 (0x00000004U) DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD) FDCAN_CCCR_INIT_Pos (0U) GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) I2C_TIMINGR_SCLL_Pos (0U) SDMMC_DATABLOCK_SIZE_8B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1) RTC_IT_TAMPALL RTC_IT_TAMP ETH_MAC_TXFIFO_FULL 0x02000000U __HAL_RCC_ETH1MAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) == 0U) FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) RCC_AHB4LPENR_ADC3LPEN_Pos (24U) HRTIM_RSTER_TIMCCMP2_Pos (26U) HRTIM_RST1R_CMP2_Msk (0x1UL << HRTIM_RST1R_CMP2_Pos) FMC_SDCMR_CTB2_Pos (3U) VREFBUF_CSR_VRS_OUT4 VREFBUF_CSR_VRS_OUT4_Msk HRTIM_CR1_ADC4USRC_1 (0x2UL << HRTIM_CR1_ADC4USRC_Pos) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) SPI_CFG2_COMM_1 (0x2UL << SPI_CFG2_COMM_Pos) RCC_APB1LRSTR_I2C3RST RCC_APB1LRSTR_I2C3RST_Msk EXTI_LINE_8 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x08U) DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) __HAL_RCC_ETH1MAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ETH1MACRST)) __HAL_HSEM_ENABLE_IT(__SEM_MASK__) (HSEM->IER |= (__SEM_MASK__)) HRTIM_BMTRGR_TAREP HRTIM_BMTRGR_TAREP_Msk FLASH_CR_BER FLASH_CR_BER_Msk ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos) FDCAN_ILS_TEFWL_Pos (13U) HRTIM_MCR_CK_PSC_0 (0x1UL << HRTIM_MCR_CK_PSC_Pos) USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 FDCAN_TTIR_AW FDCAN_TTIR_AW_Msk HSEM_C1ISR_ISF21_Msk (0x1UL << HSEM_C1ISR_ISF21_Pos) HRTIM_ODISR_TC2ODIS_Msk (0x1UL << HRTIM_ODISR_TC2ODIS_Pos) __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->CFGR &= ~(RCC_CFGR_TIMPRE); RCC->CFGR |= (__PRESC__); }while(0) RCC_AHB4RSTR_GPIOFRST RCC_AHB4RSTR_GPIOFRST_Msk IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) ETH_MACHWF0R_MIISEL_Pos (0U) AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF DMA2D_OPFCCR_AI_Pos (20U) TIM_CR2_OIS1 TIM_CR2_OIS1_Msk SWPMI_ISR_RXBERF SWPMI_ISR_RXBERF_Msk HRTIM_EEFR1_EE4FLTR_1 (0x2UL << HRTIM_EEFR1_EE4FLTR_Pos) ETH_MMCRLPITCR_RXLPITRC ETH_MMCRLPITCR_RXLPITRC_msk __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) != 0U) FLASH_IT_SNECCERR_BANK1 FLASH_CR_SNECCERRIE HRTIM_RST2R_TIMEVNT9 HRTIM_RST2R_TIMEVNT9_Msk IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C1CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C1CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C1CLKSOURCE_CSI)) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk OTG_HS_EP1_IN_IRQn DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 EXTI_D3PMR1_MR8_Pos (8U) PWR_WKUPFR_WKUPF5_Msk (0x1UL << PWR_WKUPFR_WKUPF5_Pos) RCC_FLAG_WWDG1RST ((uint8_t)0x9C) __HAL_PWR_AVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) __HAL_DBGMCU_FREEZE_HRTIM() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_HRTIM)) GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk __ALIGN_END __attribute__ ((aligned (4))) USART_CR3_OVRDIS_Pos (12U) SPI_IER_TXPIE_Pos (1U) __VERSION__ "10.3.1 20210824 (release)" SAI_PDMDLY_DLYM4L SAI_PDMDLY_DLYM4L_Msk FDCAN_TOCC_ETOC FDCAN_TOCC_ETOC_Msk __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt ETH_MACHWF1R_SPHEN_Msk (0x1UL << ETH_MACHWF1R_SPHEN_Pos) SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk FDCAN_NDAT2_ND36_Pos (4U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) FDCAN_RXF0S_F0FL_Pos (0U) EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) ETH_MTLTQDR_TWCSTS_Msk (0x1UL << ETH_MTLTQDR_TWCSTS_Pos) SPDIFRX_BASE (D2_APB1PERIPH_BASE + 0x4000UL) SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004) RCC_APB4ENR_LPTIM3EN_Pos (10U) RCC_CFGR_RTCPRE_3 (0x8UL << RCC_CFGR_RTCPRE_Pos) __HAL_RCC_GET_USART6_SOURCE __HAL_RCC_GET_USART16_SOURCE HASH_RNG_IRQHandler RNG_IRQHandler I2C_CHECK_IT_SOURCE(__CR1__,__IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) HRTIM_RSTER_TIMDCMP2_Msk (0x1UL << HRTIM_RSTER_TIMDCMP2_Pos) __FLT32X_HAS_INFINITY__ 1 I2C_CR1_PE I2C_CR1_PE_Msk USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) EXTI_LINE60 ((uint32_t)0x3C) SPI_SR_TIFRE_Msk (0x1UL << SPI_SR_TIFRE_Pos) RCC_CSICFGR_CSITRIM_3 (0x08UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) DMA_REQUEST_HRTIM_TIMER_D 99U RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET MPU_TEX_LEVEL1 ((uint8_t)0x01) ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) RCC_AHB3LPENR_MDMALPEN_Pos (0U) TIM_TIM23_TI4_GPIO 0x00000000U HRTIM_CPT2CR_EXEV4CPT_Pos (5U) SDMMC_MASK_BUSYD0ENDIE_Pos (21U) CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk ADC_PCSEL_PCSEL_11 (0x00800UL << ADC_PCSEL_PCSEL_Pos) FDCAN_TXEFC_EFWM FDCAN_TXEFC_EFWM_Msk I2C_TIMEOUTR_TIMEOUTA_Pos (0U) SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos) RCC_APB4RSTR_SPI6RST RCC_APB4RSTR_SPI6RST_Msk __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE HRTIM_SET2R_TIMEVNT3 HRTIM_SET2R_TIMEVNT3_Msk DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos) _WCHAR_T_DECLARED  RCC_D3CFGR_D3PPRE_DIV8_Msk (0x3UL << RCC_D3CFGR_D3PPRE_DIV8_Pos) ADC_CFGR_DMNGT_Msk (0x3UL << ADC_CFGR_DMNGT_Pos) LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) SAI_xCR2_CPL_Pos (13U) RTC_SMOOTHCALIB_PERIOD_16SEC RTC_CALR_CALW16 CALIB FMC_BCRx_CBURSTRW FMC_BCRx_CBURSTRW_Msk OB_WRP_SECTOR_2 0x00000004U USB_OTG_HCINTMSK_DTERRM_Pos (10U) TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST FLASH_SR_SNECCERR_Pos (25U) IWDG_RLR_RL IWDG_RLR_RL_Msk FDCAN_TTOST_MS FDCAN_TTOST_MS_Msk DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk UART_IT_TXFT 0x1B77U PWR_TEMP_ABOVE_HIGH_THRESHOLD PWR_CR2_TEMPH SAI_PDMDLY_DLYM2L_Pos (8U) HSEM_C1ISR_ISF7_Pos (7U) GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) HRTIM_TIMCR_DELCMP2_Pos (12U) RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk HAL_DMA_ERROR_SYNC (0x00000200U) USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos) TIM2_IRQn ETH_MACHWF2R_TXCHCNT_Pos (18U) MATH_ERRNO 1 RCC_RSR_D2RSTF RCC_RSR_D2RSTF_Msk __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE RCC_APB4LPENR_LPTIM3LPEN_Pos (10U) __ARM_FP16_ARGS HSEM_C1ICR_ISC2_Msk (0x1UL << HSEM_C1ICR_ISC2_Pos) HRTIM_TIMISR_UPD_Msk (0x1UL << HRTIM_TIMISR_UPD_Pos) GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) SPI_MASTER_INTERDATA_IDLENESS_10CYCLE (0x000000A0UL) HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 TIM_CR1_CMS_Pos (5U) USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) FDCAN_NDAT1_ND21_Msk (0x1UL << FDCAN_NDAT1_ND21_Pos) IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE PWR_WKUPEPR_WKUPPUPD5_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD5_Pos) RTC_ISR_ALRAF_Pos (8U) EXTI_EMR2_EM63_Msk (0x1UL << EXTI_EMR2_EM63_Pos) BDMA_ISR_GIF0 BDMA_ISR_GIF0_Msk HRTIM_EEFR2_EE10LTCH_Msk (0x1UL << HRTIM_EEFR2_EE10LTCH_Pos) DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk HAL_EnableCompensationCell IS_RCC_PLL2CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL2_DIVP) || ((VALUE) == RCC_PLL2_DIVQ) || ((VALUE) == RCC_PLL2_DIVR)) ETH_MACISR_LPIIS ETH_MACISR_LPIIS_Msk USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk UART_LIN_ENABLE USART_CR2_LINEN RCC_IT_HSIRDY (0x00000004U) DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) PWR_CPUCR_SBF_D1 PWR_CPUCR_SBF_D1_Msk HRTIM_RST2R_CMP1 HRTIM_RST2R_CMP1_Msk DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET HSEM_C1MISR_MISF14_Msk (0x1UL << HSEM_C1MISR_MISF14_Pos) USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk EP_TYPE_BULK 2U HSEM_C1MISR_MISF18_Pos (18U) DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk ADC_ISR_OVR ADC_ISR_OVR_Msk HSEM_C1MISR_MISF7 HSEM_C1MISR_MISF7_Msk ETH_MACCR_TE_Pos (1U) EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) GPIO_AF4_I2C4 ((uint8_t)0x04) USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE_Msk SYSCFG_UR9_PABEG_BANK2_Msk (0xFFFUL << SYSCFG_UR9_PABEG_BANK2_Pos) TIM_COUNTERMODE_UP 0x00000000U EXTI_RTSR1_TR20_Msk (0x1UL << EXTI_RTSR1_TR20_Pos) ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state) RTC_ATAMP_DISABLE 0u HRTIM_ISR_FLT4_Pos (3U) SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos) ETH_MACTSIACR_OSTIAC_Msk (0xFFFFFFFFUL << ETH_MACTSIACR_OSTIAC_Pos) ETH_MACATSNR_AUXTSLO ETH_MACATSNR_AUXTSLO_Msk EXTI_IMR2_IM_Msk (0xFFFFDFFFUL << EXTI_IMR2_IM_Pos) FLASH_ACR_WRHIGHFREQ_Msk (0x3UL << FLASH_ACR_WRHIGHFREQ_Pos) USB_OTG_HCINTMSK_FRMORM_Pos (9U) MDMA_Channel10_BASE (MDMA_BASE + 0x000002C0UL) __need_size_t HSEM_C1ISR_ISF12_Msk (0x1UL << HSEM_C1ISR_ISF12_Pos) __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM6EN) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET RCC_APB4LPENR_LPTIM3LPEN RCC_APB4LPENR_LPTIM3LPEN_Msk SDMMC_CMD_DTHOLD_Pos (13U) USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U ADC_CFGR_DMNGT_1 (0x2UL << ADC_CFGR_DMNGT_Pos) ETH_MTLRQOMR_RSF_Pos (5U) FLASH_FLAG_BSY_BANK1 FLASH_SR_BSY SDMMC_CLKCR_PWRSAV_Pos (12U) ETH_MACL3L4CR_L4DPIM_Pos (21U) __UINT_FAST16_TYPE__ unsigned int PWR_CSR1_ACTVOSRDY PWR_CSR1_ACTVOSRDY_Msk LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) SPI_IT_OVR SPI_IER_OVRIE BDMA_Channel4_IRQn __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) == 0U) I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) ADC_CFGR2_OVSS_Pos (5U) EXTI_LINE13 ((uint32_t)0x0D) UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE HRTIM_TIMDIER_SET2DE HRTIM_TIMDIER_SET2DE_Msk HRTIM_EEFR1_EE5FLTR_1 (0x2UL << HRTIM_EEFR1_EE5FLTR_Pos) __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_SWPMILPEN) DCMI_ESCR_FEC_Pos (24U) ETH_MACCR_WD ETH_MACCR_WD_Msk SPI_CRC_LENGTH_30BIT (0x001D0000UL) RCC_CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF HRTIM_EECR3_EE7F HRTIM_EECR3_EE7F_Msk HRTIM_EECR1_EE2SNS_Pos (9U) __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos) ADC_OFR3_OFFSET3_15 (0x0008000UL << ADC_OFR3_OFFSET3_Pos) ETH_MMCCR_CNTPRST_Pos (4U) HRTIM_CR2_TCSWU HRTIM_CR2_TCSWU_Msk PWR_WKUPEPR_WKUPEN3 PWR_WKUPEPR_WKUPEN3_Msk SPI_SR_CTSIZE SPI_SR_CTSIZE_Msk SCB ((SCB_Type *) SCB_BASE ) EXTI_RTSR1_TR8 EXTI_RTSR1_TR8_Msk HRTIM_RSTR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTR_TIMBCMP4_Pos) DAC_CCR_OTRIM1_Pos (0U) DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) RCC_PERIPHCLK_LPTIM2 (0x00000040U) SWPMI_ICR_CRXOVRF SWPMI_ICR_CRXOVRF_Msk ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) IS_SDMMC_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_DISABLE) || ((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_ENABLE)) NVIC_GetEnableIRQ __NVIC_GetEnableIRQ RCC_SAI4ACLKSOURCE_PLL2 RCC_D3CCIPR_SAI4ASEL_0 FDCAN_RXF1C_F1S FDCAN_RXF1C_F1S_Msk LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__)) __HAL_RCC_PLL2_CONFIG(__PLL2M__,__PLL2N__,__PLL2P__,__PLL2Q__,__PLL2R__) do{ MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM2) , ( (__PLL2M__) <<12U)); WRITE_REG (RCC->PLL2DIVR , ( (((__PLL2N__) - 1U ) & RCC_PLL2DIVR_N2) | ((((__PLL2P__) -1U ) << 9U) & RCC_PLL2DIVR_P2) | ((((__PLL2Q__) -1U) << 16U) & RCC_PLL2DIVR_Q2) | ((((__PLL2R__)- 1U) << 24U) & RCC_PLL2DIVR_R2))); } while(0) ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk HRTIM_RSTR_EXTEVNT4_Pos (12U) RCC_CRS_IT_SYNCWARN CRS_CR_SYNCWARNIE RCC_APB1HENR_SWPMIEN_Pos (2U) RCC_CRRCR_HSI48CAL_6 (0x040UL << RCC_CRRCR_HSI48CAL_Pos) TIM_DMABASE_TISEL 0x0000001AU RCC_RTCCLKSOURCE_HSE_DIV59 (0x0003B300U) FDCAN_CCCR_TXP_Msk (0x1UL << FDCAN_CCCR_TXP_Pos) HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT 5U __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == 0U) HRTIM_OUTR_DLYPRT_Pos (10U) RTC_OR_ALARMOUTTYPE_Pos (0U) EXTI_IMR2_IM59_Msk (0x1UL << EXTI_IMR2_IM59_Pos) FDCAN_TXBCR_CR_Msk (0xFFFFFFFFUL << FDCAN_TXBCR_CR_Pos) ETH_DMACTCR_TSE_Msk (0x1UL << ETH_DMACTCR_TSE_Pos) EXTI_FTSR1_TR13_Pos (13U) EXTI_IMR2_IM35_Pos (3U) SCB_CCSIDR_NUMSETS_Pos 13U FLASH_IT_ALL_BANK2 (FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2 | FLASH_IT_RDPERR_BANK2 | FLASH_IT_RDSERR_BANK2 | FLASH_IT_SNECCERR_BANK2 | FLASH_IT_DBECCERR_BANK2 | FLASH_IT_CRCEND_BANK2 | FLASH_IT_CRCRDERR_BANK2) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET HRTIM_FLTINR1_FLT3P_Pos (17U) RCC_D2CFGR_D2PPRE2_DIV16_Pos (8U) RCC_MCODIV_15 RCC_CFGR_MCO1PRE RCC_D3AMR_BKPRAMAMEN_Msk (0x1UL << RCC_D3AMR_BKPRAMAMEN_Pos) __HAL_RCC_JPGDECEN_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) != 0U) TIM_TIM3_ETR_COMP1 TIM3_AF1_ETRSEL_0 __HAL_DMA_STREAM_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= (__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR |= (__INTERRUPT__))) SYSCFG_EXTICR3_EXTI10_Pos (8U) SDMMC_ERROR_CARD_ECC_DISABLED ((uint32_t)0x00200000U) RTC_CR_FMT_Pos (6U) DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) __HAL_RCC_USART234578_CONFIG(__USART234578CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL, (uint32_t)(__USART234578CLKSource__)) HRTIM_EECR3_EE7F_3 (0x8UL << HRTIM_EECR3_EE7F_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk ETH_MACVTR_EVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFFAILS_Pos) GPIO_IDR_ID2_Pos (2U) FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos) SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) FDCAN_RXF1A_F1AI_Msk (0x3FUL << FDCAN_RXF1A_F1AI_Pos) EXTI_IMR1_IM17_Pos (17U) USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) __REGISTER_PREFIX__  EXTI_LINE51 ((uint32_t)0x33) DBGMCU_APB4FZ1_DBG_LPTIM4_Pos (11U) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK RCC_RSR_D1RSTF RCC_RSR_D1RSTF_Msk RCC_RSR_D2RSTF_Pos (20U) USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) SDMMC_IDMA_IDMABACT_Msk (0x1UL << SDMMC_IDMA_IDMABACT_Pos) SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) _PTRDIFF_T  __UINT16_TYPE__ short unsigned int __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI1EN) I2C_CR2_SADD I2C_CR2_SADD_Msk GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk HRTIM_ADC1R_AD1TCC4_Msk (0x1UL << HRTIM_ADC1R_AD1TCC4_Pos) ADC_CFGR2_RSHIFT4 ADC_CFGR2_RSHIFT4_Msk LTDC_TWCR_TOTALH_Pos (0U) RCC_PLLCKSELR_DIVM1_5 (0x20UL << RCC_PLLCKSELR_DIVM1_Pos) RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) OPAMP_CSR_TSTREF_Pos (29U) RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk HRTIM_EEFR2_EE7FLTR_Msk (0xFUL << HRTIM_EEFR2_EE7FLTR_Pos) GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) DFSDM_FLTRDATAR_RDATA_Pos (8U) ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) DWT_CPICNT_CPICNT_Msk (0xFFUL ) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DWT_MASK_MASK_Pos 0U JPEG_CR_OFF_Pos (14U) SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos) I2C2 ((I2C_TypeDef *) I2C2_BASE) ADC_DR_RDATA_Pos (0U) SDMMC_STATIC_DATA_FLAGS ((uint32_t)(SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DHOLD | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DABORT | SDMMC_FLAG_IDMATE | SDMMC_FLAG_IDMABTC)) RCC_D1CFGR_D1CPRE RCC_D1CFGR_D1CPRE_Msk GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 SDMMC_CMD_BOOTEN_Msk (0x1UL << SDMMC_CMD_BOOTEN_Pos) ADC_CSR_OVR_SLV_Pos (20U) SAI2_Block_A_BASE (SAI2_BASE + 0x004UL) USART_CR3_TXFTCFG_2 (0x4UL << USART_CR3_TXFTCFG_Pos) RCC_APB1LLPENR_CECLPEN RCC_APB1LLPENR_CECLPEN_Msk RCC_CR_PLL3RDY_Msk (0x1UL << RCC_CR_PLL3RDY_Pos) TIM_TISEL_TI4SEL TIM_TISEL_TI4SEL_Msk FMC_SDCMR_MODE_Pos (0U) FDCAN_RXESC_F1DS_Msk (0x7UL << FDCAN_RXESC_F1DS_Pos) SYSCFG_CCCSR_EN_Msk (0x1UL << SYSCFG_CCCSR_EN_Pos) DWT_FUNCTION_DATAVADDR1_Pos 16U JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) HRTIM_MICR_MUPD_Pos (6U) DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL) DFSDM_CHCFGR1_DFSDMEN_Pos (31U) FLASH_CR_INCERRIE FLASH_CR_INCERRIE_Msk SCB_ITCMCR_EN_Msk (1UL ) DAC_WAVE_NOISE DAC_CR_WAVE1_0 ETH_MACPFR_PCF_FORWARDALL_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALL_Pos) HRTIM_RST1R_TIMEVNT4_Pos (15U) EXTI_IMR3_IM70_Msk (0x1UL << EXTI_IMR3_IM70_Pos) HRTIM_EECR1_EE5SRC_0 (0x1UL << HRTIM_EECR1_EE5SRC_Pos) __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIODRST) RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk EXTI_EMR1_EM16_Pos (16U) RCC_CSICALIBRATION_DEFAULT (0x20U) HRTIM_EECR1_EE4FAST_Pos (23U) DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk ADC_JDR4_JDATA_18 (0x00040000UL << ADC_JDR4_JDATA_Pos) SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk TIM_BDTR_BKF_Pos (16U) USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) MPU_REGION_SIZE_512KB ((uint8_t)0x12) GPIO_LCKR_LCK5_Pos (5U) DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) FDCAN_TXESC_TBDS_Msk (0x7UL << FDCAN_TXESC_TBDS_Pos) HRTIM_SET2R_SST HRTIM_SET2R_SST_Msk HSEM_C1ICR_ISC3_Pos (3U) TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) SCB_CCSIDR_LINESIZE_Msk (7UL ) ARM_MPU_AP_RO 6U RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) HRTIM_FLTINR1_FLT4F_Pos (27U) DMA2D_CR_LOM_Pos (6U) __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED FDCAN_TTIR_RTMI_Msk (0x1UL << FDCAN_TTIR_RTMI_Pos) HRTIM_TIMISR_CPT1_Msk (0x1UL << HRTIM_TIMISR_CPT1_Pos) ETH_MACPOCR_DN_Pos (8U) DFSDM_CHCFGR1_CHEN_Pos (7U) RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) DMAMUX2_BASE (D3_AHB1PERIPH_BASE + 0x5800UL) HAL_DMA_ERROR_BUSY (0x00000800U) FLASH_VOLTAGE_RANGE_1 0x00000000U RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk HSEM_C1IER_ISE15_Msk (0x1UL << HSEM_C1IER_ISE15_Pos) EXTI_LINE_27 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN); UNUSED(tmpreg); } while(0) __RAND_MAX 0x7fffffff GPIO_PUPDR_PUPD3_Pos (6U) HRTIM_ADC2R_AD2TEC3_Pos (29U) ETH_MACISR_MMCRXIS ETH_MACISR_MMCRXIS_Msk DMA2D_OCOLR_BLUE_2_Msk (0x1FUL <<DMA2D_OCOLR_BLUE_2_Pos) MDMA_DEST_INC_WORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_1) ETH_MACPOCR_APDREQTRIG_Msk (0x1UL << ETH_MACPOCR_APDREQTRIG_Pos) __HAL_SPI_CLEAR_FREFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_TIFREC) TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS ETH_MACVIR_CSVL ETH_MACVIR_CSVL_Msk __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPUART1LPEN) BDMA_ISR_TEIF0_Msk (0x1UL << BDMA_ISR_TEIF0_Pos) SPI_CR1_CSUSP SPI_CR1_CSUSP_Msk USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) HRTIM_SET1R_TIMEVNT4 HRTIM_SET1R_TIMEVNT4_Msk RCC_PLLCKSELR_DIVM3_1 (0x02UL << RCC_PLLCKSELR_DIVM3_Pos) MPU_REGION_SIZE_8MB ((uint8_t)0x16) ADC_OFR2_SSATE_Pos (31U) ETH_MACCR_ECRSFD_Pos (11U) MPU_REGION_NUMBER8 ((uint8_t)0x08) __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) FLASH_FLAG_QW_BANK1 FLASH_SR_QW RCC_CRS_FLAG_ESYNC CRS_ISR_ESYNCF RCC_APB4ENR_VREFEN_Msk (0x1UL << RCC_APB4ENR_VREFEN_Pos) ETH_MACVIR_CSVL_Msk (0x1UL << ETH_MACVIR_CSVL_Pos) __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) STM32H7xx_HAL_PCD_EX_H  assert_param(expr) ((void)0U) EXTI_D3PCR1L_PCS14 EXTI_D3PCR1L_PCS14_Msk __HAL_FLASH_GET_PROGRAM_DELAY() READ_BIT(FLASH->ACR, FLASH_ACR_WRHIGHFREQ) GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk SDMMC_CMD_LOCK_UNLOCK ((uint8_t)42U) ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) EXTI_LINE_16 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x10U) RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) USB_OTG_GLPMCFG_BESL_Pos (2U) RCC_RSR_SFTRSTF RCC_RSR_SFTRSTF_Msk USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) DBGMCU_APB1LFZ1_DBG_TIM4_Pos (2U) ADC_JDR1_JDATA_23 (0x00800000UL << ADC_JDR1_JDATA_Pos) SPI_MASTER_INTERDATA_IDLENESS_04CYCLE (0x00000040UL) FDCAN_TTILS_GTES FDCAN_TTILS_GTES_Msk DFSDM_FLTCR2_EXCH_Pos (8U) UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) SCB_ICSR_ISRPENDING_Pos 22U GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) __HAL_DBGMCU_UnFreeze_I2C3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C3)) TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 __nosanitizethread  FDCAN_TTMLM_TXEW_Msk (0xFUL << FDCAN_TTMLM_TXEW_Pos) CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk GPIOA_PIN_AVAILABLE GPIO_PIN_All RTC_BKP8R RTC_BKP8R_Msk __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) SWPMI_ICR_CRXBFF_Msk (0x1UL << SWPMI_ICR_CRXBFF_Pos) USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) RTC_BKP17R_Pos (0U) IS_SPI_TIMODE(MODE) (((MODE) == SPI_TIMODE_DISABLE) || ((MODE) == SPI_TIMODE_ENABLE)) RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) MPU_REGION_NUMBER4 ((uint8_t)0x04) __HAL_RCC_GET_SAI2_SOURCE __HAL_RCC_GET_SAI23_SOURCE TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 HAL_SD_CARD_STANDBY 0x00000003U HRTIM_OENR_TB2OEN HRTIM_OENR_TB2OEN_Msk RCC_AHB4RSTR_GPIOCRST RCC_AHB4RSTR_GPIOCRST_Msk MDMA_Channel6_BASE (MDMA_BASE + 0x000001C0UL) IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59u) IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || ((INSTANCE) == LPTIM2)) ETH_MMCRIMR_RXLPIUSCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPIUSCIM_Pos) IS_DLYB_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DLYB_SDMMC1) || ((INSTANCE) == DLYB_SDMMC2) || ((INSTANCE) == DLYB_QUADSPI)) VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) RCC_TypeDef HRTIM_TIMDIER_CMP3IE HRTIM_TIMDIER_CMP3IE_Msk ETH_MACMDIOAR_MOC_RD_Pos (2U) ADC_CR_LINCALRDYW2_Pos (23U) FMC_SDTRx_TRC_Msk (0xFUL << FMC_SDTRx_TRC_Pos) RCC_RTCCLKSOURCE_HSE_DIV18 (0x00012300U) FLASH_FLAG_PGSERR_BANK1 FLASH_SR_PGSERR I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) ETH_MACTSCR_SNAPTYPSEL_Msk (0x3UL << ETH_MACTSCR_SNAPTYPSEL_Pos) TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) HRTIM_MCR_DACSYNC_1 (0x2UL << HRTIM_MCR_DACSYNC_Pos) ETH_MACCR_JE_Pos (16U) DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk EXTI_D3PCR1L_PCS14_Pos (28U) DMA2D_BGCOLR_GREEN_Pos (8U) __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE SPI2_BASE (D2_APB1PERIPH_BASE + 0x3800UL) ETH_MMCTIMR_TXMCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXMCOLGPIM_Pos) HRTIM_SET1R_TIMEVNT4_Msk (0x1UL << HRTIM_SET1R_TIMEVNT4_Pos) SPI_SR_OVR_Pos (6U) ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk RCC_APB1LRSTR_TIM2RST_Pos (0U) HRTIM_SET2R_MSTCMP3 HRTIM_SET2R_MSTCMP3_Msk __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) BDMA_Channel3_IRQn ETH_MACSTSUR_TSS ETH_MACSTSUR_TSS_Msk USB_OTG_DOEPCTL_STALL_Pos (21U) FDCAN_TXBCF_CF_Msk (0xFFFFFFFFUL << FDCAN_TXBCF_CF_Pos) HSEM_C1ICR_ISC9 HSEM_C1ICR_ISC9_Msk ETH_MMCRIR_RXALGNERPIS ETH_MMCRIR_RXALGNERPIS_Msk ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) FMC_SDCRx_MWID FMC_SDCRx_MWID_Msk ETH_MACHWF0R_MIISEL ETH_MACHWF0R_MIISEL_Msk SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) == 0U) ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) FDCAN_TTIE_TXOE_Pos (11U) USB_OTG_BCNT_Pos (4U) RCC_AHB4RSTR_CRCRST_Msk (0x1UL << RCC_AHB4RSTR_CRCRST_Pos) SYSCFG_EXTICR4_EXTI15_PB ((uint32_t)0x00001000) IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7) || ((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) USB_OTG_HPRT_PRST_Pos (8U) SDMMC_DCTRL_DTMODE_Msk (0x3UL << SDMMC_DCTRL_DTMODE_Pos) CF_SECTOR_NUMBER ATA_SECTOR_NUMBER DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk SDMMC_FLAG_DTIMEOUT SDMMC_STA_DTIMEOUT IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN __HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) != 0U) SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos) HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) FMC_SR_IFS FMC_SR_IFS_Msk EXTI_D3PCR1L_PCS4 EXTI_D3PCR1L_PCS4_Msk ETH_MMCCR_CNTFREEZ ETH_MMCCR_CNTFREEZ_Msk FDCAN_PSR_PXE_Pos (14U) ETH_MACDR_RFCFCSTS_Msk (0x3UL << ETH_MACDR_RFCFCSTS_Pos) TIM_EGR_TG TIM_EGR_TG_Msk OPAMP1_CSR_CALOUT OPAMP1_CSR_CALOUT_Msk __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM2AMEN) DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk EXTI_SWIER1_SWIER5 EXTI_SWIER1_SWIER5_Msk OPAMP_CSR_CALOUT OPAMP_CSR_CALOUT_Msk HRTIM_EECR1_EE5SRC HRTIM_EECR1_EE5SRC_Msk NVIC ((NVIC_Type *) NVIC_BASE ) TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) GPIOC_BASE (D3_AHB1PERIPH_BASE + 0x0800UL) TIM_DMA_CC1 TIM_DIER_CC1DE COMP_SR_C2IF COMP_SR_C2IF_Msk RCC_SPI5CLKSOURCE_PLL3 RCC_SPI45CLKSOURCE_PLL3 SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE) __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET HRTIM_BMTRGR_TAEEV7 HRTIM_BMTRGR_TAEEV7_Msk USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) FMC_BTRx_ADDHLD_Pos (4U) RCC_AHB4RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOKRST_Pos) __HAL_RCC_LPTIM4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) == 0U) __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET SYSCFG_UR7_SAEND_BANK1_Pos (16U) QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos) __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD SysTick_IRQn MDMA_SRC_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_SSIZE_0) ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) __SDMMC_CMDSTOP_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDSTOP) ETH_MAC_TXFIFO_IDLE 0x00000000U FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos) __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI BDMA_CH7_CLEAR ((uint32_t)0x00000001) HRTIM_CPT1CR_TD1SET HRTIM_CPT1CR_TD1SET_Msk FDCAN_TTIE_IWTE_Msk (0x1UL << FDCAN_TTIE_IWTE_Pos) IS_EXTI_D3_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE88)) HSEM_RLR_COREID_Msk (0xFFUL << HSEM_RLR_COREID_Pos) USE_HAL_CEC_REGISTER_CALLBACKS 0U VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 FDCAN_RXF1S_F1F FDCAN_RXF1S_F1F_Msk I2C_ISR_TIMEOUT_Pos (12U) CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) GPIO_AF9_FMC ((uint8_t)0x09) PWR_CR3_USBREGEN_Msk (0x1UL << PWR_CR3_USBREGEN_Pos) RCC_AHB2ENR_D2SRAM3EN RCC_AHB2ENR_SRAM3EN FMC_BTRx_DATLAT_Pos (24U) HRTIM_CPT1CR_TD1RST_Msk (0x1UL << HRTIM_CPT1CR_TD1RST_Pos) ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos) TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) RCC_SAI4BCLKSOURCE_CLKP RCC_D3CCIPR_SAI4BSEL_2 RCC_AHB1RSTR_ETH1MACRST_Msk (0x1UL << RCC_AHB1RSTR_ETH1MACRST_Pos) __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk RCC_AHB2LPENR_RNGLPEN_Pos (6U) SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) FDCAN_RXF1C_F1OM FDCAN_RXF1C_F1OM_Msk __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT() EXTI_D1->IMR2 |= (USB_OTG_FS_WAKEUP_EXTI_LINE) USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) FLASH_CRCCR_CRC_BURST_1 (0x2UL << FLASH_CRCCR_CRC_BURST_Pos) FDCAN_TTIR_CER_Pos (18U) PWR_BASE (D3_AHB1PERIPH_BASE + 0x4800UL) EXTI_LINE87 ((uint32_t)0x57) HRTIM_MREP_MREP_Pos (0U) RCC_HSI_DIV2 (RCC_CR_HSIDIV_2 | RCC_CR_HSION) IS_LTDC_RELOAD(__RELOADTYPE__) (((__RELOADTYPE__) == LTDC_RELOAD_IMMEDIATE) || ((__RELOADTYPE__) == LTDC_RELOAD_VERTICAL_BLANKING)) SDMMC_POWER_VSWITCHEN_Msk (0x1UL << SDMMC_POWER_VSWITCHEN_Pos) ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U __HAL_RTC_TAMPER_GET_SAMPLES_COUNT(__HANDLE__) ((uint32_t)(((__HANDLE__)->Instance->TAMPCR) & (RTC_TAMPERFILTER_MASK))) VREFBUF_CSR_VRS_OUT2 VREFBUF_CSR_VRS_OUT2_Msk FDCAN_IE_MRAFE FDCAN_IE_MRAFE_Msk RTC_DISABLE_BKP_ERASE_ON_TAMPER_MASK (RTC_DISABLE_BKP_ERASE_ON_TAMPER_1 | RTC_DISABLE_BKP_ERASE_ON_TAMPER_2 | RTC_DISABLE_BKP_ERASE_ON_TAMPER_3) HRTIM_SET1R_MSTPER HRTIM_SET1R_MSTPER_Msk __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_QSPIRST)) FDCAN_TTCPT_SWV FDCAN_TTCPT_SWV_Msk SYSCFG_EXTICR3_EXTI8_Pos (0U) RCC_AHB1RSTR_USB2OTGFSRST RCC_AHB1RSTR_USB2OTGFSRST_Msk USART_CR3_SCARCNT_Pos (17U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) HSEM_C1MISR_MISF21_Msk (0x1UL << HSEM_C1MISR_MISF21_Pos) ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) ETH_MACTSCR_CSC_Msk (0x1UL << ETH_MACTSCR_CSC_Pos) MDMA_GISR0_GIF4_Pos (4U) __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos) ADC_CCR_DELAY_Pos (8U) SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos) IS_RCC_PLL3Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) ETH_DMACIER_RWTE_Pos (9U) UART_DIV_SAMPLING16(__PCLK__,__BAUD__,__CLOCKPRESCALER__) ((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)]) + ((__BAUD__)/2U)) / (__BAUD__)) DMA_REQUEST_TIM8_CH2 48U HRTIM_BDTUPR_TIMFLTR HRTIM_BDTUPR_TIMFLTR_Msk __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) HAL_SYSCFG_VREFBUF_HighImpedanceConfig LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos) RCC_AHB4LPENR_GPIODLPEN_Pos (3U) __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSEN)) RCC_APB1LRSTR_LPTIM1RST RCC_APB1LRSTR_LPTIM1RST_Msk TIM_SMCR_MSM_Pos (7U) ETH_MACWTR_WTO_Pos (0U) __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C2LPEN) DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) HRTIM_RST1R_UPDATE_Pos (31U) ADC_OFR3_OFFSET3_22 (0x0400000UL << ADC_OFR3_OFFSET3_Pos) USART_ICR_ORECF USART_ICR_ORECF_Msk FMC_SDCRx_NC_Msk (0x3UL << FMC_SDCRx_NC_Pos) EXTI_LINE44 ((uint32_t)0x2C) SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT ((uint8_t)42U) SDMMC_ICR_ACKTIMEOUTC SDMMC_ICR_ACKTIMEOUTC_Msk USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) USB_OTG_HCINT_AHBERR_Pos (2U) RCC_SPI6CLKSOURCE_D3PCLK1 (0x00000000U) USB_OTG_GCCFG_PS2DET_Msk (0x1UL << USB_OTG_GCCFG_PS2DET_Pos) SPI_CR1_TCRCINI_Msk (0x1UL << SPI_CR1_TCRCINI_Pos) RNG_SR_CEIS RNG_SR_CEIS_Msk TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf) USB_OTG_DOEPCTL_EPENA_Pos (31U) HRTIM_ADC2R_AD2MC2 HRTIM_ADC2R_AD2MC2_Msk DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk RCC_D2CCIP1R_SAI1SEL_1 (0x2UL << RCC_D2CCIP1R_SAI1SEL_Pos) HRTIM_RSTBR_TIMECMP2_Pos (29U) RCC_PLLCKSELR_PLLSRC_CSI_Pos (0U) OPTIONBYTE_USER 0x04U DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos) SYSCFG_UR8_MEPAD_BANK2_Msk (0x1UL << SYSCFG_UR8_MEPAD_BANK2_Pos) RTC_BKP12R RTC_BKP12R_Msk __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE HRTIM_RSTDR_TIMACMP2_Pos (20U) CoreDebug_DEMCR_MON_REQ_Pos 19U CLEAR_IN_EP_INTR(__EPNUM__,__INTERRUPT__) (USBx_INEP(__EPNUM__)->DIEPINT = (__INTERRUPT__)) LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos) USB_OTG_GRXSTSP_PKTSTS_Pos (17U) READ_REG(REG) ((REG)) __HAL_QSPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, QUADSPI_CR_EN) GPIO_OTYPER_OT9_Pos (9U) ETH_MACMDIOAR_CR_DIV16AR_Msk (0x7UL << ETH_MACMDIOAR_CR_DIV16AR_Pos) FLASH_CCR_CLR_DBECCERR_Msk (0x1UL << FLASH_CCR_CLR_DBECCERR_Pos) ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) == 0U) QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk ADC_SMPR2_SMP15_Pos (15U) HRTIM_RST1R_MSTCMP4_Msk (0x1UL << HRTIM_RST1R_MSTCMP4_Pos) RCC_D3CCIPR_ADCSEL RCC_D3CCIPR_ADCSEL_Msk HRTIM_ODISR_TA1ODIS_Pos (0U) I2C4_EV_IRQn SPI_IFCR_EOTC SPI_IFCR_EOTC_Msk USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) RCC_APB1LENR_USART2EN_Msk (0x1UL << RCC_APB1LENR_USART2EN_Pos) OB_RDP_LEVEL_2 0xCC00U RCC_CRS_IT_SYNCMISS CRS_CR_ERRIE FLASH_CR_RDPERRIE_Pos (23U) USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk HRTIM_EECR3_EE7F_2 (0x4UL << HRTIM_EECR3_EE7F_Pos) SPI_CFG2_LSBFRST_Msk (0x1UL << SPI_CFG2_LSBFRST_Pos) ETH_MACVTR_ESVL_Msk (0x1UL << ETH_MACVTR_ESVL_Pos) USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) HRTIM_ADC2R_AD2TBC3 HRTIM_ADC2R_AD2TBC3_Msk TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) DMA_HIFCR_CHTIF5_Pos (10U) I2C_FLAG_TCR I2C_ISR_TCR GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOHRST) TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) HRTIM_ADC2R_AD2TCRST HRTIM_ADC2R_AD2TCRST_Msk SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos) HRTIM_MDIER_MCMP3DE HRTIM_MDIER_MCMP3DE_Msk GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) PWR_FLAG_WKUP1 PWR_WKUPCR_WKUPC1 HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT 1U TIM_CCMR2_OC3M_Pos (4U) RCC_AHB4RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOBRST_Pos) LTDC_ER_IRQn TRIGGER_MODE_Pos 20u ETH_MACIVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACIVIR_VLT_CFIDEI_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT 24U GPIO_MODE_INPUT MODE_INPUT ETH_MACVTR_ETV ETH_MACVTR_ETV_Msk TIM_TS_ITR10 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 HRTIM_MCR_MCEN HRTIM_MCR_MCEN_Msk HAL_DMAMUX1_SYNC_EXTI0 6U RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) HRTIM_RST2R_UPDATE_Msk (0x1UL << HRTIM_RST2R_UPDATE_Pos) GPIO_OTYPER_OT12_Pos (12U) IS_RCC_RNGCLKSOURCE(SOURCE) (((SOURCE) == RCC_RNGCLKSOURCE_HSI48)|| ((SOURCE) == RCC_RNGCLKSOURCE_PLL) || ((SOURCE) == RCC_RNGCLKSOURCE_LSE) || ((SOURCE) == RCC_RNGCLKSOURCE_LSI)) ETH_MACTSCR_TSVER2ENA ETH_MACTSCR_TSVER2ENA_Msk HSEM_C1ISR_ISF9_Pos (9U) DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos) ETH_DMACRCR_RPBL_Pos (16U) HSEM_C1ISR_ISF25_Pos (25U) ETH_MACMDIOAR_CR_DIV124_Pos (8U) TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) HRTIM_ADC3R_AD3TEPER_Msk (0x1UL << HRTIM_ADC3R_AD3TEPER_Pos) HRTIM_ADC3R_AD3TBRST HRTIM_ADC3R_AD3TBRST_Msk HASH_AlgoMode_HASH HASH_ALGOMODE_HASH HAL_MDMA_ERROR_ALIGNMENT ((uint32_t)0x00000010U) DMA2D_FGPFCCR_CS_Pos (8U) FDCAN_PSR_RESI_Pos (11U) TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) SPDIFRX_SR_RXNE_Pos (0U) HRTIM_ADC1R_AD1MPER_Pos (4U) FLASH_CCR_CLR_OPERR_Pos (22U) EXTI_LINE_60 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk HRTIM_BMTRGR_TCRST HRTIM_BMTRGR_TCRST_Msk IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART3CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART3CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART3CLKSOURCE_CSI) || ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || ((SOURCE) == RCC_USART3CLKSOURCE_HSI)) __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE RCC_APB4RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB4RSTR_SYSCFGRST_Pos) __UINT_LEAST32_TYPE__ long unsigned int HRTIM_SET2R_PER_Msk (0x1UL << HRTIM_SET2R_PER_Pos) IS_RCC_SAI4BCLK(__SOURCE__) (((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PIN)) RCC_APB2LPENR_USART6LPEN_Pos (5U) TIM_OSSR_DISABLE 0x00000000U HAL_SYSCFG_EnableIOSpeedOptimize RCC_D3AMR_LPTIM3AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM3AMEN_Pos) MPU_REGION_NUMBER11 ((uint8_t)0x0B) HSEM_C1ICR_ISC31_Pos (31U) ETH_MACL3L4CR_L3PEN_Msk (0x1UL << ETH_MACL3L4CR_L3PEN_Pos) FDCAN_TTGTP_TP FDCAN_TTGTP_TP_Msk DMA_REQUEST_UART4_RX 63U HAL_EXTI_MODULE_ENABLED  SPI_CR1_CSTART_Pos (9U) SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) FDCAN_ILS_PEDE_Msk (0x1UL << FDCAN_ILS_PEDE_Pos) MDMA_SRC_INC_WORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_1) FDCAN_ILS_TCL FDCAN_ILS_TCL_Msk DMA_REQUEST_GENERATOR2 3U USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk HRTIM_CPT1CR_TB1RST_Pos (17U) FDCAN_TTOST_WGTD_Pos (22U) RCC_APB3LPENR_WWDG1LPEN_Pos (6U) RCC_AHB3ENR_JPGDECEN RCC_AHB3ENR_JPGDECEN_Msk TIM_DMA_CC2 TIM_DIER_CC2DE DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos) FDCAN_TTIE_SWEE FDCAN_TTIE_SWEE_Msk __FLT_DENORM_MIN__ 1.4012984643248171e-45F EXTI_LINE11 ((uint32_t)0x0B) HRTIM_SET1R_TIMEVNT5_Pos (16U) SYSCFG_EXTICR4_EXTI14_PA ((uint32_t)0x00000000) HRTIM_CR1_ADC1USRC_0 (0x1UL << HRTIM_CR1_ADC1USRC_Pos) HRTIM_SET2R_CMP2_Pos (4U) ADC_JSQR_JEXTSEL_2 (0x04UL << ADC_JSQR_JEXTSEL_Pos) CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos) LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos) UART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS BDMA_Channel2_IRQn MDMA_Channel3 ((MDMA_Channel_TypeDef *)MDMA_Channel3_BASE) RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk HRTIM_BDTUPR_TIMEEFR2_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR2_Pos) FDCAN_TTOCN_TTIE_Msk (0x1UL << FDCAN_TTOCN_TTIE_Pos) USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_APB1LENR_TIM2EN_Pos (0U) HRTIM_TIMICR_CPT1C_Msk (0x1UL << HRTIM_TIMICR_CPT1C_Pos) EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk SYSCFG_EXTICR4_EXTI14_PD ((uint32_t)0x00000300) TIM_BREAK2_DISABLE 0x00000000U JPEG_SR_IFTF_Pos (1U) SCB_SHCSR_MEMFAULTACT_Pos 0U __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) DMAMUX_RGCFR_COF6_Msk (0x1UL << DMAMUX_RGCFR_COF6_Pos) RCC_AHB4RSTR_HSEMRST_Pos (25U) UART_IT_RXNE 0x0525U __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER FMC_BTRx_DATAST_Pos (8U) I2C_CR1_SMBDEN_Pos (21U) RCC_APB4LPENR_VREFLPEN_Msk (0x1UL << RCC_APB4LPENR_VREFLPEN_Pos) GPIO_AF8_SAI4 ((uint8_t)0x08) RTC_CR_TSIE_Pos (15U) SPI5 ((SPI_TypeDef *) SPI5_BASE) EXTI_RTSR1_TR15_Msk (0x1UL << EXTI_RTSR1_TR15_Pos) RCC_STOP_KERWAKEUPCLOCK_CSI RCC_CFGR_STOPKERWUCK GPIO_IDR_ID2 GPIO_IDR_ID2_Msk CEC_ISR_BRE CEC_ISR_BRE_Msk OPAMP2_CSR_CALOUT_Msk (0x1UL << OPAMP2_CSR_CALOUT_Pos) IS_RTC_BKP(__BKP__) ((__BKP__) < BKP_REG_NUMBER) __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) do { if(HAL_GetREVID() <= REV_ID_Y) { if((__HSICalibrationValue__) == RCC_HSICALIBRATION_DEFAULT) { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, ((uint32_t)0x20) << HAL_RCC_REV_Y_HSITRIM_Pos); } else { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, (uint32_t)(__HSICalibrationValue__) << HAL_RCC_REV_Y_HSITRIM_Pos); } } else { MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_HSICFGR_HSITRIM_Pos); } } while(0) ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) OPAMP_CSR_TSTREF_Msk (0x1UL << OPAMP_CSR_TSTREF_Pos) TIM_FLAG_CC2OF TIM_SR_CC2OF SWPMI_OR_CLASS SWPMI_OR_CLASS_Msk ADC_SQR3_SQ10_Pos (0U) IS_EXTI_PROPERTY(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) IS_TIM_CC5_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) __HAL_RCC_TIM15_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM15EN) SDMMC_MASK_DHOLDIE_Pos (9U) ETH_MACVIR_VLT_UP_Pos (13U) HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos) SYSCFG_EXTICR1_EXTI0_PJ ((uint32_t)0x00000009) ETH_MACECR_EIPG ETH_MACECR_EIPG_Msk RCC_CR_HSI48ON_Msk (0x1UL << RCC_CR_HSI48ON_Pos) HRTIM_RSTDR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP2_Pos) USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) RTC_WAKEUPCLOCK_RTCCLK_DIV8 RTC_CR_WUCKSEL_0 RCC_AHB2LPENR_D2SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) __HAL_RCC_GET_USART2_SOURCE __HAL_RCC_GET_USART234578_SOURCE USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk ADC_IER_AWD2IE_Pos (8U) ETH_MACATSNR_AUXTSLO_Pos (0U) LTDC_HSPOLARITY_AL 0x00000000U RCC_CR_PLL1RDY_Pos (25U) UART_IT_CTS 0x096AU UART_FLAG_IDLE USART_ISR_IDLE IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) xPSR_C_Msk (1UL << xPSR_C_Pos) __FLT32_MAX_10_EXP__ 38 USART_ICR_UDRCF USART_ICR_UDRCF_Msk ETH_MACHWF0R_MACADR64SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR64SEL_Pos) ETH_DMACRCR_RBSZ ETH_DMACRCR_RBSZ_Msk DWT_SLEEPCNT_SLEEPCNT_Pos 0U ADC_JSQR_JSQ4_Pos (27U) ADC_CR_BOOST_0 (0x1UL << ADC_CR_BOOST_Pos) ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) PWR_WKUPEPR_WKUPPUPD5_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD5_Pos) USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) RTC_ISR_RSF RTC_ISR_RSF_Msk USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) MDMA_GISR0_GIF9_Msk (0x1UL << MDMA_GISR0_GIF9_Pos) DBGMCU_APB2FZ1_DBG_TIM1 DBGMCU_APB2FZ1_DBG_TIM1_Msk HRTIM_BMTRGR_TECMP2_Msk (0x1UL << HRTIM_BMTRGR_TECMP2_Pos) USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos) RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk COMP_CFGRx_ITEN COMP_CFGRx_ITEN_Msk FLASH_CCR_CLR_WRPERR FLASH_CCR_CLR_WRPERR_Msk HRTIM_ISR_FLT5_Msk (0x1UL << HRTIM_ISR_FLT5_Pos) ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) _RAND48_MULT_2 (0x0005) __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOHRST) EXTI_PR3_PR84_Pos (20U) RCC_AHB1ENR_USB2OTGHSEN_Msk RCC_AHB1ENR_USB2OTGFSEN_Msk SD_SWITCH_1_8V_CAPACITY ((uint32_t)0x01000000U) DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk EXTI_LINE21 ((uint32_t)0x15) __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) FDCAN_RXF0S_F0GI FDCAN_RXF0S_F0GI_Msk DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U) TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk HRTIM_MDIER_MUPDDE HRTIM_MDIER_MUPDDE_Msk HRTIM_TIMCR_TAU_Pos (19U) ETH_MMCRAEPR_RXALGNERR ETH_MMCRAEPR_RXALGNERR_msk FMC_SDTRx_TRP_0 (0x1UL << FMC_SDTRx_TRP_Pos) EXTI_IMR2_IM37_Pos (5U) MDMA_CISR_TEIF MDMA_CISR_TEIF_Msk ADC_OFR4_OFFSET4_22 (0x0400000UL << ADC_OFR4_OFFSET4_Pos) HRTIM_OUTR_IDLES2_Pos (19U) ETH_DMADSR_RPS_SUSPENDED ETH_DMADSR_RPS_SUSPENDED_Msk DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos) SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) HRTIM_CMP2R_CMP2R_Pos (0U) DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos) __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD ADC_CR_LINCALRDYW1_Msk (0x1UL << ADC_CR_LINCALRDYW1_Pos) __HAL_DMA_GET_FS(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (DMA_SxFCR_FS)) : 0) ETH_MACMACSSIR_SNSINC_Msk (0xFFUL << ETH_MACMACSSIR_SNSINC_Pos) EXTI_D3PCR2H_PCS50_Pos (4U) EXTI_EMR1_EM15_Pos (15U) ADC_JDR4_JDATA_4 (0x00000010UL << ADC_JDR4_JDATA_Pos) RTC_BKP_DR0 0x00u GPIO_IDR_ID4_Pos (4U) ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk FLASH_CRCCR_ADD_SECT_Msk (0x1UL << FLASH_CRCCR_ADD_SECT_Pos) SAI_xCR1_PRTCFG_Pos (2U) ADC_JSQR_JSQ3_Pos (21U) __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP) RCC_CIFR_HSECSSF RCC_CIFR_HSECSSF_Msk UART_DE_POLARITY_LOW USART_CR3_DEP SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos) __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) == 0U) USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk COMP_CFGRx_BRGEN_Msk (0x1UL << COMP_CFGRx_BRGEN_Pos) USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_CALFACT2_LINCALFACT_23 (0x00800000UL << ADC_CALFACT2_LINCALFACT_Pos) HAL_SD_ERROR_GENERAL_UNKNOWN_ERR SDMMC_ERROR_GENERAL_UNKNOWN_ERR SCB_AHBPCR_EN_Pos 0U ETH_MTLTQDR_TRCSTS_IDLE ((uint32_t)0x00000000) RCC_APB4LPENR_LPTIM4LPEN RCC_APB4LPENR_LPTIM4LPEN_Msk EXTI_PR1_PR14_Msk (0x1UL << EXTI_PR1_PR14_Pos) EXTI_SWIER1_SWIER1_Msk (0x1UL << EXTI_SWIER1_SWIER1_Pos) FDCAN_ILS_HPML_Pos (8U) USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) I2C_CR1_GCEN I2C_CR1_GCEN_Msk QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk RCC_D2CCIP2R_USART28SEL_Pos (0U) SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL HRTIM_RSTR_EXTEVNT1 HRTIM_RSTR_EXTEVNT1_Msk FMC_PATT_ATTSET_5 (0x20UL << FMC_PATT_ATTSET_Pos) QUADSPI_CR_FTHRES_2 (0x4UL << QUADSPI_CR_FTHRES_Pos) EXTI_D3PMR1_MR11 EXTI_D3PMR1_MR11_Msk RTC_TAMPCR_TAMP1TRG_Pos (1U) DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos) CEC_CFGR_BRESTP_Pos (4U) SYSCFG_EXTICR4_EXTI14_PJ ((uint32_t)0x00000900) __HAL_RCC_MDMA_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_MDMAEN)) SCB_CPUID_PARTNO_Pos 4U __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE FLASH_PRAR_PROT_AREA_END FLASH_PRAR_PROT_AREA_END_Msk DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) FDCAN_IR_TEFW_Pos (13U) HAL_PWR_PVDConfig HAL_PWR_ConfigPVD ETH_MACRXTXSR_EXCOL ETH_MACRXTXSR_EXCOL_Msk RCC_AHB1LPENR_USB2OTGHSULPILPEN_Pos RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos ADC3_BASE (D3_AHB1PERIPH_BASE + 0x6000UL) HRTIM_SET1R_TIMEVNT3_Msk (0x1UL << HRTIM_SET1R_TIMEVNT3_Pos) HRTIM_TIMICR_REPC HRTIM_TIMICR_REPC_Msk I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) RCC_CR_D2CKRDY_Pos (15U) STM32H7xx_HAL_UART_H  SDMMC_FLAG_DPSMACT SDMMC_STA_DPSMACT RTC_WEEKDAY_FRIDAY ((uint8_t)0x05) QUADSPI_CCR_SIOO_Pos (28U) I2C_CR1_NACKIE_Pos (4U) USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) HRTIM_EECR3_EE7F_0 (0x1UL << HRTIM_EECR3_EE7F_Pos) ADC_CFGR2_RSHIFT4_Pos (14U) USB_OTG_GUSBCFG_FDMOD_Pos (30U) FDCAN_TOCC_TOS_Msk (0x3UL << FDCAN_TOCC_TOS_Pos) HAL_DMAMUX1_SYNC_LPTIM1_OUT 3U HRTIM_EECR3_EEVSD_1 (0x2UL << HRTIM_EECR3_EEVSD_Pos) __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET FDCAN_NDAT2_ND55_Pos (23U) USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) ADC_OFR2_OFFSET2_15 (0x0008000UL << ADC_OFR2_OFFSET2_Pos) __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOKEN) USART_ISR_RTOF_Pos (11U) RCC_I2C1CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE HRTIM_CPT1CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV4CPT_Pos) MPU_REGION_NUMBER13 ((uint8_t)0x0D) MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 SPI_MASTER_KEEP_IO_STATE_ENABLE SPI_CFG2_AFCNTR USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk DWT_LSUCNT_LSUCNT_Pos 0U MDMA_GISR0_GIF0_Msk (0x1UL << MDMA_GISR0_GIF0_Pos) LPTIM_CFGR_COUNTMODE_Pos (23U) ETH_DMACTCR_TPBL_1PBL ((uint32_t)0x00010000) HRTIM_TIMDIER_CMP1IE_Msk (0x1UL << HRTIM_TIMDIER_CMP1IE_Pos) HRTIM_RST1R_EXTVNT8_Msk (0x1UL << HRTIM_RST1R_EXTVNT8_Pos) HRTIM_IER_SYSFLT_Pos (5U) USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) __HAL_RCC_ADC12_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) == 0U) ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos) _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam) HRTIM_TIMCR_MSTU_Pos (24U) HSEM_C1ICR_ISC28_Msk (0x1UL << HSEM_C1ICR_ISC28_Pos) EXTI_SWIER1_SWIER21_Pos (21U) RTC_ALARMSUBSECONDMASK_SS14_12 (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) FMC_PATT_ATTHIZ_Pos (24U) __HAL_RCC_GET_FMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL))) __STM32H7xx_CMSIS_DEVICE_VERSION_RC (0x00) FMC_SDCRx_NC_1 (0x2UL << FMC_SDCRx_NC_Pos) RTC ((RTC_TypeDef *) RTC_BASE) HSEM_C1ICR_ISC5_Pos (5U) FMC_DATA_ADDRESS_MUX_ENABLE (0x00000002U) ETH_MACMDIOAR_MOC_Pos (2U) FPU ((FPU_Type *) FPU_BASE ) ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk DMA_REQUEST_TIM1_CH3 13U I2C_ISR_STOPF I2C_ISR_STOPF_Msk HRTIM_TIMCR_UPDGAT_Msk (0xFUL << HRTIM_TIMCR_UPDGAT_Pos) DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos) SPI_CR1_CSTART_Msk (0x1UL << SPI_CR1_CSTART_Pos) DMA_REQUEST_TIM15_COM 108U __need_wchar_t BDMA_CCR_DBM_Msk (0x1UL << BDMA_CCR_DBM_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) HRTIM_OUTR_CHP2 HRTIM_OUTR_CHP2_Msk RCC_CR_HSI48ON_Pos (12U) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE DMAMUX_RGSR_OF3_Pos (3U) BDMA_ISR_HTIF5_Msk (0x1UL << BDMA_ISR_HTIF5_Pos) USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) SDMMC_MASK_DHOLDIE_Msk (0x1UL << SDMMC_MASK_DHOLDIE_Pos) __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) RCC_PERIPHCLK_USB (0x00040000U) TIM_CCMR3_OC6PE_Pos (11U) ETH_MACCR_FES_Pos (14U) USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) DBGMCU_APB4FZ1_DBG_IWDG1_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_IWDG1_Pos) DMA2D_IFCR_CTEIF_Pos (0U) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM14LPEN) EXTI_IMR2_IM53_Msk (0x1UL << EXTI_IMR2_IM53_Pos) DEFAULT_INIT_VALUE_ENABLE ((uint8_t)0x00U) USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) FDCAN_TTIR_TXU_Pos (10U) GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) TIM_DMABase_DCR TIM_DMABASE_DCR USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) TIM_BDTR_AOE TIM_BDTR_AOE_Msk __WCHAR_T  RCC_PLL2DIVR_P2_Msk (0x7FUL << RCC_PLL2DIVR_P2_Pos) HRTIM_TIMISR_CPT1 HRTIM_TIMISR_CPT1_Msk EXTI_IMR2_IM58 EXTI_IMR2_IM58_Msk SPI4 ((SPI_TypeDef *) SPI4_BASE) SAI_PDMCR_CKEN4_Pos (11U) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM2EN) USB_OTG_GINTMSK_NPTXFEM_Pos (5U) RCC_IT_CSS (0x00000400U) RTC_TAMPERTRIGGER_RISINGEDGE 0x01u DBGMCU_APB1LFZ1_DBG_TIM6_Pos (4U) HRTIM_BDTUPR_TIMPER_Msk (0x1UL << HRTIM_BDTUPR_TIMPER_Pos) __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSLPEN)) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk FLASH_FLAG_RDSERR_BANK1 FLASH_SR_RDSERR FDCAN_NDAT2_ND59_Msk (0x1UL << FDCAN_NDAT2_ND59_Pos) GET_GPIO_SOURCE GPIO_GET_INDEX HRTIM_EECR2_EE8SNS_Msk (0x3UL << HRTIM_EECR2_EE8SNS_Pos) GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk SPI_FIFO_THRESHOLD_15DATA (0x000001C0UL) FPU_FPCCR_HFRDY_Pos 4U USART_ICR_CTSCF_Pos (9U) EXTI_LINE64 ((uint32_t)0x40) OPAMP_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETN_Pos) HRTIM_SET2R_EXTVNT5 HRTIM_SET2R_EXTVNT5_Msk EXTI_IMR2_IM_Pos (0U) LPTIM_ISR_UP LPTIM_ISR_UP_Msk HAL_GetTickFreq DMA2D_BGPFCCR_CM_Pos (0U) RCC_LPTIM4CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI DBGMCU_CR_DBG_STOPD1 DBGMCU_CR_DBG_STOPD1_Msk EXTI_EMR2_EM40_Pos (8U) __FLT32_MIN_10_EXP__ (-37) SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos) OTG_HS_EP1_OUT_IRQn RTC_IT_WUT RTC_CR_WUTIE HRTIM_EEFR2_EE7LTCH HRTIM_EEFR2_EE7LTCH_Msk HSEM_C1ICR_ISC11 HSEM_C1ICR_ISC11_Msk CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos) __ARM_FEATURE_MVE I2C_CR1_GCEN_Pos (19U) DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos) FDCAN_ENDN_ETV FDCAN_ENDN_ETV_Msk SPI_SR_CTSIZE_Msk (0xFFFFUL << SPI_SR_CTSIZE_Pos) EXTI_RTSR1_TR19 EXTI_RTSR1_TR19_Msk MDMA_GISR0_GIF14_Msk (0x1UL << MDMA_GISR0_GIF14_Pos) SPDIFRX_CR_CKSEN_Msk (0x1UL << SPDIFRX_CR_CKSEN_Pos) __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TBC4_Pos (17U) RCC_IT_LSECSS (0x00000200U) PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos) RCC_D3AMR_LPUART1AMEN_Msk (0x1UL << RCC_D3AMR_LPUART1AMEN_Pos) DMA2_Stream3_IRQn __FP_FAST_FMAF64 1 HSEM_SEMID_MAX (31U) USART_ICR_FECF USART_ICR_FECF_Msk MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_BEX) HRTIM_TIMISR_DLYPRT HRTIM_TIMISR_DLYPRT_Msk HRTIM_ODSR_TB2ODS_Msk (0x1UL << HRTIM_ODSR_TB2ODS_Pos) ETH_MACPCSR_RWKFILTRST_Msk (0x1UL << ETH_MACPCSR_RWKFILTRST_Pos) SPI_IFCR_TIFREC_Pos (8U) EXTI_LINE47 ((uint32_t)0x2F) SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) != 0U) TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE FDCAN_IR_TOO_Pos (18U) FDCAN_ILS_TEFFL_Msk (0x1UL << FDCAN_ILS_TEFFL_Pos) BDMA_IFCR_CTEIF2_Pos (11U) __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) != 0U) CoreDebug_DEMCR_VC_NOCPERR_Pos 5U RCC_CSICFGR_CSITRIM_0 (0x01UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) HSEM_C1ISR_ISF0_Msk (0x1UL << HSEM_C1ISR_ISF0_Pos) DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) RCC_D1CFGR_HPRE_3 (0x8UL << RCC_D1CFGR_HPRE_Pos) SPI_POLARITY_LOW (0x00000000UL) isless(__x,__y) (__builtin_isless (__x, __y)) DMAMUX_CFR_CSOF15_Pos (15U) PWR_CR3_VBRS_Msk (0x1UL << PWR_CR3_VBRS_Pos) SPI_RXCRC_RXCRC_Pos (0U) TPI_ITCTRL_Mode_Pos 0U __HAL_RCC_MDIOS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_MDIOSRST) SYSCFG_EXTICR1_EXTI0_PG ((uint32_t)0x00000006) SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos) SPDIFRX_CR_CKSEN SPDIFRX_CR_CKSEN_Msk BDMA_ISR_TEIF2_Pos (11U) FDCAN_TTMLM_CCM_Pos (0U) I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk ETH_MACMACSSIR_SNSINC_Pos (8U) HRTIM_BMTRGR_TACMP1_Pos (9U) __USED __attribute__((used)) __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE HRTIM_MREP_MREP_Msk (0xFFUL << HRTIM_MREP_MREP_Pos) USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) HRTIM_RST2R_EXTVNT6_Pos (26U) EXTI_IMR2_IM54_Pos (22U) ETH_MACCR_DR_Msk (0x1UL << ETH_MACCR_DR_Pos) RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) TIM_TIM15_TI1_TIM4_CH1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) DMAMUX2_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel4_BASE) IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) FDCAN_TSCC_TSS_Pos (0U) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) SAI_xCLRFR_CFREQ_Pos (3U) HRTIM_RST1R_TIMEVNT4_Msk (0x1UL << HRTIM_RST1R_TIMEVNT4_Pos) HSEM_C1ICR_ISC19_Msk (0x1UL << HSEM_C1ICR_ISC19_Pos) __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE USB_OTG_HOST_CHANNEL_SIZE (0x20UL) LTDC_COLOR 0x000000FFU HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos) SDMMC_CMD_CLR_WRITE_PROT ((uint8_t)29U) RCC_VER_X  GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk FMC_SDCMR_NRFS_Pos (5U) HRTIM_CPT1CR_TIMBCMP1_Pos (18U) SDMMC_IT_RXFIFOHF SDMMC_MASK_RXFIFOHFIE HRTIM_EEFR1_EE3FLTR HRTIM_EEFR1_EE3FLTR_Msk USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) ETH_MACCR_BL_8 (0x1UL << ETH_MACCR_BL_Pos) ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || ((__MODE__) == FMC_EXTENDED_MODE_ENABLE)) HSEM_RLR_LOCK HSEM_RLR_LOCK_Msk FDCAN_TTOST_QGTP_Pos (6U) RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) SPI_DATASIZE_21BIT (0x00000014UL) OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL RTC_TSTR_SU_Pos (0U) RCC_RSR_BORRSTF_Msk (0x1UL << RCC_RSR_BORRSTF_Pos) SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos) HSEM_C1ICR_ISC0_Msk (0x1UL << HSEM_C1ICR_ISC0_Pos) SCB_SHCSR_USGFAULTENA_Pos 18U HRTIM_CR1_TEUDIS_Msk (0x1UL << HRTIM_CR1_TEUDIS_Pos) DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_PMEM_MEMSET_3 (0x08UL << FMC_PMEM_MEMSET_Pos) ADC_JDR3_JDATA_26 (0x04000000UL << ADC_JDR3_JDATA_Pos) LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos) RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk __TQ_FBIT__ 127 __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET RTC_WUTR_WUT_Pos (0U) RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK RTC_TAMPCR_TAMPFREQ CRS_ISR_FEDIR_Pos (15U) __HAL_DBGMCU_UnFreeze_RTC() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_RTC)) CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) FMC_SDRAM_CMD_TARGET_BANK1_2 (0x00000018U) TIM_EGR_CC4G TIM_EGR_CC4G_Msk FDCAN_IR_EW_Msk (0x1UL << FDCAN_IR_EW_Pos) RCC_CR_CSION RCC_CR_CSION_Msk DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) BDMA_Channel1_IRQn ETH_MACIVIR_VLT_VID ETH_MACIVIR_VLT_VID_Msk __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET SPI_CFG2_CPHA_Pos (24U) RCC_RTCCLKSOURCE_HSE_DIV50 (0x00032300U) HRTIM1_TIME_BASE (HRTIM1_BASE + 0x00000280UL) USB_OTG_GINTMSK_SOFM_Pos (3U) ETH_MACHTHR_HTH_Pos (0U) HRTIM_RST1R_EXTVNT8 HRTIM_RST1R_EXTVNT8_Msk ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) FLASH_FLAG_DBECCERR_BANK1 FLASH_SR_DBECCERR DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) ETH_MMCTIR_TXMCOLGPIS ETH_MMCTIR_TXMCOLGPIS_Msk __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN); UNUSED(tmpreg); } while(0) HRTIM_ODISR_TD1ODIS_Pos (6U) ADC_CALFACT2_LINCALFACT_3 (0x00000008UL << ADC_CALFACT2_LINCALFACT_Pos) GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED USART_CR2_SLVEN_Pos (0U) ETH_MACHWF0R_MACADR64SEL ETH_MACHWF0R_MACADR64SEL_Msk DFSDM_FLTICR_CLRROVRF_Pos (3U) USB_OTG_GCCFG_PDEN_Pos (19U) RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) HRTIM_TIMISR_SET1_Msk (0x1UL << HRTIM_TIMISR_SET1_Pos) __ICACHE_PRESENT 1U HRTIM_SET1R_EXTVNT3_Msk (0x1UL << HRTIM_SET1R_EXTVNT3_Pos) TIM_TS_TI1F_ED TIM_SMCR_TS_2 FDCAN_IE_EWE_Msk (0x1UL << FDCAN_IE_EWE_Pos) HRTIM_EECR2_EE10SNS_1 (0x2UL << HRTIM_EECR2_EE10SNS_Pos) TIM_DIER_CC3IE_Pos (3U) __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_CRCRST) USB_OTG_GINTMSK_RXFLVLM_Pos (4U) USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk SDMMC_FLAG_CMDACT SDMMC_STA_CPSMACT GPIO_AF10_TIM8 ((uint8_t)0x0A) IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE0) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3)) FLASH_IT_PGSERR_BANK2 (FLASH_CR_PGSERRIE | 0x80000000U) ETH_MACTSCR_TSIPV6ENA ETH_MACTSCR_TSIPV6ENA_Msk RTC_CALR_CALP_Pos (15U) GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk RCC_AHB4ENR_GPIOKEN_Msk (0x1UL << RCC_AHB4ENR_GPIOKEN_Pos) MDMA_GISR0_GIF6_Pos (6U) EXTI_PR1_PR18_Pos (18U) SCB_CCSIDR_WT_Pos 31U DFSDM_FLTAWLTR_BKAWL_Pos (0U) IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE)) RTC_ALRMBR_WDSEL_Pos (30U) RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) HRTIM_SET1R_EXTVNT10_Pos (30U) MDMA_CTCR_DBURST_Msk (0x7UL << MDMA_CTCR_DBURST_Pos) BDMA_ISR_GIF1_Msk (0x1UL << BDMA_ISR_GIF1_Pos) ETH_MMCTIR 0x00000108U NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005) HRTIM_EECR3_EE6F_1 (0x2UL << HRTIM_EECR3_EE6F_Pos) USB_OTG_HCINT_TXERR_Pos (7U) EXTI_RTSR1_TR20_Pos (20U) INT8_MAX (__INT8_MAX__) RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos) PWR_WAKEUP_PIN2_LOW (PWR_WKUPEPR_WKUPP2 | PWR_WKUPEPR_WKUPEN2) USB_OTG_DOEPINT_OUTPKTERR_Pos (8U) SDMMC_CMD_SET_BLOCKLEN ((uint8_t)16U) FMC_PCR_TCLR FMC_PCR_TCLR_Msk TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U DBGMCU_APB2FZ1_DBG_TIM17_Pos (18U) ETH_MACMDIOAR_MOC_PRDIA ETH_MACMDIOAR_MOC_PRDIA_Msk RCC_LPTIM345CLKSOURCE_PCLK4 RCC_LPTIM345CLKSOURCE_D3PCLK1 __HAL_RTC_WAKEUPTIMER_EXTID3_DISABLE_EVENT() (EXTI->D3PMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) ETH_WKUP_IRQn RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) RAMECC_FAR_FADD RAMECC_FAR_FADD_Msk __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) __HAL_RCC_LPUART1_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPUART1RST) RCC_PERIPHCLK_USART234578 (0x00000002U) EXTI_LINE1 ((uint32_t)0x01) __DBL_DECIMAL_DIG__ 17 __HAL_RCC_BKPRAM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) == 0U) TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos) ETH_DMAMR_PR_3_1 ((uint32_t)0x00002000) ETH_MACVIR_VLT_VID_Pos (0U) ADC_JDR4_JDATA_28 (0x10000000UL << ADC_JDR4_JDATA_Pos) __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET __HAL_RCC_RTC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_RTCAMEN) EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) ETH_MACMDIOAR_CR_DIV12AR_Pos (10U) IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || ((__LIN__) == UART_LIN_ENABLE)) CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos) DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE __PTRDIFF_T  HRTIM_EEFR2_EE10FLTR_3 (0x8UL << HRTIM_EEFR2_EE10FLTR_Pos) EXTI_RTSR2_TR EXTI_RTSR2_TR_Msk EXTI_LINE57 ((uint32_t)0x39) ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) ETH_MACTSCR_TSIPENA_Pos (11U) HRTIM_TIMCR_TEU_Msk (0x1UL << HRTIM_TIMCR_TEU_Pos) PWR_EXTI_LINE_PVD EXTI_IMR1_IM16 __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RCC_PLLCFGR_PLL2RGE RCC_PLLCFGR_PLL2RGE_Msk RCC_CICR_CSIRDYC_Pos (4U) SPI_CRC_LENGTH_27BIT (0x001A0000UL) RCC_APB4RSTR_SYSCFGRST RCC_APB4RSTR_SYSCFGRST_Msk __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , (uint32_t)(SPI_IFCR_MODFC)); QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk ETH_DMADSR_TPS_FETCHING ETH_DMADSR_TPS_FETCHING_Msk __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) RTC_BKP3R_Pos (0U) ETH_MACPFR_PCF_BLOCKALL ((uint32_t)0x00000000) EXTI_LINE22 ((uint32_t)0x16) __HAL_RCC_USB2_OTG_FS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB2OTGHSRST)) TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) CRS_CFGR_FELIM_Pos (16U) EXTI_SWIER1_SWIER17_Msk (0x1UL << EXTI_SWIER1_SWIER17_Pos) HRTIM_DTR_DTF_4 (0x010UL << HRTIM_DTR_DTF_Pos) DMA_LIFCR_CTEIF1_Pos (9U) __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE RCC_BDCR_LSECSSON_Pos (5U) EXTI_SWIER2_SWIER49_Pos (17U) SDMMC_CLKCR_WIDBUS_Pos (14U) HRTIM_EECR1_EE5POL_Pos (26U) __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI5EN) DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) SystemCoreClock GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) HRTIM_ADC4R_AD4TDPER_Msk (0x1UL << HRTIM_ADC4R_AD4TDPER_Pos) USE_HAL_SWPMI_REGISTER_CALLBACKS 0U RCC_MCO_DIV32 RCC_MCODIV_32 RTC_CR_TSIE RTC_CR_TSIE_Msk FDCAN_CREL_YEAR_Pos (16U) NVIC_SetPendingIRQ __NVIC_SetPendingIRQ STM32H7xx_HAL_PWR_H  DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk FMC_PATT_ATTWAIT_1 (0x02UL << FMC_PATT_ATTWAIT_Pos) DMA_REQUEST_UART5_TX 66U USB_OTG_GINTSTS_RSTDET_Pos (23U) DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos) SAI_xCR1_CKSTR_Pos (9U) LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) SDMMC_TRANSCEIVER_UNKNOWN ((uint32_t)0x00000000U) FMC_BCRx_MBKEN FMC_BCRx_MBKEN_Msk __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) RCC_PLLCKSELR_DIVM3_Msk (0x3FUL << RCC_PLLCKSELR_DIVM3_Pos) EXTI_IMR3_IM78 EXTI_IMR3_IM78_Msk USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) ETH_MTLRQOMR_FUP ETH_MTLRQOMR_FUP_Msk TIM15_AF1_BKCMP2P TIM15_AF1_BKCMP2P_Msk RCC_D2CFGR_D2PPRE2_1 (0x2UL << RCC_D2CFGR_D2PPRE2_Pos) HAL_DMAMUX2_SYNC_EXTI0 14U HRTIM_BMTRGR_TDCMP1 HRTIM_BMTRGR_TDCMP1_Msk USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk SPI_SR_SUSP_Pos (11U) ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) RCC_RSR_WWDG1RSTF_Pos (28U) DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos) OPAMP_CSR_CALSEL_1 (0x2UL << OPAMP_CSR_CALSEL_Pos) FMC_SDTRx_TRP_1 (0x2UL << FMC_SDTRx_TRP_Pos) CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) ETH_MACISR_TSIS_Msk (0x1UL << ETH_MACISR_TSIS_Pos) UINT32_MAX (__UINT32_MAX__) GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk EXTI_IMR3_IM74_Msk (0x1UL << EXTI_IMR3_IM74_Pos) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) CEC_IER_TXBRIE_Pos (8U) HRTIM_CHPR_STRPW_Msk (0xFUL << HRTIM_CHPR_STRPW_Pos) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM IS_TIM_SYNCHRO_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM15)) SDMMC_ICR_IDMATEC_Msk (0x1UL << SDMMC_ICR_IDMATEC_Pos) HRTIM_ADC4R_AD4EEV10_Msk (0x1UL << HRTIM_ADC4R_AD4EEV10_Pos) __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) RCC_AHB4LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOFLPEN_Pos) JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk ETH_MTLTQDR_PTXQ_Pos (16U) FLASH_FLAG_ALL_BANK1 (FLASH_FLAG_BSY_BANK1 | FLASH_FLAG_WBNE_BANK1 | FLASH_FLAG_QW_BANK1 | FLASH_FLAG_CRC_BUSY_BANK1 | FLASH_FLAG_EOP_BANK1 | FLASH_FLAG_CRCEND_BANK1 | FLASH_FLAG_ALL_ERRORS_BANK1) __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST)) PWR_CR1_ALS_LEV1_Pos (17U) EXTI_RTSR3_TR82 EXTI_RTSR3_TR82_Msk ETH_MACPOCR_ASYNCEN_Pos (1U) EXTI_LINE76 ((uint32_t)0x4C) GPIO_AF13_COMP1 ((uint8_t)0x0D) HRTIM_EECR1_EE4SRC_0 (0x1UL << HRTIM_EECR1_EE4SRC_Pos) DWT ((DWT_Type *) DWT_BASE ) ETH_MACISR_LPIIS_Pos (5U) INTPTR_MAX (__INTPTR_MAX__) ETH_MACLCSR_RLPIEX ETH_MACLCSR_RLPIEX_Msk UART_PRESCALER_DIV64 0x00000009U ETH_MMCTLPITCR_TXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCTLPITCR_TXLPITRC_Pos) EXTI_FTSR1_TR10_Pos (10U) __DIV_SAMPLING8 UART_DIV_SAMPLING8 IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk SYSCFG_PKGR_PKG SYSCFG_PKGR_PKG_Msk ADC_CSR_AWD3_MST_Pos (9U) FDCAN_TTOST_RTO_Pos (8U) HRTIM_MCR_CONT HRTIM_MCR_CONT_Msk ETH_MACCR_JE ETH_MACCR_JE_Msk __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED FMC_PMEM_MEMSET_1 (0x02UL << FMC_PMEM_MEMSET_Pos) RCC_AHB1ENR_USB2OTGFSEN_Msk (0x1UL << RCC_AHB1ENR_USB2OTGFSEN_Pos) ETH_DMASBMR_AAL ETH_DMASBMR_AAL_Msk TIM8_AF1_ETRSEL_Msk (0xFUL << TIM8_AF1_ETRSEL_Pos) HRTIM_TIMICR_CMP3C_Pos (2U) __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE HRTIM_BDTUPR_TIMREP HRTIM_BDTUPR_TIMREP_Msk SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk EXTI_IMR1_IM14_Pos (14U) SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos) ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) __FLT_MIN__ 1.1754943508222875e-38F DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) OB_USER_NRST_STOP_D1 0x0002U USE_HAL_HRTIM_REGISTER_CALLBACKS 0U HAL_SDRAM_MODULE_ENABLED  HRTIM_TIMCR_HALF HRTIM_TIMCR_HALF_Msk RCC_SYSCLK_DIV256 RCC_D1CFGR_D1CPRE_DIV256 HRTIM_ADC1R_AD1TCPER HRTIM_ADC1R_AD1TCPER_Msk I2C_TIMEOUTR_TIMOUTEN_Pos (15U) ETH_MACVR_SNPSVER_Pos (0U) TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos) MDMA_GISR0_GIF9 MDMA_GISR0_GIF9_Msk DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk TIM_BREAKINPUT_BRK 0x00000001U QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos) __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) == 0U) _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state) SDMMC_STA_SDIOIT_Pos (22U) PWR_CR3_USBREGEN_Pos (25U) LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) FDCANCCU_CCFG_SWR_Pos (31U) EXTI_D3PMR2_MR41_Pos (9U) UART_IT_NE 0x0200U FDCAN_GFC_RRFS_Msk (0x1UL << FDCAN_GFC_RRFS_Pos) HRTIM_OUTR_FAULT1_1 (0x2UL << HRTIM_OUTR_FAULT1_Pos) ADC_SMPR2_SMP19_0 (0x1UL << ADC_SMPR2_SMP19_Pos) OPAMP1_HSOTR_TRIMHSOFFSETN_Pos (0U) HRTIM_ADC4R_AD4EEV7_Pos (6U) __HAL_RCC_CRS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_CRSLPEN) UART7_BASE (D2_APB1PERIPH_BASE + 0x7800UL) RCC_APB4ENR_SPI6EN_Msk (0x1UL << RCC_APB4ENR_SPI6EN_Pos) FDCAN_TTILS_GTES_Pos (9U) CEC_IER_RXACKEIE_Pos (6U) OPAMP1_CSR_VMSEL_Msk (0x3UL << OPAMP1_CSR_VMSEL_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) HRTIM_ADC2R_AD2TBPER HRTIM_ADC2R_AD2TBPER_Msk FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos) DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM USART_CR1_RE_Pos (2U) USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) DMA_SxCR_PL_Pos (16U) ETH_MACIVIR_VLT_Pos (0U) DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) __SYS_CONFIG_H__  ETH_MACIVIR_VLT_VID_Pos (0U) CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk OB_IWDG1_SW FLASH_OPTSR_IWDG1_SW JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos) HRTIM_RST1R_CMP4 HRTIM_RST1R_CMP4_Msk __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk DMA2D_OCOLR_BLUE_4_Msk (0xFUL << DMA2D_OCOLR_BLUE_4_Pos) DBGMCU_APB4FZ1_DBG_LPTIM3_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM3_Pos) RTC_BKP6R_Pos (0U) HRTIM_CPT1CR_TB1SET_Msk (0x1UL << HRTIM_CPT1CR_TB1SET_Pos) ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) SPI_MASTER_SS_IDLENESS_04CYCLE (0x00000004UL) FDCAN_TTOCN_FGP_Msk (0x1UL << FDCAN_TTOCN_FGP_Pos) EXTI_IMR2_IM63 EXTI_IMR2_IM63_Msk FDCAN_NDAT2_ND60_Pos (28U) BDMA_Channel0_IRQn DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos) __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE HRTIM_ADC3R_AD3TAPER HRTIM_ADC3R_AD3TAPER_Msk RCC_AHB1ENR_USB2OTGHSULPIEN_Pos RCC_AHB1ENR_USB2OTGFSULPIEN_Pos ETH_MACLTCR_LST ETH_MACLTCR_LST_Msk FLASH_BOOT_ADD0_Pos (0U) USART_CR2_ABREN_Pos (20U) HRTIM_CR2_TCRST_Pos (11U) FDCAN_TTIR_SE1_Msk (0x1UL << FDCAN_TTIR_SE1_Pos) HRTIM_ADC2R_AD2MPER_Msk (0x1UL << HRTIM_ADC2R_AD2MPER_Pos) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE ETH_MACL3L4CR_L4SPM_Pos (18U) ETH_DMACTCR_ST ETH_DMACTCR_ST_Msk PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos) HRTIM_RST1R_TIMEVNT7_Msk (0x1UL << HRTIM_RST1R_TIMEVNT7_Pos) FLASH_BANK1_BASE (0x08000000UL) GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) SYSCFG_CCCSR_EN SYSCFG_CCCSR_EN_Msk ETH_MACHWF0R_MGKSEL_Pos (7U) TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 SWPMI_RDR_RD_Msk (0xFFFFFFFFUL << SWPMI_RDR_RD_Pos) SDMMC_MASK_BUSYD0ENDIE SDMMC_MASK_BUSYD0ENDIE_Msk BDMA_IFCR_CGIF4 BDMA_IFCR_CGIF4_Msk TIM2_AF1_ETRSEL_Msk (0xFUL << TIM2_AF1_ETRSEL_Pos) HRTIM_OUTR_POL2_Msk (0x1UL << HRTIM_OUTR_POL2_Pos) EXTI_EMR2_EM57 EXTI_EMR2_EM57_Msk __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 DFSDM_FLTCR1_FAST_Pos (29U) BDMA_CCR_EN BDMA_CCR_EN_Msk UsageFault_IRQn USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 SCB_VTOR_TBLOFF_Pos 7U HRTIM_SET1R_EXTVNT2 HRTIM_SET1R_EXTVNT2_Msk __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE TIM8_AF1_BKCMP1P TIM8_AF1_BKCMP1P_Msk RTC_ISR_TAMP2F_Pos (14U) ETH_MACTSSR_ATSNS_Pos (25U) ETH_MACTSCR_TSENA_Pos (0U) ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) SPI_CR2_TSIZE_Pos (0U) JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos) RCC_APB1LRSTR_TIM2RST_Msk (0x1UL << RCC_APB1LRSTR_TIM2RST_Pos) RCC_APB1HENR_MDIOSEN_Msk (0x1UL << RCC_APB1HENR_MDIOSEN_Pos) FDCAN_NDAT1_ND21 FDCAN_NDAT1_ND21_Msk TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) HRTIM_TIMICR_RSTC_Msk (0x1UL << HRTIM_TIMICR_RSTC_Pos) SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) USB_OTG_HPRT_PSUSP_Pos (7U) HRTIM_BMCR_BMPRSC_0 (0x1UL << HRTIM_BMCR_BMPRSC_Pos) OPAMP1_CSR_PGGAIN_Msk (0xFUL << OPAMP1_CSR_PGGAIN_Pos) RTC_CALR_CALW8 RTC_CALR_CALW8_Msk __HAL_SPI_CLEAR_EOTFLAG(__HANDLE__) SET_BIT((__HANDLE__)->Instance->IFCR , SPI_IFCR_EOTC) HRTIM_RSTCR_TIMACMP4_Pos (21U) D1CFGR UART_PRESCALER_DIV1 0x00000000U ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) TIM_DMABASE_CCMR2 0x00000007U FLASH_OPTSR_BOR_LEV FLASH_OPTSR_BOR_LEV_Msk ETH_DMACSR_RPS_Pos (8U) ETH_MTLISR_QIS_Pos (0U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RTC_HOURFORMAT12_AM ((uint8_t)0x00) RCC_SPI45CLKSOURCE_PLL3 RCC_D2CCIP1R_SPI45SEL_1 ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk USB_OTG_GUSBCFG_PCCI_Pos (23U) HRTIM_RST1R_CMP1_Msk (0x1UL << HRTIM_RST1R_CMP1_Pos) BDMA_IFCR_CTCIF1_Pos (5U) DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk PWR_CR1_LPDS_Pos (0U) HRTIM_ADC1R_AD1TEC2 HRTIM_ADC1R_AD1TEC2_Msk __HAL_MDMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE(); } while(0) HRTIM_CPT2CR_TIMDCMP2 HRTIM_CPT2CR_TIMDCMP2_Msk DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk EXTI_FTSR1_TR13_Msk (0x1UL << EXTI_FTSR1_TR13_Pos) __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE COMP_OR_AFOPG2 COMP_OR_AFOPG2_Msk ETH_MACL3A1R_L3A1_Pos (0U) FLASH_ACR_LATENCY_Pos (0U) __UINT64_C(c) c ## ULL HRTIM_EECR1_EE2SNS_1 (0x2UL << HRTIM_EECR1_EE2SNS_Pos) DAC_CCR_OTRIM2_Pos (16U) DEFAULT_INIT_VALUE_DISABLE ((uint8_t)0x01U) ADC_SMPR2_SMP17_Pos (21U) COMP_OR_AFOPG3 COMP_OR_AFOPG3_Msk MDMA_Channel5 ((MDMA_Channel_TypeDef *)MDMA_Channel5_BASE) RCC_RTCCLKSOURCE_HSE_DIV45 (0x0002D300U) I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) SPI_TXCRC_TXCRC SPI_TXCRC_TXCRC_Msk SDMMC_IT_TXFIFOE SDMMC_MASK_TXFIFOEIE SDMMC_CARD_LOCKED ((uint32_t)0x02000000U) UART_ADVFEATURE_TXINV_DISABLE 0x00000000U HSEM_C1ICR_ISC7_Pos (7U) FMC_PCR_MEMORY_TYPE_NAND (0x00000008U) TIM_SMCR_ETP_Pos (15U) RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER EXTI_IMR2_IM39_Pos (7U) RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM5LPEN) __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE _GCC_WCHAR_T  LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk ETH_MACSTNUR_ADDSUB_Msk (0x1UL << ETH_MACSTNUR_ADDSUB_Pos) GPIO_IDR_ID6_Pos (6U) JPEG_CR_HPDIE_Pos (6U) JPEG_DOR_DATAOUT_Pos (0U) DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos) HRTIM_RST1R_MSTCMP4_Pos (11U) RCC_RSR_PINRSTF_Msk (0x1UL << RCC_RSR_PINRSTF_Pos) I2C_ISR_NACKF I2C_ISR_NACKF_Msk HRTIM_BDMUPR_MCMP4_Msk (0x1UL << HRTIM_BDMUPR_MCMP4_Pos) USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk EXTI_D3PCR1H_PCS25_Pos (18U) RTC_BKP31R_Pos (0U) FLASH_CRCDATA_CRC_DATA_Pos (0U)  GCC: (GNU Tools for STM32 10.3-2021.10.20211105-1100) 10.3.1 20210824 (release)       яяяя |
             x   A‡ЋAA
oA

            ј   A‡ЋA
                A‡A
B

BЗ                A‡A
B

BЗ              l   A‡ЋAA
kA

            (   A‡A
J

BЗ                A‡A
D

BЗ                A‡A
D

BЗ              P   A‡ЋAA
_A

               A‡A
D

BЗ              H   A‡ЋAA
\A

                A‡A
H

BЗ                 A‡A
H

BЗ                A‡A
C

BЗ                A‡A
E

BЗ                A‡A
F

BЗ                A‡A
D

BЗ                A‡A
D

BЗ                A‡A
D

BЗ  $           (   A‡AA
KA

BЗ    $           (   A‡AA
KA

BЗ    $           (   A‡AA
KA

BЗ                H   A‡ЋAA
\A

                A‡A
H

BЗ  $           (   A‡AA
KA

BЗ    $           ,   A‡AA
MA

BЗ                   A‡A
H

BЗ                 A‡A
H

BЗ  $           T   A‡AA
^A

BЗ                   A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ  $           (   A‡AA
KA

BЗ    $           0   A‡AA
OA

BЗ                   A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ                 A‡A
H

BЗ  $           (   A‡AA
KA

BЗ                  A‡A
F

BЗ  $           Р   A‡AA
_A

BЗ   $           @   A‡AA
WA

BЗ    $           0   A‡AA
OA

BЗ    $           м   A‡AA
kA

BЗ   $           Р   A‡A A
[A

BЗ   A1   aeabi '   7E-M 
M	
"                              ся             O              P              Q              R              R              S              S              T              U              U    h         U              W              W              W              Y              Y              Z              Z              [              [    `         [              ]              ]              ]              _              _             _              a              a             a              c              c    H         c              e              e             e              g              g    D         g              i              i             i              j              j             j              k              k             k              l              l             l              m              m             m              n              n             n              o              o             o              p              p             p              q              q    $         q              r              r    $         r              s              s    $         s              t              t    D         t              v              v             v              w              w    $         w              x              x    (         x              y              y             y              z              z             z              {              {    L         {              |              |             |              }              }             }              ~              ~             ~                                                       Ђ              Ђ    $         Ђ              Ѓ              Ѓ    ,         Ѓ              ‚              ‚             ‚              ѓ              ѓ             ѓ              „              „             „              …              …             …              †              †             †              ‡              ‡             ‡              €              €    $         €              ‰              ‰             ‰              Љ              Љ    М         Љ              ‹              ‹    <         ‹              Њ              Њ    ,         Њ              Ќ              Ќ    д         Ќ              Ћ              Ћ    Д         Ћ              Џ              ‘              ’              ”              –              4             6                           љ              њ              ћ                             ў              ¤              ¦              Ё              Є              ¬              ®              °              І              ґ              ¶              ё              є              ј              ѕ              А              В              Д              Ж              И              К              М              О              Р              Т              Ф              Ц              Ш              Ъ              Ь              Ю              а              в              д              ж              и              к              м              о              р              т              ф              ц              ш              ъ              ь              ю                                                                                
                                                                                                                                                             "             $             &             (             *             ,             .             0             2             8              >              {              Ї              е                           Q             Љ             ј            	 о            
              W             Љ            
 ѕ             т             &             [             “             И                          4             d             •             З             ч             (             Z             Њ             ј             к                          K              |            ! ¬            " Ы            #             $ T            % “            & С            '             ( N            ) Њ            * И            + 	            , E	            - ‚	            . ї	            / ю	            0 :
            1 y
            2 ·
            3 ш
            4 7            5 t            6 °            7 п            8 ,            9 i            : §            ; г            < "
            = _
            > њ
            ? Ш
            @             A U            B ’            C Ф            D             E J            F †            G Г            H я            I >            J {            K »            L ц            M 3            N              7             :                                                                                                                             	              
                                          
                                                                                                                                                                                                                                                                                         !              "              #              $              %              &              '              (              )              *              +              ,              -              .              /              0              1              2              3              4              5              6              7              8              9              :              ;              <              =              >              ?              @              A              B              C              D              E              F              G              H              I              J              K              L              M              N k          R r          S }          T €     x    U ‘             ®             Ж     l   " [ У        " Y Я             р             ю                  ј    W         " Z '             :             O     (   " ] [        " _ g         a w     P    c ‡         e —     H   " g Ў         " i ±         " j А         k Т         l Я         m м         n щ         o          p      (    q ;     (    r b     (    s „     H    t ќ          v ·     (    w Х     ,    x у          y 
          z "     T    { >          | Y          } u          ~ –           ё     (    Ђ Ъ     0    Ѓ ь          ‚           ѓ 9          „ V          … t          † ”          ‡ µ     (    € Ф         ‰ у     Р    Љ      @    ‹ $     0    Њ :     м    Ќ W     Р    Ћ  stm32h7xx_hal.c $d $t wm4.0.c46560c3f897e0cf7377e1f57489d432 wm4.stm32h7xx_hal_conf.h.22.f91661ef12f69ed63ac9a32d71a6c9a3 wm4.stm32h7xx.h.38.d564fdf4058a84e231f9a99d3ff20b8f wm4.stm32h743xx.h.34.54c7005ec0cf151de039137f11254070 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed wm4.core_cm7.h.66.8ab2de36917d6fcae18019067fda13e0 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a wm4.core_cm7.h.174.02a80883c1ff25b4568a88a048c782a3 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc wm4.core_cm7.h.2231.809291ef2056251a6ed54066fbb9e33a wm4.stm32h743xx.h.2061.05fcfef0faf9ea337403a47dcb0446d3 wm4.stm32h7xx.h.190.aa297ab55c0fe48b15956804ebd132fc wm4.stm32_hal_legacy.h.22.dc6741ccbaf0de23aa123e25917c7ae1 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f wm4.newlib.h.8.4679f89e52c9f69cd44f3a27cd28c759 wm4.ieeefp.h.77.2bc94c1d1ed8b02df437510a04ac1e45 wm4.config.h.224.79362c3cdb280fe0b8d95bd0bc4d5c54 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f wm4.reent.h.77.32fd7d280fc2a40b0797abce5beaf6e3 wm4.assert.h.11.db24e541f16414db224bf986d21017e2 wm4.reent.h.504.40d20ade344680fbcb6a0178bf7ae09e wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce wm4.math.h.13.b6595ad277a643a6127e1a4515a98f91 wm4.stm32h7xx_hal_def.h.58.01b035e74f943bf5e772976f91294aa6 wm4.stm32h7xx_hal_rcc.h.160.41cd6a1e221d43fef2393d061087204f wm4.stm32h7xx_hal_rcc_ex.h.20.b3f673dd34c64d8444537aa3d98c7452 wm4.stm32h7xx_hal_rcc.h.8010.7d8ee9157286c9de1ec1f07d73d9936e wm4.stm32h7xx_hal_gpio.h.21.41c93c467fa080c60481e9fa9c067234 wm4.stm32h7xx_hal_gpio_ex.h.21.cc7fce10ca56f9a214125de0cacb757b wm4.stm32h7xx_hal_gpio.h.285.acc09c5dca6a72353f644d3a0ae42f15 wm4.stm32h7xx_hal_dma.h.21.6c04f2f227799c33115ac8be969a3516 wm4.stm32h7xx_hal_dma_ex.h.21.0f7af4efcf04485c9e276f591b448508 wm4.stm32h7xx_hal_dma.h.1240.d93b1e0f49d8bd198fb15c6eaa309f3f wm4.stm32h7xx_hal_mdma.h.21.6ceaeade09638023bf77b5d3f6e2d0f2 wm4.stm32h7xx_hal_exti.h.21.723f11c3eaa355b1ae4172c0d06d7d25 wm4.stm32h7xx_hal_cortex.h.21.360057a099eb9de88a7647e0b626ace1 wm4.stm32h7xx_hal_crc.h.21.45c25d057c7401ac86a513f90d3336c3 wm4.stm32h7xx_hal_crc_ex.h.21.2291f0a7bcc379f05ae2e6a962fa0846 wm4.stm32h7xx_hal_flash.h.20.9b5956b6e95ad1741eee2ca781eb8bdd wm4.stm32h7xx_hal_flash_ex.h.20.1b4dd17e2c9b349588a5bfe45d981469 wm4.stm32h7xx_hal_flash.h.781.c65c1311f205c00faf723a323c5fcef5 wm4.stm32h7xx_hal_hsem.h.21.45300f720a7c17b0e21728f31c901eff wm4.stm32h7xx_hal_i2c.h.21.554ae33b50e9f68ba79629d2b98097a0 wm4.stm32h7xx_hal_i2c_ex.h.21.67fe8ef7310447bda4c992ce47f23db7 wm4.stm32h7xx_hal_i2c.h.734.55b568dd5e020381b397e871e5bcd6bb wm4.stm32h7xx_hal_ltdc.h.21.cd93651afb4ae0eba21a541d8cfbf02e wm4.stm32h7xx_hal_ltdc.h.645.c7baad5ec1dc22ca22f447b33c94d15d wm4.stm32h7xx_hal_pwr.h.21.598e9118890dc63f1bd59b44a178ed28 wm4.stm32h7xx_hal_pwr_ex.h.21.a6e4b5e96a39827e50da4bb7b49e1a74 wm4.stm32h7xx_hal_pwr.h.735.9e8523f151b62fb8072d11f14ef7e7c9 wm4.stm32h7xx_hal_qspi.h.21.79189919f81e26d07f5082b6363da55e wm4.stm32h7xx_hal_rtc.h.21.fe2b715e5efd5d1d4c3ba38717a4fa08 wm4.stm32h7xx_hal_rtc_ex.h.21.dbeb4e33c4a278e428ed5ece342f1b9b wm4.stm32h7xx_hal_rtc.h.1079.07caeea94d819195d518227e124ab97a wm4.stm32h7xx_ll_sdmmc.h.21.7b52278b3565103d27e41775b3e0cced wm4.stm32h7xx_ll_delayblock.h.21.d1393dee0eae7dd360c2f66ae285fe2a wm4.stm32h7xx_hal_sd.h.70.fbd7d7ea06b2b54082a01411341023a3 wm4.stm32h7xx_ll_fmc.h.21.510d5fb76619e111123ddd58c9fc667e wm4.stm32h7xx_hal_spi.h.21.a4f2c93abc50d7231abc883533a89614 wm4.stm32h7xx_hal_spi.h.930.49c63a4ad098a5a6d0db352ca4ee861e wm4.stm32h7xx_hal_tim.h.21.1e64ea1dd3a7b9216bcfb6936b153de4 wm4.stm32h7xx_hal_tim_ex.h.21.0e8e6bfcf35143aed3de91e988816aea wm4.stm32h7xx_hal_uart.h.21.da1c7fa8a3a0ce4f226a756dc467e1ed wm4.stm32h7xx_hal_uart_ex.h.21.69f7bcd6c88a2992b951eeee564598d7 wm4.stm32h7xx_ll_usb.h.21.9642dab52071bbcb688041171bc9ae5d wm4.stm32h7xx_hal_pcd.h.155.bc205fdc32229a98255bac4505cd25a4 wm4.stm32h7xx_hal.h.59.560d6db7e4f9c2c6a39303dc796951b9 uwTick uwTickPrio uwTickFreq HAL_Init HAL_NVIC_SetPriorityGrouping HAL_RCC_GetSysClockFreq HAL_InitTick HAL_MspInit D1CorePrescTable SystemD2Clock SystemCoreClock HAL_DeInit HAL_MspDeInit HAL_SYSTICK_Config HAL_NVIC_SetPriority HAL_IncTick HAL_GetTick HAL_GetTickPrio HAL_SetTickFreq HAL_GetTickFreq HAL_Delay HAL_SuspendTick HAL_ResumeTick HAL_GetHalVersion HAL_GetREVID HAL_GetDEVID HAL_GetUIDw0 HAL_GetUIDw1 HAL_GetUIDw2 HAL_SYSCFG_VREFBUF_VoltageScalingConfig HAL_SYSCFG_VREFBUF_HighImpedanceConfig HAL_SYSCFG_VREFBUF_TrimmingConfig HAL_SYSCFG_EnableVREFBUF HAL_SYSCFG_DisableVREFBUF HAL_SYSCFG_ETHInterfaceSelect HAL_SYSCFG_AnalogSwitchConfig HAL_SYSCFG_EnableBOOST HAL_SYSCFG_DisableBOOST HAL_SYSCFG_CM7BootAddConfig HAL_EnableCompensationCell HAL_DisableCompensationCell HAL_SYSCFG_EnableIOSpeedOptimize HAL_SYSCFG_DisableIOSpeedOptimize HAL_SYSCFG_CompensationCodeSelect HAL_SYSCFG_CompensationCodeConfig HAL_DBGMCU_EnableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode HAL_DBGMCU_EnableDBGStopMode HAL_DBGMCU_DisableDBGStopMode HAL_DBGMCU_EnableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode HAL_SetFMCMemorySwappingConfig HAL_GetFMCMemorySwappingConfig HAL_EXTI_EdgeConfig HAL_EXTI_GenerateSWInterrupt HAL_EXTI_D1_ClearFlag HAL_EXTI_D1_EventInputConfig HAL_EXTI_D3_EventInputConfig    
ђ    
‘ L   
’ Z   
“ l   ” p   • t   – ”   
 ,   
™ H   
љ `   Ћ d   – h   Ќ     Ћ $   Њ    Њ    Ќ *   
’ H   Ћ L   Ќ    Ћ    
њ (   
њ D   Ћ    
њ    
њ    ™     ћ     ћ     ћ     ›  !   ќ  %   њ  8   ћ  >   ћ  D   ћ  J   ћ  P   ћ  V   ћ  \   ћ  b   ћ  h   ћ  n   ћ  t   ћ  z   ћ  Ђ   ћ  †   ћ  Њ   ћ  ’   ћ     ћ  ћ   ћ  ¤   ћ  Є   ћ  °   ћ  ¶   ћ  ј   ћ  В   ћ  И   ћ  О   ћ  Ф   ћ  Ъ   ћ  а   ћ  ж   ћ  м   ћ  т   ћ  ш   ћ  ю   ћ    ћ  
  ћ    ћ    ћ    ћ  "  ћ  (  ћ  .  ћ  4  ћ  :  ћ  @  ћ  F  ћ  L  ћ  R  ћ  X  ћ  ^  ћ  d  ћ  j  ћ  p  ћ  v  ћ  |  ћ  ‚  ћ  €  ћ  Ћ  ћ  ”  ћ  љ  ћ     ћ  ¦  ћ  ¬  ћ  І  ћ  ё  ћ  ѕ  ћ  Д  ћ  К  ћ  Р  ћ  Ц  ћ  Ь  ћ  в  ћ  и  ћ  о  ћ  ф  ћ  ъ  ћ     ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  *  ћ  0  ћ  6  ћ  <  ћ  B  ћ  H  ћ  N  ћ  T  ћ  Z  ћ  `  ћ  f  ћ  l  ћ  r  ћ  x  ћ  ~  ћ  „  ћ  Љ  ћ  ђ  ћ  –  ћ  њ  ћ  ў  ћ  Ё  ћ  ®  ћ  ґ  ћ  є  ћ  А  ћ  Ж  ћ  М  ћ  Т  ћ  Ш  ћ  Ю  ћ  д  ћ  к  ћ  р  ћ  ц  ћ  ь  ћ    ћ    ћ    ћ    ћ    ћ     ћ  &  ћ  ,  ћ  2  ћ  8  ћ  >  ћ  D  ћ  J  ћ  P  ћ  V  ћ  \  ћ  b  ћ  h  ћ  n  ћ  t  ћ  z  ћ  Ђ  ћ  †  ћ  Њ  ћ  ’  ћ    ћ  ћ  ћ  ¤  ћ  Є  ћ  і  ћ  ё  ћ  Ж  ћ  Л  ћ  Щ  ћ  а  ћ  з  ћ  м  ћ  ъ  ћ    ћ    ћ    ћ    ћ  ,  ћ  a  ћ  o  ћ  ‹  ћ  љ  ћ  ·  ћ  Г  ћ  д  ћ  '  ћ  S  ћ  n  ћ  |  ћ  Љ  ћ    ћ  ¦  ћ  ґ  ћ  В  ћ  Р  ћ  Ю  ћ  м  ћ    ћ  B  ћ  P  ћ  ^  ћ  l  ћ  z  ћ  €  ћ  –  ћ  ¤  ћ  І  ћ  А  ћ  О  ћ  Ь  ћ  к  ћ  ш  ћ    ћ    ћ  "  ћ  0  ћ  >  ћ  L  ћ  Z  ћ  h  ћ  v  ћ  ’  ћ     ћ  ®  ћ  К  ћ  Ш  ћ  ж  ћ    ћ    ћ  (  ћ  D  ћ  R  ћ  `  ћ  |  ћ  Љ  ћ    ћ  µ  ћ  М  ћ  Ы  ћ  у  ћ  	  ћ  	  ћ  	  ћ  +	  ћ  9	  ћ  G	  ћ  U	  ћ  c	  ћ  q	  ћ  	  ћ  Ћ	  ћ  3
  ћ  B
  ћ  Q
  ћ  `
  ћ  o
  ћ  ~
  ћ  Ќ
  ћ  њ
  ћ  М
  ћ  с
  ћ  я
  ћ  
  ћ    ћ  )  ћ  7  ћ  E  ћ  S  ћ  a  ћ  o  ћ  }  ћ  ‹  ћ  ™  ћ  §  ћ  µ  ћ  Г  ћ  С  ћ  Я  ћ  н  ћ  ы  ћ  	  ћ    ћ  %  ћ  3  ћ  A  ћ  O  ћ  ]  ћ  k  ћ  ‡  ћ  •  ћ  Ј  ћ  ±  ћ  ї  ћ  Н  ћ  Ы  ћ  й  ћ  ч  ћ  
  ћ  !
  ћ  /
  ћ  =
  ћ  Y
  ћ  g
  ћ  u
  ћ  ѓ
  ћ  ‘
  ћ  џ
  ћ  ­
  ћ  »
  ћ  Й
  ћ  Ч
  ћ  е
  ћ  у
  ћ    ћ    ћ     ћ  /  ћ  >  ћ  M  ћ  \  ћ  k  ћ  {  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  І  ћ  ё  ћ  ѕ  ћ  Д  ћ  Л  ћ  е  ћ  л  ћ  с  ћ  ч  ћ  ю  ћ  
  ћ    ћ  $  ћ  :  Њ H  Ќ V  Ћ [  ћ  x  ћ  Џ  ћ  њ  ћ  Ї  ћ  ·  •  Ж  ћ  Ц  ћ  ж  ћ  ц  ћ  
  ћ    ’  $  ћ  4  ћ  D  ћ  U  ћ  ]  Џ  l  ћ  }  ћ  …  Њ  ”  ћ  Ґ  ћ  ­  ‰  ј  ћ  М  ћ  Э  ћ  й  †  ф  ћ  ь  ѓ    ћ    ћ  $  Ђ  /  ћ  7  }  B  ћ  J  z  U  ћ  ]  w  h  ћ  p  t  {  ћ  ѓ  q  Ћ  ћ  –  n  Ґ  ћ  µ  ћ  Ж  ћ  О  k  Э  ћ  о  ћ  ц  h    ћ  	  e    ћ    b  '  ћ  /  _  :  ћ  B  \  Q  ћ  a  ћ  r  ћ  z  Y  …  ћ  Ќ  V    ћ     S  Ї  ћ  ї  ћ  Р  ћ  Ш  P  з  ћ  ш  ћ     M    ћ    J  &  ћ  7  ћ  ?  G  N  ћ  _  ћ  g  D  v  ћ  ‡  ћ  Џ  A  ћ  ћ  Ї  ћ  »  >  Ж  ћ  Т  ;  Э  ћ  й  8  ф  ћ     5    ћ    2  "  ћ  .  /  9  ћ  A  ,  L  ћ  T  )  _  ћ  g  &  v  ћ  †  ћ  –  ћ  §  ћ  і  #  ѕ  ћ  К     Щ  ћ  й  ћ  щ  ћ  
  ћ      !  ћ  -    8  ћ  @    K  ћ  W    f  ћ  w  ћ  ~    ‰  ћ  ђ    ›  ћ  ¦  
  ±  ћ  ј  
  З  ћ          
     
        (     0     8     @     H     P      X   #  `   &  h   )  p   ,  x   /  Ђ   2  €   5  ђ   8     ;      >  Ё   A  °   D  ё   G  А   J  И   M  Р   P  Ш   S  а   V  и   Y  р   \  ш   _     b    e    h    k     n  (  q  0  t  8  w  @  z  H  }  P  Ђ  X  ѓ  `  †  h  ‰  p  Њ  x  Џ  Ђ  ’  €  •      
     
     
     
                            $     (     ,     0     4     8     <     @      D      H   #  L   #  P   &  T   &  X   )  \   )  `   ,  d   ,  h   /  l   /  p   2  t   2  x   5  |   5  Ђ   8  „   8  €   ;  Њ   ;  ђ   >  ”   >     A  њ   A      D  ¤   D  Ё   G  ¬   G  °   J  ґ   J  ё   M  ј   M  А   P  Д   P  И   S  М   S  Р   V  Ф   V  Ш   Y  Ь   Y  а   \  д   \  и   _  м   _  р   b  ф   b  ш   e  ь   e     h    h    k    k    n    n    q    q     t  $  t  (  w  ,  w  0  z  4  z  8  }  <  }  @  Ђ  D  Ђ  H  ѓ  L  ѓ  P  †  T  †  X  ‰  \  ‰  `  Њ  d  Њ  h  Џ  l  Џ  p  ’  t  ’  x  •  |  •     ќ     џ     ћ        &   ћ  /   ћ  7   Ў  ?   ў  I   ћ  U   ћ  ^   ћ  g   ћ  o   Ј  u   ¤  {   Ґ  „   ¦  Ќ   §  “   Ё  љ   ћ  Ј   ©  ©   Є  і   ћ  »   «  В   ¬  Л   ­  С   ®  Ь   ћ  в   Ї  и   °  ц   ±  я   І  	  ћ    ћ    ћ  #  і  -  ћ  5  ґ  ;  µ  A  ¶  N  ·  V  ё  `  ћ  f  №  l  є  t  »  z  ј  ‡  Ѕ  Ќ  ѕ  —  ћ     ї  Є  А  °  Б  ¶  В  ї  Г  Е  Д  П  Е  Ш  Ж  Ю  З  и  И  с  Й  ч  К    Л    М    Н    О  (  П  3  Р  <  С  B  Т  L  У  V  Ф  _  Х  e  Ц  o  Ч  y  ћ    Ш  ‰  Щ  ’  Ъ    Ы  ў  Ь  ¬  Э  µ  Ю  »  Я  Ж  ћ  О  а  Ч  б  Э  в  з  ћ  у  ћ  ы  г    ћ  
  д    ћ    е  '  ж  0  з  ;  и  D  й  P  ћ  X  к  c  ћ  i  л  q  ћ  w  м  ~  ћ  „  ћ  Љ  ћ  ђ  ћ  –  ћ  њ  ћ  ў  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  г   ћ  й   ћ  п   ћ  х   ћ  ы   ћ    ћ    ћ  
  ћ    ћ    ћ    ћ  %  ћ  +  ћ  1  ћ  7  ћ  =  ћ  C  ћ  I  ћ  O  ћ  U  ћ  [  ћ  a  ћ  g  ћ  m  ћ  s  ћ  y  ћ    ћ  …  ћ  ‹  ћ  ‘  ћ  —  ћ  ќ  ћ  Ј  ћ  ©  ћ  Ї  ћ  µ  ћ  »  ћ  Б  ћ  З  ћ  Н  ћ  У  ћ  Щ  ћ  Я  ћ  е  ћ  л  ћ  с  ћ  ч  ћ  э  ћ    ћ  	  ћ    ћ    ћ    ћ  !  ћ  '  ћ  -  ћ  3  ћ  9  ћ  ?  ћ  E  ћ  K  ћ  Q  ћ  W  ћ  ]  ћ  c  ћ  i  ћ  o  ћ  u  ћ  {  ћ  Ѓ  ћ  ‡  ћ  Ќ  ћ  “  ћ  ™  ћ  џ  ћ  Ґ  ћ  «  ћ  ±  ћ  ·  ћ  Ѕ  ћ  Г  ћ  Й  ћ  П  ћ  Х  ћ  Ы  ћ  б  ћ  з  ћ  н  ћ  у  ћ  щ  ћ  я  ћ    ћ    ћ    ћ    ћ    ћ  #  ћ  )  ћ  /  ћ  5  ћ  ;  ћ  A  ћ  G  ћ  M  ћ  S  ћ  Y  ћ  _  ћ  e  ћ  k  ћ  q  ћ  w  ћ  }  ћ  ѓ  ћ  ‰  ћ  Џ  ћ  •  ћ  ›  ћ  Ў  ћ  §  ћ  ­  ћ  і  ћ  №  ћ  ї  ћ  Е  ћ  Л  ћ  С  ћ  Ч  ћ  Э  ћ  г  ћ  й  ћ  п  ћ  х  ћ  ы  ћ    ћ    ћ  
  ћ    ћ    ћ    ћ  %  ћ  +  ћ  1  ћ  7  ћ  =  ћ  C  ћ  I  ћ  O  ћ  U  ћ  [  ћ  a  ћ  g  ћ  m  ћ  s  ћ  y  ћ    ћ  …  ћ  ‹  ћ  ‘  ћ  —  ћ  ќ  ћ  Ј  ћ  ©  ћ  Ї  ћ  µ  ћ  »  ћ  Б  ћ  З  ћ  Н  ћ  У  ћ  Щ  ћ  Я  ћ  е  ћ  л  ћ  с  ћ  ч  ћ  э  ћ    ћ  	  ћ    ћ    ћ    ћ  !  ћ  '  ћ  -  ћ  3  ћ  9  ћ  ?  ћ  E  ћ  K  ћ  Q  ћ  W  ћ  ]  ћ  c  ћ  i  ћ  o  ћ  u  ћ  {  ћ  Ѓ  ћ  ‡  ћ  Ќ  ћ  “  ћ  ™  ћ  џ  ћ  Ґ  ћ  «  ћ  ±  ћ  ·  ћ  Ѕ  ћ  Г  ћ  Й  ћ  П  ћ  Х  ћ  Ы  ћ  б  ћ  з  ћ  н  ћ  у  ћ  щ  ћ  я  ћ    ћ    ћ    ћ    ћ    ћ  #  ћ  )  ћ  /  ћ  5  ћ  ;  ћ  A  ћ  G  ћ  M  ћ  S  ћ  Y  ћ  _  ћ  e  ћ  k  ћ  q  ћ  w  ћ  }  ћ  ѓ  ћ  ‰  ћ  Џ  ћ  •  ћ  ›  ћ  Ў  ћ  §  ћ  ­  ћ  і  ћ  №  ћ  ї  ћ  Е  ћ  Л  ћ  С  ћ  Ч  ћ  Э  ћ  г  ћ  й  ћ  п  ћ  х  ћ  ы  ћ    ћ    ћ  
  ћ    ћ    ћ    ћ  %  ћ  +  ћ  1  ћ  7  ћ  =  ћ  C  ћ  I  ћ  O  ћ  U  ћ  [  ћ  a  ћ  g  ћ  m  ћ  s  ћ  y  ћ    ћ  …  ћ  ‹  ћ  ‘  ћ  —  ћ  ќ  ћ  Ј  ћ  ©  ћ  Ї  ћ  µ  ћ  »  ћ  Б  ћ  З  ћ  Н  ћ  У  ћ  Щ  ћ  Я  ћ  е  ћ  л  ћ  с  ћ  ч  ћ  э  ћ    ћ  	  ћ    ћ    ћ    ћ  !  ћ  '  ћ  -  ћ  3  ћ  9  ћ  ?  ћ  E  ћ  K  ћ  Q  ћ  W  ћ  ]  ћ  c  ћ  i  ћ  o  ћ  u  ћ  {  ћ  Ѓ  ћ  ‡  ћ  Ќ  ћ  “  ћ  ™  ћ  џ  ћ  Ґ  ћ  «  ћ  ±  ћ  ·  ћ  Ѕ  ћ  Г  ћ  Й  ћ  П  ћ  Х  ћ  Ы  ћ  б  ћ  з  ћ  н  ћ  у  ћ  щ  ћ  я  ћ  	  ћ  	  ћ  	  ћ  	  ћ  	  ћ  #	  ћ  )	  ћ  /	  ћ  5	  ћ  ;	  ћ  A	  ћ  G	  ћ  M	  ћ  S	  ћ  Y	  ћ  _	  ћ  e	  ћ  k	  ћ  q	  ћ  w	  ћ  }	  ћ  ѓ	  ћ  ‰	  ћ  Џ	  ћ  •	  ћ  ›	  ћ  Ў	  ћ  §	  ћ  ­	  ћ  і	  ћ  №	  ћ  ї	  ћ  Е	  ћ  Л	  ћ  С	  ћ  Ч	  ћ  Э	  ћ  г	  ћ  й	  ћ  п	  ћ  х	  ћ  ы	  ћ  
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  %
  ћ  +
  ћ  1
  ћ  7
  ћ  =
  ћ  C
  ћ  I
  ћ  O
  ћ  U
  ћ  [
  ћ  a
  ћ  g
  ћ  m
  ћ  s
  ћ  y
  ћ  
  ћ  …
  ћ  ‹
  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  њ   ћ  Ј   ћ  Є   ћ  ±   ћ  ё   ћ  ї   ћ  Ж   ћ  Н   ћ  Ф   ћ  Ы   ћ  в   ћ  й   ћ  р   ћ  ч   ћ  ю   ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ      ћ  '   ћ  .   ћ  5   ћ  <   ћ  C   ћ  J   ћ  Q   ћ  X   ћ  _   ћ  f   ћ  m   ћ  t   ћ  {   ћ  ‚   ћ  ‰   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  њ   ћ  Ј   ћ  Є   ћ  ±   ћ  ё   ћ  ї   ћ  Ж   ћ  Н   ћ  Ф   ћ  Ы   ћ  в   ћ  р   ћ  ч   ћ  ю   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  x   ћ     ћ  †   ћ  Ќ   ћ  ”   ћ  ›   ћ  ў   ћ  ©   ћ  °   ћ  ·   ћ  ѕ   ћ  Е   ћ  М   ћ  У   ћ  Ъ   ћ  б   ћ  и   ћ  п   ћ  ц   ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ  	  ћ  	  ћ  	  ћ  	  ћ  !	  ћ  (	  ћ  /	  ћ  6	  ћ  =	  ћ  D	  ћ  K	  ћ  R	  ћ  Y	  ћ  `	  ћ  g	  ћ  n	  ћ  u	  ћ  |	  ћ  ѓ	  ћ  Љ	  ћ  ‘	  ћ  	  ћ  џ	  ћ  ¦	  ћ  ­	  ћ  ґ	  ћ  »	  ћ  В	  ћ  Й	  ћ  Р	  ћ  Ч	  ћ  Ю	  ћ  е	  ћ  м	  ћ  у	  ћ  ъ	  ћ  
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  $
  ћ  +
  ћ  2
  ћ  9
  ћ  @
  ћ  G
  ћ  N
  ћ  U
  ћ  \
  ћ  c
  ћ  j
  ћ  q
  ћ  x
  ћ  
  ћ  †
  ћ  Ќ
  ћ  ”
  ћ  ›
  ћ  ў
  ћ  ©
  ћ  °
  ћ  ·
  ћ  ѕ
  ћ  Е
  ћ  М
  ћ  У
  ћ  Ъ
  ћ  б
  ћ  и
  ћ  п
  ћ  ц
  ћ  э
  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ  
  ћ  

  ћ  
  ћ  
  ћ  
  ћ  &
  ћ  -
  ћ  4
  ћ  ;
  ћ  B
  ћ  I
  ћ  P
  ћ  W
  ћ  ^
  ћ  e
  ћ  l
  ћ  s
  ћ  z
  ћ  Ѓ
  ћ  €
  ћ  Џ
  ћ  –
  ћ  ќ
  ћ  ¤
  ћ  «
  ћ  І
  ћ  №
  ћ  А
  ћ  З
  ћ  О
  ћ  Х
  ћ  Ь
  ћ  г
  ћ  к
  ћ  с
  ћ  ш
  ћ  я
  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  г   ћ  й   ћ  р   ћ  ч   ћ  ю   ћ    ћ    ћ    ћ    ћ     ћ  
   ћ     ћ     ћ  "   ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ  	  ћ  	  ћ  	  ћ  	  ћ  !	  ћ  (	  ћ  /	  ћ  6	  ћ  =	  ћ  D	  ћ  K	  ћ  R	  ћ  Y	  ћ  `	  ћ  g	  ћ  n	  ћ  u	  ћ  |	  ћ  ѓ	  ћ  Љ	  ћ  ‘	  ћ  	  ћ  џ	  ћ  ¦	  ћ  ­	  ћ  ґ	  ћ  »	  ћ  В	  ћ  Й	  ћ  Р	  ћ  Ч	  ћ  Ю	  ћ  е	  ћ  м	  ћ  у	  ћ  ъ	  ћ  
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  $
  ћ  +
  ћ  2
  ћ  9
  ћ  @
  ћ  G
  ћ  N
  ћ  U
  ћ  \
  ћ  c
  ћ  j
  ћ  q
  ћ  x
  ћ  
  ћ  †
  ћ  Ќ
  ћ  ”
  ћ  ›
  ћ  ў
  ћ  ©
  ћ  °
  ћ  ·
  ћ  ѕ
  ћ  Е
  ћ  М
  ћ  У
  ћ  Ъ
  ћ  б
  ћ  и
  ћ  п
  ћ  ц
  ћ  э
  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ  
  ћ  

  ћ  
  ћ  
  ћ  
  ћ  &
  ћ  -
  ћ  4
  ћ  ;
  ћ  B
  ћ  I
  ћ  P
  ћ  W
  ћ  ^
  ћ  e
  ћ  l
  ћ  s
  ћ  z
  ћ  Ѓ
  ћ  €
  ћ  Џ
  ћ  –
  ћ  ќ
  ћ  ¤
  ћ  «
  ћ  І
  ћ  №
  ћ  А
  ћ  З
  ћ  О
  ћ  Х
  ћ  Ь
  ћ  г
  ћ  к
  ћ  с
  ћ  ш
  ћ  я
  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ     ћ     ћ     ћ     ћ      ћ  '   ћ  .   ћ  5   ћ  <   ћ  C   ћ  J   ћ  Q   ћ  X   ћ  _   ћ  f   ћ  m   ћ  t   ћ  {   ћ  ‚   ћ  ‰   ћ  ђ   ћ  —   ћ  ћ   ћ  Ґ   ћ  ¬   ћ  і   ћ  є   ћ  Б   ћ  И   ћ  П   ћ  Ц   ћ  Э   ћ  д   ћ  л   ћ  т   ћ  щ   ћ   !  ћ  !  ћ  !  ћ  !  ћ  !  ћ  #!  ћ  *!  ћ  1!  ћ  8!  ћ  ?!  ћ  F!  ћ  M!  ћ  T!  ћ  [!  ћ  b!  ћ  i!  ћ  p!  ћ  w!  ћ  ~!  ћ  …!  ћ  Њ!  ћ  “!  ћ  љ!  ћ  Ў!  ћ  Ё!  ћ  Ї!  ћ  ¶!  ћ  Ѕ!  ћ  Д!  ћ  Л!  ћ  Т!  ћ  Щ!  ћ  а!  ћ  з!  ћ  о!  ћ  х!  ћ  ь!  ћ  "  ћ  
"  ћ  "  ћ  "  ћ  "  ћ  &"  ћ  -"  ћ  4"  ћ  ;"  ћ  B"  ћ  I"  ћ  P"  ћ  W"  ћ  ^"  ћ  e"  ћ  l"  ћ  s"  ћ  z"  ћ  Ѓ"  ћ  €"  ћ  Џ"  ћ  –"  ћ  ќ"  ћ  ¤"  ћ  «"  ћ  І"  ћ  №"  ћ  А"  ћ  З"  ћ  О"  ћ  Х"  ћ  Ь"  ћ  г"  ћ  к"  ћ  с"  ћ  ш"  ћ  я"  ћ  #  ћ  
#  ћ  #  ћ  #  ћ  "#  ћ  )#  ћ  0#  ћ  7#  ћ  >#  ћ  E#  ћ  L#  ћ  S#  ћ  Z#  ћ  a#  ћ  h#  ћ  o#  ћ  v#  ћ  }#  ћ  „#  ћ  ‹#  ћ  ’#  ћ  ™#  ћ   #  ћ  §#  ћ  ®#  ћ  µ#  ћ  ј#  ћ  Г#  ћ  К#  ћ  С#  ћ  Ш#  ћ  Я#  ћ  ж#  ћ  н#  ћ  ф#  ћ  ы#  ћ  $  ћ  	$  ћ  $  ћ  $  ћ  $  ћ  %$  ћ  ,$  ћ  3$  ћ  :$  ћ  A$  ћ  H$  ћ  O$  ћ  V$  ћ  ]$  ћ  d$  ћ  k$  ћ  r$  ћ  y$  ћ  Ђ$  ћ  ‡$  ћ  Ћ$  ћ  •$  ћ  њ$  ћ  Ј$  ћ  Є$  ћ  ±$  ћ  ё$  ћ  ї$  ћ  Ж$  ћ  Н$  ћ  Ф$  ћ  Ы$  ћ  в$  ћ  й$  ћ  р$  ћ  ч$  ћ  ю$  ћ  %  ћ  %  ћ  %  ћ  %  ћ  !%  ћ  (%  ћ  /%  ћ  6%  ћ  =%  ћ  D%  ћ  K%  ћ  R%  ћ  Y%  ћ  `%  ћ  g%  ћ  n%  ћ  u%  ћ  |%  ћ  ѓ%  ћ  Љ%  ћ  ‘%  ћ  %  ћ  џ%  ћ  ¦%  ћ  ­%  ћ  ґ%  ћ  »%  ћ  В%  ћ  Й%  ћ  Р%  ћ  Ч%  ћ  Ю%  ћ  е%  ћ  м%  ћ  у%  ћ  ъ%  ћ  &  ћ  &  ћ  &  ћ  &  ћ  &  ћ  $&  ћ  +&  ћ  2&  ћ  9&  ћ  @&  ћ  G&  ћ  N&  ћ  U&  ћ  \&  ћ  c&  ћ  j&  ћ  q&  ћ  x&  ћ  &  ћ  †&  ћ  Ќ&  ћ  ”&  ћ  ›&  ћ  ў&  ћ  ©&  ћ  °&  ћ  ·&  ћ  ѕ&  ћ  Е&  ћ  М&  ћ  У&  ћ  Ъ&  ћ  б&  ћ  и&  ћ  п&  ћ  ц&  ћ  э&  ћ  '  ћ  '  ћ  '  ћ  '  ћ   '  ћ  ''  ћ  .'  ћ  5'  ћ  <'  ћ  C'  ћ  J'  ћ  Q'  ћ  X'  ћ  _'  ћ  f'  ћ  m'  ћ  t'  ћ  {'  ћ  ‚'  ћ  ‰'  ћ  ђ'  ћ  —'  ћ  ћ'  ћ  Ґ'  ћ  ¬'  ћ  і'  ћ  є'  ћ  Б'  ћ  И'  ћ  П'  ћ  Ц'  ћ  Э'  ћ  д'  ћ  л'  ћ  т'  ћ  щ'  ћ   (  ћ  (  ћ  (  ћ  (  ћ  (  ћ  #(  ћ  *(  ћ  1(  ћ  8(  ћ  ?(  ћ  F(  ћ  M(  ћ  T(  ћ  [(  ћ  b(  ћ  i(  ћ  p(  ћ  w(  ћ  ~(  ћ  …(  ћ  Њ(  ћ  “(  ћ  љ(  ћ  Ў(  ћ  Ё(  ћ  Ї(  ћ  ¶(  ћ  Ѕ(  ћ  Д(  ћ  Л(  ћ  Т(  ћ  Щ(  ћ  а(  ћ  з(  ћ  о(  ћ  х(  ћ  ь(  ћ  )  ћ  
)  ћ  )  ћ  )  ћ  )  ћ  &)  ћ  -)  ћ  4)  ћ  ;)  ћ  B)  ћ  I)  ћ  P)  ћ  W)  ћ  ^)  ћ  e)  ћ  l)  ћ  s)  ћ  z)  ћ  Ѓ)  ћ  €)  ћ  Џ)  ћ  –)  ћ  ќ)  ћ  ¤)  ћ  «)  ћ  І)  ћ  №)  ћ  А)  ћ  З)  ћ  О)  ћ  Х)  ћ  Ь)  ћ  г)  ћ  к)  ћ  с)  ћ  ш)  ћ  я)  ћ  *  ћ  
*  ћ  *  ћ  *  ћ  "*  ћ  )*  ћ  0*  ћ  7*  ћ  >*  ћ  E*  ћ  L*  ћ  S*  ћ  Z*  ћ  a*  ћ  h*  ћ  o*  ћ  v*  ћ  }*  ћ  „*  ћ  ‹*  ћ  ’*  ћ  ™*  ћ   *  ћ  §*  ћ  ®*  ћ  µ*  ћ  ј*  ћ  Г*  ћ  К*  ћ  С*  ћ  Ш*  ћ  Я*  ћ  ж*  ћ  н*  ћ  ф*  ћ  ы*  ћ  +  ћ  	+  ћ  +  ћ  +  ћ  +  ћ  %+  ћ  ,+  ћ  3+  ћ  :+  ћ  A+  ћ  H+  ћ  O+  ћ  V+  ћ  ]+  ћ  d+  ћ  k+  ћ  r+  ћ  y+  ћ  Ђ+  ћ  ‡+  ћ  Ћ+  ћ  •+  ћ  њ+  ћ  Ј+  ћ  Є+  ћ  ±+  ћ  ё+  ћ  ї+  ћ  Ж+  ћ  Н+  ћ  Ф+  ћ  Ы+  ћ  в+  ћ  й+  ћ  р+  ћ  ч+  ћ  ю+  ћ  ,  ћ  ,  ћ  ,  ћ  ,  ћ  !,  ћ  (,  ћ  /,  ћ  6,  ћ  =,  ћ  D,  ћ  K,  ћ  R,  ћ  Y,  ћ  `,  ћ  g,  ћ  n,  ћ  u,  ћ  |,  ћ  ѓ,  ћ  Љ,  ћ  ‘,  ћ  ,  ћ  џ,  ћ  ¦,  ћ  ­,  ћ  ґ,  ћ  »,  ћ  В,  ћ  Й,  ћ  Р,  ћ  Ч,  ћ  Ю,  ћ  е,  ћ  м,  ћ  у,  ћ  ъ,  ћ  -  ћ  -  ћ  -  ћ  -  ћ  -  ћ  $-  ћ  +-  ћ  2-  ћ  9-  ћ  @-  ћ  G-  ћ  N-  ћ  U-  ћ  \-  ћ  c-  ћ  j-  ћ  q-  ћ  x-  ћ  -  ћ  †-  ћ  Ќ-  ћ  ”-  ћ  ›-  ћ  ў-  ћ  ©-  ћ  °-  ћ  ·-  ћ  ѕ-  ћ  Е-  ћ  М-  ћ  У-  ћ  Ъ-  ћ  б-  ћ  и-  ћ  п-  ћ  ц-  ћ  э-  ћ  .  ћ  .  ћ  .  ћ  .  ћ   .  ћ  '.  ћ  ..  ћ  5.  ћ  <.  ћ  C.  ћ  J.  ћ  Q.  ћ  X.  ћ  _.  ћ  f.  ћ  m.  ћ  t.  ћ  {.  ћ  ‚.  ћ  ‰.  ћ  ђ.  ћ  —.  ћ  ћ.  ћ  Ґ.  ћ  ¬.  ћ  і.  ћ  є.  ћ  Б.  ћ  И.  ћ  П.  ћ  Ц.  ћ  Э.  ћ  д.  ћ  л.  ћ  т.  ћ  щ.  ћ   /  ћ  /  ћ  /  ћ  /  ћ  /  ћ  #/  ћ  */  ћ  1/  ћ  8/  ћ  ?/  ћ  F/  ћ  M/  ћ  T/  ћ  [/  ћ  b/  ћ  i/  ћ  p/  ћ  w/  ћ  ~/  ћ  …/  ћ  Њ/  ћ  “/  ћ  љ/  ћ  Ў/  ћ  Ё/  ћ  Ї/  ћ  ¶/  ћ  Ѕ/  ћ  Д/  ћ  Л/  ћ  Т/  ћ  Щ/  ћ  а/  ћ  з/  ћ  о/  ћ  х/  ћ  ь/  ћ  0  ћ  
0  ћ  0  ћ  0  ћ  0  ћ  &0  ћ  -0  ћ  40  ћ  ;0  ћ  B0  ћ  I0  ћ  P0  ћ  W0  ћ  ^0  ћ  e0  ћ  l0  ћ  s0  ћ  z0  ћ  Ѓ0  ћ  €0  ћ  Џ0  ћ  –0  ћ  ќ0  ћ  ¤0  ћ  «0  ћ  І0  ћ  №0  ћ  А0  ћ  З0  ћ  О0  ћ  Х0  ћ  Ь0  ћ  г0  ћ  к0  ћ  с0  ћ  ш0  ћ  я0  ћ  1  ћ  
1  ћ  1  ћ  1  ћ  "1  ћ  )1  ћ  01  ћ  71  ћ  >1  ћ  E1  ћ  L1  ћ  S1  ћ  Z1  ћ  a1  ћ  h1  ћ  o1  ћ  v1  ћ  }1  ћ  „1  ћ  ‹1  ћ  ’1  ћ  ™1  ћ   1  ћ  §1  ћ  ®1  ћ  µ1  ћ  ј1  ћ  Г1  ћ  К1  ћ  С1  ћ  Ш1  ћ  Я1  ћ  ж1  ћ  н1  ћ  ф1  ћ  ы1  ћ  2  ћ  	2  ћ  2  ћ  2  ћ  2  ћ  %2  ћ  ,2  ћ  32  ћ  :2  ћ  A2  ћ  H2  ћ  O2  ћ  V2  ћ  ]2  ћ  d2  ћ  k2  ћ  r2  ћ  y2  ћ  Ђ2  ћ  ‡2  ћ  Ћ2  ћ  •2  ћ  њ2  ћ  Ј2  ћ  Є2  ћ  ±2  ћ  ё2  ћ  ї2  ћ  Ж2  ћ  Н2  ћ  Ф2  ћ  Ы2  ћ  в2  ћ  й2  ћ  р2  ћ  ч2  ћ  ю2  ћ  3  ћ  3  ћ  3  ћ  3  ћ  !3  ћ  (3  ћ  /3  ћ  63  ћ  =3  ћ  D3  ћ  K3  ћ  R3  ћ  Y3  ћ  `3  ћ  g3  ћ  n3  ћ  u3  ћ  |3  ћ  ѓ3  ћ  Љ3  ћ  ‘3  ћ  3  ћ  џ3  ћ  ¦3  ћ  ­3  ћ  ґ3  ћ  »3  ћ  В3  ћ  Й3  ћ  Р3  ћ  Ч3  ћ  Ю3  ћ  е3  ћ  м3  ћ  у3  ћ  ъ3  ћ  4  ћ  4  ћ  4  ћ  4  ћ  4  ћ  $4  ћ  +4  ћ  24  ћ  94  ћ  @4  ћ  G4  ћ  N4  ћ  U4  ћ  \4  ћ  c4  ћ  j4  ћ  q4  ћ  x4  ћ  4  ћ  †4  ћ  Ќ4  ћ  ”4  ћ  ›4  ћ  ў4  ћ  ©4  ћ  °4  ћ  ·4  ћ  ѕ4  ћ  Е4  ћ  М4  ћ  У4  ћ  Ъ4  ћ  б4  ћ  и4  ћ  п4  ћ  ц4  ћ  э4  ћ  5  ћ  5  ћ  5  ћ  5  ћ   5  ћ  '5  ћ  .5  ћ  55  ћ  <5  ћ  C5  ћ  J5  ћ  Q5  ћ  X5  ћ  _5  ћ  f5  ћ  m5  ћ  t5  ћ  {5  ћ  ‚5  ћ  ‰5  ћ  ђ5  ћ  —5  ћ  ћ5  ћ  Ґ5  ћ  ¬5  ћ  і5  ћ  є5  ћ  Б5  ћ  И5  ћ  П5  ћ  Ц5  ћ  Э5  ћ  д5  ћ  л5  ћ  т5  ћ  щ5  ћ   6  ћ  6  ћ  6  ћ  6  ћ  6  ћ  #6  ћ  *6  ћ  16  ћ  86  ћ  ?6  ћ  F6  ћ  M6  ћ  T6  ћ  [6  ћ  b6  ћ  i6  ћ  p6  ћ  w6  ћ  ~6  ћ  …6  ћ  Њ6  ћ  “6  ћ  љ6  ћ  Ў6  ћ  Ё6  ћ  Ї6  ћ  ¶6  ћ  Ѕ6  ћ  Д6  ћ  Л6  ћ  Т6  ћ  Щ6  ћ  а6  ћ  з6  ћ  о6  ћ  х6  ћ  ь6  ћ  7  ћ  
7  ћ  7  ћ  7  ћ  7  ћ  &7  ћ  -7  ћ  47  ћ  ;7  ћ  B7  ћ  I7  ћ  P7  ћ  W7  ћ  ^7  ћ  e7  ћ  l7  ћ  s7  ћ  z7  ћ  Ѓ7  ћ  €7  ћ  Џ7  ћ  –7  ћ  ќ7  ћ  ¤7  ћ  «7  ћ  І7  ћ  №7  ћ  А7  ћ  З7  ћ  О7  ћ  Х7  ћ  Ь7  ћ  г7  ћ  к7  ћ  с7  ћ  ш7  ћ  я7  ћ  8  ћ  
8  ћ  8  ћ  8  ћ  "8  ћ  )8  ћ  08  ћ  78  ћ  >8  ћ  E8  ћ  L8  ћ  S8  ћ  Z8  ћ  a8  ћ  h8  ћ  o8  ћ  v8  ћ  }8  ћ  „8  ћ  ‹8  ћ  ’8  ћ  ™8  ћ   8  ћ  §8  ћ  ®8  ћ  µ8  ћ  ј8  ћ  Г8  ћ  К8  ћ  С8  ћ  Ш8  ћ  Я8  ћ  ж8  ћ  н8  ћ  ф8  ћ  ы8  ћ  9  ћ  	9  ћ  9  ћ  9  ћ  9  ћ  %9  ћ  ,9  ћ  39  ћ  :9  ћ  A9  ћ  H9  ћ  O9  ћ  V9  ћ  ]9  ћ  d9  ћ  k9  ћ  r9  ћ  y9  ћ  Ђ9  ћ  ‡9  ћ  Ћ9  ћ  •9  ћ  њ9  ћ  Ј9  ћ  Є9  ћ  ±9  ћ  ё9  ћ  ї9  ћ  Ж9  ћ  Н9  ћ  Ф9  ћ  Ы9  ћ  в9  ћ  й9  ћ  р9  ћ  ч9  ћ  ю9  ћ  :  ћ  :  ћ  :  ћ  :  ћ  !:  ћ  (:  ћ  /:  ћ  6:  ћ  =:  ћ  D:  ћ  K:  ћ  R:  ћ  Y:  ћ  `:  ћ  g:  ћ  n:  ћ  u:  ћ  |:  ћ  ѓ:  ћ  Љ:  ћ  ‘:  ћ  :  ћ  џ:  ћ  ¦:  ћ  ­:  ћ  ґ:  ћ  »:  ћ  В:  ћ  Й:  ћ  Р:  ћ  Ч:  ћ  Ю:  ћ  е:  ћ  м:  ћ  у:  ћ  ъ:  ћ  ;  ћ  ;  ћ  ;  ћ  ;  ћ  ;  ћ  $;  ћ  +;  ћ  2;  ћ  9;  ћ  @;  ћ  G;  ћ  N;  ћ  U;  ћ  \;  ћ  c;  ћ  j;  ћ  q;  ћ  x;  ћ  ;  ћ  †;  ћ  Ќ;  ћ  ”;  ћ  ›;  ћ  ў;  ћ  ©;  ћ  °;  ћ  ·;  ћ  ѕ;  ћ  Е;  ћ  М;  ћ  У;  ћ  Ъ;  ћ  б;  ћ  и;  ћ  п;  ћ  ц;  ћ  э;  ћ  <  ћ  <  ћ  <  ћ  <  ћ   <  ћ  '<  ћ  .<  ћ  5<  ћ  <<  ћ  C<  ћ  J<  ћ  Q<  ћ  X<  ћ  _<  ћ  f<  ћ  m<  ћ  t<  ћ  {<  ћ  ‚<  ћ  ‰<  ћ  ђ<  ћ  —<  ћ  ћ<  ћ  Ґ<  ћ  ¬<  ћ  і<  ћ  є<  ћ  Б<  ћ  И<  ћ  П<  ћ  Ц<  ћ  Э<  ћ  д<  ћ  л<  ћ  т<  ћ  щ<  ћ   =  ћ  =  ћ  =  ћ  =  ћ  =  ћ  #=  ћ  *=  ћ  1=  ћ  8=  ћ  ?=  ћ  F=  ћ  M=  ћ  T=  ћ  [=  ћ  b=  ћ  i=  ћ  p=  ћ  w=  ћ  ~=  ћ  …=  ћ  Њ=  ћ  “=  ћ  љ=  ћ  Ў=  ћ  Ё=  ћ  Ї=  ћ  ¶=  ћ  Ѕ=  ћ  Д=  ћ  Л=  ћ  Т=  ћ  Щ=  ћ  а=  ћ  з=  ћ  о=  ћ  х=  ћ  ь=  ћ  >  ћ  
>  ћ  >  ћ  >  ћ  >  ћ  &>  ћ  ->  ћ  4>  ћ  ;>  ћ  B>  ћ  I>  ћ  P>  ћ  W>  ћ  ^>  ћ  e>  ћ  l>  ћ  s>  ћ  z>  ћ  Ѓ>  ћ  €>  ћ  Џ>  ћ  –>  ћ  ќ>  ћ  ¤>  ћ  «>  ћ  І>  ћ  №>  ћ  А>  ћ  З>  ћ  О>  ћ  Х>  ћ  Ь>  ћ  г>  ћ  к>  ћ  с>  ћ  ш>  ћ  я>  ћ  ?  ћ  
?  ћ  ?  ћ  ?  ћ  "?  ћ  )?  ћ  0?  ћ  7?  ћ  >?  ћ  E?  ћ  L?  ћ  S?  ћ  Z?  ћ  a?  ћ  h?  ћ  o?  ћ  v?  ћ  }?  ћ  „?  ћ  ‹?  ћ  ’?  ћ  ™?  ћ   ?  ћ  §?  ћ  ®?  ћ  µ?  ћ  ј?  ћ  Г?  ћ  К?  ћ  С?  ћ  Ш?  ћ  Я?  ћ  ж?  ћ  н?  ћ  ф?  ћ  ы?  ћ  @  ћ  	@  ћ  @  ћ  @  ћ  @  ћ  %@  ћ  ,@  ћ  3@  ћ  :@  ћ  A@  ћ  H@  ћ  O@  ћ  V@  ћ  ]@  ћ  d@  ћ  k@  ћ  r@  ћ  y@  ћ  Ђ@  ћ  ‡@  ћ  Ћ@  ћ  •@  ћ  њ@  ћ  Ј@  ћ  Є@  ћ  ±@  ћ  ё@  ћ  ї@  ћ  Ж@  ћ  Н@  ћ  Ф@  ћ  Ы@  ћ  в@  ћ  й@  ћ  р@  ћ  ч@  ћ  ю@  ћ  A  ћ  A  ћ  A  ћ  A  ћ  !A  ћ  (A  ћ  /A  ћ  6A  ћ  =A  ћ  DA  ћ  KA  ћ  RA  ћ  YA  ћ  `A  ћ  gA  ћ  nA  ћ  uA  ћ  |A  ћ  ѓA  ћ  ЉA  ћ  ‘A  ћ  A  ћ  џA  ћ  ¦A  ћ  ­A  ћ  ґA  ћ  »A  ћ  ВA  ћ  ЙA  ћ  РA  ћ  ЧA  ћ  ЮA  ћ  еA  ћ  мA  ћ  уA  ћ  ъA  ћ  B  ћ  B  ћ  B  ћ  B  ћ  B  ћ  $B  ћ  +B  ћ  2B  ћ  9B  ћ  @B  ћ  GB  ћ  NB  ћ  UB  ћ  \B  ћ  cB  ћ  jB  ћ  qB  ћ  xB  ћ  B  ћ  †B  ћ  ЌB  ћ  ”B  ћ  ›B  ћ  ўB  ћ  ©B  ћ  °B  ћ  ·B  ћ  ѕB  ћ  ЕB  ћ  МB  ћ  УB  ћ  ЪB  ћ  бB  ћ  иB  ћ  пB  ћ  цB  ћ  эB  ћ  C  ћ  C  ћ  C  ћ  C  ћ   C  ћ  'C  ћ  .C  ћ  5C  ћ  <C  ћ  CC  ћ  JC  ћ  QC  ћ  XC  ћ  _C  ћ  fC  ћ  mC  ћ  tC  ћ  {C  ћ  ‚C  ћ  ‰C  ћ  ђC  ћ  —C  ћ  ћC  ћ  ҐC  ћ  ¬C  ћ  іC  ћ  єC  ћ  БC  ћ  ИC  ћ  ПC  ћ  ЦC  ћ  ЭC  ћ  дC  ћ  лC  ћ  тC  ћ  щC  ћ   D  ћ  D  ћ  D  ћ  D  ћ  D  ћ  #D  ћ  *D  ћ  1D  ћ  8D  ћ  ?D  ћ  FD  ћ  MD  ћ  TD  ћ  [D  ћ  bD  ћ  iD  ћ  pD  ћ  wD  ћ  ~D  ћ  …D  ћ  ЊD  ћ  “D  ћ  љD  ћ  ЎD  ћ  ЁD  ћ  ЇD  ћ  ¶D  ћ  ЅD  ћ  ДD  ћ  ЛD  ћ  ТD  ћ  ЩD  ћ  аD  ћ  зD  ћ  оD  ћ  хD  ћ  ьD  ћ  E  ћ  
E  ћ  E  ћ  E  ћ  E  ћ  &E  ћ  -E  ћ  4E  ћ  ;E  ћ  BE  ћ  IE  ћ  PE  ћ  WE  ћ  ^E  ћ  eE  ћ  lE  ћ  sE  ћ  zE  ћ  ЃE  ћ  €E  ћ  ЏE  ћ  –E  ћ  ќE  ћ  ¤E  ћ  «E  ћ  ІE  ћ  №E  ћ  АE  ћ  ЗE  ћ  ОE  ћ  ХE  ћ  ЬE  ћ  гE  ћ  кE  ћ  сE  ћ  шE  ћ  яE  ћ  F  ћ  
F  ћ  F  ћ  F  ћ  "F  ћ  )F  ћ  0F  ћ  7F  ћ  >F  ћ  EF  ћ  LF  ћ  SF  ћ  ZF  ћ  aF  ћ  hF  ћ  oF  ћ  vF  ћ  }F  ћ  „F  ћ  ‹F  ћ  ’F  ћ  ™F  ћ   F  ћ  §F  ћ  ®F  ћ  µF  ћ  јF  ћ  ГF  ћ  КF  ћ  СF  ћ  ШF  ћ  ЯF  ћ  жF  ћ  нF  ћ  фF  ћ  ыF  ћ  G  ћ  	G  ћ  G  ћ  G  ћ  G  ћ  %G  ћ  ,G  ћ  3G  ћ  :G  ћ  AG  ћ  HG  ћ  OG  ћ  VG  ћ  ]G  ћ  dG  ћ  kG  ћ  rG  ћ  yG  ћ  ЂG  ћ  ‡G  ћ  ЋG  ћ  •G  ћ  њG  ћ  ЈG  ћ  ЄG  ћ  ±G  ћ  ёG  ћ  їG  ћ  ЖG  ћ  НG  ћ  ФG  ћ  ЫG  ћ  вG  ћ  йG  ћ  рG  ћ  чG  ћ  юG  ћ  H  ћ  H  ћ  H  ћ  H  ћ  !H  ћ  (H  ћ  /H  ћ  6H  ћ  =H  ћ  DH  ћ  KH  ћ  RH  ћ  YH  ћ  `H  ћ  gH  ћ  nH  ћ  uH  ћ  |H  ћ  ѓH  ћ  ЉH  ћ  ‘H  ћ  H  ћ  џH  ћ  ¦H  ћ  ­H  ћ  ґH  ћ  »H  ћ  ВH  ћ  ЙH  ћ  РH  ћ  ЧH  ћ  ЮH  ћ  еH  ћ  мH  ћ  уH  ћ  ъH  ћ  I  ћ  I  ћ  I  ћ  I  ћ  I  ћ  $I  ћ  +I  ћ  2I  ћ  9I  ћ  @I  ћ  GI  ћ  NI  ћ  UI  ћ  \I  ћ  cI  ћ  jI  ћ  qI  ћ  xI  ћ  I  ћ  †I  ћ  ЌI  ћ  ”I  ћ  ›I  ћ  ўI  ћ  ©I  ћ  °I  ћ  ·I  ћ  ѕI  ћ  ЕI  ћ  МI  ћ  УI  ћ  ЪI  ћ  бI  ћ  иI  ћ  пI  ћ  цI  ћ  эI  ћ  J  ћ  J  ћ  J  ћ  J  ћ   J  ћ  'J  ћ  .J  ћ  5J  ћ  <J  ћ  CJ  ћ  JJ  ћ  QJ  ћ  XJ  ћ  _J  ћ  fJ  ћ  mJ  ћ  tJ  ћ  {J  ћ  ‚J  ћ  ‰J  ћ  ђJ  ћ  —J  ћ  ћJ  ћ  ҐJ  ћ  ¬J  ћ  іJ  ћ  єJ  ћ  БJ  ћ  ИJ  ћ  ПJ  ћ  ЦJ  ћ  ЭJ  ћ  дJ  ћ  лJ  ћ  тJ  ћ  щJ  ћ   K  ћ  K  ћ  K  ћ  K  ћ  K  ћ  #K  ћ  *K  ћ  1K  ћ  8K  ћ  ?K  ћ  FK  ћ  MK  ћ  TK  ћ  [K  ћ  bK  ћ  iK  ћ  pK  ћ  wK  ћ  ~K  ћ  …K  ћ  ЊK  ћ  “K  ћ  љK  ћ  ЎK  ћ  ЁK  ћ  ЇK  ћ  ¶K  ћ  ЅK  ћ  ДK  ћ  ЛK  ћ  ТK  ћ  ЩK  ћ  аK  ћ  зK  ћ  оK  ћ  хK  ћ  ьK  ћ  L  ћ  
L  ћ  L  ћ  L  ћ  L  ћ  &L  ћ  -L  ћ  4L  ћ  ;L  ћ  BL  ћ  IL  ћ  PL  ћ  WL  ћ  ^L  ћ  eL  ћ  lL  ћ  sL  ћ  zL  ћ  ЃL  ћ  €L  ћ  ЏL  ћ  –L  ћ  ќL  ћ  ¤L  ћ  «L  ћ  ІL  ћ  №L  ћ  АL  ћ  ЗL  ћ  ОL  ћ  ХL  ћ  ЬL  ћ  гL  ћ  кL  ћ  сL  ћ  шL  ћ  яL  ћ  M  ћ  
M  ћ  M  ћ  M  ћ  "M  ћ  )M  ћ  0M  ћ  7M  ћ  >M  ћ  EM  ћ  LM  ћ  SM  ћ  ZM  ћ  aM  ћ  hM  ћ  oM  ћ  vM  ћ  }M  ћ  „M  ћ  ‹M  ћ  ’M  ћ  ™M  ћ   M  ћ  §M  ћ  ®M  ћ  µM  ћ  јM  ћ  ГM  ћ  КM  ћ  СM  ћ  ШM  ћ  ЯM  ћ  жM  ћ  нM  ћ  фM  ћ  ыM  ћ  N  ћ  	N  ћ  N  ћ  N  ћ  N  ћ  %N  ћ  ,N  ћ  3N  ћ  :N  ћ  AN  ћ  HN  ћ  ON  ћ  VN  ћ  ]N  ћ  dN  ћ  kN  ћ  rN  ћ  yN  ћ  ЂN  ћ  ‡N  ћ  ЋN  ћ  •N  ћ  њN  ћ  ЈN  ћ  ЄN  ћ  ±N  ћ  ёN  ћ  їN  ћ  ЖN  ћ  НN  ћ  ФN  ћ  ЫN  ћ  вN  ћ  йN  ћ  рN  ћ  чN  ћ  юN  ћ  O  ћ  O  ћ  O  ћ  O  ћ  !O  ћ  (O  ћ  /O  ћ  6O  ћ  =O  ћ  DO  ћ  KO  ћ  RO  ћ  YO  ћ  `O  ћ  gO  ћ  nO  ћ  uO  ћ  |O  ћ  ѓO  ћ  ЉO  ћ  ‘O  ћ  O  ћ  џO  ћ  ¦O  ћ  ­O  ћ  ґO  ћ  »O  ћ  ВO  ћ  ЙO  ћ  РO  ћ  ЧO  ћ  ЮO  ћ  еO  ћ  мO  ћ  уO  ћ  ъO  ћ  P  ћ  P  ћ  P  ћ  P  ћ  P  ћ  $P  ћ  +P  ћ  2P  ћ  9P  ћ  @P  ћ  GP  ћ  NP  ћ  UP  ћ  \P  ћ  cP  ћ  jP  ћ  qP  ћ  xP  ћ  P  ћ  †P  ћ  ЌP  ћ  ”P  ћ  ›P  ћ  ўP  ћ  ©P  ћ  °P  ћ  ·P  ћ  ѕP  ћ  ЕP  ћ  МP  ћ  УP  ћ  ЪP  ћ  бP  ћ  иP  ћ  пP  ћ  цP  ћ  эP  ћ  Q  ћ  Q  ћ  Q  ћ  Q  ћ   Q  ћ  'Q  ћ  .Q  ћ  5Q  ћ  <Q  ћ  CQ  ћ  JQ  ћ  QQ  ћ  XQ  ћ  _Q  ћ  fQ  ћ  mQ  ћ  tQ  ћ  {Q  ћ  ‚Q  ћ  ‰Q  ћ  ђQ  ћ  —Q  ћ  ћQ  ћ  ҐQ  ћ  ¬Q  ћ  іQ  ћ  єQ  ћ  БQ  ћ  ИQ  ћ  ПQ  ћ  ЦQ  ћ  ЭQ  ћ  дQ  ћ  лQ  ћ  тQ  ћ  щQ  ћ   R  ћ  R  ћ  R  ћ  R  ћ  R  ћ  #R  ћ  *R  ћ  1R  ћ  8R  ћ  ?R  ћ  FR  ћ  MR  ћ  TR  ћ  [R  ћ  bR  ћ  iR  ћ  pR  ћ  wR  ћ  ~R  ћ  …R  ћ  ЊR  ћ  “R  ћ  љR  ћ  ЎR  ћ  ЁR  ћ  ЇR  ћ  ¶R  ћ  ЅR  ћ  ДR  ћ  ЛR  ћ  ТR  ћ  ЩR  ћ  аR  ћ  зR  ћ  оR  ћ  хR  ћ  ьR  ћ  S  ћ  
S  ћ  S  ћ  S  ћ  S  ћ  &S  ћ  -S  ћ  4S  ћ  ;S  ћ  BS  ћ  IS  ћ  PS  ћ  WS  ћ  ^S  ћ  eS  ћ  lS  ћ  sS  ћ  zS  ћ  ЃS  ћ  €S  ћ  ЏS  ћ  –S  ћ  ќS  ћ  ¤S  ћ  «S  ћ  ІS  ћ  №S  ћ  АS  ћ  ЗS  ћ  ОS  ћ  ХS  ћ  ЬS  ћ  гS  ћ  кS  ћ  сS  ћ  шS  ћ  яS  ћ  T  ћ  
T  ћ  T  ћ  T  ћ  "T  ћ  )T  ћ  0T  ћ  7T  ћ  >T  ћ  ET  ћ  LT  ћ  ST  ћ  ZT  ћ  aT  ћ  hT  ћ  oT  ћ  vT  ћ  }T  ћ  „T  ћ  ‹T  ћ  ’T  ћ  ™T  ћ   T  ћ  §T  ћ  ®T  ћ  µT  ћ  јT  ћ  ГT  ћ  КT  ћ  СT  ћ  ШT  ћ  ЯT  ћ  жT  ћ  нT  ћ  фT  ћ  ыT  ћ  U  ћ  	U  ћ  U  ћ  U  ћ  U  ћ  %U  ћ  ,U  ћ  3U  ћ  :U  ћ  AU  ћ  HU  ћ  OU  ћ  VU  ћ  ]U  ћ  dU  ћ  kU  ћ  rU  ћ  yU  ћ  ЂU  ћ  ‡U  ћ  ЋU  ћ  •U  ћ  њU  ћ  ЈU  ћ  ЄU  ћ  ±U  ћ  ёU  ћ  їU  ћ  ЖU  ћ  НU  ћ  ФU  ћ  ЫU  ћ  вU  ћ  йU  ћ  рU  ћ  чU  ћ  юU  ћ  V  ћ  V  ћ  V  ћ  V  ћ  !V  ћ  (V  ћ  /V  ћ  6V  ћ  =V  ћ  DV  ћ  KV  ћ  RV  ћ  YV  ћ  `V  ћ  gV  ћ  nV  ћ  uV  ћ  |V  ћ  ѓV  ћ  ЉV  ћ  ‘V  ћ  V  ћ  џV  ћ  ¦V  ћ  ­V  ћ  ґV  ћ  »V  ћ  ВV  ћ  ЙV  ћ  РV  ћ  ЧV  ћ  ЮV  ћ  еV  ћ  мV  ћ  уV  ћ  ъV  ћ  W  ћ  W  ћ  W  ћ  W  ћ  W  ћ  $W  ћ  +W  ћ  2W  ћ  9W  ћ  @W  ћ  GW  ћ  NW  ћ  UW  ћ  \W  ћ  cW  ћ  jW  ћ  qW  ћ  xW  ћ  W  ћ  †W  ћ  ЌW  ћ  ”W  ћ  ›W  ћ  ўW  ћ  ©W  ћ  °W  ћ  ·W  ћ  ѕW  ћ  ЕW  ћ  МW  ћ  УW  ћ  ЪW  ћ  бW  ћ  иW  ћ  пW  ћ  цW  ћ  эW  ћ  X  ћ  X  ћ  X  ћ  X  ћ   X  ћ  'X  ћ  .X  ћ  5X  ћ  <X  ћ  CX  ћ  JX  ћ  QX  ћ  XX  ћ  _X  ћ  fX  ћ  mX  ћ  tX  ћ  {X  ћ  ‚X  ћ  ‰X  ћ  ђX  ћ  —X  ћ  ћX  ћ  ҐX  ћ  ¬X  ћ  іX  ћ  єX  ћ  БX  ћ  ИX  ћ  ПX  ћ  ЦX  ћ  ЭX  ћ  дX  ћ  лX  ћ  тX  ћ  щX  ћ   Y  ћ  Y  ћ  Y  ћ  Y  ћ  Y  ћ  #Y  ћ  *Y  ћ  1Y  ћ  8Y  ћ  ?Y  ћ  FY  ћ  MY  ћ  TY  ћ  [Y  ћ  bY  ћ  iY  ћ  pY  ћ  wY  ћ  ~Y  ћ  …Y  ћ  ЊY  ћ  “Y  ћ  љY  ћ  ЎY  ћ  ЁY  ћ  ЇY  ћ  ¶Y  ћ  ЅY  ћ  ДY  ћ  ЛY  ћ  ТY  ћ  ЩY  ћ  аY  ћ  зY  ћ  оY  ћ  хY  ћ  ьY  ћ  Z  ћ  
Z  ћ  Z  ћ  Z  ћ  Z  ћ  &Z  ћ  -Z  ћ  4Z  ћ  ;Z  ћ  BZ  ћ  IZ  ћ  PZ  ћ  WZ  ћ  ^Z  ћ  eZ  ћ  lZ  ћ  sZ  ћ  zZ  ћ  ЃZ  ћ  €Z  ћ  ЏZ  ћ  –Z  ћ  ќZ  ћ  ¤Z  ћ  «Z  ћ  ІZ  ћ  №Z  ћ  АZ  ћ  ЗZ  ћ  ОZ  ћ  ХZ  ћ  ЬZ  ћ  гZ  ћ  кZ  ћ  сZ  ћ  шZ  ћ  яZ  ћ  [  ћ  
[  ћ  [  ћ  [  ћ  "[  ћ  )[  ћ  0[  ћ  7[  ћ  >[  ћ  E[  ћ  L[  ћ  S[  ћ  Z[  ћ  a[  ћ  h[  ћ  o[  ћ  v[  ћ  }[  ћ  „[  ћ  ‹[  ћ  ’[  ћ  ™[  ћ   [  ћ  §[  ћ  ®[  ћ  µ[  ћ  ј[  ћ  Г[  ћ  К[  ћ  С[  ћ  Ш[  ћ  Я[  ћ  ж[  ћ  н[  ћ  ф[  ћ  ы[  ћ  \  ћ  	\  ћ  \  ћ  \  ћ  \  ћ  %\  ћ  ,\  ћ  3\  ћ  :\  ћ  A\  ћ  H\  ћ  O\  ћ  V\  ћ  ]\  ћ  d\  ћ  k\  ћ  r\  ћ  y\  ћ  Ђ\  ћ  ‡\  ћ  Ћ\  ћ  •\  ћ  њ\  ћ  Ј\  ћ  Є\  ћ  ±\  ћ  ё\  ћ  ї\  ћ  Ж\  ћ  Н\  ћ  Ф\  ћ  Ы\  ћ  в\  ћ  й\  ћ  р\  ћ  ч\  ћ  ю\  ћ  ]  ћ  ]  ћ  ]  ћ  ]  ћ  !]  ћ  (]  ћ  /]  ћ  6]  ћ  =]  ћ  D]  ћ  K]  ћ  R]  ћ  Y]  ћ  `]  ћ  g]  ћ  n]  ћ  u]  ћ  |]  ћ  ѓ]  ћ  Љ]  ћ  ‘]  ћ  ]  ћ  џ]  ћ  ¦]  ћ  ­]  ћ  ґ]  ћ  »]  ћ  В]  ћ  Й]  ћ  Р]  ћ  Ч]  ћ  Ю]  ћ  е]  ћ  м]  ћ  у]  ћ  ъ]  ћ  ^  ћ  ^  ћ  ^  ћ  ^  ћ  ^  ћ  $^  ћ  +^  ћ  2^  ћ  9^  ћ  @^  ћ  G^  ћ  N^  ћ  U^  ћ  \^  ћ  c^  ћ  j^  ћ  q^  ћ  x^  ћ  ^  ћ  †^  ћ  Ќ^  ћ  ”^  ћ  ›^  ћ  ў^  ћ  ©^  ћ  °^  ћ  ·^  ћ  ѕ^  ћ  Е^  ћ  М^  ћ  У^  ћ  Ъ^  ћ  б^  ћ  и^  ћ  п^  ћ  ц^  ћ  э^  ћ  _  ћ  _  ћ  _  ћ  _  ћ   _  ћ  '_  ћ  ._  ћ  5_  ћ  <_  ћ  C_  ћ  J_  ћ  Q_  ћ  X_  ћ  __  ћ  f_  ћ  m_  ћ  t_  ћ  {_  ћ  ‚_  ћ  ‰_  ћ  ђ_  ћ  —_  ћ  ћ_  ћ  Ґ_  ћ  ¬_  ћ  і_  ћ  є_  ћ  Б_  ћ  И_  ћ  П_  ћ  Ц_  ћ  Э_  ћ  д_  ћ  л_  ћ  т_  ћ  щ_  ћ   `  ћ  `  ћ  `  ћ  `  ћ  `  ћ  #`  ћ  *`  ћ  1`  ћ  8`  ћ  ?`  ћ  F`  ћ  M`  ћ  T`  ћ  [`  ћ  b`  ћ  i`  ћ  p`  ћ  w`  ћ  ~`  ћ  …`  ћ  Њ`  ћ  “`  ћ  љ`  ћ  Ў`  ћ  Ё`  ћ  Ї`  ћ  ¶`  ћ  Ѕ`  ћ  Д`  ћ  Л`  ћ  Т`  ћ  Щ`  ћ  а`  ћ  з`  ћ  о`  ћ  х`  ћ  ь`  ћ  a  ћ  
a  ћ  a  ћ  a  ћ  a  ћ  &a  ћ  -a  ћ  4a  ћ  ;a  ћ  Ba  ћ  Ia  ћ  Pa  ћ  Wa  ћ  ^a  ћ  ea  ћ  la  ћ  sa  ћ  za  ћ  Ѓa  ћ  €a  ћ  Џa  ћ  –a  ћ  ќa  ћ  ¤a  ћ  «a  ћ  Іa  ћ  №a  ћ  Аa  ћ  Зa  ћ  Оa  ћ  Хa  ћ  Ьa  ћ  гa  ћ  кa  ћ  сa  ћ  шa  ћ  яa  ћ  b  ћ  
b  ћ  b  ћ  b  ћ  "b  ћ  )b  ћ  0b  ћ  7b  ћ  >b  ћ  Eb  ћ  Lb  ћ  Sb  ћ  Zb  ћ  ab  ћ  hb  ћ  ob  ћ  vb  ћ  }b  ћ  „b  ћ  ‹b  ћ  ’b  ћ  ™b  ћ   b  ћ  §b  ћ  ®b  ћ  µb  ћ  јb  ћ  Гb  ћ  Кb  ћ  Сb  ћ  Шb  ћ  Яb  ћ  жb  ћ  нb  ћ  фb  ћ  ыb  ћ  c  ћ  	c  ћ  c  ћ  c  ћ  c  ћ  %c  ћ  ,c  ћ  3c  ћ  :c  ћ  Ac  ћ  Hc  ћ  Oc  ћ  Vc  ћ  ]c  ћ  dc  ћ  kc  ћ  rc  ћ  yc  ћ  Ђc  ћ  ‡c  ћ  Ћc  ћ  •c  ћ  њc  ћ  Јc  ћ  Єc  ћ  ±c  ћ  ёc  ћ  їc  ћ  Жc  ћ  Нc  ћ  Фc  ћ  Ыc  ћ  вc  ћ  йc  ћ  рc  ћ  чc  ћ  юc  ћ  d  ћ  d  ћ  d  ћ  d  ћ  !d  ћ  (d  ћ  /d  ћ  6d  ћ  =d  ћ  Dd  ћ  Kd  ћ  Rd  ћ  Yd  ћ  `d  ћ  gd  ћ  nd  ћ  ud  ћ  |d  ћ  ѓd  ћ  Љd  ћ  ‘d  ћ  d  ћ  џd  ћ  ¦d  ћ  ­d  ћ  ґd  ћ  »d  ћ  Вd  ћ  Йd  ћ  Рd  ћ  Чd  ћ  Юd  ћ  еd  ћ  мd  ћ  уd  ћ  ъd  ћ  e  ћ  e  ћ  e  ћ  e  ћ  e  ћ  $e  ћ  +e  ћ  2e  ћ  9e  ћ  @e  ћ  Ge  ћ  Ne  ћ  Ue  ћ  \e  ћ  ce  ћ  je  ћ  qe  ћ  xe  ћ  e  ћ  †e  ћ  Ќe  ћ  ”e  ћ  ›e  ћ  ўe  ћ  ©e  ћ  °e  ћ  ·e  ћ  ѕe  ћ  Еe  ћ  Мe  ћ  Уe  ћ  Ъe  ћ  бe  ћ  иe  ћ  пe  ћ  цe  ћ  эe  ћ  f  ћ  f  ћ  f  ћ  f  ћ   f  ћ  'f  ћ  .f  ћ  5f  ћ  <f  ћ  Cf  ћ  Jf  ћ  Qf  ћ  Xf  ћ  _f  ћ  ff  ћ  mf  ћ  tf  ћ  {f  ћ  ‚f  ћ  ‰f  ћ  ђf  ћ  —f  ћ  ћf  ћ  Ґf  ћ  ¬f  ћ  іf  ћ  єf  ћ  Бf  ћ  Иf  ћ  Пf  ћ  Цf  ћ  Эf  ћ  дf  ћ  лf  ћ  тf  ћ  щf  ћ   g  ћ  g  ћ  g  ћ  g  ћ  g  ћ  #g  ћ  *g  ћ  1g  ћ  8g  ћ  ?g  ћ  Fg  ћ  Mg  ћ  Tg  ћ  [g  ћ  bg  ћ  ig  ћ  pg  ћ  wg  ћ  ~g  ћ  …g  ћ  Њg  ћ  “g  ћ  љg  ћ  Ўg  ћ  Ёg  ћ  Їg  ћ  ¶g  ћ  Ѕg  ћ  Дg  ћ  Лg  ћ  Тg  ћ  Щg  ћ  аg  ћ  зg  ћ  оg  ћ  хg  ћ  ьg  ћ  h  ћ  
h  ћ  h  ћ  h  ћ  h  ћ  &h  ћ  -h  ћ  4h  ћ  ;h  ћ  Bh  ћ  Ih  ћ  Ph  ћ  Wh  ћ  ^h  ћ  eh  ћ  lh  ћ  sh  ћ  zh  ћ  Ѓh  ћ  €h  ћ  Џh  ћ  –h  ћ  ќh  ћ  ¤h  ћ  «h  ћ  Іh  ћ  №h  ћ  Аh  ћ  Зh  ћ  Оh  ћ  Хh  ћ  Ьh  ћ  гh  ћ  кh  ћ  сh  ћ  шh  ћ  яh  ћ  i  ћ  
i  ћ  i  ћ  i  ћ  "i  ћ  )i  ћ  0i  ћ  7i  ћ  >i  ћ  Ei  ћ  Li  ћ  Si  ћ  Zi  ћ  ai  ћ  hi  ћ  oi  ћ  vi  ћ  }i  ћ  „i  ћ  ‹i  ћ  ’i  ћ  ™i  ћ   i  ћ  §i  ћ  ®i  ћ  µi  ћ  јi  ћ  Гi  ћ  Кi  ћ  Сi  ћ  Шi  ћ  Яi  ћ  жi  ћ  нi  ћ  фi  ћ  ыi  ћ  j  ћ  	j  ћ  j  ћ  j  ћ  j  ћ  %j  ћ  ,j  ћ  3j  ћ  :j  ћ  Aj  ћ  Hj  ћ  Oj  ћ  Vj  ћ  ]j  ћ  dj  ћ  kj  ћ  rj  ћ  yj  ћ  Ђj  ћ  ‡j  ћ  Ћj  ћ  •j  ћ  њj  ћ  Јj  ћ  Єj  ћ  ±j  ћ  ёj  ћ  їj  ћ  Жj  ћ  Нj  ћ  Фj  ћ  Ыj  ћ  вj  ћ  йj  ћ  рj  ћ  чj  ћ  юj  ћ  k  ћ  k  ћ  k  ћ  k  ћ  !k  ћ  (k  ћ  /k  ћ  6k  ћ  =k  ћ  Dk  ћ  Kk  ћ  Rk  ћ  Yk  ћ  `k  ћ  gk  ћ  nk  ћ  uk  ћ  |k  ћ  ѓk  ћ  Љk  ћ  ‘k  ћ  k  ћ  џk  ћ  ¦k  ћ  ­k  ћ  ґk  ћ  »k  ћ  Вk  ћ  Йk  ћ  Рk  ћ  Чk  ћ  Юk  ћ  еk  ћ  мk  ћ  уk  ћ  ъk  ћ  l  ћ  l  ћ  l  ћ  l  ћ  l  ћ  $l  ћ  +l  ћ  2l  ћ  9l  ћ  @l  ћ  Gl  ћ  Nl  ћ  Ul  ћ  \l  ћ  cl  ћ  jl  ћ  ql  ћ  xl  ћ  l  ћ  †l  ћ  Ќl  ћ  ”l  ћ  ›l  ћ  ўl  ћ  ©l  ћ  °l  ћ  ·l  ћ  ѕl  ћ  Еl  ћ  Мl  ћ  Уl  ћ  Ъl  ћ  бl  ћ  иl  ћ  пl  ћ  цl  ћ  эl  ћ  m  ћ  m  ћ  m  ћ  m  ћ   m  ћ  'm  ћ  .m  ћ  5m  ћ  <m  ћ  Cm  ћ  Jm  ћ  Qm  ћ  Xm  ћ  _m  ћ  fm  ћ  mm  ћ  tm  ћ  {m  ћ  ‚m  ћ  ‰m  ћ  ђm  ћ  —m  ћ  ћm  ћ  Ґm  ћ  ¬m  ћ  іm  ћ  єm  ћ  Бm  ћ  Иm  ћ  Пm  ћ  Цm  ћ  Эm  ћ  дm  ћ  лm  ћ  тm  ћ  щm  ћ   n  ћ  n  ћ  n  ћ  n  ћ  n  ћ  #n  ћ  *n  ћ  1n  ћ  8n  ћ  ?n  ћ  Fn  ћ  Mn  ћ  Tn  ћ  [n  ћ  bn  ћ  in  ћ  pn  ћ  wn  ћ  ~n  ћ  …n  ћ  Њn  ћ  “n  ћ  љn  ћ  Ўn  ћ  Ёn  ћ  Їn  ћ  ¶n  ћ  Ѕn  ћ  Дn  ћ  Лn  ћ  Тn  ћ  Щn  ћ  аn  ћ  зn  ћ  оn  ћ  хn  ћ  ьn  ћ  o  ћ  
o  ћ  o  ћ  o  ћ  o  ћ  &o  ћ  -o  ћ  4o  ћ  ;o  ћ  Bo  ћ  Io  ћ  Po  ћ  Wo  ћ  ^o  ћ  eo  ћ  lo  ћ  so  ћ  zo  ћ  Ѓo  ћ  €o  ћ  Џo  ћ  –o  ћ  ќo  ћ  ¤o  ћ  «o  ћ  Іo  ћ  №o  ћ  Аo  ћ  Зo  ћ  Оo  ћ  Хo  ћ  Ьo  ћ  гo  ћ  кo  ћ  сo  ћ  шo  ћ  яo  ћ  p  ћ  
p  ћ  p  ћ  p  ћ  "p  ћ  )p  ћ  0p  ћ  7p  ћ  >p  ћ  Ep  ћ  Lp  ћ  Sp  ћ  Zp  ћ  ap  ћ  hp  ћ  op  ћ  vp  ћ  }p  ћ  „p  ћ  ‹p  ћ  ’p  ћ  ™p  ћ   p  ћ  §p  ћ  ®p  ћ  µp  ћ  јp  ћ  Гp  ћ  Кp  ћ  Сp  ћ  Шp  ћ  Яp  ћ  жp  ћ  нp  ћ  фp  ћ  ыp  ћ  q  ћ  	q  ћ  q  ћ  q  ћ  q  ћ  %q  ћ  ,q  ћ  3q  ћ  :q  ћ  Aq  ћ  Hq  ћ  Oq  ћ  Vq  ћ  ]q  ћ  dq  ћ  kq  ћ  rq  ћ  yq  ћ  Ђq  ћ  ‡q  ћ  Ћq  ћ  •q  ћ  њq  ћ  Јq  ћ  Єq  ћ  ±q  ћ  ёq  ћ  їq  ћ  Жq  ћ  Нq  ћ  Фq  ћ  Ыq  ћ  вq  ћ  йq  ћ  рq  ћ  чq  ћ  юq  ћ  r  ћ  r  ћ  r  ћ  r  ћ  !r  ћ  (r  ћ  /r  ћ  6r  ћ  =r  ћ  Dr  ћ  Kr  ћ  Rr  ћ  Yr  ћ  `r  ћ  gr  ћ  nr  ћ  ur  ћ  |r  ћ  ѓr  ћ  Љr  ћ  ‘r  ћ  r  ћ  џr  ћ  ¦r  ћ  ­r  ћ  ґr  ћ  »r  ћ  Вr  ћ  Йr  ћ  Рr  ћ  Чr  ћ  Юr  ћ  еr  ћ  мr  ћ  уr  ћ  ъr  ћ  s  ћ  s  ћ  s  ћ  s  ћ  s  ћ  $s  ћ  +s  ћ  2s  ћ  9s  ћ  @s  ћ  Gs  ћ  Ns  ћ  Us  ћ  \s  ћ  cs  ћ  js  ћ  qs  ћ  xs  ћ  s  ћ  †s  ћ  Ќs  ћ  ”s  ћ  ›s  ћ  ўs  ћ  ©s  ћ  °s  ћ  ·s  ћ  ѕs  ћ  Еs  ћ  Мs  ћ  Уs  ћ  Ъs  ћ  бs  ћ  иs  ћ  пs  ћ  цs  ћ  эs  ћ  t  ћ  t  ћ  t  ћ  t  ћ   t  ћ  't  ћ  .t  ћ  5t  ћ  <t  ћ  Ct  ћ  Jt  ћ  Qt  ћ  Xt  ћ  _t  ћ  ft  ћ  mt  ћ  tt  ћ  {t  ћ  ‚t  ћ  ‰t  ћ  ђt  ћ  —t  ћ  ћt  ћ  Ґt  ћ  ¬t  ћ  іt  ћ  єt  ћ  Бt  ћ  Иt  ћ  Пt  ћ  Цt  ћ  Эt  ћ  дt  ћ  лt  ћ  тt  ћ  щt  ћ   u  ћ  u  ћ  u  ћ  u  ћ  u  ћ  #u  ћ  *u  ћ  1u  ћ  8u  ћ  ?u  ћ  Fu  ћ  Mu  ћ  Tu  ћ  [u  ћ  bu  ћ  iu  ћ  pu  ћ  wu  ћ  ~u  ћ  …u  ћ  Њu  ћ  “u  ћ  љu  ћ  Ўu  ћ  Ёu  ћ  Їu  ћ  ¶u  ћ  Ѕu  ћ  Дu  ћ  Лu  ћ  Тu  ћ  Щu  ћ  аu  ћ  зu  ћ  оu  ћ  хu  ћ  ьu  ћ  v  ћ  
v  ћ  v  ћ  v  ћ  v  ћ  &v  ћ  -v  ћ  4v  ћ  ;v  ћ  Bv  ћ  Iv  ћ  Pv  ћ  Wv  ћ  ^v  ћ  ev  ћ  lv  ћ  sv  ћ  zv  ћ  Ѓv  ћ  €v  ћ  Џv  ћ  –v  ћ  ќv  ћ  ¤v  ћ  «v  ћ  Іv  ћ  №v  ћ  Аv  ћ  Зv  ћ  Оv  ћ  Хv  ћ  Ьv  ћ  гv  ћ  кv  ћ  сv  ћ  шv  ћ  яv  ћ  w  ћ  
w  ћ  w  ћ  w  ћ  "w  ћ  )w  ћ  0w  ћ  7w  ћ  >w  ћ  Ew  ћ  Lw  ћ  Sw  ћ  Zw  ћ  aw  ћ  hw  ћ  ow  ћ  vw  ћ  }w  ћ  „w  ћ  ‹w  ћ  ’w  ћ  ™w  ћ   w  ћ  §w  ћ  ®w  ћ  µw  ћ  јw  ћ  Гw  ћ  Кw  ћ  Сw  ћ  Шw  ћ  Яw  ћ  жw  ћ  нw  ћ  фw  ћ  ыw  ћ  x  ћ  	x  ћ  x  ћ  x  ћ  x  ћ  %x  ћ  ,x  ћ  3x  ћ  :x  ћ  Ax  ћ  Hx  ћ  Ox  ћ  Vx  ћ  ]x  ћ  dx  ћ  kx  ћ  rx  ћ  yx  ћ  Ђx  ћ  ‡x  ћ  Ћx  ћ  •x  ћ  њx  ћ  Јx  ћ  Єx  ћ  ±x  ћ  ёx  ћ  їx  ћ  Жx  ћ  Нx  ћ  Фx  ћ  Ыx  ћ  вx  ћ  йx  ћ  рx  ћ  чx  ћ  юx  ћ  y  ћ  y  ћ  y  ћ  y  ћ  !y  ћ  (y  ћ  /y  ћ  6y  ћ  =y  ћ  Dy  ћ  Ky  ћ  Ry  ћ  Yy  ћ  `y  ћ  gy  ћ  ny  ћ  uy  ћ  |y  ћ  ѓy  ћ  Љy  ћ  ‘y  ћ  y  ћ  џy  ћ  ¦y  ћ  ­y  ћ  ґy  ћ  »y  ћ  Вy  ћ  Йy  ћ  Рy  ћ  Чy  ћ  Юy  ћ  еy  ћ  мy  ћ  уy  ћ  ъy  ћ  z  ћ  z  ћ  z  ћ  z  ћ  z  ћ  $z  ћ  +z  ћ  2z  ћ  9z  ћ  @z  ћ  Gz  ћ  Nz  ћ  Uz  ћ  \z  ћ  cz  ћ  jz  ћ  qz  ћ  xz  ћ  z  ћ  †z  ћ  Ќz  ћ  ”z  ћ  ›z  ћ  ўz  ћ  ©z  ћ  °z  ћ  ·z  ћ  ѕz  ћ  Еz  ћ  Мz  ћ  Уz  ћ  Ъz  ћ  бz  ћ  иz  ћ  пz  ћ  цz  ћ  эz  ћ  {  ћ  {  ћ  {  ћ  {  ћ   {  ћ  '{  ћ  .{  ћ  5{  ћ  <{  ћ  C{  ћ  J{  ћ  Q{  ћ  X{  ћ  _{  ћ  f{  ћ  m{  ћ  t{  ћ  {{  ћ  ‚{  ћ  ‰{  ћ  ђ{  ћ  —{  ћ  ћ{  ћ  Ґ{  ћ  ¬{  ћ  і{  ћ  є{  ћ  Б{  ћ  И{  ћ  П{  ћ  Ц{  ћ  Э{  ћ  д{  ћ  л{  ћ  т{  ћ  щ{  ћ   |  ћ  |  ћ  |  ћ  |  ћ  |  ћ  #|  ћ  *|  ћ  1|  ћ  8|  ћ  ?|  ћ  F|  ћ  M|  ћ  T|  ћ  [|  ћ  b|  ћ  i|  ћ  p|  ћ  w|  ћ  ~|  ћ  …|  ћ  Њ|  ћ  “|  ћ  љ|  ћ  Ў|  ћ  Ё|  ћ  Ї|  ћ  ¶|  ћ  Ѕ|  ћ  Д|  ћ  Л|  ћ  Т|  ћ  Щ|  ћ  а|  ћ  з|  ћ  о|  ћ  х|  ћ  ь|  ћ  }  ћ  
}  ћ  }  ћ  }  ћ  }  ћ  &}  ћ  -}  ћ  4}  ћ  ;}  ћ  B}  ћ  I}  ћ  P}  ћ  W}  ћ  ^}  ћ  e}  ћ  l}  ћ  s}  ћ  z}  ћ  Ѓ}  ћ  €}  ћ  Џ}  ћ  –}  ћ  ќ}  ћ  ¤}  ћ  «}  ћ  І}  ћ  №}  ћ  А}  ћ  З}  ћ  О}  ћ  Х}  ћ  Ь}  ћ  г}  ћ  к}  ћ  с}  ћ  ш}  ћ  я}  ћ  ~  ћ  
~  ћ  ~  ћ  ~  ћ  "~  ћ  )~  ћ  0~  ћ  7~  ћ  >~  ћ  E~  ћ  L~  ћ  S~  ћ  Z~  ћ  a~  ћ  h~  ћ  o~  ћ  v~  ћ  }~  ћ  „~  ћ  ‹~  ћ  ’~  ћ  ™~  ћ   ~  ћ  §~  ћ  ®~  ћ  µ~  ћ  ј~  ћ  Г~  ћ  К~  ћ  С~  ћ  Ш~  ћ  Я~  ћ  ж~  ћ  н~  ћ  ф~  ћ  ы~  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ  Ђ  ћ  Ђ  ћ  Ђ  ћ  Ђ  ћ  !Ђ  ћ  (Ђ  ћ  /Ђ  ћ  6Ђ  ћ  =Ђ  ћ  DЂ  ћ  KЂ  ћ  RЂ  ћ  YЂ  ћ  `Ђ  ћ  gЂ  ћ  nЂ  ћ  uЂ  ћ  |Ђ  ћ  ѓЂ  ћ  ЉЂ  ћ  ‘Ђ  ћ  Ђ  ћ  џЂ  ћ  ¦Ђ  ћ  ­Ђ  ћ  ґЂ  ћ  »Ђ  ћ  ВЂ  ћ  ЙЂ  ћ  РЂ  ћ  ЧЂ  ћ  ЮЂ  ћ  еЂ  ћ  мЂ  ћ  уЂ  ћ  ъЂ  ћ  Ѓ  ћ  Ѓ  ћ  Ѓ  ћ  Ѓ  ћ  Ѓ  ћ  $Ѓ  ћ  +Ѓ  ћ  2Ѓ  ћ  9Ѓ  ћ  @Ѓ  ћ  GЃ  ћ  NЃ  ћ  UЃ  ћ  \Ѓ  ћ  cЃ  ћ  jЃ  ћ  qЃ  ћ  xЃ  ћ  Ѓ  ћ  †Ѓ  ћ  ЌЃ  ћ  ”Ѓ  ћ  ›Ѓ  ћ  ўЃ  ћ  ©Ѓ  ћ  °Ѓ  ћ  ·Ѓ  ћ  ѕЃ  ћ  ЕЃ  ћ  МЃ  ћ  УЃ  ћ  ЪЃ  ћ  бЃ  ћ  иЃ  ћ  пЃ  ћ  цЃ  ћ  эЃ  ћ  ‚  ћ  ‚  ћ  ‚  ћ  ‚  ћ   ‚  ћ  '‚  ћ  .‚  ћ  5‚  ћ  <‚  ћ  C‚  ћ  J‚  ћ  Q‚  ћ  X‚  ћ  _‚  ћ  f‚  ћ  m‚  ћ  t‚  ћ  {‚  ћ  ‚‚  ћ  ‰‚  ћ  ђ‚  ћ  —‚  ћ  ћ‚  ћ  Ґ‚  ћ  ¬‚  ћ  і‚  ћ  є‚  ћ  Б‚  ћ  И‚  ћ  П‚  ћ  Ц‚  ћ  Э‚  ћ  д‚  ћ  л‚  ћ  т‚  ћ  щ‚  ћ   ѓ  ћ  ѓ  ћ  ѓ  ћ  ѓ  ћ  ѓ  ћ  #ѓ  ћ  *ѓ  ћ  1ѓ  ћ  8ѓ  ћ  ?ѓ  ћ  Fѓ  ћ  Mѓ  ћ  Tѓ  ћ  [ѓ  ћ  bѓ  ћ  iѓ  ћ  pѓ  ћ  wѓ  ћ  ~ѓ  ћ  …ѓ  ћ  Њѓ  ћ  “ѓ  ћ  љѓ  ћ  Ўѓ  ћ  Ёѓ  ћ  Їѓ  ћ  ¶ѓ  ћ  Ѕѓ  ћ  Дѓ  ћ  Лѓ  ћ  Тѓ  ћ  Щѓ  ћ  аѓ  ћ  зѓ  ћ  оѓ  ћ  хѓ  ћ  ьѓ  ћ  „  ћ  
„  ћ  „  ћ  „  ћ  „  ћ  &„  ћ  -„  ћ  4„  ћ  ;„  ћ  B„  ћ  I„  ћ  P„  ћ  W„  ћ  ^„  ћ  e„  ћ  l„  ћ  s„  ћ  z„  ћ  Ѓ„  ћ  €„  ћ  Џ„  ћ  –„  ћ  ќ„  ћ  ¤„  ћ  «„  ћ  І„  ћ  №„  ћ  А„  ћ  З„  ћ  О„  ћ  Х„  ћ  Ь„  ћ  г„  ћ  к„  ћ  с„  ћ  ш„  ћ  я„  ћ  …  ћ  
…  ћ  …  ћ  …  ћ  "…  ћ  )…  ћ  0…  ћ  7…  ћ  >…  ћ  E…  ћ  L…  ћ  S…  ћ  Z…  ћ  a…  ћ  h…  ћ  o…  ћ  v…  ћ  }…  ћ  „…  ћ  ‹…  ћ  ’…  ћ  ™…  ћ   …  ћ  §…  ћ  ®…  ћ  µ…  ћ  ј…  ћ  Г…  ћ  К…  ћ  С…  ћ  Ш…  ћ  Я…  ћ  ж…  ћ  н…  ћ  ф…  ћ  ы…  ћ  †  ћ  	†  ћ  †  ћ  †  ћ  †  ћ  %†  ћ  ,†  ћ  3†  ћ  :†  ћ  A†  ћ  H†  ћ  O†  ћ  V†  ћ  ]†  ћ  d†  ћ  k†  ћ  r†  ћ  y†  ћ  Ђ†  ћ  ‡†  ћ  Ћ†  ћ  •†  ћ  њ†  ћ  Ј†  ћ  Є†  ћ  ±†  ћ  ё†  ћ  ї†  ћ  Ж†  ћ  Н†  ћ  Ф†  ћ  Ы†  ћ  в†  ћ  й†  ћ  р†  ћ  ч†  ћ  ю†  ћ  ‡  ћ  ‡  ћ  ‡  ћ  ‡  ћ  !‡  ћ  (‡  ћ  /‡  ћ  6‡  ћ  =‡  ћ  D‡  ћ  K‡  ћ  R‡  ћ  Y‡  ћ  `‡  ћ  g‡  ћ  n‡  ћ  u‡  ћ  |‡  ћ  ѓ‡  ћ  Љ‡  ћ  ‘‡  ћ  ‡  ћ  џ‡  ћ  ¦‡  ћ  ­‡  ћ  ґ‡  ћ  »‡  ћ  В‡  ћ  Й‡  ћ  Р‡  ћ  Ч‡  ћ  Ю‡  ћ  е‡  ћ  м‡  ћ  у‡  ћ  ъ‡  ћ  €  ћ  €  ћ  €  ћ  €  ћ  €  ћ  $€  ћ  +€  ћ  2€  ћ  9€  ћ  @€  ћ  G€  ћ  N€  ћ  U€  ћ  \€  ћ  c€  ћ  j€  ћ  q€  ћ  x€  ћ  €  ћ  †€  ћ  Ќ€  ћ  ”€  ћ  ›€  ћ  ў€  ћ  ©€  ћ  °€  ћ  ·€  ћ  ѕ€  ћ  Е€  ћ  М€  ћ  У€  ћ  Ъ€  ћ  б€  ћ  и€  ћ  п€  ћ  ц€  ћ  э€  ћ  ‰  ћ  ‰  ћ  ‰  ћ  ‰  ћ   ‰  ћ  '‰  ћ  .‰  ћ  5‰  ћ  <‰  ћ  C‰  ћ  J‰  ћ  Q‰  ћ  X‰  ћ  _‰  ћ  f‰  ћ  m‰  ћ  t‰  ћ  {‰  ћ  ‚‰  ћ  ‰‰  ћ  ђ‰  ћ  —‰  ћ  ћ‰  ћ  Ґ‰  ћ  ¬‰  ћ  і‰  ћ  є‰  ћ  Б‰  ћ  И‰  ћ  П‰  ћ  Ц‰  ћ  Э‰  ћ  д‰  ћ  л‰  ћ  т‰  ћ  щ‰  ћ   Љ  ћ  Љ  ћ  Љ  ћ  Љ  ћ  Љ  ћ  #Љ  ћ  *Љ  ћ  1Љ  ћ  8Љ  ћ  ?Љ  ћ  FЉ  ћ  MЉ  ћ  TЉ  ћ  [Љ  ћ  bЉ  ћ  iЉ  ћ  pЉ  ћ  wЉ  ћ  ~Љ  ћ  …Љ  ћ  ЊЉ  ћ  “Љ  ћ  љЉ  ћ  ЎЉ  ћ  ЁЉ  ћ  ЇЉ  ћ  ¶Љ  ћ  ЅЉ  ћ  ДЉ  ћ  ЛЉ  ћ  ТЉ  ћ  ЩЉ  ћ  аЉ  ћ  зЉ  ћ  оЉ  ћ  хЉ  ћ  ьЉ  ћ  ‹  ћ  
‹  ћ  ‹  ћ  ‹  ћ  ‹  ћ  &‹  ћ  -‹  ћ  4‹  ћ  ;‹  ћ  B‹  ћ  I‹  ћ  P‹  ћ  W‹  ћ  ^‹  ћ  e‹  ћ  l‹  ћ  s‹  ћ  z‹  ћ  Ѓ‹  ћ  €‹  ћ  Џ‹  ћ  –‹  ћ  ќ‹  ћ  ¤‹  ћ  «‹  ћ  І‹  ћ  №‹  ћ  А‹  ћ  З‹  ћ  О‹  ћ  Х‹  ћ  Ь‹  ћ  г‹  ћ  к‹  ћ  с‹  ћ  ш‹  ћ  я‹  ћ  Њ  ћ  
Њ  ћ  Њ  ћ  Њ  ћ  "Њ  ћ  )Њ  ћ  0Њ  ћ  7Њ  ћ  >Њ  ћ  EЊ  ћ  LЊ  ћ  SЊ  ћ  ZЊ  ћ  aЊ  ћ  hЊ  ћ  oЊ  ћ  vЊ  ћ  }Њ  ћ  „Њ  ћ  ‹Њ  ћ  ’Њ  ћ  ™Њ  ћ   Њ  ћ  §Њ  ћ  ®Њ  ћ  µЊ  ћ  јЊ  ћ  ГЊ  ћ  КЊ  ћ  СЊ  ћ  ШЊ  ћ  ЯЊ  ћ  жЊ  ћ  нЊ  ћ  фЊ  ћ  ыЊ  ћ  Ќ  ћ  	Ќ  ћ  Ќ  ћ  Ќ  ћ  Ќ  ћ  %Ќ  ћ  ,Ќ  ћ  3Ќ  ћ  :Ќ  ћ  AЌ  ћ  HЌ  ћ  OЌ  ћ  VЌ  ћ  ]Ќ  ћ  dЌ  ћ  kЌ  ћ  rЌ  ћ  yЌ  ћ  ЂЌ  ћ  ‡Ќ  ћ  ЋЌ  ћ  •Ќ  ћ  њЌ  ћ  ЈЌ  ћ  ЄЌ  ћ  ±Ќ  ћ  ёЌ  ћ  їЌ  ћ  ЖЌ  ћ  НЌ  ћ  ФЌ  ћ  ЫЌ  ћ  вЌ  ћ  йЌ  ћ  рЌ  ћ  чЌ  ћ  юЌ  ћ  Ћ  ћ  Ћ  ћ  Ћ  ћ  Ћ  ћ  !Ћ  ћ  (Ћ  ћ  /Ћ  ћ  6Ћ  ћ  =Ћ  ћ  DЋ  ћ  KЋ  ћ  RЋ  ћ  YЋ  ћ  `Ћ  ћ  gЋ  ћ  nЋ  ћ  uЋ  ћ  |Ћ  ћ  ѓЋ  ћ  ЉЋ  ћ  ‘Ћ  ћ  Ћ  ћ  џЋ  ћ  ¦Ћ  ћ  ­Ћ  ћ  ґЋ  ћ  »Ћ  ћ  ВЋ  ћ  ЙЋ  ћ  РЋ  ћ  ЧЋ  ћ  ЮЋ  ћ  еЋ  ћ  мЋ  ћ  уЋ  ћ  ъЋ  ћ  Џ  ћ  Џ  ћ  Џ  ћ  Џ  ћ  Џ  ћ  $Џ  ћ  +Џ  ћ  2Џ  ћ  9Џ  ћ  @Џ  ћ  GЏ  ћ  NЏ  ћ  UЏ  ћ  \Џ  ћ  cЏ  ћ  jЏ  ћ  qЏ  ћ  xЏ  ћ  Џ  ћ  †Џ  ћ  ЌЏ  ћ  ”Џ  ћ  ›Џ  ћ  ўЏ  ћ  ©Џ  ћ  °Џ  ћ  ·Џ  ћ  ѕЏ  ћ  ЕЏ  ћ  МЏ  ћ  УЏ  ћ  ЪЏ  ћ  бЏ  ћ  иЏ  ћ  пЏ  ћ  цЏ  ћ  эЏ  ћ  ђ  ћ  ђ  ћ  ђ  ћ  ђ  ћ   ђ  ћ  'ђ  ћ  .ђ  ћ  5ђ  ћ  <ђ  ћ  Cђ  ћ  Jђ  ћ  Qђ  ћ  Xђ  ћ  _ђ  ћ  fђ  ћ  mђ  ћ  tђ  ћ  {ђ  ћ  ‚ђ  ћ  ‰ђ  ћ  ђђ  ћ  —ђ  ћ  ћђ  ћ  Ґђ  ћ  ¬ђ  ћ  іђ  ћ  єђ  ћ  Бђ  ћ  Иђ  ћ  Пђ  ћ  Цђ  ћ  Эђ  ћ  дђ  ћ  лђ  ћ  тђ  ћ  щђ  ћ   ‘  ћ  ‘  ћ  ‘  ћ  ‘  ћ  ‘  ћ  #‘  ћ  *‘  ћ  1‘  ћ  8‘  ћ  ?‘  ћ  F‘  ћ  M‘  ћ  T‘  ћ  [‘  ћ  b‘  ћ  i‘  ћ  p‘  ћ  w‘  ћ  ~‘  ћ  …‘  ћ  Њ‘  ћ  “‘  ћ  љ‘  ћ  Ў‘  ћ  Ё‘  ћ  Ї‘  ћ  ¶‘  ћ  Ѕ‘  ћ  Д‘  ћ  Л‘  ћ  Т‘  ћ  Щ‘  ћ  а‘  ћ  з‘  ћ  о‘  ћ  х‘  ћ  ь‘  ћ  ’  ћ  
’  ћ  ’  ћ  ’  ћ  ’  ћ  &’  ћ  -’  ћ  4’  ћ  ;’  ћ  B’  ћ  I’  ћ  P’  ћ  W’  ћ  ^’  ћ  e’  ћ  l’  ћ  s’  ћ  z’  ћ  Ѓ’  ћ  €’  ћ  Џ’  ћ  –’  ћ  ќ’  ћ  ¤’  ћ  «’  ћ  І’  ћ  №’  ћ  А’  ћ  З’  ћ  О’  ћ  Х’  ћ  Ь’  ћ  г’  ћ  к’  ћ  с’  ћ  ш’  ћ  я’  ћ  “  ћ  
“  ћ  “  ћ  “  ћ  "“  ћ  )“  ћ  0“  ћ  7“  ћ  >“  ћ  E“  ћ  L“  ћ  S“  ћ  Z“  ћ  a“  ћ  h“  ћ  o“  ћ  v“  ћ  }“  ћ  „“  ћ  ‹“  ћ  ’“  ћ  ™“  ћ   “  ћ  §“  ћ  ®“  ћ  µ“  ћ  ј“  ћ  Г“  ћ  К“  ћ  С“  ћ  Ш“  ћ  Я“  ћ  ж“  ћ  н“  ћ  ф“  ћ  ы“  ћ  ”  ћ  	”  ћ  ”  ћ  ”  ћ  ”  ћ  %”  ћ  ,”  ћ  3”  ћ  :”  ћ  A”  ћ  H”  ћ  O”  ћ  V”  ћ  ]”  ћ  d”  ћ  k”  ћ  r”  ћ  y”  ћ  Ђ”  ћ  ‡”  ћ  Ћ”  ћ  •”  ћ  њ”  ћ  Ј”  ћ  Є”  ћ  ±”  ћ  ё”  ћ  ї”  ћ  Ж”  ћ  Н”  ћ  Ф”  ћ  Ы”  ћ  в”  ћ  й”  ћ  р”  ћ  ч”  ћ  ю”  ћ  •  ћ  •  ћ  •  ћ  •  ћ  !•  ћ  (•  ћ  /•  ћ  6•  ћ  =•  ћ  D•  ћ  K•  ћ  R•  ћ  Y•  ћ  `•  ћ  g•  ћ  n•  ћ  u•  ћ  |•  ћ  ѓ•  ћ  Љ•  ћ  ‘•  ћ  •  ћ  џ•  ћ  ¦•  ћ  ­•  ћ  ґ•  ћ  »•  ћ  В•  ћ  Й•  ћ  Р•  ћ  Ч•  ћ  Ю•  ћ  е•  ћ  м•  ћ  у•  ћ  ъ•  ћ  –  ћ  –  ћ  –  ћ  –  ћ  –  ћ  $–  ћ  +–  ћ  2–  ћ  9–  ћ  @–  ћ  G–  ћ  N–  ћ  U–  ћ  \–  ћ  c–  ћ  j–  ћ  q–  ћ  x–  ћ  –  ћ  †–  ћ  Ќ–  ћ  ”–  ћ  ›–  ћ  ў–  ћ  ©–  ћ  °–  ћ  ·–  ћ  ѕ–  ћ  Е–  ћ  М–  ћ  У–  ћ  Ъ–  ћ  б–  ћ  и–  ћ  п–  ћ  ц–  ћ  э–  ћ  —  ћ  —  ћ  —  ћ  —  ћ   —  ћ  '—  ћ  .—  ћ  5—  ћ  <—  ћ  C—  ћ  J—  ћ  Q—  ћ  X—  ћ  _—  ћ  f—  ћ  m—  ћ  t—  ћ  {—  ћ  ‚—  ћ  ‰—  ћ  ђ—  ћ  ——  ћ  ћ—  ћ  Ґ—  ћ  ¬—  ћ  і—  ћ  є—  ћ  Б—  ћ  И—  ћ  П—  ћ  Ц—  ћ  Э—  ћ  д—  ћ  л—  ћ  т—  ћ  щ—  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ  ™  ћ  
™  ћ  ™  ћ  ™  ћ  ™  ћ  &™  ћ  -™  ћ  4™  ћ  ;™  ћ  B™  ћ  I™  ћ  P™  ћ  W™  ћ  ^™  ћ  e™  ћ  l™  ћ  s™  ћ  z™  ћ  Ѓ™  ћ  €™  ћ  Џ™  ћ  –™  ћ  ќ™  ћ  ¤™  ћ  «™  ћ  І™  ћ  №™  ћ  А™  ћ  З™  ћ  О™  ћ  Х™  ћ  Ь™  ћ  г™  ћ  к™  ћ  с™  ћ  ш™  ћ  я™  ћ  љ  ћ  
љ  ћ  љ  ћ  љ  ћ  "љ  ћ  )љ  ћ  0љ  ћ  7љ  ћ  >љ  ћ  Eљ  ћ  Lљ  ћ  Sљ  ћ  Zљ  ћ  aљ  ћ  hљ  ћ  oљ  ћ  vљ  ћ  }љ  ћ  „љ  ћ  ‹љ  ћ  ’љ  ћ  ™љ  ћ   љ  ћ  §љ  ћ  ®љ  ћ  µљ  ћ  јљ  ћ  Гљ  ћ  Кљ  ћ  Сљ  ћ  Шљ  ћ  Яљ  ћ  жљ  ћ  нљ  ћ  фљ  ћ  ыљ  ћ  ›  ћ  	›  ћ  ›  ћ  ›  ћ  ›  ћ  %›  ћ  ,›  ћ  3›  ћ  :›  ћ  A›  ћ  H›  ћ  O›  ћ  V›  ћ  ]›  ћ  d›  ћ  k›  ћ  r›  ћ  y›  ћ  Ђ›  ћ  ‡›  ћ  Ћ›  ћ  •›  ћ  њ›  ћ  Ј›  ћ  Є›  ћ  ±›  ћ  ё›  ћ  ї›  ћ  Ж›  ћ  Н›  ћ  Ф›  ћ  Ы›  ћ  в›  ћ  й›  ћ  р›  ћ  ч›  ћ  ю›  ћ  њ  ћ  њ  ћ  њ  ћ  њ  ћ  !њ  ћ  (њ  ћ  /њ  ћ  6њ  ћ  =њ  ћ  Dњ  ћ  Kњ  ћ  Rњ  ћ  Yњ  ћ  `њ  ћ  gњ  ћ  nњ  ћ  uњ  ћ  |њ  ћ  ѓњ  ћ  Љњ  ћ  ‘њ  ћ  њ  ћ  џњ  ћ  ¦њ  ћ  ­њ  ћ  ґњ  ћ  »њ  ћ  Вњ  ћ  Йњ  ћ  Рњ  ћ  Чњ  ћ  Юњ  ћ  ењ  ћ  мњ  ћ  уњ  ћ  ъњ  ћ  ќ  ћ  ќ  ћ  ќ  ћ  ќ  ћ  ќ  ћ  $ќ  ћ  +ќ  ћ  2ќ  ћ  9ќ  ћ  @ќ  ћ  Gќ  ћ  Nќ  ћ  Uќ  ћ  \ќ  ћ  cќ  ћ  jќ  ћ  qќ  ћ  xќ  ћ  ќ  ћ  †ќ  ћ  Ќќ  ћ  ”ќ  ћ  ›ќ  ћ  ўќ  ћ  ©ќ  ћ  °ќ  ћ  ·ќ  ћ  ѕќ  ћ  Еќ  ћ  Мќ  ћ  Уќ  ћ  Ъќ  ћ  бќ  ћ  иќ  ћ  пќ  ћ  цќ  ћ  эќ  ћ  ћ  ћ  ћ  ћ  ћ  ћ  ћ  ћ   ћ  ћ  'ћ  ћ  .ћ  ћ  5ћ  ћ  <ћ  ћ  Cћ  ћ  Jћ  ћ  Qћ  ћ  Xћ  ћ  _ћ  ћ  fћ  ћ  mћ  ћ  tћ  ћ  {ћ  ћ  ‚ћ  ћ  ‰ћ  ћ  ђћ  ћ  —ћ  ћ  ћћ  ћ  Ґћ  ћ  ¬ћ  ћ  іћ  ћ  єћ  ћ  Бћ  ћ  Ић  ћ  Пћ  ћ  Цћ  ћ  Эћ  ћ  дћ  ћ  лћ  ћ  тћ  ћ  щћ  ћ   џ  ћ  џ  ћ  џ  ћ  џ  ћ  џ  ћ  #џ  ћ  *џ  ћ  1џ  ћ  8џ  ћ  ?џ  ћ  Fџ  ћ  Mџ  ћ  Tџ  ћ  [џ  ћ  bџ  ћ  iџ  ћ  pџ  ћ  wџ  ћ  ~џ  ћ  …џ  ћ  Њџ  ћ  “џ  ћ  љџ  ћ  Ўџ  ћ  Ёџ  ћ  Їџ  ћ  ¶џ  ћ  Ѕџ  ћ  Дџ  ћ  Лџ  ћ  Тџ  ћ  Щџ  ћ  аџ  ћ  зџ  ћ  оџ  ћ  хџ  ћ  ьџ  ћ     ћ  
   ћ     ћ     ћ     ћ  &   ћ  -   ћ  4   ћ  ;   ћ  B   ћ  I   ћ  P   ћ  W   ћ  ^   ћ  e   ћ  l   ћ  s   ћ  z   ћ  Ѓ   ћ  €   ћ  Џ   ћ  –   ћ  ќ   ћ  ¤   ћ  «   ћ  І   ћ  №   ћ  А   ћ  З   ћ  О   ћ  Х   ћ  Ь   ћ  г   ћ  к   ћ  с   ћ  ш   ћ  я   ћ  Ў  ћ  
Ў  ћ  Ў  ћ  Ў  ћ  "Ў  ћ  )Ў  ћ  0Ў  ћ  7Ў  ћ  >Ў  ћ  EЎ  ћ  LЎ  ћ  SЎ  ћ  ZЎ  ћ  aЎ  ћ  hЎ  ћ  oЎ  ћ  vЎ  ћ  }Ў  ћ  „Ў  ћ  ‹Ў  ћ  ’Ў  ћ  ™Ў  ћ   Ў  ћ  §Ў  ћ  ®Ў  ћ  µЎ  ћ  јЎ  ћ  ГЎ  ћ  КЎ  ћ  СЎ  ћ  ШЎ  ћ  ЯЎ  ћ  жЎ  ћ  нЎ  ћ  фЎ  ћ  ыЎ  ћ  ў  ћ  	ў  ћ  ў  ћ  ў  ћ  ў  ћ  %ў  ћ  ,ў  ћ  3ў  ћ  :ў  ћ  Aў  ћ  Hў  ћ  Oў  ћ  Vў  ћ  ]ў  ћ  dў  ћ  kў  ћ  rў  ћ  yў  ћ  Ђў  ћ  ‡ў  ћ  Ћў  ћ  •ў  ћ  њў  ћ  Јў  ћ  Єў  ћ  ±ў  ћ  ёў  ћ  їў  ћ  Жў  ћ  Нў  ћ  Фў  ћ  Ыў  ћ  вў  ћ  йў  ћ  рў  ћ  чў  ћ  юў  ћ  Ј  ћ  Ј  ћ  Ј  ћ  Ј  ћ  !Ј  ћ  (Ј  ћ  /Ј  ћ  6Ј  ћ  =Ј  ћ  DЈ  ћ  KЈ  ћ  RЈ  ћ  YЈ  ћ  `Ј  ћ  gЈ  ћ  nЈ  ћ  uЈ  ћ  |Ј  ћ  ѓЈ  ћ  ЉЈ  ћ  ‘Ј  ћ  Ј  ћ  џЈ  ћ  ¦Ј  ћ  ­Ј  ћ  ґЈ  ћ  »Ј  ћ  ВЈ  ћ  ЙЈ  ћ  РЈ  ћ  ЧЈ  ћ  ЮЈ  ћ  еЈ  ћ  мЈ  ћ  уЈ  ћ  ъЈ  ћ  ¤  ћ  ¤  ћ  ¤  ћ  ¤  ћ  ¤  ћ  $¤  ћ  +¤  ћ  2¤  ћ  9¤  ћ  @¤  ћ  G¤  ћ  N¤  ћ  U¤  ћ  \¤  ћ  c¤  ћ  j¤  ћ  q¤  ћ  x¤  ћ  ¤  ћ  †¤  ћ  Ќ¤  ћ  ”¤  ћ  ›¤  ћ  ў¤  ћ  ©¤  ћ  °¤  ћ  ·¤  ћ  ѕ¤  ћ  Е¤  ћ  М¤  ћ  У¤  ћ  Ъ¤  ћ  б¤  ћ  и¤  ћ  п¤  ћ  ц¤  ћ  э¤  ћ  Ґ  ћ  Ґ  ћ  Ґ  ћ  Ґ  ћ   Ґ  ћ  'Ґ  ћ  .Ґ  ћ  5Ґ  ћ  <Ґ  ћ  CҐ  ћ  JҐ  ћ  QҐ  ћ  XҐ  ћ  _Ґ  ћ  fҐ  ћ  mҐ  ћ  tҐ  ћ  {Ґ  ћ  ‚Ґ  ћ  ‰Ґ  ћ  ђҐ  ћ  —Ґ  ћ  ћҐ  ћ  ҐҐ  ћ  ¬Ґ  ћ  іҐ  ћ  єҐ  ћ  БҐ  ћ  ИҐ  ћ  ПҐ  ћ  ЦҐ  ћ  ЭҐ  ћ  дҐ  ћ  лҐ  ћ  тҐ  ћ  щҐ  ћ   ¦  ћ  ¦  ћ  ¦  ћ  ¦  ћ  ¦  ћ  #¦  ћ  *¦  ћ  1¦  ћ  8¦  ћ  ?¦  ћ  F¦  ћ  M¦  ћ  T¦  ћ  [¦  ћ  b¦  ћ  i¦  ћ  p¦  ћ  w¦  ћ  ~¦  ћ  …¦  ћ  Њ¦  ћ  “¦  ћ  љ¦  ћ  Ў¦  ћ  Ё¦  ћ  Ї¦  ћ  ¶¦  ћ  Ѕ¦  ћ  Д¦  ћ  Л¦  ћ  Т¦  ћ  Щ¦  ћ  а¦  ћ  з¦  ћ  о¦  ћ  х¦  ћ  ь¦  ћ  §  ћ  
§  ћ  §  ћ  §  ћ  §  ћ  &§  ћ  -§  ћ  4§  ћ  ;§  ћ  B§  ћ  I§  ћ  P§  ћ  W§  ћ  ^§  ћ  e§  ћ  l§  ћ  s§  ћ  z§  ћ  Ѓ§  ћ  €§  ћ  Џ§  ћ  –§  ћ  ќ§  ћ  ¤§  ћ  «§  ћ  І§  ћ  №§  ћ  А§  ћ  З§  ћ  О§  ћ  Х§  ћ  Ь§  ћ  г§  ћ  к§  ћ  с§  ћ  ш§  ћ  я§  ћ  Ё  ћ  
Ё  ћ  Ё  ћ  Ё  ћ  "Ё  ћ  )Ё  ћ  0Ё  ћ  7Ё  ћ  >Ё  ћ  EЁ  ћ  LЁ  ћ  SЁ  ћ  ZЁ  ћ  aЁ  ћ  hЁ  ћ  oЁ  ћ  vЁ  ћ  }Ё  ћ  „Ё  ћ  ‹Ё  ћ  ’Ё  ћ  ™Ё  ћ   Ё  ћ  §Ё  ћ  ®Ё  ћ  µЁ  ћ  јЁ  ћ  ГЁ  ћ  КЁ  ћ  СЁ  ћ  ШЁ  ћ  ЯЁ  ћ  жЁ  ћ  нЁ  ћ  фЁ  ћ  ыЁ  ћ  ©  ћ  	©  ћ  ©  ћ  ©  ћ  ©  ћ  %©  ћ  ,©  ћ  3©  ћ  :©  ћ  A©  ћ  H©  ћ  O©  ћ  V©  ћ  ]©  ћ  d©  ћ  k©  ћ  r©  ћ  y©  ћ  Ђ©  ћ  ‡©  ћ  Ћ©  ћ  •©  ћ  њ©  ћ  Ј©  ћ  Є©  ћ  ±©  ћ  ё©  ћ  ї©  ћ  Ж©  ћ  Н©  ћ  Ф©  ћ  Ы©  ћ  в©  ћ  й©  ћ  р©  ћ  ч©  ћ  ю©  ћ  Є  ћ  Є  ћ  Є  ћ  Є  ћ  !Є  ћ  (Є  ћ  /Є  ћ  6Є  ћ  =Є  ћ  DЄ  ћ  KЄ  ћ  RЄ  ћ  YЄ  ћ  `Є  ћ  gЄ  ћ  nЄ  ћ  uЄ  ћ  |Є  ћ  ѓЄ  ћ  ЉЄ  ћ  ‘Є  ћ  Є  ћ  џЄ  ћ  ¦Є  ћ  ­Є  ћ  ґЄ  ћ  »Є  ћ  ВЄ  ћ  ЙЄ  ћ  РЄ  ћ  ЧЄ  ћ  ЮЄ  ћ  еЄ  ћ  мЄ  ћ  уЄ  ћ  ъЄ  ћ  «  ћ  «  ћ  «  ћ  «  ћ  «  ћ  $«  ћ  +«  ћ  2«  ћ  9«  ћ  @«  ћ  G«  ћ  N«  ћ  U«  ћ  \«  ћ  c«  ћ  j«  ћ  q«  ћ  x«  ћ  «  ћ  †«  ћ  Ќ«  ћ  ”«  ћ  ›«  ћ  ў«  ћ  ©«  ћ  °«  ћ  ·«  ћ  ѕ«  ћ  Е«  ћ  М«  ћ  У«  ћ  Ъ«  ћ  б«  ћ  и«  ћ  п«  ћ  ц«  ћ  э«  ћ  ¬  ћ  ¬  ћ  ¬  ћ  ¬  ћ   ¬  ћ  '¬  ћ  .¬  ћ  5¬  ћ  <¬  ћ  C¬  ћ  J¬  ћ  Q¬  ћ  X¬  ћ  _¬  ћ  f¬  ћ  m¬  ћ  t¬  ћ  {¬  ћ  ‚¬  ћ  ‰¬  ћ  ђ¬  ћ  —¬  ћ  ћ¬  ћ  Ґ¬  ћ  ¬¬  ћ  і¬  ћ  є¬  ћ  Б¬  ћ  И¬  ћ  П¬  ћ  Ц¬  ћ  Э¬  ћ  д¬  ћ  л¬  ћ  т¬  ћ  щ¬  ћ   ­  ћ  ­  ћ  ­  ћ  ­  ћ  ­  ћ  #­  ћ  *­  ћ  1­  ћ  8­  ћ  ?­  ћ  F­  ћ  M­  ћ  T­  ћ  [­  ћ  b­  ћ  i­  ћ  p­  ћ  w­  ћ  ~­  ћ  …­  ћ  Њ­  ћ  “­  ћ  љ­  ћ  Ў­  ћ  Ё­  ћ  Ї­  ћ  ¶­  ћ  Ѕ­  ћ  Д­  ћ  Л­  ћ  Т­  ћ  Щ­  ћ  а­  ћ  з­  ћ  о­  ћ  х­  ћ  ь­  ћ  ®  ћ  
®  ћ  ®  ћ  ®  ћ  ®  ћ  &®  ћ  -®  ћ  4®  ћ  ;®  ћ  B®  ћ  I®  ћ  P®  ћ  W®  ћ  ^®  ћ  e®  ћ  l®  ћ  s®  ћ  z®  ћ  Ѓ®  ћ  €®  ћ  Џ®  ћ  –®  ћ  ќ®  ћ  ¤®  ћ  «®  ћ  І®  ћ  №®  ћ  А®  ћ  З®  ћ  О®  ћ  Х®  ћ  Ь®  ћ  г®  ћ  к®  ћ  с®  ћ  ш®  ћ  я®  ћ  Ї  ћ  
Ї  ћ  Ї  ћ  Ї  ћ  "Ї  ћ  )Ї  ћ  0Ї  ћ  7Ї  ћ  >Ї  ћ  EЇ  ћ  LЇ  ћ  SЇ  ћ  ZЇ  ћ  aЇ  ћ  hЇ  ћ  oЇ  ћ  vЇ  ћ  }Ї  ћ  „Ї  ћ  ‹Ї  ћ  ’Ї  ћ  ™Ї  ћ   Ї  ћ  §Ї  ћ  ®Ї  ћ  µЇ  ћ  јЇ  ћ  ГЇ  ћ  КЇ  ћ  СЇ  ћ  ШЇ  ћ  ЯЇ  ћ  жЇ  ћ  нЇ  ћ  фЇ  ћ  ыЇ  ћ  °  ћ  	°  ћ  °  ћ  °  ћ  °  ћ  %°  ћ  ,°  ћ  3°  ћ  :°  ћ  A°  ћ  H°  ћ  O°  ћ  V°  ћ  ]°  ћ  d°  ћ  k°  ћ  r°  ћ  y°  ћ  Ђ°  ћ  ‡°  ћ  Ћ°  ћ  •°  ћ  њ°  ћ  Ј°  ћ  Є°  ћ  ±°  ћ  ё°  ћ  ї°  ћ  Ж°  ћ  Н°  ћ  Ф°  ћ  Ы°  ћ  в°  ћ  й°  ћ  р°  ћ  ч°  ћ  ю°  ћ  ±  ћ  ±  ћ  ±  ћ  ±  ћ  !±  ћ  (±  ћ  /±  ћ  6±  ћ  =±  ћ  D±  ћ  K±  ћ  R±  ћ  Y±  ћ  `±  ћ  g±  ћ  n±  ћ  u±  ћ  |±  ћ  ѓ±  ћ  Љ±  ћ  ‘±  ћ  ±  ћ  џ±  ћ  ¦±  ћ  ­±  ћ  ґ±  ћ  »±  ћ  В±  ћ  Й±  ћ  Р±  ћ  Ч±  ћ  Ю±  ћ  е±  ћ  м±  ћ  у±  ћ  ъ±  ћ  І  ћ  І  ћ  І  ћ  І  ћ  І  ћ  $І  ћ  +І  ћ  2І  ћ  9І  ћ  @І  ћ  GІ  ћ  NІ  ћ  UІ  ћ  \І  ћ  cІ  ћ  jІ  ћ  qІ  ћ  xІ  ћ  І  ћ  †І  ћ  ЌІ  ћ  ”І  ћ  ›І  ћ  ўІ  ћ  ©І  ћ  °І  ћ  ·І  ћ  ѕІ  ћ  ЕІ  ћ  МІ  ћ  УІ  ћ  ЪІ  ћ  бІ  ћ  иІ  ћ  пІ  ћ  цІ  ћ  эІ  ћ  і  ћ  і  ћ  і  ћ  і  ћ   і  ћ  'і  ћ  .і  ћ  5і  ћ  <і  ћ  Cі  ћ  Jі  ћ  Qі  ћ  Xі  ћ  _і  ћ  fі  ћ  mі  ћ  tі  ћ  {і  ћ  ‚і  ћ  ‰і  ћ  ђі  ћ  —і  ћ  ћі  ћ  Ґі  ћ  ¬і  ћ  іі  ћ  єі  ћ  Бі  ћ  Иі  ћ  Пі  ћ  Ці  ћ  Эі  ћ  ді  ћ  лі  ћ  ті  ћ  щі  ћ   ґ  ћ  ґ  ћ  ґ  ћ  ґ  ћ  ґ  ћ  #ґ  ћ  *ґ  ћ  1ґ  ћ  8ґ  ћ  ?ґ  ћ  Fґ  ћ  Mґ  ћ  Tґ  ћ  [ґ  ћ  bґ  ћ  iґ  ћ  pґ  ћ  wґ  ћ  ~ґ  ћ  …ґ  ћ  Њґ  ћ  “ґ  ћ  љґ  ћ  Ўґ  ћ  Ёґ  ћ  Їґ  ћ  ¶ґ  ћ  Ѕґ  ћ  Дґ  ћ  Лґ  ћ  Тґ  ћ  Щґ  ћ  аґ  ћ  зґ  ћ  оґ  ћ  хґ  ћ  ьґ  ћ  µ  ћ  
µ  ћ  µ  ћ  µ  ћ  µ  ћ  &µ  ћ  -µ  ћ  4µ  ћ  ;µ  ћ  Bµ  ћ  Iµ  ћ  Pµ  ћ  Wµ  ћ  ^µ  ћ  eµ  ћ  lµ  ћ  sµ  ћ  zµ  ћ  Ѓµ  ћ  €µ  ћ  Џµ  ћ  –µ  ћ  ќµ  ћ  ¤µ  ћ  «µ  ћ  Іµ  ћ  №µ  ћ  Аµ  ћ  Зµ  ћ  Оµ  ћ  Хµ  ћ  Ьµ  ћ  гµ  ћ  кµ  ћ  сµ  ћ  шµ  ћ  яµ  ћ  ¶  ћ  
¶  ћ  ¶  ћ  ¶  ћ  "¶  ћ  )¶  ћ  0¶  ћ  7¶  ћ  >¶  ћ  E¶  ћ  L¶  ћ  S¶  ћ  Z¶  ћ  a¶  ћ  h¶  ћ  o¶  ћ  v¶  ћ  }¶  ћ  „¶  ћ  ‹¶  ћ  ’¶  ћ  ™¶  ћ   ¶  ћ  §¶  ћ  ®¶  ћ  µ¶  ћ  ј¶  ћ  Г¶  ћ  К¶  ћ  С¶  ћ  Ш¶  ћ  Я¶  ћ  ж¶  ћ  н¶  ћ  ф¶  ћ  ы¶  ћ  ·  ћ  	·  ћ  ·  ћ  ·  ћ  ·  ћ  %·  ћ  ,·  ћ  3·  ћ  :·  ћ  A·  ћ  H·  ћ  O·  ћ  V·  ћ  ]·  ћ  d·  ћ  k·  ћ  r·  ћ  y·  ћ  Ђ·  ћ  ‡·  ћ  Ћ·  ћ  •·  ћ  њ·  ћ  Ј·  ћ  Є·  ћ  ±·  ћ  ё·  ћ  ї·  ћ  Ж·  ћ  Н·  ћ  Ф·  ћ  Ы·  ћ  в·  ћ  й·  ћ  р·  ћ  ч·  ћ  ю·  ћ  ё  ћ  ё  ћ  ё  ћ  ё  ћ  !ё  ћ  (ё  ћ  /ё  ћ  6ё  ћ  =ё  ћ  Dё  ћ  Kё  ћ  Rё  ћ  Yё  ћ  `ё  ћ  gё  ћ  nё  ћ  uё  ћ  |ё  ћ  ѓё  ћ  Љё  ћ  ‘ё  ћ  ё  ћ  џё  ћ  ¦ё  ћ  ­ё  ћ  ґё  ћ  »ё  ћ  Вё  ћ  Йё  ћ  Рё  ћ  Чё  ћ  Юё  ћ  её  ћ  мё  ћ  уё  ћ  ъё  ћ  №  ћ  №  ћ  №  ћ  №  ћ  №  ћ  $№  ћ  +№  ћ  2№  ћ  9№  ћ  @№  ћ  G№  ћ  N№  ћ  U№  ћ  \№  ћ  c№  ћ  j№  ћ  q№  ћ  x№  ћ  №  ћ  †№  ћ  Ќ№  ћ  ”№  ћ  ›№  ћ  ў№  ћ  ©№  ћ  °№  ћ  ·№  ћ  ѕ№  ћ  Е№  ћ  М№  ћ  У№  ћ  Ъ№  ћ  б№  ћ  и№  ћ  п№  ћ  ц№  ћ  э№  ћ  є  ћ  є  ћ  є  ћ  є  ћ   є  ћ  'є  ћ  .є  ћ  5є  ћ  <є  ћ  Cє  ћ  Jє  ћ  Qє  ћ  Xє  ћ  _є  ћ  fє  ћ  mє  ћ  tє  ћ  {є  ћ  ‚є  ћ  ‰є  ћ  ђє  ћ  —є  ћ  ћє  ћ  Ґє  ћ  ¬є  ћ  іє  ћ  єє  ћ  Бє  ћ  Иє  ћ  Пє  ћ  Цє  ћ  Эє  ћ  дє  ћ  лє  ћ  тє  ћ  щє  ћ   »  ћ  »  ћ  »  ћ  »  ћ  »  ћ  #»  ћ  *»  ћ  1»  ћ  8»  ћ  ?»  ћ  F»  ћ  M»  ћ  T»  ћ  [»  ћ  b»  ћ  i»  ћ  p»  ћ  w»  ћ  ~»  ћ  …»  ћ  Њ»  ћ  “»  ћ  љ»  ћ  Ў»  ћ  Ё»  ћ  Ї»  ћ  ¶»  ћ  Ѕ»  ћ  Д»  ћ  Л»  ћ  Т»  ћ  Щ»  ћ  а»  ћ  з»  ћ  о»  ћ  х»  ћ  ь»  ћ  ј  ћ  
ј  ћ  ј  ћ  ј  ћ  ј  ћ  &ј  ћ  -ј  ћ  4ј  ћ  ;ј  ћ  Bј  ћ  Iј  ћ  Pј  ћ  Wј  ћ  ^ј  ћ  eј  ћ  lј  ћ  sј  ћ  zј  ћ  Ѓј  ћ  €ј  ћ  Џј  ћ  –ј  ћ  ќј  ћ  ¤ј  ћ  «ј  ћ  Іј  ћ  №ј  ћ  Ај  ћ  Зј  ћ  Ој  ћ  Хј  ћ  Ьј  ћ  гј  ћ  кј  ћ  сј  ћ  шј  ћ  яј  ћ  Ѕ  ћ  
Ѕ  ћ  Ѕ  ћ  Ѕ  ћ  "Ѕ  ћ  )Ѕ  ћ  0Ѕ  ћ  7Ѕ  ћ  >Ѕ  ћ  EЅ  ћ  LЅ  ћ  SЅ  ћ  ZЅ  ћ  aЅ  ћ  hЅ  ћ  oЅ  ћ  vЅ  ћ  }Ѕ  ћ  „Ѕ  ћ  ‹Ѕ  ћ  ’Ѕ  ћ  ™Ѕ  ћ   Ѕ  ћ  §Ѕ  ћ  ®Ѕ  ћ  µЅ  ћ  јЅ  ћ  ГЅ  ћ  КЅ  ћ  СЅ  ћ  ШЅ  ћ  ЯЅ  ћ  жЅ  ћ  нЅ  ћ  фЅ  ћ  ыЅ  ћ  ѕ  ћ  	ѕ  ћ  ѕ  ћ  ѕ  ћ  ѕ  ћ  %ѕ  ћ  ,ѕ  ћ  3ѕ  ћ  :ѕ  ћ  Aѕ  ћ  Hѕ  ћ  Oѕ  ћ  Vѕ  ћ  ]ѕ  ћ  dѕ  ћ  kѕ  ћ  rѕ  ћ  yѕ  ћ  Ђѕ  ћ  ‡ѕ  ћ  Ћѕ  ћ  •ѕ  ћ  њѕ  ћ  Јѕ  ћ  Єѕ  ћ  ±ѕ  ћ  ёѕ  ћ  їѕ  ћ  Жѕ  ћ  Нѕ  ћ  Фѕ  ћ  Ыѕ  ћ  вѕ  ћ  йѕ  ћ  рѕ  ћ  чѕ  ћ  юѕ  ћ  ї  ћ  ї  ћ  ї  ћ  ї  ћ  !ї  ћ  (ї  ћ  /ї  ћ  6ї  ћ  =ї  ћ  Dї  ћ  Kї  ћ  Rї  ћ  Yї  ћ  `ї  ћ  gї  ћ  nї  ћ  uї  ћ  |ї  ћ  ѓї  ћ  Љї  ћ  ‘ї  ћ  ї  ћ  џї  ћ  ¦ї  ћ  ­ї  ћ  ґї  ћ  »ї  ћ  Вї  ћ  Йї  ћ  Рї  ћ  Чї  ћ  Юї  ћ  еї  ћ  мї  ћ  уї  ћ  ъї  ћ  А  ћ  А  ћ  А  ћ  А  ћ  А  ћ  $А  ћ  +А  ћ  2А  ћ  9А  ћ  @А  ћ  GА  ћ  NА  ћ  UА  ћ  \А  ћ  cА  ћ  jА  ћ  qА  ћ  xА  ћ  А  ћ  †А  ћ  ЌА  ћ  ”А  ћ  ›А  ћ  ўА  ћ  ©А  ћ  °А  ћ  ·А  ћ  ѕА  ћ  ЕА  ћ  МА  ћ  УА  ћ  ЪА  ћ  бА  ћ  иА  ћ  пА  ћ  цА  ћ  эА  ћ  Б  ћ  Б  ћ  Б  ћ  Б  ћ   Б  ћ  'Б  ћ  .Б  ћ  5Б  ћ  <Б  ћ  CБ  ћ  JБ  ћ  QБ  ћ  XБ  ћ  _Б  ћ  fБ  ћ  mБ  ћ  tБ  ћ  {Б  ћ  ‚Б  ћ  ‰Б  ћ  ђБ  ћ  —Б  ћ  ћБ  ћ  ҐБ  ћ  ¬Б  ћ  іБ  ћ  єБ  ћ  ББ  ћ  ИБ  ћ  ПБ  ћ  ЦБ  ћ  ЭБ  ћ  дБ  ћ  лБ  ћ  тБ  ћ  щБ  ћ   В  ћ  В  ћ  В  ћ  В  ћ  В  ћ  #В  ћ  *В  ћ  1В  ћ  8В  ћ  ?В  ћ  FВ  ћ  MВ  ћ  TВ  ћ  [В  ћ  bВ  ћ  iВ  ћ  pВ  ћ  wВ  ћ  ~В  ћ  …В  ћ  ЊВ  ћ  “В  ћ  љВ  ћ  ЎВ  ћ  ЁВ  ћ  ЇВ  ћ  ¶В  ћ  ЅВ  ћ  ДВ  ћ  ЛВ  ћ  ТВ  ћ  ЩВ  ћ  аВ  ћ  зВ  ћ  оВ  ћ  хВ  ћ  ьВ  ћ  Г  ћ  
Г  ћ  Г  ћ  Г  ћ  Г  ћ  &Г  ћ  -Г  ћ  4Г  ћ  ;Г  ћ  BГ  ћ  IГ  ћ  PГ  ћ  WГ  ћ  ^Г  ћ  eГ  ћ  lГ  ћ  sГ  ћ  zГ  ћ  ЃГ  ћ  €Г  ћ  ЏГ  ћ  –Г  ћ  ќГ  ћ  ¤Г  ћ  «Г  ћ  ІГ  ћ  №Г  ћ  АГ  ћ  ЗГ  ћ  ОГ  ћ  ХГ  ћ  ЬГ  ћ  гГ  ћ  кГ  ћ  сГ  ћ  шГ  ћ  яГ  ћ  Д  ћ  
Д  ћ  Д  ћ  Д  ћ  "Д  ћ  )Д  ћ  0Д  ћ  7Д  ћ  >Д  ћ  EД  ћ  LД  ћ  SД  ћ  ZД  ћ  aД  ћ  hД  ћ  oД  ћ  vД  ћ  }Д  ћ  „Д  ћ  ‹Д  ћ  ’Д  ћ  ™Д  ћ   Д  ћ  §Д  ћ  ®Д  ћ  µД  ћ  јД  ћ  ГД  ћ  КД  ћ  СД  ћ  ШД  ћ  ЯД  ћ  жД  ћ  нД  ћ  фД  ћ  ыД  ћ  Е  ћ  	Е  ћ  Е  ћ  Е  ћ  Е  ћ  %Е  ћ  ,Е  ћ  3Е  ћ  :Е  ћ  AЕ  ћ  HЕ  ћ  OЕ  ћ  VЕ  ћ  ]Е  ћ  dЕ  ћ  kЕ  ћ  rЕ  ћ  yЕ  ћ  ЂЕ  ћ  ‡Е  ћ  ЋЕ  ћ  •Е  ћ  њЕ  ћ  ЈЕ  ћ  ЄЕ  ћ  ±Е  ћ  ёЕ  ћ  їЕ  ћ  ЖЕ  ћ  НЕ  ћ  ФЕ  ћ  ЫЕ  ћ  вЕ  ћ  йЕ  ћ  рЕ  ћ  чЕ  ћ  юЕ  ћ  Ж  ћ  Ж  ћ  Ж  ћ  Ж  ћ  !Ж  ћ  (Ж  ћ  /Ж  ћ  6Ж  ћ  =Ж  ћ  DЖ  ћ  KЖ  ћ  RЖ  ћ  YЖ  ћ  `Ж  ћ  gЖ  ћ  nЖ  ћ  uЖ  ћ  |Ж  ћ  ѓЖ  ћ  ЉЖ  ћ  ‘Ж  ћ  Ж  ћ  џЖ  ћ  ¦Ж  ћ  ­Ж  ћ  ґЖ  ћ  »Ж  ћ  ВЖ  ћ  ЙЖ  ћ  РЖ  ћ  ЧЖ  ћ  ЮЖ  ћ  еЖ  ћ  мЖ  ћ  уЖ  ћ  ъЖ  ћ  З  ћ  З  ћ  З  ћ  З  ћ  З  ћ  $З  ћ  +З  ћ  2З  ћ  9З  ћ  @З  ћ  GЗ  ћ  NЗ  ћ  UЗ  ћ  \З  ћ  cЗ  ћ  jЗ  ћ  qЗ  ћ  xЗ  ћ  З  ћ  †З  ћ  ЌЗ  ћ  ”З  ћ  ›З  ћ  ўЗ  ћ  ©З  ћ  °З  ћ  ·З  ћ  ѕЗ  ћ  ЕЗ  ћ  МЗ  ћ  УЗ  ћ  ЪЗ  ћ  бЗ  ћ  иЗ  ћ  пЗ  ћ  цЗ  ћ  эЗ  ћ  И  ћ  И  ћ  И  ћ  И  ћ   И  ћ  'И  ћ  .И  ћ  5И  ћ  <И  ћ  CИ  ћ  JИ  ћ  QИ  ћ  XИ  ћ  _И  ћ  fИ  ћ  mИ  ћ  tИ  ћ  {И  ћ  ‚И  ћ  ‰И  ћ  ђИ  ћ  —И  ћ  ћИ  ћ  ҐИ  ћ  ¬И  ћ  іИ  ћ  єИ  ћ  БИ  ћ  ИИ  ћ  ПИ  ћ  ЦИ  ћ  ЭИ  ћ  дИ  ћ  лИ  ћ  тИ  ћ  щИ  ћ   Й  ћ  Й  ћ  Й  ћ  Й  ћ  Й  ћ  #Й  ћ  *Й  ћ  1Й  ћ  8Й  ћ  ?Й  ћ  FЙ  ћ  MЙ  ћ  TЙ  ћ  [Й  ћ  bЙ  ћ  iЙ  ћ  pЙ  ћ  wЙ  ћ  ~Й  ћ  …Й  ћ  ЊЙ  ћ  “Й  ћ  љЙ  ћ  ЎЙ  ћ  ЁЙ  ћ  ЇЙ  ћ  ¶Й  ћ  ЅЙ  ћ  ДЙ  ћ  ЛЙ  ћ  ТЙ  ћ  ЩЙ  ћ  аЙ  ћ  зЙ  ћ  оЙ  ћ  хЙ  ћ  ьЙ  ћ  К  ћ  
К  ћ  К  ћ  К  ћ  К  ћ  &К  ћ  -К  ћ  4К  ћ  ;К  ћ  BК  ћ  IК  ћ  PК  ћ  WК  ћ  ^К  ћ  eК  ћ  lК  ћ  sК  ћ  zК  ћ  ЃК  ћ  €К  ћ  ЏК  ћ  –К  ћ  ќК  ћ  ¤К  ћ  «К  ћ  ІК  ћ  №К  ћ  АК  ћ  ЗК  ћ  ОК  ћ  ХК  ћ  ЬК  ћ  гК  ћ  кК  ћ  сК  ћ  шК  ћ  яК  ћ  Л  ћ  
Л  ћ  Л  ћ  Л  ћ  "Л  ћ  )Л  ћ  0Л  ћ  7Л  ћ  >Л  ћ  EЛ  ћ  LЛ  ћ  SЛ  ћ  ZЛ  ћ  aЛ  ћ  hЛ  ћ  oЛ  ћ  vЛ  ћ  }Л  ћ  „Л  ћ  ‹Л  ћ  ’Л  ћ  ™Л  ћ   Л  ћ  §Л  ћ  ®Л  ћ  µЛ  ћ  јЛ  ћ  ГЛ  ћ  КЛ  ћ  СЛ  ћ  ШЛ  ћ  ЯЛ  ћ  жЛ  ћ  нЛ  ћ  фЛ  ћ  ыЛ  ћ  М  ћ  	М  ћ  М  ћ  М  ћ  М  ћ  %М  ћ  ,М  ћ  3М  ћ  :М  ћ  AМ  ћ  HМ  ћ  OМ  ћ  VМ  ћ  ]М  ћ  dМ  ћ  kМ  ћ  rМ  ћ  yМ  ћ  ЂМ  ћ  ‡М  ћ  ЋМ  ћ  •М  ћ  њМ  ћ  ЈМ  ћ  ЄМ  ћ  ±М  ћ  ёМ  ћ  їМ  ћ  ЖМ  ћ  НМ  ћ  ФМ  ћ  ЫМ  ћ  вМ  ћ  йМ  ћ  рМ  ћ  чМ  ћ  юМ  ћ  Н  ћ  Н  ћ  Н  ћ  Н  ћ  !Н  ћ  (Н  ћ  /Н  ћ  6Н  ћ  =Н  ћ  DН  ћ  KН  ћ  RН  ћ  YН  ћ  `Н  ћ  gН  ћ  nН  ћ  uН  ћ  |Н  ћ  ѓН  ћ  ЉН  ћ  ‘Н  ћ  Н  ћ  џН  ћ  ¦Н  ћ  ­Н  ћ  ґН  ћ  »Н  ћ  ВН  ћ  ЙН  ћ  РН  ћ  ЧН  ћ  ЮН  ћ  еН  ћ  мН  ћ  уН  ћ  ъН  ћ  О  ћ  О  ћ  О  ћ  О  ћ  О  ћ  $О  ћ  +О  ћ  2О  ћ  9О  ћ  @О  ћ  GО  ћ  NО  ћ  UО  ћ  \О  ћ  cО  ћ  jО  ћ  qО  ћ  xО  ћ  О  ћ  †О  ћ  ЌО  ћ  ”О  ћ  ›О  ћ  ўО  ћ  ©О  ћ  °О  ћ  ·О  ћ  ѕО  ћ  ЕО  ћ  МО  ћ  УО  ћ  ЪО  ћ  бО  ћ  иО  ћ  пО  ћ  цО  ћ  эО  ћ  П  ћ  П  ћ  П  ћ  П  ћ   П  ћ  'П  ћ  .П  ћ  5П  ћ  <П  ћ  CП  ћ  JП  ћ  QП  ћ  XП  ћ  _П  ћ  fП  ћ  mП  ћ  tП  ћ  {П  ћ  ‚П  ћ  ‰П  ћ  ђП  ћ  —П  ћ  ћП  ћ  ҐП  ћ  ¬П  ћ  іП  ћ  єП  ћ  БП  ћ  ИП  ћ  ПП  ћ  ЦП  ћ  ЭП  ћ  дП  ћ  лП  ћ  тП  ћ  щП  ћ   Р  ћ  Р  ћ  Р  ћ  Р  ћ  Р  ћ  #Р  ћ  *Р  ћ  1Р  ћ  8Р  ћ  ?Р  ћ  FР  ћ  MР  ћ  TР  ћ  [Р  ћ  bР  ћ  iР  ћ  pР  ћ  wР  ћ  ~Р  ћ  …Р  ћ  ЊР  ћ  “Р  ћ  љР  ћ  ЎР  ћ  ЁР  ћ  ЇР  ћ  ¶Р  ћ  ЅР  ћ  ДР  ћ  ЛР  ћ  ТР  ћ  ЩР  ћ  аР  ћ  зР  ћ  оР  ћ  хР  ћ  ьР  ћ  С  ћ  
С  ћ  С  ћ  С  ћ  С  ћ  &С  ћ  -С  ћ  4С  ћ  ;С  ћ  BС  ћ  IС  ћ  PС  ћ  WС  ћ  ^С  ћ  eС  ћ  lС  ћ  sС  ћ  zС  ћ  ЃС  ћ  €С  ћ  ЏС  ћ  –С  ћ  ќС  ћ  ¤С  ћ  «С  ћ  ІС  ћ  №С  ћ  АС  ћ  ЗС  ћ  ОС  ћ  ХС  ћ  ЬС  ћ  гС  ћ  кС  ћ  сС  ћ  шС  ћ  яС  ћ  Т  ћ  
Т  ћ  Т  ћ  Т  ћ  "Т  ћ  )Т  ћ  0Т  ћ  7Т  ћ  >Т  ћ  EТ  ћ  LТ  ћ  SТ  ћ  ZТ  ћ  aТ  ћ  hТ  ћ  oТ  ћ  vТ  ћ  }Т  ћ  „Т  ћ  ‹Т  ћ  ’Т  ћ  ™Т  ћ   Т  ћ  §Т  ћ  ®Т  ћ  µТ  ћ  јТ  ћ  ГТ  ћ  КТ  ћ  СТ  ћ  ШТ  ћ  ЯТ  ћ  жТ  ћ  нТ  ћ  фТ  ћ  ыТ  ћ  У  ћ  	У  ћ  У  ћ  У  ћ  У  ћ  %У  ћ  ,У  ћ  3У  ћ  :У  ћ  AУ  ћ  HУ  ћ  OУ  ћ  VУ  ћ  ]У  ћ  dУ  ћ  kУ  ћ  rУ  ћ  yУ  ћ  ЂУ  ћ  ‡У  ћ  ЋУ  ћ  •У  ћ  њУ  ћ  ЈУ  ћ  ЄУ  ћ  ±У  ћ  ёУ  ћ  їУ  ћ  ЖУ  ћ  НУ  ћ  ФУ  ћ  ЫУ  ћ  вУ  ћ  йУ  ћ  рУ  ћ  чУ  ћ  юУ  ћ  Ф  ћ  Ф  ћ  Ф  ћ  Ф  ћ  !Ф  ћ  (Ф  ћ  /Ф  ћ  6Ф  ћ  =Ф  ћ  DФ  ћ  KФ  ћ  RФ  ћ  YФ  ћ  `Ф  ћ  gФ  ћ  nФ  ћ  uФ  ћ  |Ф  ћ  ѓФ  ћ  ЉФ  ћ  ‘Ф  ћ  Ф  ћ  џФ  ћ  ¦Ф  ћ  ­Ф  ћ  ґФ  ћ  »Ф  ћ  ВФ  ћ  ЙФ  ћ  РФ  ћ  ЧФ  ћ  ЮФ  ћ  еФ  ћ  мФ  ћ  уФ  ћ  ъФ  ћ  Х  ћ  Х  ћ  Х  ћ  Х  ћ  Х  ћ  $Х  ћ  +Х  ћ  2Х  ћ  9Х  ћ  @Х  ћ  GХ  ћ  NХ  ћ  UХ  ћ  \Х  ћ  cХ  ћ  jХ  ћ  qХ  ћ  xХ  ћ  Х  ћ  †Х  ћ  ЌХ  ћ  ”Х  ћ  ›Х  ћ  ўХ  ћ  ©Х  ћ  °Х  ћ  ·Х  ћ  ѕХ  ћ  ЕХ  ћ  МХ  ћ  УХ  ћ  ЪХ  ћ  бХ  ћ  иХ  ћ  пХ  ћ  цХ  ћ  эХ  ћ  Ц  ћ  Ц  ћ  Ц  ћ  Ц  ћ   Ц  ћ  'Ц  ћ  .Ц  ћ  5Ц  ћ  <Ц  ћ  CЦ  ћ  JЦ  ћ  QЦ  ћ  XЦ  ћ  _Ц  ћ  fЦ  ћ  mЦ  ћ  tЦ  ћ  {Ц  ћ  ‚Ц  ћ  ‰Ц  ћ  ђЦ  ћ  —Ц  ћ  ћЦ  ћ  ҐЦ  ћ  ¬Ц  ћ  іЦ  ћ  єЦ  ћ  БЦ  ћ  ИЦ  ћ  ПЦ  ћ  ЦЦ  ћ  ЭЦ  ћ  дЦ  ћ  лЦ  ћ  тЦ  ћ  щЦ  ћ   Ч  ћ  Ч  ћ  Ч  ћ  Ч  ћ  Ч  ћ  #Ч  ћ  *Ч  ћ  1Ч  ћ  8Ч  ћ  ?Ч  ћ  FЧ  ћ  MЧ  ћ  TЧ  ћ  [Ч  ћ  bЧ  ћ  iЧ  ћ  pЧ  ћ  wЧ  ћ  ~Ч  ћ  …Ч  ћ  ЊЧ  ћ  “Ч  ћ  љЧ  ћ  ЎЧ  ћ  ЁЧ  ћ  ЇЧ  ћ  ¶Ч  ћ  ЅЧ  ћ  ДЧ  ћ  ЛЧ  ћ  ТЧ  ћ  ЩЧ  ћ  аЧ  ћ  зЧ  ћ  оЧ  ћ  хЧ  ћ  ьЧ  ћ  Ш  ћ  
Ш  ћ  Ш  ћ  Ш  ћ  Ш  ћ  &Ш  ћ  -Ш  ћ  4Ш  ћ  ;Ш  ћ  BШ  ћ  IШ  ћ  PШ  ћ  WШ  ћ  ^Ш  ћ  eШ  ћ  lШ  ћ  sШ  ћ  zШ  ћ  ЃШ  ћ  €Ш  ћ  ЏШ  ћ  –Ш  ћ  ќШ  ћ  ¤Ш  ћ  «Ш  ћ  ІШ  ћ  №Ш  ћ  АШ  ћ  ЗШ  ћ  ОШ  ћ  ХШ  ћ  ЬШ  ћ  гШ  ћ  кШ  ћ  сШ  ћ  шШ  ћ  яШ  ћ  Щ  ћ  
Щ  ћ  Щ  ћ  Щ  ћ  "Щ  ћ  )Щ  ћ  0Щ  ћ  7Щ  ћ  >Щ  ћ  EЩ  ћ  LЩ  ћ  SЩ  ћ  ZЩ  ћ  aЩ  ћ  hЩ  ћ  oЩ  ћ  vЩ  ћ  }Щ  ћ  „Щ  ћ  ‹Щ  ћ  ’Щ  ћ  ™Щ  ћ   Щ  ћ  §Щ  ћ  ®Щ  ћ  µЩ  ћ  јЩ  ћ  ГЩ  ћ  КЩ  ћ  СЩ  ћ  ШЩ  ћ  ЯЩ  ћ  жЩ  ћ  нЩ  ћ  фЩ  ћ  ыЩ  ћ  Ъ  ћ  	Ъ  ћ  Ъ  ћ  Ъ  ћ  Ъ  ћ  %Ъ  ћ  ,Ъ  ћ  3Ъ  ћ  :Ъ  ћ  AЪ  ћ  HЪ  ћ  OЪ  ћ  VЪ  ћ  ]Ъ  ћ  dЪ  ћ  kЪ  ћ  rЪ  ћ  yЪ  ћ  ЂЪ  ћ  ‡Ъ  ћ  ЋЪ  ћ  •Ъ  ћ  њЪ  ћ  ЈЪ  ћ  ЄЪ  ћ  ±Ъ  ћ  ёЪ  ћ  їЪ  ћ  ЖЪ  ћ  НЪ  ћ  ФЪ  ћ  ЫЪ  ћ  вЪ  ћ  йЪ  ћ  рЪ  ћ  чЪ  ћ  юЪ  ћ  Ы  ћ  Ы  ћ  Ы  ћ  Ы  ћ  !Ы  ћ  (Ы  ћ  /Ы  ћ  6Ы  ћ  =Ы  ћ  DЫ  ћ  KЫ  ћ  RЫ  ћ  YЫ  ћ  `Ы  ћ  gЫ  ћ  nЫ  ћ  uЫ  ћ  |Ы  ћ  ѓЫ  ћ  ЉЫ  ћ  ‘Ы  ћ  Ы  ћ  џЫ  ћ  ¦Ы  ћ  ­Ы  ћ  ґЫ  ћ  »Ы  ћ  ВЫ  ћ  ЙЫ  ћ  РЫ  ћ  ЧЫ  ћ  ЮЫ  ћ  еЫ  ћ  мЫ  ћ  уЫ  ћ  ъЫ  ћ  Ь  ћ  Ь  ћ  Ь  ћ  Ь  ћ  Ь  ћ  $Ь  ћ  +Ь  ћ  2Ь  ћ  9Ь  ћ  @Ь  ћ  GЬ  ћ  NЬ  ћ  UЬ  ћ  \Ь  ћ  cЬ  ћ  jЬ  ћ  qЬ  ћ  xЬ  ћ  Ь  ћ  †Ь  ћ  ЌЬ  ћ  ”Ь  ћ  ›Ь  ћ  ўЬ  ћ  ©Ь  ћ  °Ь  ћ  ·Ь  ћ  ѕЬ  ћ  ЕЬ  ћ  МЬ  ћ  УЬ  ћ  ЪЬ  ћ  бЬ  ћ  иЬ  ћ  пЬ  ћ  цЬ  ћ  эЬ  ћ  Э  ћ  Э  ћ  Э  ћ  Э  ћ   Э  ћ  'Э  ћ  .Э  ћ  5Э  ћ  <Э  ћ  CЭ  ћ  JЭ  ћ  QЭ  ћ  XЭ  ћ  _Э  ћ  fЭ  ћ  mЭ  ћ  tЭ  ћ  {Э  ћ  ‚Э  ћ  ‰Э  ћ  ђЭ  ћ  —Э  ћ  ћЭ  ћ  ҐЭ  ћ  ¬Э  ћ  іЭ  ћ  єЭ  ћ  БЭ  ћ  ИЭ  ћ  ПЭ  ћ  ЦЭ  ћ  ЭЭ  ћ  дЭ  ћ  лЭ  ћ  тЭ  ћ  щЭ  ћ   Ю  ћ  Ю  ћ  Ю  ћ  Ю  ћ  Ю  ћ  #Ю  ћ  *Ю  ћ  1Ю  ћ  8Ю  ћ  ?Ю  ћ  FЮ  ћ  MЮ  ћ  TЮ  ћ  [Ю  ћ  bЮ  ћ  iЮ  ћ  pЮ  ћ  wЮ  ћ  ~Ю  ћ  …Ю  ћ  ЊЮ  ћ  “Ю  ћ  љЮ  ћ  ЎЮ  ћ  ЁЮ  ћ  ЇЮ  ћ  ¶Ю  ћ  ЅЮ  ћ  ДЮ  ћ  ЛЮ  ћ  ТЮ  ћ  ЩЮ  ћ  аЮ  ћ  зЮ  ћ  оЮ  ћ  хЮ  ћ  ьЮ  ћ  Я  ћ  
Я  ћ  Я  ћ  Я  ћ  Я  ћ  &Я  ћ  -Я  ћ  4Я  ћ  ;Я  ћ  BЯ  ћ  IЯ  ћ  PЯ  ћ  WЯ  ћ  ^Я  ћ  eЯ  ћ  lЯ  ћ  sЯ  ћ  zЯ  ћ  ЃЯ  ћ  €Я  ћ  ЏЯ  ћ  –Я  ћ  ќЯ  ћ  ¤Я  ћ  «Я  ћ  ІЯ  ћ  №Я  ћ  АЯ  ћ  ЗЯ  ћ  ОЯ  ћ  ХЯ  ћ  ЬЯ  ћ  гЯ  ћ  кЯ  ћ  сЯ  ћ  шЯ  ћ  яЯ  ћ  а  ћ  
а  ћ  а  ћ  а  ћ  "а  ћ  )а  ћ  0а  ћ  7а  ћ  >а  ћ  Eа  ћ  Lа  ћ  Sа  ћ  Zа  ћ  aа  ћ  hа  ћ  oа  ћ  vа  ћ  }а  ћ  „а  ћ  ‹а  ћ  ’а  ћ  ™а  ћ   а  ћ  §а  ћ  ®а  ћ  µа  ћ  ја  ћ  Га  ћ  Ка  ћ  Са  ћ  Ша  ћ  Яа  ћ  жа  ћ  на  ћ  фа  ћ  ыа  ћ  б  ћ  	б  ћ  б  ћ  б  ћ  б  ћ  %б  ћ  ,б  ћ  3б  ћ  :б  ћ  Aб  ћ  Hб  ћ  Oб  ћ  Vб  ћ  ]б  ћ  dб  ћ  kб  ћ  rб  ћ  yб  ћ  Ђб  ћ  ‡б  ћ  Ћб  ћ  •б  ћ  њб  ћ  Јб  ћ  Єб  ћ  ±б  ћ  ёб  ћ  їб  ћ  Жб  ћ  Нб  ћ  Фб  ћ  Ыб  ћ  вб  ћ  йб  ћ  рб  ћ  чб  ћ  юб  ћ  в  ћ  в  ћ  в  ћ  в  ћ  !в  ћ  (в  ћ  /в  ћ  6в  ћ  =в  ћ  Dв  ћ  Kв  ћ  Rв  ћ  Yв  ћ  `в  ћ  gв  ћ  nв  ћ  uв  ћ  |в  ћ  ѓв  ћ  Љв  ћ  ‘в  ћ  в  ћ  џв  ћ  ¦в  ћ  ­в  ћ  ґв  ћ  »в  ћ  Вв  ћ  Йв  ћ  Рв  ћ  Чв  ћ  Юв  ћ  ев  ћ  мв  ћ  ув  ћ  ъв  ћ  г  ћ  г  ћ  г  ћ  г  ћ  г  ћ  $г  ћ  +г  ћ  2г  ћ  9г  ћ  @г  ћ  Gг  ћ  Nг  ћ  Uг  ћ  \г  ћ  cг  ћ  jг  ћ  qг  ћ  xг  ћ  г  ћ  †г  ћ  Ќг  ћ  ”г  ћ  ›г  ћ  ўг  ћ  ©г  ћ  °г  ћ  ·г  ћ  ѕг  ћ  Ег  ћ  Мг  ћ  Уг  ћ  Ъг  ћ  бг  ћ  иг  ћ  пг  ћ  цг  ћ  эг  ћ  д  ћ  д  ћ  д  ћ  д  ћ   д  ћ  'д  ћ  .д  ћ  5д  ћ  <д  ћ  Cд  ћ  Jд  ћ  Qд  ћ  Xд  ћ  _д  ћ  fд  ћ  mд  ћ  tд  ћ  {д  ћ  ‚д  ћ  ‰д  ћ  ђд  ћ  —д  ћ  ћд  ћ  Ґд  ћ  ¬д  ћ  ід  ћ  єд  ћ  Бд  ћ  Ид  ћ  Пд  ћ  Цд  ћ  Эд  ћ  дд  ћ  лд  ћ  тд  ћ  щд  ћ   е  ћ  е  ћ  е  ћ  е  ћ  е  ћ  #е  ћ  *е  ћ  1е  ћ  8е  ћ  ?е  ћ  Fе  ћ  Mе  ћ  Tе  ћ  [е  ћ  bе  ћ  iе  ћ  pе  ћ  wе  ћ  ~е  ћ  …е  ћ  Ње  ћ  “е  ћ  ље  ћ  Ўе  ћ  Ёе  ћ  Їе  ћ  ¶е  ћ  Ѕе  ћ  Де  ћ  Ле  ћ  Те  ћ  Ще  ћ  ае  ћ  зе  ћ  ое  ћ  хе  ћ  ье  ћ  ж  ћ  
ж  ћ  ж  ћ  ж  ћ  ж  ћ  &ж  ћ  -ж  ћ  4ж  ћ  ;ж  ћ  Bж  ћ  Iж  ћ  Pж  ћ  Wж  ћ  ^ж  ћ  eж  ћ  lж  ћ  sж  ћ  zж  ћ  Ѓж  ћ  €ж  ћ  Џж  ћ  –ж  ћ  ќж  ћ  ¤ж  ћ  «ж  ћ  Іж  ћ  №ж  ћ  Аж  ћ  Зж  ћ  Ож  ћ  Хж  ћ  Ьж  ћ  гж  ћ  кж  ћ  сж  ћ  шж  ћ  яж  ћ  з  ћ  
з  ћ  з  ћ  з  ћ  "з  ћ  )з  ћ  0з  ћ  7з  ћ  >з  ћ  Eз  ћ  Lз  ћ  Sз  ћ  Zз  ћ  aз  ћ  hз  ћ  oз  ћ  vз  ћ  }з  ћ  „з  ћ  ‹з  ћ  ’з  ћ  ™з  ћ   з  ћ  §з  ћ  ®з  ћ  µз  ћ  јз  ћ  Гз  ћ  Кз  ћ  Сз  ћ  Шз  ћ  Яз  ћ  жз  ћ  нз  ћ  фз  ћ  ыз  ћ  и  ћ  	и  ћ  и  ћ  и  ћ  и  ћ  %и  ћ  ,и  ћ  3и  ћ  :и  ћ  Aи  ћ  Hи  ћ  Oи  ћ  Vи  ћ  ]и  ћ  dи  ћ  kи  ћ  rи  ћ  yи  ћ  Ђи  ћ  ‡и  ћ  Ћи  ћ  •и  ћ  њи  ћ  Ји  ћ  Єи  ћ  ±и  ћ  ёи  ћ  їи  ћ  Жи  ћ  Ни  ћ  Фи  ћ  Ыи  ћ  ви  ћ  йи  ћ  ри  ћ  чи  ћ  юи  ћ  й  ћ  й  ћ  й  ћ  й  ћ  !й  ћ  (й  ћ  /й  ћ  6й  ћ  =й  ћ  Dй  ћ  Kй  ћ  Rй  ћ  Yй  ћ  `й  ћ  gй  ћ  nй  ћ  uй  ћ  |й  ћ  ѓй  ћ  Љй  ћ  ‘й  ћ  й  ћ  џй  ћ  ¦й  ћ  ­й  ћ  ґй  ћ  »й  ћ  Вй  ћ  Йй  ћ  Рй  ћ  Чй  ћ  Юй  ћ  ей  ћ  мй  ћ  уй  ћ  ъй  ћ  к  ћ  к  ћ  к  ћ  к  ћ  к  ћ  $к  ћ  +к  ћ  2к  ћ  9к  ћ  @к  ћ  Gк  ћ  Nк  ћ  Uк  ћ  \к  ћ  cк  ћ  jк  ћ  qк  ћ  xк  ћ  к  ћ  †к  ћ  Ќк  ћ  ”к  ћ  ›к  ћ  ўк  ћ  ©к  ћ  °к  ћ  ·к  ћ  ѕк  ћ  Ек  ћ  Мк  ћ  Ук  ћ  Ък  ћ  бк  ћ  ик  ћ  пк  ћ  цк  ћ  эк  ћ  л  ћ  л  ћ  л  ћ  л  ћ   л  ћ  'л  ћ  .л  ћ  5л  ћ  <л  ћ  Cл  ћ  Jл  ћ  Qл  ћ  Xл  ћ  _л  ћ  fл  ћ  mл  ћ  tл  ћ  {л  ћ  ‚л  ћ  ‰л  ћ  ђл  ћ  —л  ћ  ћл  ћ  Ґл  ћ  ¬л  ћ  іл  ћ  єл  ћ  Бл  ћ  Ил  ћ  Пл  ћ  Цл  ћ  Эл  ћ  дл  ћ  лл  ћ  тл  ћ  щл  ћ   м  ћ  м  ћ  м  ћ  м  ћ  м  ћ  #м  ћ  *м  ћ  1м  ћ  8м  ћ  ?м  ћ  Fм  ћ  Mм  ћ  Tм  ћ  [м  ћ  bм  ћ  iм  ћ  pм  ћ  wм  ћ  ~м  ћ  …м  ћ  Њм  ћ  “м  ћ  љм  ћ  Ўм  ћ  Ём  ћ  Їм  ћ  ¶м  ћ  Ѕм  ћ  Дм  ћ  Лм  ћ  Тм  ћ  Щм  ћ  ам  ћ  зм  ћ  ом  ћ  хм  ћ  ьм  ћ  н  ћ  
н  ћ  н  ћ  н  ћ  н  ћ  &н  ћ  -н  ћ  4н  ћ  ;н  ћ  Bн  ћ  Iн  ћ  Pн  ћ  Wн  ћ  ^н  ћ  eн  ћ  lн  ћ  sн  ћ  zн  ћ  Ѓн  ћ  €н  ћ  Џн  ћ  –н  ћ  ќн  ћ  ¤н  ћ  «н  ћ  Ін  ћ  №н  ћ  Ан  ћ  Зн  ћ  Он  ћ  Хн  ћ  Ьн  ћ  гн  ћ  кн  ћ  сн  ћ  шн  ћ  ян  ћ  о  ћ  
о  ћ  о  ћ  о  ћ  "о  ћ  )о  ћ  0о  ћ  7о  ћ  >о  ћ  Eо  ћ  Lо  ћ  Sо  ћ  Zо  ћ  aо  ћ  hо  ћ  oо  ћ  vо  ћ  }о  ћ  „о  ћ  ‹о  ћ  ’о  ћ  ™о  ћ   о  ћ  §о  ћ  ®о  ћ  µо  ћ  јо  ћ  Го  ћ  Ко  ћ  Со  ћ  Шо  ћ  Яо  ћ  жо  ћ  но  ћ  фо  ћ  ыо  ћ  п  ћ  	п  ћ  п  ћ  п  ћ  п  ћ  %п  ћ  ,п  ћ  3п  ћ  :п  ћ  Aп  ћ  Hп  ћ  Oп  ћ  Vп  ћ  ]п  ћ  dп  ћ  kп  ћ  rп  ћ  yп  ћ  Ђп  ћ  ‡п  ћ  Ћп  ћ  •п  ћ  њп  ћ  Јп  ћ  Єп  ћ  ±п  ћ  ёп  ћ  їп  ћ  Жп  ћ  Нп  ћ  Фп  ћ  Ып  ћ  вп  ћ  йп  ћ  рп  ћ  чп  ћ  юп  ћ  р  ћ  р  ћ  р  ћ  р  ћ  !р  ћ  (р  ћ  /р  ћ  6р  ћ  =р  ћ  Dр  ћ  Kр  ћ  Rр  ћ  Yр  ћ  `р  ћ  gр  ћ  nр  ћ  uр  ћ  |р  ћ  ѓр  ћ  Љр  ћ  ‘р  ћ  р  ћ  џр  ћ  ¦р  ћ  ­р  ћ  ґр  ћ  »р  ћ  Вр  ћ  Йр  ћ  Рр  ћ  Чр  ћ  Юр  ћ  ер  ћ  мр  ћ  ур  ћ  ър  ћ  с  ћ  с  ћ  с  ћ  с  ћ  с  ћ  $с  ћ  +с  ћ  2с  ћ  9с  ћ  @с  ћ  Gс  ћ  Nс  ћ  Uс  ћ  \с  ћ  cс  ћ  jс  ћ  qс  ћ  xс  ћ  с  ћ  †с  ћ  Ќс  ћ  ”с  ћ  ›с  ћ  ўс  ћ  ©с  ћ  °с  ћ  ·с  ћ  ѕс  ћ  Ес  ћ  Мс  ћ  Ус  ћ  Ъс  ћ  бс  ћ  ис  ћ  пс  ћ  цс  ћ  эс  ћ  т  ћ  т  ћ  т  ћ  т  ћ   т  ћ  'т  ћ  .т  ћ  5т  ћ  <т  ћ  Cт  ћ  Jт  ћ  Qт  ћ  Xт  ћ  _т  ћ  fт  ћ  mт  ћ  tт  ћ  {т  ћ  ‚т  ћ  ‰т  ћ  ђт  ћ  —т  ћ  ћт  ћ  Ґт  ћ  ¬т  ћ  іт  ћ  єт  ћ  Бт  ћ  Ит  ћ  Пт  ћ  Цт  ћ  Эт  ћ  дт  ћ  лт  ћ  тт  ћ  щт  ћ   у  ћ  у  ћ  у  ћ  у  ћ  у  ћ  #у  ћ  *у  ћ  1у  ћ  8у  ћ  ?у  ћ  Fу  ћ  Mу  ћ  Tу  ћ  [у  ћ  bу  ћ  iу  ћ  pу  ћ  wу  ћ  ~у  ћ  …у  ћ  Њу  ћ  “у  ћ  љу  ћ  Ўу  ћ  Ёу  ћ  Їу  ћ  ¶у  ћ  Ѕу  ћ  Ду  ћ  Лу  ћ  Ту  ћ  Щу  ћ  ау  ћ  зу  ћ  оу  ћ  ху  ћ  ьу  ћ  ф  ћ  
ф  ћ  ф  ћ  ф  ћ  ф  ћ  &ф  ћ  -ф  ћ  4ф  ћ  ;ф  ћ  Bф  ћ  Iф  ћ  Pф  ћ  Wф  ћ  ^ф  ћ  eф  ћ  lф  ћ  sф  ћ  zф  ћ  Ѓф  ћ  €ф  ћ  Џф  ћ  –ф  ћ  ќф  ћ  ¤ф  ћ  «ф  ћ  Іф  ћ  №ф  ћ  Аф  ћ  Зф  ћ  Оф  ћ  Хф  ћ  Ьф  ћ  гф  ћ  кф  ћ  сф  ћ  шф  ћ  яф  ћ  х  ћ  
х  ћ  х  ћ  х  ћ  "х  ћ  )х  ћ  0х  ћ  7х  ћ  >х  ћ  Eх  ћ  Lх  ћ  Sх  ћ  Zх  ћ  aх  ћ  hх  ћ  oх  ћ  vх  ћ  }х  ћ  „х  ћ  ‹х  ћ  ’х  ћ  ™х  ћ   х  ћ  §х  ћ  ®х  ћ  µх  ћ  јх  ћ  Гх  ћ  Кх  ћ  Сх  ћ  Шх  ћ  Ях  ћ  жх  ћ  нх  ћ  фх  ћ  ых  ћ  ц  ћ  	ц  ћ  ц  ћ  ц  ћ  ц  ћ  %ц  ћ  ,ц  ћ  3ц  ћ  :ц  ћ  Aц  ћ  Hц  ћ  Oц  ћ  Vц  ћ  ]ц  ћ  dц  ћ  kц  ћ  rц  ћ  yц  ћ  Ђц  ћ  ‡ц  ћ  Ћц  ћ  •ц  ћ  њц  ћ  Јц  ћ  Єц  ћ  ±ц  ћ  ёц  ћ  їц  ћ  Жц  ћ  Нц  ћ  Фц  ћ  Ыц  ћ  вц  ћ  йц  ћ  рц  ћ  чц  ћ  юц  ћ  ч  ћ  ч  ћ  ч  ћ  ч  ћ  !ч  ћ  (ч  ћ  /ч  ћ  6ч  ћ  =ч  ћ  Dч  ћ  Kч  ћ  Rч  ћ  Yч  ћ  `ч  ћ  gч  ћ  nч  ћ  uч  ћ  |ч  ћ  ѓч  ћ  Љч  ћ  ‘ч  ћ  ч  ћ  џч  ћ  ¦ч  ћ  ­ч  ћ  ґч  ћ  »ч  ћ  Вч  ћ  Йч  ћ  Рч  ћ  Чч  ћ  Юч  ћ  еч  ћ  мч  ћ  уч  ћ  ъч  ћ  ш  ћ  ш  ћ  ш  ћ  ш  ћ  ш  ћ  $ш  ћ  +ш  ћ  2ш  ћ  9ш  ћ  @ш  ћ  Gш  ћ  Nш  ћ  Uш  ћ  \ш  ћ  cш  ћ  jш  ћ  qш  ћ  xш  ћ  ш  ћ  †ш  ћ  Ќш  ћ  ”ш  ћ  ›ш  ћ  ўш  ћ  ©ш  ћ  °ш  ћ  ·ш  ћ  ѕш  ћ  Еш  ћ  Мш  ћ  Уш  ћ  Ъш  ћ  бш  ћ  иш  ћ  пш  ћ  цш  ћ  эш  ћ  щ  ћ  щ  ћ  щ  ћ  щ  ћ   щ  ћ  'щ  ћ  .щ  ћ  5щ  ћ  <щ  ћ  Cщ  ћ  Jщ  ћ  Qщ  ћ  Xщ  ћ  _щ  ћ  fщ  ћ  mщ  ћ  tщ  ћ  {щ  ћ  ‚щ  ћ  ‰щ  ћ  ђщ  ћ  —щ  ћ  ћщ  ћ  Ґщ  ћ  ¬щ  ћ  іщ  ћ  єщ  ћ  Бщ  ћ  Ищ  ћ  Пщ  ћ  Цщ  ћ  Эщ  ћ  дщ  ћ  лщ  ћ  тщ  ћ  щщ  ћ   ъ  ћ  ъ  ћ  ъ  ћ  ъ  ћ  ъ  ћ  #ъ  ћ  *ъ  ћ  1ъ  ћ  8ъ  ћ  ?ъ  ћ  Fъ  ћ  Mъ  ћ  Tъ  ћ  [ъ  ћ  bъ  ћ  iъ  ћ  pъ  ћ  wъ  ћ  ~ъ  ћ  …ъ  ћ  Њъ  ћ  “ъ  ћ  љъ  ћ  Ўъ  ћ  Ёъ  ћ  Їъ  ћ  ¶ъ  ћ  Ѕъ  ћ  Дъ  ћ  Лъ  ћ  Тъ  ћ  Щъ  ћ  аъ  ћ  зъ  ћ  оъ  ћ  хъ  ћ  ьъ  ћ  ы  ћ  
ы  ћ  ы  ћ  ы  ћ  ы  ћ  &ы  ћ  -ы  ћ  4ы  ћ  ;ы  ћ  Bы  ћ  Iы  ћ  Pы  ћ  Wы  ћ  ^ы  ћ  eы  ћ  lы  ћ  sы  ћ  zы  ћ  Ѓы  ћ  €ы  ћ  Џы  ћ  –ы  ћ  ќы  ћ  ¤ы  ћ  «ы  ћ  Іы  ћ  №ы  ћ  Аы  ћ  Зы  ћ  Оы  ћ  Хы  ћ  Ьы  ћ  гы  ћ  кы  ћ  сы  ћ  шы  ћ  яы  ћ  ь  ћ  
ь  ћ  ь  ћ  ь  ћ  "ь  ћ  )ь  ћ  0ь  ћ  7ь  ћ  >ь  ћ  Eь  ћ  Lь  ћ  Sь  ћ  Zь  ћ  aь  ћ  hь  ћ  oь  ћ  vь  ћ  }ь  ћ  „ь  ћ  ‹ь  ћ  ’ь  ћ  ™ь  ћ   ь  ћ  §ь  ћ  ®ь  ћ  µь  ћ  јь  ћ  Гь  ћ  Кь  ћ  Сь  ћ  Шь  ћ  Яь  ћ  жь  ћ  нь  ћ  фь  ћ  ыь  ћ  э  ћ  	э  ћ  э  ћ  э  ћ  э  ћ  %э  ћ  ,э  ћ  3э  ћ  :э  ћ  Aэ  ћ  Hэ  ћ  Oэ  ћ  Vэ  ћ  ]э  ћ  dэ  ћ  kэ  ћ  rэ  ћ  yэ  ћ  Ђэ  ћ  ‡э  ћ  Ћэ  ћ  •э  ћ  њэ  ћ  Јэ  ћ  Єэ  ћ  ±э  ћ  ёэ  ћ  їэ  ћ  Жэ  ћ  Нэ  ћ  Фэ  ћ  Ыэ  ћ  вэ  ћ  йэ  ћ  рэ  ћ  чэ  ћ  юэ  ћ  ю  ћ  ю  ћ  ю  ћ  ю  ћ  !ю  ћ  (ю  ћ  /ю  ћ  6ю  ћ  =ю  ћ  Dю  ћ  Kю  ћ  Rю  ћ  Yю  ћ  `ю  ћ  gю  ћ  nю  ћ  uю  ћ  |ю  ћ  ѓю  ћ  Љю  ћ  ‘ю  ћ  ю  ћ  џю  ћ  ¦ю  ћ  ­ю  ћ  ґю  ћ  »ю  ћ  Вю  ћ  Йю  ћ  Рю  ћ  Чю  ћ  Юю  ћ  ею  ћ  мю  ћ  ую  ћ  ъю  ћ  я  ћ  я  ћ  я  ћ  я  ћ  я  ћ  $я  ћ  +я  ћ  2я  ћ  9я  ћ  @я  ћ  Gя  ћ  Nя  ћ  Uя  ћ  \я  ћ  cя  ћ  jя  ћ  qя  ћ  xя  ћ  я  ћ  †я  ћ  Ќя  ћ  ”я  ћ  ›я  ћ  ўя  ћ  ©я  ћ  °я  ћ  ·я  ћ  ѕя  ћ  Ея  ћ  Мя  ћ  Уя  ћ  Ъя  ћ  бя  ћ  ия  ћ  пя  ћ  ця  ћ  эя  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ    ћ   ћ   ћ   ћ   ћ  # ћ  * ћ  1 ћ  8 ћ  ? ћ  F ћ  M ћ  T ћ  [ ћ  b ћ  i ћ  p ћ  w ћ  ~ ћ  … ћ  Њ ћ  “ ћ  љ ћ  Ў ћ  Ё ћ  Ї ћ  ¶ ћ  Ѕ ћ  Д ћ  Л ћ  Т ћ  Щ ћ  а ћ  з ћ  о ћ  х ћ  ь ћ   ћ  
 ћ   ћ   ћ   ћ  & ћ  - ћ  4 ћ  ; ћ  B ћ  I ћ  P ћ  W ћ  ^ ћ  e ћ  l ћ  s ћ  z ћ  Ѓ ћ  € ћ  Џ ћ  – ћ  ќ ћ  ¤ ћ  « ћ  І ћ  № ћ  А ћ  З ћ  О ћ  Х ћ  Ь ћ  г ћ  к ћ  с ћ  ш ћ  я ћ   ћ  
 ћ   ћ   ћ  " ћ  ) ћ  0 ћ  7 ћ  > ћ  E ћ  L ћ  S ћ  Z ћ  a ћ  h ћ  o ћ  v ћ  } ћ  „ ћ  ‹ ћ  ’ ћ  ™ ћ    ћ  § ћ  ® ћ  µ ћ  ј ћ  Г ћ  К ћ  С ћ  Ш ћ  Я ћ  ж ћ  н ћ  ф ћ  ы ћ   ћ  	 ћ   ћ   ћ   ћ  % ћ  , ћ  3 ћ  : ћ  A ћ  H ћ  O ћ  V ћ  ] ћ  d ћ  k ћ  r ћ  y ћ  Ђ ћ  ‡ ћ  Ћ ћ  • ћ  њ ћ  Ј ћ  Є ћ  ± ћ  ё ћ  ї ћ  Ж ћ  Н ћ  Ф ћ  Ы ћ  в ћ  й ћ  р ћ  ч ћ  ю ћ   ћ   ћ   ћ   ћ  ! ћ  ( ћ  / ћ  6 ћ  = ћ  D ћ  K ћ  R ћ  Y ћ  ` ћ  g ћ  n ћ  u ћ  | ћ  ѓ ћ  Љ ћ  ‘ ћ   ћ  џ ћ  ¦ ћ  ­ ћ  ґ ћ  » ћ  В ћ  Й ћ  Р ћ  Ч ћ  Ю ћ  е ћ  м ћ  у ћ  ъ ћ   ћ   ћ   ћ   ћ   ћ  $ ћ  + ћ  2 ћ  9 ћ  @ ћ  G ћ  N ћ  U ћ  \ ћ  c ћ  j ћ  q ћ  x ћ   ћ  † ћ  Ќ ћ  ” ћ  › ћ  ў ћ  © ћ  ° ћ  · ћ  ѕ ћ  Е ћ  М ћ  У ћ  Ъ ћ  б ћ  и ћ  п ћ  ц ћ  э ћ   ћ   ћ   ћ   ћ    ћ  ' ћ  . ћ  5 ћ  < ћ  C ћ  J ћ  Q ћ  X ћ  _ ћ  f ћ  m ћ  t ћ  { ћ  ‚ ћ  ‰ ћ  ђ ћ  — ћ  ћ ћ  Ґ ћ  ¬ ћ  і ћ  є ћ  Б ћ  И ћ  П ћ  Ц ћ  Э ћ  д ћ  л ћ  т ћ  щ ћ    ћ   ћ   ћ   ћ   ћ  # ћ  * ћ  1 ћ  8 ћ  ? ћ  F ћ  M ћ  T ћ  [ ћ  b ћ  i ћ  p ћ  w ћ  ~ ћ  … ћ  Њ ћ  “ ћ  љ ћ  Ў ћ  Ё ћ  Ї ћ  ¶ ћ  Ѕ ћ  Д ћ  Л ћ  Т ћ  Щ ћ  а ћ  з ћ  о ћ  х ћ  ь ћ  	 ћ  
	 ћ  	 ћ  	 ћ  	 ћ  &	 ћ  -	 ћ  4	 ћ  ;	 ћ  B	 ћ  I	 ћ  P	 ћ  W	 ћ  ^	 ћ  e	 ћ  l	 ћ  s	 ћ  z	 ћ  Ѓ	 ћ  €	 ћ  Џ	 ћ  –	 ћ  ќ	 ћ  ¤	 ћ  «	 ћ  І	 ћ  №	 ћ  А	 ћ  З	 ћ  О	 ћ  Х	 ћ  Ь	 ћ  г	 ћ  к	 ћ  с	 ћ  ш	 ћ  я	 ћ  
 ћ  
 ћ  
 ћ  
 ћ  "
 ћ  )
 ћ  0
 ћ  7
 ћ  >
 ћ  E
 ћ  L
 ћ  S
 ћ  Z
 ћ  a
 ћ  h
 ћ  o
 ћ  v
 ћ  }
 ћ  „
 ћ  ‹
 ћ  ’
 ћ  ™
 ћ   
 ћ  §
 ћ  ®
 ћ  µ
 ћ  ј
 ћ  Г
 ћ  К
 ћ  С
 ћ  Ш
 ћ  Я
 ћ  ж
 ћ  н
 ћ  ф
 ћ  ы
 ћ   ћ  	 ћ   ћ   ћ   ћ  % ћ  , ћ  3 ћ  : ћ  A ћ  H ћ  O ћ  V ћ  ] ћ  d ћ  k ћ  r ћ  y ћ  Ђ ћ  ‡ ћ  Ћ ћ  • ћ  њ ћ  Ј ћ  Є ћ  ± ћ  ё ћ  ї ћ  Ж ћ  Н ћ  Ф ћ  Ы ћ  в ћ  й ћ  р ћ  ч ћ  ю ћ   ћ   ћ   ћ   ћ  ! ћ  ( ћ  / ћ  6 ћ  = ћ  D ћ  K ћ  R ћ  Y ћ  ` ћ  g ћ  n ћ  u ћ  | ћ  ѓ ћ  Љ ћ  ‘ ћ   ћ  џ ћ  ¦ ћ  ­ ћ  ґ ћ  » ћ  В ћ  Й ћ  Р ћ  Ч ћ  Ю ћ  е ћ  м ћ  у ћ  ъ ћ  
 ћ  
 ћ  
 ћ  
 ћ  
 ћ  $
 ћ  +
 ћ  2
 ћ  9
 ћ  @
 ћ  G
 ћ  N
 ћ  U
 ћ  \
 ћ  c
 ћ  j
 ћ  q
 ћ  x
 ћ  
 ћ  †
 ћ  Ќ
 ћ  ”
 ћ  ›
 ћ  ў
 ћ  ©
 ћ  °
 ћ  ·
 ћ  ѕ
 ћ  Е
 ћ  М
 ћ  У
 ћ  Ъ
 ћ  б
 ћ  и
 ћ  п
 ћ  ц
 ћ  э
 ћ   ћ   ћ   ћ   ћ    ћ  ' ћ  . ћ  5 ћ  < ћ  C ћ  J ћ  Q ћ  X ћ  _ ћ  f ћ  m ћ  t ћ  { ћ  ‚ ћ  ‰ ћ  ђ ћ  — ћ  ћ ћ  Ґ ћ  ¬ ћ  і ћ  є ћ  Б ћ  И ћ  П ћ  Ц ћ  Э ћ  д ћ  л ћ  т ћ  щ ћ    ћ   ћ   ћ   ћ   ћ  # ћ  * ћ  1 ћ  8 ћ  ? ћ  F ћ  M ћ  T ћ  [ ћ  b ћ  i ћ  p ћ  w ћ  ~ ћ  … ћ  Њ ћ  “ ћ  љ ћ  Ў ћ  Ё ћ  Ї ћ  ¶ ћ  Ѕ ћ  Д ћ  Л ћ  Т ћ  Щ ћ  а ћ  з ћ  о ћ  х ћ  ь ћ   ћ  
 ћ   ћ   ћ   ћ  & ћ  - ћ  4 ћ  ; ћ  B ћ  I ћ  P ћ  W ћ  ^ ћ  e ћ  l ћ  s ћ  z ћ  Ѓ ћ  € ћ  Џ ћ  – ћ  ќ ћ  ¤ ћ  « ћ  І ћ  № ћ  А ћ  З ћ  О ћ  Х ћ  Ь ћ  г ћ  к ћ  с ћ  ш ћ  я ћ   ћ  
 ћ   ћ   ћ  " ћ  ) ћ  0 ћ  7 ћ  > ћ  E ћ  L ћ  S ћ  Z ћ  a ћ  h ћ  o ћ  v ћ  } ћ  „ ћ  ‹ ћ  ’ ћ  ™ ћ    ћ  § ћ  ® ћ  µ ћ  ј ћ  Г ћ  К ћ  С ћ  Ш ћ  Я ћ  ж ћ  н ћ  ф ћ  ы ћ   ћ  	 ћ   ћ   ћ   ћ  % ћ  , ћ  3 ћ  : ћ  A ћ  H ћ  O ћ  V ћ  ] ћ  d ћ  k ћ  r ћ  y ћ  Ђ ћ  ‡ ћ  Ћ ћ  • ћ  њ ћ  Ј ћ  Є ћ  ± ћ  ё ћ  ї ћ  Ж ћ  Н ћ  Ф ћ  Ы ћ  в ћ  й ћ  р ћ  ч ћ  ю ћ   ћ   ћ   ћ   ћ  ! ћ  ( ћ  / ћ  6 ћ  = ћ  D ћ  K ћ  R ћ  Y ћ  ` ћ  g ћ  n ћ  u ћ  | ћ  ѓ ћ  Љ ћ  ‘ ћ   ћ  џ ћ  ¦ ћ  ­ ћ  ґ ћ  » ћ  В ћ  Й ћ  Р ћ  Ч ћ  Ю ћ  е ћ  м ћ  у ћ  ъ ћ   ћ   ћ   ћ   ћ   ћ  $ ћ  + ћ  2 ћ  9 ћ  @ ћ  G ћ  N ћ  U ћ  \ ћ  c ћ  j ћ  q ћ  x ћ   ћ  † ћ  Ќ ћ  ” ћ  › ћ  ў ћ  © ћ  ° ћ  · ћ  ѕ ћ  Е ћ  М ћ  У ћ  Ъ ћ  б ћ  и ћ  п ћ  ц ћ  э ћ   ћ   ћ   ћ   ћ    ћ  ' ћ  . ћ  5 ћ  < ћ  C ћ  J ћ  Q ћ  X ћ  _ ћ  f ћ  m ћ  t ћ  { ћ  ‚ ћ  ‰ ћ  ђ ћ  — ћ  ћ ћ  Ґ ћ  ¬ ћ  і ћ  є ћ  Б ћ  И ћ  П ћ  Ц ћ  Э ћ  д ћ  л ћ  т ћ  щ ћ    ћ   ћ   ћ   ћ   ћ  # ћ  * ћ  1 ћ  8 ћ  ? ћ  F ћ  M ћ  T ћ  [ ћ  b ћ  i ћ  p ћ  w ћ  ~ ћ  … ћ  Њ ћ  “ ћ  љ ћ  Ў ћ  Ё ћ  Ї ћ  ¶ ћ  Ѕ ћ  Д ћ  Л ћ  Т ћ  Щ ћ  а ћ  з ћ  о ћ  х ћ  ь ћ   ћ  
 ћ   ћ   ћ   ћ  & ћ  - ћ  4 ћ  ; ћ  B ћ  I ћ  P ћ  W ћ  ^ ћ  e ћ  l ћ  s ћ  z ћ  Ѓ ћ  € ћ  Џ ћ  – ћ  ќ ћ  ¤ ћ  « ћ  І ћ  № ћ  А ћ  З ћ  О ћ  Х ћ  Ь ћ  г ћ  к ћ  с ћ  ш ћ  я ћ   ћ  
 ћ   ћ   ћ  " ћ  ) ћ  0 ћ  7 ћ  > ћ  E ћ  L ћ  S ћ  Z ћ  a ћ  h ћ  o ћ  v ћ  } ћ  „ ћ  ‹ ћ  ’ ћ  ™ ћ    ћ  § ћ  ® ћ  µ ћ  ј ћ  Г ћ  К ћ  С ћ  Ш ћ  Я ћ  ж ћ  н ћ  ф ћ  ы ћ   ћ  	 ћ   ћ   ћ   ћ  % ћ  , ћ  3 ћ  : ћ  A ћ  H ћ  O ћ  V ћ  ] ћ  d ћ  k ћ  r ћ  y ћ  Ђ ћ  ‡ ћ  Ћ ћ  • ћ  њ ћ  Ј ћ  Є ћ  ± ћ  ё ћ  ї ћ  Ж ћ  Н ћ  Ф ћ  Ы ћ  в ћ  й ћ  р ћ  ч ћ  ю ћ   ћ   ћ   ћ   ћ  ! ћ  ( ћ  / ћ  6 ћ  = ћ  D ћ  K ћ  R ћ  Y ћ  ` ћ  g ћ  n ћ  u ћ  | ћ  ѓ ћ  Љ ћ  ‘ ћ   ћ  џ ћ  ¦ ћ  ­ ћ  ґ ћ  » ћ  В ћ  Й ћ  Р ћ  Ч ћ  Ю ћ  е ћ  м ћ  у ћ  ъ ћ   ћ   ћ   ћ   ћ   ћ  $ ћ  + ћ  2 ћ  9 ћ  @ ћ  G ћ  N ћ  U ћ  \ ћ  c ћ  j ћ  q ћ  x ћ   ћ  † ћ  Ќ ћ  ” ћ  › ћ  ў ћ  © ћ  ° ћ  · ћ  ѕ ћ  Е ћ  М ћ  У ћ  Ъ ћ  б ћ  и ћ  п ћ  ц ћ  э ћ   ћ   ћ   ћ   ћ    ћ  ' ћ  . ћ  5 ћ  < ћ  C ћ  J ћ  Q ћ  X ћ  _ ћ  f ћ  m ћ  t ћ  { ћ  ‚ ћ  ‰ ћ  ђ ћ  — ћ  ћ ћ  Ґ ћ  ¬ ћ  і ћ  є ћ  Б ћ  И ћ  П ћ  Ц ћ  Э ћ  д ћ  л ћ  т ћ  щ ћ    ћ   ћ   ћ   ћ   ћ  # ћ  * ћ  1 ћ  8 ћ  ? ћ  F ћ  M ћ  T ћ  [ ћ  b ћ  i ћ  p ћ  w ћ  ~ ћ  … ћ  Њ ћ  “ ћ  љ ћ  Ў ћ  Ё ћ  Ї ћ  ¶ ћ  Ѕ ћ  Д ћ  Л ћ  Т ћ  Щ ћ  а ћ  з ћ  о ћ  х ћ  ь ћ   ћ  
 ћ   ћ   ћ   ћ  & ћ  - ћ  4 ћ  ; ћ  B ћ  I ћ  P ћ  W ћ  ^ ћ  e ћ  l ћ  s ћ  z ћ  Ѓ ћ  € ћ  Џ ћ  – ћ  ќ ћ  ¤ ћ  « ћ  І ћ  № ћ  А ћ  З ћ  О ћ  Х ћ  Ь ћ  г ћ  к ћ  с ћ  ш ћ  я ћ   ћ  
 ћ   ћ   ћ  " ћ  ) ћ  0 ћ  7 ћ  > ћ  E ћ  L ћ  S ћ  Z ћ  a ћ  h ћ  o ћ  v ћ  } ћ  „ ћ  ‹ ћ  ’ ћ  ™ ћ    ћ  § ћ  ® ћ  µ ћ  ј ћ  Г ћ  К ћ  С ћ  Ш ћ  Я ћ  ж ћ  н ћ  ф ћ  ы ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ  ! ћ  ! ћ  ! ћ  ! ћ  !! ћ  (! ћ  /! ћ  6! ћ  =! ћ  D! ћ  K! ћ  R! ћ  Y! ћ  `! ћ  g! ћ  n! ћ  u! ћ  |! ћ  ѓ! ћ  Љ! ћ  ‘! ћ  ! ћ  џ! ћ  ¦! ћ  ­! ћ  ґ! ћ  »! ћ  В! ћ  Й! ћ  Р! ћ  Ч! ћ  Ю! ћ  е! ћ  м! ћ  у! ћ  ъ! ћ  " ћ  " ћ  " ћ  " ћ  " ћ  $" ћ  +" ћ  2" ћ  9" ћ  @" ћ  G" ћ  N" ћ  U" ћ  \" ћ  c" ћ  j" ћ  q" ћ  x" ћ  " ћ  †" ћ  Ќ" ћ  ”" ћ  ›" ћ  ў" ћ  ©" ћ  °" ћ  ·" ћ  ѕ" ћ  Е" ћ  М" ћ  У" ћ  Ъ" ћ  б" ћ  и" ћ  п" ћ  ц" ћ  э" ћ  # ћ  # ћ  # ћ  # ћ   # ћ  '# ћ  .# ћ  5# ћ  <# ћ  C# ћ  J# ћ  Q# ћ  X# ћ  _# ћ  f# ћ  m# ћ  t# ћ  {# ћ  ‚# ћ  ‰# ћ  ђ# ћ  —# ћ  ћ# ћ  Ґ# ћ  ¬# ћ  і# ћ  є# ћ  Б# ћ  И# ћ  П# ћ  Ц# ћ  Э# ћ  д# ћ  л# ћ  т# ћ  щ# ћ   $ ћ  $ ћ  $ ћ  $ ћ  $ ћ  #$ ћ  *$ ћ  1$ ћ  8$ ћ  ?$ ћ  F$ ћ  M$ ћ  T$ ћ  [$ ћ  b$ ћ  i$ ћ  p$ ћ  w$ ћ  ~$ ћ  …$ ћ  Њ$ ћ  “$ ћ  љ$ ћ  Ў$ ћ  Ё$ ћ  Ї$ ћ  ¶$ ћ  Ѕ$ ћ  Д$ ћ  Л$ ћ  Т$ ћ  Щ$ ћ  а$ ћ  з$ ћ  о$ ћ  х$ ћ  ь$ ћ  % ћ  
% ћ  % ћ  % ћ  % ћ  &% ћ  -% ћ  4% ћ  ;% ћ  B% ћ  I% ћ  P% ћ  W% ћ  ^% ћ  e% ћ  l% ћ  s% ћ  z% ћ  Ѓ% ћ  €% ћ  Џ% ћ  –% ћ  ќ% ћ  ¤% ћ  «% ћ  І% ћ  №% ћ  А% ћ  З% ћ  О% ћ  Х% ћ  Ь% ћ  г% ћ  к% ћ  с% ћ  ш% ћ  я% ћ  & ћ  
& ћ  & ћ  & ћ  "& ћ  )& ћ  0& ћ  7& ћ  >& ћ  E& ћ  L& ћ  S& ћ  Z& ћ  a& ћ  h& ћ  o& ћ  v& ћ  }& ћ  „& ћ  ‹& ћ  ’& ћ  ™& ћ   & ћ  §& ћ  ®& ћ  µ& ћ  ј& ћ  Г& ћ  К& ћ  С& ћ  Ш& ћ  Я& ћ  ж& ћ  н& ћ  ф& ћ  ы& ћ  ' ћ  	' ћ  ' ћ  ' ћ  ' ћ  %' ћ  ,' ћ  3' ћ  :' ћ  A' ћ  H' ћ  O' ћ  V' ћ  ]' ћ  d' ћ  k' ћ  r' ћ  y' ћ  Ђ' ћ  ‡' ћ  Ћ' ћ  •' ћ  њ' ћ  Ј' ћ  Є' ћ  ±' ћ  ё' ћ  ї' ћ  Ж' ћ  Н' ћ  Ф' ћ  Ы' ћ  в' ћ  й' ћ  р' ћ  ч' ћ  ю' ћ  ( ћ  ( ћ  ( ћ  ( ћ  !( ћ  (( ћ  /( ћ  6( ћ  =( ћ  D( ћ  K( ћ  R( ћ  Y( ћ  `( ћ  g( ћ  n( ћ  u( ћ  |( ћ  ѓ( ћ  Љ( ћ  ‘( ћ  ( ћ  џ( ћ  ¦( ћ  ­( ћ  ґ( ћ  »( ћ  В( ћ  Й( ћ  Р( ћ  Ч( ћ  Ю( ћ  е( ћ  м( ћ  у( ћ  ъ( ћ  ) ћ  ) ћ  ) ћ  ) ћ  ) ћ  $) ћ  +) ћ  2) ћ  9) ћ  @) ћ  G) ћ  N) ћ  U) ћ  \) ћ  c) ћ  j) ћ  q) ћ  x) ћ  ) ћ  †) ћ  Ќ) ћ  ”) ћ  ›) ћ  ў) ћ  ©) ћ  °) ћ  ·) ћ  ѕ) ћ  Е) ћ  М) ћ  У) ћ  Ъ) ћ  б) ћ  и) ћ  п) ћ  ц) ћ  э) ћ  * ћ  * ћ  * ћ  * ћ   * ћ  '* ћ  .* ћ  5* ћ  <* ћ  C* ћ  J* ћ  Q* ћ  X* ћ  _* ћ  f* ћ  m* ћ  t* ћ  {* ћ  ‚* ћ  ‰* ћ  ђ* ћ  —* ћ  ћ* ћ  Ґ* ћ  ¬* ћ  і* ћ  є* ћ  Б* ћ  И* ћ  П* ћ  Ц* ћ  Э* ћ  д* ћ  л* ћ  т* ћ  щ* ћ   + ћ  + ћ  + ћ  + ћ  + ћ  #+ ћ  *+ ћ  1+ ћ  8+ ћ  ?+ ћ  F+ ћ  M+ ћ  T+ ћ  [+ ћ  b+ ћ  i+ ћ  p+ ћ  w+ ћ  ~+ ћ  …+ ћ  Њ+ ћ  “+ ћ  љ+ ћ  Ў+ ћ  Ё+ ћ  Ї+ ћ  ¶+ ћ  Ѕ+ ћ  Д+ ћ  Л+ ћ  Т+ ћ  Щ+ ћ  а+ ћ  з+ ћ  о+ ћ  х+ ћ  ь+ ћ  , ћ  
, ћ  , ћ  , ћ  , ћ  &, ћ  -, ћ  4, ћ  ;, ћ  B, ћ  I, ћ  P, ћ  W, ћ  ^, ћ  e, ћ  l, ћ  s, ћ  z, ћ  Ѓ, ћ  €, ћ  Џ, ћ  –, ћ  ќ, ћ  ¤, ћ  «, ћ  І, ћ  №, ћ  А, ћ  З, ћ  О, ћ  Х, ћ  Ь, ћ  г, ћ  к, ћ  с, ћ  ш, ћ  я, ћ  - ћ  
- ћ  - ћ  - ћ  "- ћ  )- ћ  0- ћ  7- ћ  >- ћ  E- ћ  L- ћ  S- ћ  Z- ћ  a- ћ  h- ћ  o- ћ  v- ћ  }- ћ  „- ћ  ‹- ћ  ’- ћ  ™- ћ   - ћ  §- ћ  ®- ћ  µ- ћ  ј- ћ  Г- ћ  К- ћ  С- ћ  Ш- ћ  Я- ћ  ж- ћ  н- ћ  ф- ћ  ы- ћ  . ћ  	. ћ  . ћ  . ћ  . ћ  %. ћ  ,. ћ  3. ћ  :. ћ  A. ћ  H. ћ  O. ћ  V. ћ  ]. ћ  d. ћ  k. ћ  r. ћ  y. ћ  Ђ. ћ  ‡. ћ  Ћ. ћ  •. ћ  њ. ћ  Ј. ћ  Є. ћ  ±. ћ  ё. ћ  ї. ћ  Ж. ћ  Н. ћ  Ф. ћ  Ы. ћ  в. ћ  й. ћ  р. ћ  ч. ћ  ю. ћ  / ћ  / ћ  / ћ  / ћ  !/ ћ  (/ ћ  // ћ  6/ ћ  =/ ћ  D/ ћ  K/ ћ  R/ ћ  Y/ ћ  `/ ћ  g/ ћ  n/ ћ  u/ ћ  |/ ћ  ѓ/ ћ  Љ/ ћ  ‘/ ћ  / ћ  џ/ ћ  ¦/ ћ  ­/ ћ  ґ/ ћ  »/ ћ  В/ ћ  Й/ ћ  Р/ ћ  Ч/ ћ  Ю/ ћ  е/ ћ  м/ ћ  у/ ћ  ъ/ ћ  0 ћ  0 ћ  0 ћ  0 ћ  0 ћ  $0 ћ  +0 ћ  20 ћ  90 ћ  @0 ћ  G0 ћ  N0 ћ  U0 ћ  \0 ћ  c0 ћ  j0 ћ  q0 ћ  x0 ћ  0 ћ  †0 ћ  Ќ0 ћ  ”0 ћ  ›0 ћ  ў0 ћ  ©0 ћ  °0 ћ  ·0 ћ  ѕ0 ћ  Е0 ћ  М0 ћ  У0 ћ  Ъ0 ћ  б0 ћ  и0 ћ  п0 ћ  ц0 ћ  э0 ћ  1 ћ  1 ћ  1 ћ  1 ћ   1 ћ  '1 ћ  .1 ћ  51 ћ  <1 ћ  C1 ћ  J1 ћ  Q1 ћ  X1 ћ  _1 ћ  f1 ћ  m1 ћ  t1 ћ  {1 ћ  ‚1 ћ  ‰1 ћ  ђ1 ћ  —1 ћ  ћ1 ћ  Ґ1 ћ  ¬1 ћ  і1 ћ  є1 ћ  Б1 ћ  И1 ћ  П1 ћ  Ц1 ћ  Э1 ћ  д1 ћ  л1 ћ  т1 ћ  щ1 ћ   2 ћ  2 ћ  2 ћ  2 ћ  2 ћ  #2 ћ  *2 ћ  12 ћ  82 ћ  ?2 ћ  F2 ћ  M2 ћ  T2 ћ  [2 ћ  b2 ћ  i2 ћ  p2 ћ  w2 ћ  ~2 ћ  …2 ћ  Њ2 ћ  “2 ћ  љ2 ћ  Ў2 ћ  Ё2 ћ  Ї2 ћ  ¶2 ћ  Ѕ2 ћ  Д2 ћ  Л2 ћ  Т2 ћ  Щ2 ћ  а2 ћ  з2 ћ  о2 ћ  х2 ћ  ь2 ћ  3 ћ  
3 ћ  3 ћ  3 ћ  3 ћ  &3 ћ  -3 ћ  43 ћ  ;3 ћ  B3 ћ  I3 ћ  P3 ћ  W3 ћ  ^3 ћ  e3 ћ  l3 ћ  s3 ћ  z3 ћ  Ѓ3 ћ  €3 ћ  Џ3 ћ  –3 ћ  ќ3 ћ  ¤3 ћ  «3 ћ  І3 ћ  №3 ћ  А3 ћ  З3 ћ  О3 ћ  Х3 ћ  Ь3 ћ  г3 ћ  к3 ћ  с3 ћ  ш3 ћ  я3 ћ  4 ћ  
4 ћ  4 ћ  4 ћ  "4 ћ  )4 ћ  04 ћ  74 ћ  >4 ћ  E4 ћ  L4 ћ  S4 ћ  Z4 ћ  a4 ћ  h4 ћ  o4 ћ  v4 ћ  }4 ћ  „4 ћ  ‹4 ћ  ’4 ћ  ™4 ћ   4 ћ  §4 ћ  ®4 ћ  µ4 ћ  ј4 ћ  Г4 ћ  К4 ћ  С4 ћ  Ш4 ћ  Я4 ћ  ж4 ћ  н4 ћ  ф4 ћ  ы4 ћ  5 ћ  	5 ћ  5 ћ  5 ћ  5 ћ  %5 ћ  ,5 ћ  35 ћ  :5 ћ  A5 ћ  H5 ћ  O5 ћ  V5 ћ  ]5 ћ  d5 ћ  k5 ћ  r5 ћ  y5 ћ  Ђ5 ћ  ‡5 ћ  Ћ5 ћ  •5 ћ  њ5 ћ  Ј5 ћ  Є5 ћ  ±5 ћ  ё5 ћ  ї5 ћ  Ж5 ћ  Н5 ћ  Ф5 ћ  Ы5 ћ  в5 ћ  й5 ћ  р5 ћ  ч5 ћ  ю5 ћ  6 ћ  6 ћ  6 ћ  6 ћ  !6 ћ  (6 ћ  /6 ћ  66 ћ  =6 ћ  D6 ћ  K6 ћ  R6 ћ  Y6 ћ  `6 ћ  g6 ћ  n6 ћ  u6 ћ  |6 ћ  ѓ6 ћ  Љ6 ћ  ‘6 ћ  6 ћ  џ6 ћ  ¦6 ћ  ­6 ћ  ґ6 ћ  »6 ћ  В6 ћ  Й6 ћ  Р6 ћ  Ч6 ћ  Ю6 ћ  е6 ћ  м6 ћ  у6 ћ  ъ6 ћ  7 ћ  7 ћ  7 ћ  7 ћ  7 ћ  $7 ћ  +7 ћ  27 ћ  97 ћ  @7 ћ  G7 ћ  N7 ћ  U7 ћ  \7 ћ  c7 ћ  j7 ћ  q7 ћ  x7 ћ  7 ћ  †7 ћ  Ќ7 ћ  ”7 ћ  ›7 ћ  ў7 ћ  ©7 ћ  °7 ћ  ·7 ћ  ѕ7 ћ  Е7 ћ  М7 ћ  У7 ћ  Ъ7 ћ  б7 ћ  и7 ћ  п7 ћ  ц7 ћ  э7 ћ  8 ћ  8 ћ  8 ћ  8 ћ   8 ћ  '8 ћ  .8 ћ  58 ћ  <8 ћ  C8 ћ  J8 ћ  Q8 ћ  X8 ћ  _8 ћ  f8 ћ  m8 ћ  t8 ћ  {8 ћ  ‚8 ћ  ‰8 ћ  ђ8 ћ  —8 ћ  ћ8 ћ  Ґ8 ћ  ¬8 ћ  і8 ћ  є8 ћ  Б8 ћ  И8 ћ  П8 ћ  Ц8 ћ  Э8 ћ  д8 ћ  л8 ћ  т8 ћ  щ8 ћ   9 ћ  9 ћ  9 ћ  9 ћ  9 ћ  #9 ћ  *9 ћ  19 ћ  89 ћ  ?9 ћ  F9 ћ  M9 ћ  T9 ћ  [9 ћ  b9 ћ  i9 ћ  p9 ћ  w9 ћ  ~9 ћ  …9 ћ  Њ9 ћ  “9 ћ  љ9 ћ  Ў9 ћ  Ё9 ћ  Ї9 ћ  ¶9 ћ  Ѕ9 ћ  Д9 ћ  Л9 ћ  Т9 ћ  Щ9 ћ  а9 ћ  з9 ћ  о9 ћ  х9 ћ  ь9 ћ  : ћ  
: ћ  : ћ  : ћ  : ћ  &: ћ  -: ћ  4: ћ  ;: ћ  B: ћ  I: ћ  P: ћ  W: ћ  ^: ћ  e: ћ  l: ћ  s: ћ  z: ћ  Ѓ: ћ  €: ћ  Џ: ћ  –: ћ  ќ: ћ  ¤: ћ  «: ћ  І: ћ  №: ћ  А: ћ  З: ћ  О: ћ  Х: ћ  Ь: ћ  г: ћ  к: ћ  с: ћ  ш: ћ  я: ћ  ; ћ  
; ћ  ; ћ  ; ћ  "; ћ  ); ћ  0; ћ  7; ћ  >; ћ  E; ћ  L; ћ  S; ћ  Z; ћ  a; ћ  h; ћ  o; ћ  v; ћ  }; ћ  „; ћ  ‹; ћ  ’; ћ  ™; ћ   ; ћ  §; ћ  ®; ћ  µ; ћ  ј; ћ  Г; ћ  К; ћ  С; ћ  Ш; ћ  Я; ћ  ж; ћ  н; ћ  ф; ћ  ы; ћ  < ћ  	< ћ  < ћ  < ћ  < ћ  %< ћ  ,< ћ  3< ћ  :< ћ  A< ћ  H< ћ  O< ћ  V< ћ  ]< ћ  d< ћ  k< ћ  r< ћ  y< ћ  Ђ< ћ  ‡< ћ  Ћ< ћ  •< ћ  њ< ћ  Ј< ћ  Є< ћ  ±< ћ  ё< ћ  ї< ћ  Ж< ћ  Н< ћ  Ф< ћ  Ы< ћ  в< ћ  й< ћ  р< ћ  ч< ћ  ю< ћ  = ћ  = ћ  = ћ  = ћ  != ћ  (= ћ  /= ћ  6= ћ  == ћ  D= ћ  K= ћ  R= ћ  Y= ћ  `= ћ  g= ћ  n= ћ  u= ћ  |= ћ  ѓ= ћ  Љ= ћ  ‘= ћ  = ћ  џ= ћ  ¦= ћ  ­= ћ  ґ= ћ  »= ћ  В= ћ  Й= ћ  Р= ћ  Ч= ћ  Ю= ћ  е= ћ  м= ћ  у= ћ  ъ= ћ  > ћ  > ћ  > ћ  > ћ  > ћ  $> ћ  +> ћ  2> ћ  9> ћ  @> ћ  G> ћ  N> ћ  U> ћ  \> ћ  c> ћ  j> ћ  q> ћ  x> ћ  > ћ  †> ћ  Ќ> ћ  ”> ћ  ›> ћ  ў> ћ  ©> ћ  °> ћ  ·> ћ  ѕ> ћ  Е> ћ  М> ћ  У> ћ  Ъ> ћ  б> ћ  и> ћ  п> ћ  ц> ћ  э> ћ  ? ћ  ? ћ  ? ћ  ? ћ   ? ћ  '? ћ  .? ћ  5? ћ  <? ћ  C? ћ  J? ћ  Q? ћ  X? ћ  _? ћ  f? ћ  m? ћ  t? ћ  {? ћ  ‚? ћ  ‰? ћ  ђ? ћ  —? ћ  ћ? ћ  Ґ? ћ  ¬? ћ  і? ћ  є? ћ  Б? ћ  И? ћ  П? ћ  Ц? ћ  Э? ћ  д? ћ  л? ћ  т? ћ  щ? ћ   @ ћ  @ ћ  @ ћ  @ ћ  @ ћ  #@ ћ  *@ ћ  1@ ћ  8@ ћ  ?@ ћ  F@ ћ  M@ ћ  T@ ћ  [@ ћ  b@ ћ  i@ ћ  p@ ћ  w@ ћ  ~@ ћ  …@ ћ  Њ@ ћ  “@ ћ  љ@ ћ  Ў@ ћ  Ё@ ћ  Ї@ ћ  ¶@ ћ  Ѕ@ ћ  Д@ ћ  Л@ ћ  Т@ ћ  Щ@ ћ  а@ ћ  з@ ћ  о@ ћ  х@ ћ  ь@ ћ  A ћ  
A ћ  A ћ  A ћ  A ћ  &A ћ  -A ћ  4A ћ  ;A ћ  BA ћ  IA ћ  PA ћ  WA ћ  ^A ћ  eA ћ  lA ћ  sA ћ  zA ћ  ЃA ћ  €A ћ  ЏA ћ  –A ћ  ќA ћ  ¤A ћ  «A ћ  ІA ћ  №A ћ  АA ћ  ЗA ћ  ОA ћ  ХA ћ  ЬA ћ  гA ћ  кA ћ  сA ћ  шA ћ  яA ћ  B ћ  
B ћ  B ћ  B ћ  "B ћ  )B ћ  0B ћ  7B ћ  >B ћ  EB ћ  LB ћ  SB ћ  ZB ћ  aB ћ  hB ћ  oB ћ  vB ћ  }B ћ  „B ћ  ‹B ћ  ’B ћ  ™B ћ   B ћ  §B ћ  ®B ћ  µB ћ  јB ћ  ГB ћ  КB ћ  СB ћ  ШB ћ  ЯB ћ  жB ћ  нB ћ  фB ћ  ыB ћ  C ћ  	C ћ  C ћ  C ћ  C ћ  %C ћ  ,C ћ  3C ћ  :C ћ  AC ћ  HC ћ  OC ћ  VC ћ  ]C ћ  dC ћ  kC ћ  rC ћ  yC ћ  ЂC ћ  ‡C ћ  ЋC ћ  •C ћ  њC ћ  ЈC ћ  ЄC ћ  ±C ћ  ёC ћ  їC ћ  ЖC ћ  НC ћ  ФC ћ  ЫC ћ  вC ћ  йC ћ  рC ћ  чC ћ  юC ћ  D ћ  D ћ  D ћ  D ћ  !D ћ  (D ћ  /D ћ  6D ћ  =D ћ  DD ћ  KD ћ  RD ћ  YD ћ  `D ћ  gD ћ  nD ћ  uD ћ  |D ћ  ѓD ћ  ЉD ћ  ‘D ћ  D ћ  џD ћ  ¦D ћ  ­D ћ  ґD ћ  »D ћ  ВD ћ  ЙD ћ  РD ћ  ЧD ћ  ЮD ћ  еD ћ  мD ћ  уD ћ  ъD ћ  E ћ  E ћ  E ћ  E ћ  E ћ  $E ћ  +E ћ  2E ћ  9E ћ  @E ћ  GE ћ  NE ћ  UE ћ  \E ћ  cE ћ  jE ћ  qE ћ  xE ћ  E ћ  †E ћ  ЌE ћ  ”E ћ  ›E ћ  ўE ћ  ©E ћ  °E ћ  ·E ћ  ѕE ћ  ЕE ћ  МE ћ  УE ћ  ЪE ћ  бE ћ  иE ћ  пE ћ  цE ћ  эE ћ  F ћ  F ћ  F ћ  F ћ   F ћ  'F ћ  .F ћ  5F ћ  <F ћ  CF ћ  JF ћ  QF ћ  XF ћ  _F ћ  fF ћ  mF ћ  tF ћ  {F ћ  ‚F ћ  ‰F ћ  ђF ћ  —F ћ  ћF ћ  ҐF ћ  ¬F ћ  іF ћ  єF ћ  БF ћ  ИF ћ  ПF ћ  ЦF ћ  ЭF ћ  дF ћ  лF ћ  тF ћ  щF ћ   G ћ  G ћ  G ћ  G ћ  G ћ  #G ћ  *G ћ  1G ћ  8G ћ  ?G ћ  FG ћ  MG ћ  TG ћ  [G ћ  bG ћ  iG ћ  pG ћ  wG ћ  ~G ћ  …G ћ  ЊG ћ  “G ћ  љG ћ  ЎG ћ  ЁG ћ  ЇG ћ  ¶G ћ  ЅG ћ  ДG ћ  ЛG ћ  ТG ћ  ЩG ћ  аG ћ  зG ћ  оG ћ  хG ћ  ьG ћ  H ћ  
H ћ  H ћ  H ћ  H ћ  &H ћ  -H ћ  4H ћ  ;H ћ  BH ћ  IH ћ  PH ћ  WH ћ  ^H ћ  eH ћ  lH ћ  sH ћ  zH ћ  ЃH ћ  €H ћ  ЏH ћ  –H ћ  ќH ћ  ¤H ћ  «H ћ  ІH ћ  №H ћ  АH ћ  ЗH ћ  ОH ћ  ХH ћ  ЬH ћ  гH ћ  кH ћ  сH ћ  шH ћ  яH ћ  I ћ  
I ћ  I ћ  I ћ  "I ћ  )I ћ  0I ћ  7I ћ  >I ћ  EI ћ  LI ћ  SI ћ  ZI ћ  aI ћ  hI ћ  oI ћ  vI ћ  }I ћ  „I ћ  ‹I ћ  ’I ћ  ™I ћ   I ћ  §I ћ  ®I ћ  µI ћ  јI ћ  ГI ћ  КI ћ  СI ћ  ШI ћ  ЯI ћ  жI ћ  нI ћ  фI ћ  ыI ћ  J ћ  	J ћ  J ћ  J ћ  J ћ  %J ћ  ,J ћ  3J ћ  :J ћ  AJ ћ  HJ ћ  OJ ћ  VJ ћ  ]J ћ  dJ ћ  kJ ћ  rJ ћ  yJ ћ  ЂJ ћ  ‡J ћ  ЋJ ћ  •J ћ  њJ ћ  ЈJ ћ  ЄJ ћ  ±J ћ  ёJ ћ  їJ ћ  ЖJ ћ  НJ ћ  ФJ ћ  ЫJ ћ  вJ ћ  йJ ћ  рJ ћ  чJ ћ  юJ ћ  K ћ  K ћ  K ћ  K ћ  !K ћ  (K ћ  /K ћ  6K ћ  =K ћ  DK ћ  KK ћ  RK ћ  YK ћ  `K ћ  gK ћ  nK ћ  uK ћ  |K ћ  ѓK ћ  ЉK ћ  ‘K ћ  K ћ  џK ћ  ¦K ћ  ­K ћ  ґK ћ  »K ћ  ВK ћ  ЙK ћ  РK ћ  ЧK ћ  ЮK ћ  еK ћ  мK ћ  уK ћ  ъK ћ  L ћ  L ћ  L ћ  L ћ  L ћ  $L ћ  +L ћ  2L ћ  9L ћ  @L ћ  GL ћ  NL ћ  UL ћ  \L ћ  cL ћ  jL ћ  qL ћ  xL ћ  L ћ  †L ћ  ЌL ћ  ”L ћ  ›L ћ  ўL ћ  ©L ћ  °L ћ  ·L ћ  ѕL ћ  ЕL ћ  МL ћ  УL ћ  ЪL ћ  бL ћ  иL ћ  пL ћ  цL ћ  эL ћ  M ћ  M ћ  M ћ  M ћ   M ћ  'M ћ  .M ћ  5M ћ  <M ћ  CM ћ  JM ћ  QM ћ  XM ћ  _M ћ  fM ћ  mM ћ  tM ћ  {M ћ  ‚M ћ  ‰M ћ  ђM ћ  —M ћ  ћM ћ  ҐM ћ  ¬M ћ  іM ћ  єM ћ  БM ћ  ИM ћ  ПM ћ  ЦM ћ  ЭM ћ  дM ћ  лM ћ  тM ћ  щM ћ   N ћ  N ћ  N ћ  N ћ  N ћ  #N ћ  *N ћ  1N ћ  8N ћ  ?N ћ  FN ћ  MN ћ  TN ћ  [N ћ  bN ћ  iN ћ  pN ћ  wN ћ  ~N ћ  …N ћ  ЊN ћ  “N ћ  љN ћ  ЎN ћ  ЁN ћ  ЇN ћ  ¶N ћ  ЅN ћ  ДN ћ  ЛN ћ  ТN ћ  ЩN ћ  аN ћ  зN ћ  оN ћ  хN ћ  ьN ћ  O ћ  
O ћ  O ћ  O ћ  O ћ  &O ћ  -O ћ  4O ћ  ;O ћ  BO ћ  IO ћ  PO ћ  WO ћ  ^O ћ  eO ћ  lO ћ  sO ћ  zO ћ  ЃO ћ  €O ћ  ЏO ћ  –O ћ  ќO ћ  ¤O ћ  «O ћ  ІO ћ  №O ћ  АO ћ  ЗO ћ  ОO ћ  ХO ћ  ЬO ћ  гO ћ  кO ћ  сO ћ  шO ћ  яO ћ  P ћ  
P ћ  P ћ  P ћ  "P ћ  )P ћ  0P ћ  7P ћ  >P ћ  EP ћ  LP ћ  SP ћ  ZP ћ  aP ћ  hP ћ  oP ћ  vP ћ  }P ћ  „P ћ  ‹P ћ  ’P ћ  ™P ћ   P ћ  §P ћ  ®P ћ  µP ћ  јP ћ  ГP ћ  КP ћ  СP ћ  ШP ћ  ЯP ћ  жP ћ  нP ћ  фP ћ  ыP ћ  Q ћ  	Q ћ  Q ћ  Q ћ  Q ћ  %Q ћ  ,Q ћ  3Q ћ  :Q ћ  AQ ћ  HQ ћ  OQ ћ  VQ ћ  ]Q ћ  dQ ћ  kQ ћ  rQ ћ  yQ ћ  ЂQ ћ  ‡Q ћ  ЋQ ћ  •Q ћ  њQ ћ  ЈQ ћ  ЄQ ћ  ±Q ћ  ёQ ћ  їQ ћ  ЖQ ћ  НQ ћ  ФQ ћ  ЫQ ћ  вQ ћ  йQ ћ  рQ ћ  чQ ћ  юQ ћ  R ћ  R ћ  R ћ  R ћ  !R ћ  (R ћ  /R ћ  6R ћ  =R ћ  DR ћ  KR ћ  RR ћ  YR ћ  `R ћ  gR ћ  nR ћ  uR ћ  |R ћ  ѓR ћ  ЉR ћ  ‘R ћ  R ћ  џR ћ  ¦R ћ  ­R ћ  ґR ћ  »R ћ  ВR ћ  ЙR ћ  РR ћ  ЧR ћ  ЮR ћ  еR ћ  мR ћ  уR ћ  ъR ћ  S ћ  S ћ  S ћ  S ћ  S ћ  $S ћ  +S ћ  2S ћ  9S ћ  @S ћ  GS ћ  NS ћ  US ћ  \S ћ  cS ћ  jS ћ  qS ћ  xS ћ  S ћ  †S ћ  ЌS ћ  ”S ћ  ›S ћ  ўS ћ  ©S ћ  °S ћ  ·S ћ  ѕS ћ  ЕS ћ  МS ћ  УS ћ  ЪS ћ  бS ћ  иS ћ  пS ћ  цS ћ  эS ћ  T ћ  T ћ  T ћ  T ћ   T ћ  'T ћ  .T ћ  5T ћ  <T ћ  CT ћ  JT ћ  QT ћ  XT ћ  _T ћ  fT ћ  mT ћ  tT ћ  {T ћ  ‚T ћ  ‰T ћ  ђT ћ  —T ћ  ћT ћ  ҐT ћ  ¬T ћ  іT ћ  єT ћ  БT ћ  ИT ћ  ПT ћ  ЦT ћ  ЭT ћ  дT ћ  лT ћ  тT ћ  щT ћ   U ћ  U ћ  U ћ  U ћ  U ћ  #U ћ  *U ћ  1U ћ  8U ћ  ?U ћ  FU ћ  MU ћ  TU ћ  [U ћ  bU ћ  iU ћ  pU ћ  wU ћ  ~U ћ  …U ћ  ЊU ћ  “U ћ  љU ћ  ЎU ћ  ЁU ћ  ЇU ћ  ¶U ћ  ЅU ћ  ДU ћ  ЛU ћ  ТU ћ  ЩU ћ  аU ћ  зU ћ  оU ћ  хU ћ  ьU ћ  V ћ  
V ћ  V ћ  V ћ  V ћ  &V ћ  -V ћ  4V ћ  ;V ћ  BV ћ  IV ћ  PV ћ  WV ћ  ^V ћ  eV ћ  mV ћ  uV ћ  }V ћ  …V ћ  ЌV ћ  •V ћ  ќV ћ  ҐV ћ  ­V ћ  µV ћ  ЅV ћ  ЕV ћ  НV ћ  ХV ћ  ЭV ћ  еV ћ  нV ћ  хV ћ  эV ћ  W ћ  
W ћ  W ћ  W ћ  %W ћ  -W ћ  5W ћ  =W ћ  EW ћ  MW ћ  UW ћ  ]W ћ  eW ћ  mW ћ  uW ћ  }W ћ  …W ћ  ЌW ћ  •W ћ  ќW ћ  ҐW ћ  ­W ћ  µW ћ  ЅW ћ  ЕW ћ  НW ћ  ХW ћ  ЭW ћ  еW ћ  нW ћ  хW ћ  эW ћ  X ћ  
X ћ  X ћ  X ћ  %X ћ  -X ћ  5X ћ  =X ћ  EX ћ  MX ћ  UX ћ  ]X ћ  eX ћ  mX ћ  uX ћ  }X ћ  …X ћ  ЌX ћ  •X ћ  ќX ћ  ҐX ћ  ­X ћ  µX ћ  ЅX ћ  ЕX ћ  НX ћ  ХX ћ  ЭX ћ  еX ћ  нX ћ  хX ћ  эX ћ  Y ћ  
Y ћ  Y ћ  Y ћ  %Y ћ  -Y ћ  5Y ћ  =Y ћ  EY ћ  MY ћ  UY ћ  ]Y ћ  eY ћ  mY ћ  uY ћ  }Y ћ  …Y ћ  ЌY ћ  •Y ћ  ќY ћ  ҐY ћ  ­Y ћ  µY ћ  ЅY ћ  ЕY ћ  НY ћ  ХY ћ  ЭY ћ  еY ћ  нY ћ  хY ћ  эY ћ  Z ћ  
Z ћ  Z ћ  Z ћ  %Z ћ  -Z ћ  5Z ћ  =Z ћ  EZ ћ  MZ ћ  UZ ћ  ]Z ћ  eZ ћ  mZ ћ  uZ ћ  }Z ћ  …Z ћ  ЌZ ћ  •Z ћ  ќZ ћ  ҐZ ћ  ­Z ћ  µZ ћ  ЅZ ћ  ЕZ ћ  НZ ћ  ХZ ћ  ЭZ ћ  еZ ћ  нZ ћ  хZ ћ  эZ ћ  [ ћ  
[ ћ  [ ћ  [ ћ  %[ ћ  -[ ћ  5[ ћ  =[ ћ  E[ ћ  M[ ћ  U[ ћ  ][ ћ  e[ ћ  m[ ћ  u[ ћ  }[ ћ  …[ ћ  Ќ[ ћ  •[ ћ  ќ[ ћ  Ґ[ ћ  ­[ ћ  µ[ ћ  Ѕ[ ћ  Е[ ћ  Н[ ћ  Х[ ћ  Э[ ћ  е[ ћ  н[ ћ  х[ ћ  э[ ћ  \ ћ  
\ ћ  \ ћ  \ ћ  %\ ћ  -\ ћ  5\ ћ  =\ ћ  E\ ћ  M\ ћ  U\ ћ  ]\ ћ  e\ ћ  m\ ћ  u\ ћ  }\ ћ  …\ ћ  Ќ\ ћ  •\ ћ  ќ\ ћ  Ґ\ ћ  ­\ ћ  µ\ ћ  Ѕ\ ћ  Е\ ћ  Н\ ћ  Х\ ћ  Э\ ћ  е\ ћ  н\ ћ  х\ ћ  э\ ћ  ] ћ  
] ћ  ] ћ  ] ћ  %] ћ  -] ћ  5] ћ  =] ћ  E] ћ  M] ћ  U] ћ  ]] ћ  e] ћ  m] ћ  u] ћ  }] ћ  …] ћ  Ќ] ћ  •] ћ  ќ] ћ  Ґ] ћ  ­] ћ  µ] ћ  Ѕ] ћ  Е] ћ  Н] ћ  Х] ћ  Э] ћ  е] ћ  н] ћ  х] ћ  э] ћ  ^ ћ  
^ ћ  ^ ћ  ^ ћ  %^ ћ  -^ ћ  5^ ћ  =^ ћ  E^ ћ  M^ ћ  U^ ћ  ]^ ћ  e^ ћ  m^ ћ  u^ ћ  }^ ћ  …^ ћ  Ќ^ ћ  •^ ћ  ќ^ ћ  Ґ^ ћ  ­^ ћ  µ^ ћ  Ѕ^ ћ  Е^ ћ  Н^ ћ  Х^ ћ  Э^ ћ  е^ ћ  н^ ћ  х^ ћ  э^ ћ  _ ћ  
_ ћ  _ ћ  _ ћ  %_ ћ  -_ ћ  5_ ћ  =_ ћ  E_ ћ  M_ ћ  U_ ћ  ]_ ћ  e_ ћ  m_ ћ  u_ ћ  }_ ћ  …_ ћ  Ќ_ ћ  •_ ћ  ќ_ ћ  Ґ_ ћ  ­_ ћ  µ_ ћ  Ѕ_ ћ  Е_ ћ  Н_ ћ  Х_ ћ  Э_ ћ  е_ ћ  н_ ћ  х_ ћ  э_ ћ  ` ћ  
` ћ  ` ћ  ` ћ  %` ћ  -` ћ  5` ћ  =` ћ  E` ћ  M` ћ  U` ћ  ]` ћ  e` ћ  m` ћ  u` ћ  }` ћ  …` ћ  Ќ` ћ  •` ћ  ќ` ћ  Ґ` ћ  ­` ћ  µ` ћ  Ѕ` ћ  Е` ћ  Н` ћ  Х` ћ  Э` ћ  е` ћ  н` ћ  х` ћ  э` ћ  a ћ  
a ћ  a ћ  a ћ  %a ћ  -a ћ  5a ћ  =a ћ  Ea ћ  Ma ћ  Ua ћ  ]a ћ  ea ћ  ma ћ  ua ћ  }a ћ  …a ћ  Ќa ћ  •a ћ  ќa ћ  Ґa ћ  ­a ћ  µa ћ  Ѕa ћ  Еa ћ  Нa ћ  Хa ћ  Эa ћ  еa ћ  нa ћ  хa ћ  эa ћ  b ћ  
b ћ  b ћ  b ћ  %b ћ  -b ћ  5b ћ  =b ћ  Eb ћ  Mb ћ  Ub ћ  ]b ћ  eb ћ  mb ћ  ub ћ  }b ћ  …b ћ  Ќb ћ  •b ћ  ќb ћ  Ґb ћ  ­b ћ  µb ћ  Ѕb ћ  Еb ћ  Нb ћ  Хb ћ  Эb ћ  еb ћ  нb ћ  хb ћ  эb ћ  c ћ  
c ћ  c ћ  c ћ  %c ћ  -c ћ  5c ћ  =c ћ  Ec ћ  Mc ћ  Uc ћ  ]c ћ  ec ћ  mc ћ  uc ћ  }c ћ  …c ћ  Ќc ћ  •c ћ  ќc ћ  Ґc ћ  ­c ћ  µc ћ  Ѕc ћ  Еc ћ  Нc ћ  Хc ћ  Эc ћ  еc ћ  нc ћ  хc ћ  эc ћ  d ћ  
d ћ  d ћ  d ћ  %d ћ  -d ћ  5d ћ  =d ћ  Ed ћ  Md ћ  Ud ћ  ]d ћ  ed ћ  md ћ  ud ћ  }d ћ  …d ћ  Ќd ћ  •d ћ  ќd ћ  Ґd ћ  ­d ћ  µd ћ  Ѕd ћ  Еd ћ  Нd ћ  Хd ћ  Эd ћ  еd ћ  нd ћ  хd ћ  эd ћ  e ћ  
e ћ  e ћ  e ћ  %e ћ  -e ћ  5e ћ  =e ћ  Ee ћ  Me ћ  Ue ћ  ]e ћ  ee ћ  me ћ  ue ћ  }e ћ  …e ћ  Ќe ћ  •e ћ  ќe ћ  Ґe ћ  ­e ћ  µe ћ  Ѕe ћ  Еe ћ  Нe ћ  Хe ћ  Эe ћ  еe ћ  нe ћ  хe ћ  эe ћ  f ћ  
f ћ  f ћ  f ћ  %f ћ  -f ћ  5f ћ  =f ћ  Ef ћ  Mf ћ  Uf ћ  ]f ћ  ef ћ  mf ћ  uf ћ  }f ћ  …f ћ  Ќf ћ  •f ћ  ќf ћ  Ґf ћ  ­f ћ  µf ћ  Ѕf ћ  Еf ћ  Нf ћ  Хf ћ  Эf ћ  еf ћ  нf ћ  хf ћ  эf ћ  g ћ  
g ћ  g ћ  g ћ  %g ћ  -g ћ  5g ћ  =g ћ  Eg ћ  Mg ћ  Ug ћ  ]g ћ  eg ћ  mg ћ  ug ћ  }g ћ  …g ћ  Ќg ћ  •g ћ  ќg ћ  Ґg ћ  ­g ћ  µg ћ  Ѕg ћ  Еg ћ  Нg ћ  Хg ћ  Эg ћ  еg ћ  нg ћ  хg ћ  эg ћ  h ћ  
h ћ  h ћ  h ћ  %h ћ  -h ћ  5h ћ  =h ћ  Eh ћ  Mh ћ  Uh ћ  ]h ћ  eh ћ  mh ћ  uh ћ  }h ћ  …h ћ  Ќh ћ  •h ћ  ќh ћ  Ґh ћ  ­h ћ  µh ћ  Ѕh ћ  Еh ћ  Нh ћ  Хh ћ  Эh ћ  еh ћ  нh ћ  хh ћ  эh ћ  i ћ  
i ћ  i ћ  i ћ  %i ћ  -i ћ  5i ћ  =i ћ  Ei ћ  Mi ћ  Ui ћ  ]i ћ  ei ћ  mi ћ  ui ћ  }i ћ  …i ћ  Ќi ћ  •i ћ  ќi ћ  Ґi ћ  ­i ћ  µi ћ  Ѕi ћ  Еi ћ  Нi ћ  Хi ћ  Эi ћ  еi ћ  нi ћ  хi ћ  эi ћ  j ћ  
j ћ  j ћ  j ћ  %j ћ  -j ћ  5j ћ  =j ћ  Ej ћ  Mj ћ  Uj ћ  ]j ћ  ej ћ  mj ћ  uj ћ  }j ћ  …j ћ  Ќj ћ  •j ћ  ќj ћ  Ґj ћ  ­j ћ  µj ћ  Ѕj ћ  Еj ћ  Нj ћ  Хj ћ  Эj ћ  еj ћ  нj ћ  хj ћ  эj ћ  k ћ  
k ћ  k ћ  k ћ  %k ћ  -k ћ  5k ћ  =k ћ  Ek ћ  Mk ћ  Uk ћ  ]k ћ  ek ћ  mk ћ  uk ћ  }k ћ  …k ћ  Ќk ћ  •k ћ  ќk ћ  Ґk ћ  ­k ћ  µk ћ  Ѕk ћ  Еk ћ  Нk ћ  Хk ћ  Эk ћ  еk ћ  нk ћ  хk ћ  эk ћ  l ћ  
l ћ  l ћ  l ћ  %l ћ  -l ћ  5l ћ  =l ћ  El ћ  Ml ћ  Ul ћ  ]l ћ  el ћ  ml ћ  ul ћ  }l ћ  …l ћ  Ќl ћ  •l ћ  ќl ћ  Ґl ћ  ­l ћ  µl ћ  Ѕl ћ  Еl ћ  Нl ћ  Хl ћ  Эl ћ  еl ћ  нl ћ  хl ћ  эl ћ  m ћ  
m ћ  m ћ  m ћ  %m ћ  -m ћ  5m ћ  =m ћ  Em ћ  Mm ћ  Um ћ  ]m ћ  em ћ  mm ћ  um ћ  }m ћ  …m ћ  Ќm ћ  •m ћ  ќm ћ  Ґm ћ  ­m ћ  µm ћ  Ѕm ћ  Еm ћ  Нm ћ  Хm ћ  Эm ћ  еm ћ  нm ћ  хm ћ  эm ћ  n ћ  
n ћ  n ћ  n ћ  %n ћ  -n ћ  5n ћ  =n ћ  En ћ  Mn ћ  Un ћ  ]n ћ  en ћ  mn ћ  un ћ  }n ћ  …n ћ  Ќn ћ  •n ћ  ќn ћ  Ґn ћ  ­n ћ  µn ћ  Ѕn ћ  Еn ћ  Нn ћ  Хn ћ  Эn ћ  еn ћ  нn ћ  хn ћ  эn ћ  o ћ  
o ћ  o ћ  o ћ  %o ћ  -o ћ  5o ћ  =o ћ  Eo ћ  Mo ћ  Uo ћ  ]o ћ  eo ћ  mo ћ  uo ћ  }o ћ  …o ћ  Ќo ћ  •o ћ  ќo ћ  Ґo ћ  ­o ћ  µo ћ  Ѕo ћ  Еo ћ  Нo ћ  Хo ћ  Эo ћ  еo ћ  нo ћ  хo ћ  эo ћ  p ћ  
p ћ  p ћ  p ћ  %p ћ  -p ћ  5p ћ  =p ћ  Ep ћ  Mp ћ  Up ћ  ]p ћ  ep ћ  mp ћ  up ћ  }p ћ  …p ћ  Ќp ћ  •p ћ  ќp ћ  Ґp ћ  ­p ћ  µp ћ  Ѕp ћ  Еp ћ  Нp ћ  Хp ћ  Эp ћ  еp ћ  нp ћ  хp ћ  эp ћ  q ћ  
q ћ  q ћ  q ћ  %q ћ  -q ћ  5q ћ  =q ћ  Eq ћ  Mq ћ  Uq ћ  ]q ћ  eq ћ  mq ћ  uq ћ  }q ћ  …q ћ  Ќq ћ  •q ћ  ќq ћ  Ґq ћ  ­q ћ  µq ћ  Ѕq ћ  Еq ћ  Нq ћ  Хq ћ  Эq ћ  еq ћ  нq ћ  хq ћ  эq ћ  r ћ  
r ћ  r ћ  r ћ  %r ћ  -r ћ  5r ћ  =r ћ  Er ћ  Mr ћ  Ur ћ  ]r ћ  er ћ  mr ћ  ur ћ  }r ћ  …r ћ  Ќr ћ  •r ћ  ќr ћ  Ґr ћ  ­r ћ  µr ћ  Ѕr ћ  Еr ћ  Нr ћ  Хr ћ  Эr ћ  еr ћ  нr ћ  хr ћ  эr ћ  s ћ  
s ћ  s ћ  s ћ  %s ћ  -s ћ  5s ћ  =s ћ  Es ћ  Ms ћ  Us ћ  ]s ћ  es ћ  ms ћ  us ћ  }s ћ  …s ћ  Ќs ћ  •s ћ  ќs ћ  Ґs ћ  ­s ћ  µs ћ  Ѕs ћ  Еs ћ  Нs ћ  Хs ћ  Эs ћ  еs ћ  нs ћ  хs ћ  эs ћ  t ћ  
t ћ  t ћ  t ћ  %t ћ  -t ћ  5t ћ  =t ћ  Et ћ  Mt ћ  Ut ћ  ]t ћ  et ћ  mt ћ  ut ћ  }t ћ  …t ћ  Ќt ћ  •t ћ  ќt ћ  Ґt ћ  ­t ћ  µt ћ  Ѕt ћ  Еt ћ  Нt ћ  Хt ћ  Эt ћ  еt ћ  нt ћ  хt ћ  эt ћ  u ћ  
u ћ  u ћ  u ћ  %u ћ  -u ћ  5u ћ  =u ћ  Eu ћ  Mu ћ  Uu ћ  ]u ћ  eu ћ  mu ћ  uu ћ  }u ћ  …u ћ  Ќu ћ  •u ћ  ќu ћ  Ґu ћ  ­u ћ  µu ћ  Ѕu ћ  Еu ћ  Нu ћ  Хu ћ  Эu ћ  еu ћ  нu ћ  хu ћ  эu ћ  v ћ  
v ћ  v ћ  v ћ  %v ћ  -v ћ  5v ћ  =v ћ  Ev ћ  Mv ћ  Uv ћ  ]v ћ  ev ћ  mv ћ  uv ћ  }v ћ  …v ћ  Ќv ћ  •v ћ  ќv ћ  Ґv ћ  ­v ћ  µv ћ  Ѕv ћ  Еv ћ  Нv ћ  Хv ћ  Эv ћ  еv ћ  нv ћ  хv ћ  эv ћ  w ћ  
w ћ  w ћ  w ћ  %w ћ  -w ћ  5w ћ  =w ћ  Ew ћ  Mw ћ  Uw ћ  ]w ћ  ew ћ  mw ћ  uw ћ  }w ћ  …w ћ  Ќw ћ  •w ћ  ќw ћ  Ґw ћ  ­w ћ  µw ћ  Ѕw ћ  Еw ћ  Нw ћ  Хw ћ  Эw ћ  еw ћ  нw ћ  хw ћ  эw ћ  x ћ  
x ћ  x ћ  x ћ  %x ћ  -x ћ  5x ћ  =x ћ  Ex ћ  Mx ћ  Ux ћ  ]x ћ  ex ћ  mx ћ  ux ћ  }x ћ  …x ћ  Ќx ћ  •x ћ  ќx ћ  Ґx ћ  ­x ћ  µx ћ  Ѕx ћ  Еx ћ  Нx ћ  Хx ћ  Эx ћ  еx ћ  нx ћ  хx ћ  эx ћ  y ћ  
y ћ  y ћ  y ћ  %y ћ  -y ћ  5y ћ  =y ћ  Ey ћ  My ћ  Uy ћ  ]y ћ  ey ћ  my ћ  uy ћ  }y ћ  …y ћ  Ќy ћ  •y ћ  ќy ћ  Ґy ћ  ­y ћ  µy ћ  Ѕy ћ  Еy ћ  Нy ћ  Хy ћ  Эy ћ  еy ћ  нy ћ  хy ћ  эy ћ  z ћ  
z ћ  z ћ  z ћ  %z ћ  -z ћ  5z ћ  =z ћ  Ez ћ  Mz ћ  Uz ћ  ]z ћ  ez ћ  mz ћ  uz ћ  }z ћ  …z ћ  Ќz ћ  •z ћ  ќz ћ  Ґz ћ  ­z ћ  µz ћ  Ѕz ћ  Еz ћ  Нz ћ  Хz ћ  Эz ћ  еz ћ  нz ћ  хz ћ  эz ћ  { ћ  
{ ћ  { ћ  { ћ  %{ ћ  -{ ћ  5{ ћ  ={ ћ  E{ ћ  M{ ћ  U{ ћ  ]{ ћ  e{ ћ  m{ ћ  u{ ћ  }{ ћ  …{ ћ  Ќ{ ћ  •{ ћ  ќ{ ћ  Ґ{ ћ  ­{ ћ  µ{ ћ  Ѕ{ ћ  Е{ ћ  Н{ ћ  Х{ ћ  Э{ ћ  е{ ћ  н{ ћ  х{ ћ  э{ ћ  | ћ  
| ћ  | ћ  | ћ  %| ћ  -| ћ  5| ћ  =| ћ  E| ћ  M| ћ  U| ћ  ]| ћ  e| ћ  m| ћ  u| ћ  }| ћ  …| ћ  Ќ| ћ  •| ћ  ќ| ћ  Ґ| ћ  ­| ћ  µ| ћ  Ѕ| ћ  Е| ћ  Н| ћ  Х| ћ  Э| ћ  е| ћ  н| ћ  х| ћ  э| ћ  } ћ  
} ћ  } ћ  } ћ  %} ћ  -} ћ  5} ћ  =} ћ  E} ћ  M} ћ  U} ћ  ]} ћ  e} ћ  m} ћ  u} ћ  }} ћ  …} ћ  Ќ} ћ  •} ћ  ќ} ћ  Ґ} ћ  ­} ћ  µ} ћ  Ѕ} ћ  Е} ћ  Н} ћ  Х} ћ  Э} ћ  е} ћ  н} ћ  х} ћ  э} ћ  ~ ћ  
~ ћ  ~ ћ  ~ ћ  %~ ћ  -~ ћ  5~ ћ  =~ ћ  E~ ћ  M~ ћ  U~ ћ  ]~ ћ  e~ ћ  m~ ћ  u~ ћ  }~ ћ  …~ ћ  Ќ~ ћ  •~ ћ  ќ~ ћ  Ґ~ ћ  ­~ ћ  µ~ ћ  Ѕ~ ћ  Е~ ћ  Н~ ћ  Х~ ћ  Э~ ћ  е~ ћ  н~ ћ  х~ ћ  э~ ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ  Ђ ћ  
Ђ ћ  Ђ ћ  Ђ ћ  %Ђ ћ  -Ђ ћ  5Ђ ћ  =Ђ ћ  EЂ ћ  MЂ ћ  UЂ ћ  ]Ђ ћ  eЂ ћ  mЂ ћ  uЂ ћ  }Ђ ћ  …Ђ ћ  ЌЂ ћ  •Ђ ћ  ќЂ ћ  ҐЂ ћ  ­Ђ ћ  µЂ ћ  ЅЂ ћ  ЕЂ ћ  НЂ ћ  ХЂ ћ  ЭЂ ћ  еЂ ћ  нЂ ћ  хЂ ћ  эЂ ћ  Ѓ ћ  
Ѓ ћ  Ѓ ћ  Ѓ ћ  %Ѓ ћ  -Ѓ ћ  5Ѓ ћ  =Ѓ ћ  EЃ ћ  MЃ ћ  UЃ ћ  ]Ѓ ћ  eЃ ћ  mЃ ћ  uЃ ћ  }Ѓ ћ  …Ѓ ћ  ЌЃ ћ  •Ѓ ћ  ќЃ ћ  ҐЃ ћ  ­Ѓ ћ  µЃ ћ  ЅЃ ћ  ЕЃ ћ  НЃ ћ  ХЃ ћ  ЭЃ ћ  еЃ ћ  нЃ ћ  хЃ ћ  эЃ ћ  ‚ ћ  
‚ ћ  ‚ ћ  ‚ ћ  %‚ ћ  -‚ ћ  5‚ ћ  =‚ ћ  E‚ ћ  M‚ ћ  U‚ ћ  ]‚ ћ  e‚ ћ  m‚ ћ  u‚ ћ  }‚ ћ  …‚ ћ  Ќ‚ ћ  •‚ ћ  ќ‚ ћ  Ґ‚ ћ  ­‚ ћ  µ‚ ћ  Ѕ‚ ћ  Е‚ ћ  Н‚ ћ  Х‚ ћ  Э‚ ћ  е‚ ћ  н‚ ћ  х‚ ћ  э‚ ћ  ѓ ћ  
ѓ ћ  ѓ ћ  ѓ ћ  %ѓ ћ  -ѓ ћ  5ѓ ћ  =ѓ ћ  Eѓ ћ  Mѓ ћ  Uѓ ћ  ]ѓ ћ  eѓ ћ  mѓ ћ  uѓ ћ  }ѓ ћ  …ѓ ћ  Ќѓ ћ  •ѓ ћ  ќѓ ћ  Ґѓ ћ  ­ѓ ћ  µѓ ћ  Ѕѓ ћ  Еѓ ћ  Нѓ ћ  Хѓ ћ  Эѓ ћ  еѓ ћ  нѓ ћ  хѓ ћ  эѓ ћ  „ ћ  
„ ћ  „ ћ  „ ћ  %„ ћ  -„ ћ  5„ ћ  =„ ћ  E„ ћ  M„ ћ  U„ ћ  ]„ ћ  e„ ћ  m„ ћ  u„ ћ  }„ ћ  …„ ћ  Ќ„ ћ  •„ ћ  ќ„ ћ  Ґ„ ћ  ­„ ћ  µ„ ћ  Ѕ„ ћ  Е„ ћ  Н„ ћ  Х„ ћ  Э„ ћ  е„ ћ  н„ ћ  х„ ћ  э„ ћ  … ћ  
… ћ  … ћ  … ћ  %… ћ  -… ћ  5… ћ  =… ћ  E… ћ  M… ћ  U… ћ  ]… ћ  e… ћ  m… ћ  u… ћ  }… ћ  …… ћ  Ќ… ћ  •… ћ  ќ… ћ  Ґ… ћ  ­… ћ  µ… ћ  Ѕ… ћ  Е… ћ  Н… ћ  Х… ћ  Э… ћ  е… ћ  н… ћ  х… ћ  э… ћ  † ћ  
† ћ  † ћ  † ћ  %† ћ  -† ћ  5† ћ  =† ћ  E† ћ  M† ћ  U† ћ  ]† ћ  e† ћ  m† ћ  u† ћ  }† ћ  …† ћ  Ќ† ћ  •† ћ  ќ† ћ  Ґ† ћ  ­† ћ  µ† ћ  Ѕ† ћ  Е† ћ  Н† ћ  Х† ћ  Э† ћ  е† ћ  н† ћ  х† ћ  э† ћ  ‡ ћ  
‡ ћ  ‡ ћ  ‡ ћ  %‡ ћ  -‡ ћ  5‡ ћ  =‡ ћ  E‡ ћ  M‡ ћ  U‡ ћ  ]‡ ћ  e‡ ћ  m‡ ћ  u‡ ћ  }‡ ћ  …‡ ћ  Ќ‡ ћ  •‡ ћ  ќ‡ ћ  Ґ‡ ћ  ­‡ ћ  µ‡ ћ  Ѕ‡ ћ  Е‡ ћ  Н‡ ћ  Х‡ ћ  Э‡ ћ  е‡ ћ  н‡ ћ  х‡ ћ  э‡ ћ  € ћ  
€ ћ  € ћ  € ћ  %€ ћ  -€ ћ  5€ ћ  =€ ћ  E€ ћ  M€ ћ  U€ ћ  ]€ ћ  e€ ћ  m€ ћ  u€ ћ  }€ ћ  …€ ћ  Ќ€ ћ  •€ ћ  ќ€ ћ  Ґ€ ћ  ­€ ћ  µ€ ћ  Ѕ€ ћ  Е€ ћ  Н€ ћ  Х€ ћ  Э€ ћ  е€ ћ  н€ ћ  х€ ћ  э€ ћ  ‰ ћ  
‰ ћ  ‰ ћ  ‰ ћ  %‰ ћ  -‰ ћ  5‰ ћ  =‰ ћ  E‰ ћ  M‰ ћ  U‰ ћ  ]‰ ћ  e‰ ћ  m‰ ћ  u‰ ћ  }‰ ћ  …‰ ћ  Ќ‰ ћ  •‰ ћ  ќ‰ ћ  Ґ‰ ћ  ­‰ ћ  µ‰ ћ  Ѕ‰ ћ  Е‰ ћ  Н‰ ћ  Х‰ ћ  Э‰ ћ  е‰ ћ  н‰ ћ  х‰ ћ  э‰ ћ  Љ ћ  
Љ ћ  Љ ћ  Љ ћ  %Љ ћ  -Љ ћ  5Љ ћ  =Љ ћ  EЉ ћ  MЉ ћ  UЉ ћ  ]Љ ћ  eЉ ћ  mЉ ћ  uЉ ћ  }Љ ћ  …Љ ћ  ЌЉ ћ  •Љ ћ  ќЉ ћ  ҐЉ ћ  ­Љ ћ  µЉ ћ  ЅЉ ћ  ЕЉ ћ  НЉ ћ  ХЉ ћ  ЭЉ ћ  еЉ ћ  нЉ ћ  хЉ ћ  эЉ ћ  ‹ ћ  
‹ ћ  ‹ ћ  ‹ ћ  %‹ ћ  -‹ ћ  5‹ ћ  =‹ ћ  E‹ ћ  M‹ ћ  U‹ ћ  ]‹ ћ  e‹ ћ  m‹ ћ  u‹ ћ  }‹ ћ  …‹ ћ  Ќ‹ ћ  •‹ ћ  ќ‹ ћ  Ґ‹ ћ  ­‹ ћ  µ‹ ћ  Ѕ‹ ћ  Е‹ ћ  Н‹ ћ  Х‹ ћ  Э‹ ћ  е‹ ћ  н‹ ћ  х‹ ћ  э‹ ћ  Њ ћ  
Њ ћ  Њ ћ  Њ ћ  %Њ ћ  -Њ ћ  5Њ ћ  =Њ ћ  EЊ ћ  MЊ ћ  UЊ ћ  ]Њ ћ  eЊ ћ  mЊ ћ  uЊ ћ  }Њ ћ  …Њ ћ  ЌЊ ћ  •Њ ћ  ќЊ ћ  ҐЊ ћ  ­Њ ћ  µЊ ћ  ЅЊ ћ  ЕЊ ћ  НЊ ћ  ХЊ ћ  ЭЊ ћ  еЊ ћ  нЊ ћ  хЊ ћ  эЊ ћ  Ќ ћ  
Ќ ћ  Ќ ћ  Ќ ћ  %Ќ ћ  -Ќ ћ  5Ќ ћ  =Ќ ћ  EЌ ћ  MЌ ћ  UЌ ћ  ]Ќ ћ  eЌ ћ  mЌ ћ  uЌ ћ  }Ќ ћ  …Ќ ћ  ЌЌ ћ  •Ќ ћ  ќЌ ћ  ҐЌ ћ  ­Ќ ћ  µЌ ћ  ЅЌ ћ  ЕЌ ћ  НЌ ћ  ХЌ ћ  ЭЌ ћ  еЌ ћ  нЌ ћ  хЌ ћ  эЌ ћ  Ћ ћ  
Ћ ћ  Ћ ћ  Ћ ћ  %Ћ ћ  -Ћ ћ  5Ћ ћ  =Ћ ћ  EЋ ћ  MЋ ћ  UЋ ћ  ]Ћ ћ  eЋ ћ  mЋ ћ  uЋ ћ  }Ћ ћ  …Ћ ћ  ЌЋ ћ  •Ћ ћ  ќЋ ћ  ҐЋ ћ  ­Ћ ћ  µЋ ћ  ЅЋ ћ  ЕЋ ћ  НЋ ћ  ХЋ ћ  ЭЋ ћ  еЋ ћ  нЋ ћ  хЋ ћ  эЋ ћ  Џ ћ  
Џ ћ  Џ ћ  Џ ћ  %Џ ћ  -Џ ћ  5Џ ћ  =Џ ћ  EЏ ћ  MЏ ћ  UЏ ћ  ]Џ ћ  eЏ ћ  mЏ ћ  uЏ ћ  }Џ ћ  …Џ ћ  ЌЏ ћ  •Џ ћ  ќЏ ћ  ҐЏ ћ  ­Џ ћ  µЏ ћ  ЅЏ ћ  ЕЏ ћ  НЏ ћ  ХЏ ћ  ЭЏ ћ  еЏ ћ  нЏ ћ  хЏ ћ  эЏ ћ  ђ ћ  
ђ ћ  ђ ћ  ђ ћ  %ђ ћ  -ђ ћ  5ђ ћ  =ђ ћ  Eђ ћ  Mђ ћ  Uђ ћ  ]ђ ћ  eђ ћ  mђ ћ  uђ ћ  }ђ ћ  …ђ ћ  Ќђ ћ  •ђ ћ  ќђ ћ  Ґђ ћ  ­ђ ћ  µђ ћ  Ѕђ ћ  Еђ ћ  Нђ ћ  Хђ ћ  Эђ ћ  еђ ћ  нђ ћ  хђ ћ  эђ ћ  ‘ ћ  
‘ ћ  ‘ ћ  ‘ ћ  %‘ ћ  -‘ ћ  5‘ ћ  =‘ ћ  E‘ ћ  M‘ ћ  U‘ ћ  ]‘ ћ  e‘ ћ  m‘ ћ  u‘ ћ  }‘ ћ  …‘ ћ  Ќ‘ ћ  •‘ ћ  ќ‘ ћ  Ґ‘ ћ  ­‘ ћ  µ‘ ћ  Ѕ‘ ћ  Е‘ ћ  Н‘ ћ  Х‘ ћ  Э‘ ћ  е‘ ћ  н‘ ћ  х‘ ћ  э‘ ћ  ’ ћ  
’ ћ  ’ ћ  ’ ћ  %’ ћ  -’ ћ  5’ ћ  =’ ћ  E’ ћ  M’ ћ  U’ ћ  ]’ ћ  e’ ћ  m’ ћ  u’ ћ  }’ ћ  …’ ћ  Ќ’ ћ  •’ ћ  ќ’ ћ  Ґ’ ћ  ­’ ћ  µ’ ћ  Ѕ’ ћ  Е’ ћ  Н’ ћ  Х’ ћ  Э’ ћ  е’ ћ  н’ ћ  х’ ћ  э’ ћ  “ ћ  
“ ћ  “ ћ  “ ћ  %“ ћ  -“ ћ  5“ ћ  =“ ћ  E“ ћ  M“ ћ  U“ ћ  ]“ ћ  e“ ћ  m“ ћ  u“ ћ  }“ ћ  …“ ћ  Ќ“ ћ  •“ ћ  ќ“ ћ  Ґ“ ћ  ­“ ћ  µ“ ћ  Ѕ“ ћ  Е“ ћ  Н“ ћ  Х“ ћ  Э“ ћ  е“ ћ  н“ ћ  х“ ћ  э“ ћ  ” ћ  
” ћ  ” ћ  ” ћ  %” ћ  -” ћ  5” ћ  =” ћ  E” ћ  M” ћ  U” ћ  ]” ћ  e” ћ  m” ћ  u” ћ  }” ћ  …” ћ  Ќ” ћ  •” ћ  ќ” ћ  Ґ” ћ  ­” ћ  µ” ћ  Ѕ” ћ  Е” ћ  Н” ћ  Х” ћ  Э” ћ  е” ћ  н” ћ  х” ћ  э” ћ  • ћ  
• ћ  • ћ  • ћ  %• ћ  -• ћ  5• ћ  =• ћ  E• ћ  M• ћ  U• ћ  ]• ћ  e• ћ  m• ћ  u• ћ  }• ћ  …• ћ  Ќ• ћ  •• ћ  ќ• ћ  Ґ• ћ  ­• ћ  µ• ћ  Ѕ• ћ  Е• ћ  Н• ћ  Х• ћ  Э• ћ  е• ћ  н• ћ  х• ћ  э• ћ  – ћ  
– ћ  – ћ  – ћ  %– ћ  -– ћ  5– ћ  =– ћ  E– ћ  M– ћ  U– ћ  ]– ћ  e– ћ  m– ћ  u– ћ  }– ћ  …– ћ  Ќ– ћ  •– ћ  ќ– ћ  Ґ– ћ  ­– ћ  µ– ћ  Ѕ– ћ  Е– ћ  Н– ћ  Х– ћ  Э– ћ  е– ћ  н– ћ  х– ћ  э– ћ  — ћ  
— ћ  — ћ  — ћ  %— ћ  -— ћ  5— ћ  =— ћ  E— ћ  M— ћ  U— ћ  ]— ћ  e— ћ  m— ћ  u— ћ  }— ћ  …— ћ  Ќ— ћ  •— ћ  ќ— ћ  Ґ— ћ  ­— ћ  µ— ћ  Ѕ— ћ  Е— ћ  Н— ћ  Х— ћ  Э— ћ  е— ћ  н— ћ  х— ћ  э— ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ  ™ ћ  
™ ћ  ™ ћ  ™ ћ  %™ ћ  -™ ћ  5™ ћ  =™ ћ  E™ ћ  M™ ћ  U™ ћ  ]™ ћ  e™ ћ  m™ ћ  u™ ћ  }™ ћ  …™ ћ  Ќ™ ћ  •™ ћ  ќ™ ћ  Ґ™ ћ  ­™ ћ  µ™ ћ  Ѕ™ ћ  Е™ ћ  Н™ ћ  Х™ ћ  Э™ ћ  е™ ћ  н™ ћ  х™ ћ  э™ ћ  љ ћ  
љ ћ  љ ћ  љ ћ  %љ ћ  -љ ћ  5љ ћ  =љ ћ  Eљ ћ  Mљ ћ  Uљ ћ  ]љ ћ  eљ ћ  mљ ћ  uљ ћ  }љ ћ  …љ ћ  Ќљ ћ  •љ ћ  ќљ ћ  Ґљ ћ  ­љ ћ  µљ ћ  Ѕљ ћ  Ељ ћ  Нљ ћ  Хљ ћ  Эљ ћ  ељ ћ  нљ ћ  хљ ћ  эљ ћ  › ћ  
› ћ  › ћ  › ћ  %› ћ  -› ћ  5› ћ  =› ћ  E› ћ  M› ћ  U› ћ  ]› ћ  e› ћ  m› ћ  u› ћ  }› ћ  …› ћ  Ќ› ћ  •› ћ  ќ› ћ  Ґ› ћ  ­› ћ  µ› ћ  Ѕ› ћ  Е› ћ  Н› ћ  Х› ћ  Э› ћ  е› ћ  н› ћ  х› ћ  э› ћ  њ ћ  
њ ћ  њ ћ  њ ћ  %њ ћ  -њ ћ  5њ ћ  =њ ћ  Eњ ћ  Mњ ћ  Uњ ћ  ]њ ћ  eњ ћ  mњ ћ  uњ ћ  }њ ћ  …њ ћ  Ќњ ћ  •њ ћ  ќњ ћ  Ґњ ћ  ­њ ћ  µњ ћ  Ѕњ ћ  Ењ ћ  Нњ ћ  Хњ ћ  Эњ ћ  ењ ћ  нњ ћ  хњ ћ  эњ ћ  ќ ћ  
ќ ћ  ќ ћ  ќ ћ  %ќ ћ  -ќ ћ  5ќ ћ  =ќ ћ  Eќ ћ  Mќ ћ  Uќ ћ  ]ќ ћ  eќ ћ  mќ ћ  uќ ћ  }ќ ћ  …ќ ћ  Ќќ ћ  •ќ ћ  ќќ ћ  Ґќ ћ  ­ќ ћ  µќ ћ  Ѕќ ћ  Еќ ћ  Нќ ћ  Хќ ћ  Эќ ћ  еќ ћ  нќ ћ  хќ ћ  эќ ћ  ћ ћ  
ћ ћ  ћ ћ  ћ ћ  %ћ ћ  -ћ ћ  5ћ ћ  =ћ ћ  Eћ ћ  Mћ ћ  Uћ ћ  ]ћ ћ  eћ ћ  mћ ћ  uћ ћ  }ћ ћ  …ћ ћ  Ќћ ћ  •ћ ћ  ќћ ћ  Ґћ ћ  ­ћ ћ  µћ ћ  Ѕћ ћ  Ећ ћ  Нћ ћ  Хћ ћ  Эћ ћ  ећ ћ  нћ ћ  хћ ћ  эћ ћ  џ ћ  
џ ћ  џ ћ  џ ћ  %џ ћ  -џ ћ  5џ ћ  =џ ћ  Eџ ћ  Mџ ћ  Uџ ћ  ]џ ћ  eџ ћ  mџ ћ  uџ ћ  }џ ћ  …џ ћ  Ќџ ћ  •џ ћ  ќџ ћ  Ґџ ћ  ­џ ћ  µџ ћ  Ѕџ ћ  Еџ ћ  Нџ ћ  Хџ ћ  Эџ ћ  еџ ћ  нџ ћ  хџ ћ  эџ ћ    ћ  
  ћ    ћ    ћ  %  ћ  -  ћ  5  ћ  =  ћ  E  ћ  M  ћ  U  ћ  ]  ћ  e  ћ  m  ћ  u  ћ  }  ћ  …  ћ  Ќ  ћ  •  ћ  ќ  ћ  Ґ  ћ  ­  ћ  µ  ћ  Ѕ  ћ  Е  ћ  Н  ћ  Х  ћ  Э  ћ  е  ћ  н  ћ  х  ћ  э  ћ  Ў ћ  
Ў ћ  Ў ћ  Ў ћ  %Ў ћ  -Ў ћ  5Ў ћ  =Ў ћ  EЎ ћ  MЎ ћ  UЎ ћ  ]Ў ћ  eЎ ћ  mЎ ћ  uЎ ћ  }Ў ћ  …Ў ћ  ЌЎ ћ  •Ў ћ  ќЎ ћ  ҐЎ ћ  ­Ў ћ  µЎ ћ  ЅЎ ћ  ЕЎ ћ  НЎ ћ  ХЎ ћ  ЭЎ ћ  еЎ ћ  нЎ ћ  хЎ ћ  эЎ ћ  ў ћ  
ў ћ  ў ћ  ў ћ  %ў ћ  -ў ћ  5ў ћ  =ў ћ  Eў ћ  Mў ћ  Uў ћ  ]ў ћ  eў ћ  mў ћ  uў ћ  }ў ћ  …ў ћ  Ќў ћ  •ў ћ  ќў ћ  Ґў ћ  ­ў ћ  µў ћ  Ѕў ћ  Еў ћ  Нў ћ  Хў ћ  Эў ћ  еў ћ  нў ћ  хў ћ  эў ћ  Ј ћ  
Ј ћ  Ј ћ  Ј ћ  %Ј ћ  -Ј ћ  5Ј ћ  =Ј ћ  EЈ ћ  MЈ ћ  UЈ ћ  ]Ј ћ  eЈ ћ  mЈ ћ  uЈ ћ  }Ј ћ  …Ј ћ  ЌЈ ћ  •Ј ћ  ќЈ ћ  ҐЈ ћ  ­Ј ћ  µЈ ћ  ЅЈ ћ  ЕЈ ћ  НЈ ћ  ХЈ ћ  ЭЈ ћ  еЈ ћ  нЈ ћ  хЈ ћ  эЈ ћ  ¤ ћ  
¤ ћ  ¤ ћ  ¤ ћ  %¤ ћ  -¤ ћ  5¤ ћ  =¤ ћ  E¤ ћ  M¤ ћ  U¤ ћ  ]¤ ћ  e¤ ћ  m¤ ћ  u¤ ћ  }¤ ћ  …¤ ћ  Ќ¤ ћ  •¤ ћ  ќ¤ ћ  Ґ¤ ћ  ­¤ ћ  µ¤ ћ  Ѕ¤ ћ  Е¤ ћ  Н¤ ћ  Х¤ ћ  Э¤ ћ  е¤ ћ  н¤ ћ  х¤ ћ  э¤ ћ  Ґ ћ  
Ґ ћ  Ґ ћ  Ґ ћ  %Ґ ћ  -Ґ ћ  5Ґ ћ  =Ґ ћ  EҐ ћ  MҐ ћ  UҐ ћ  ]Ґ ћ  eҐ ћ  mҐ ћ  uҐ ћ  }Ґ ћ  …Ґ ћ  ЌҐ ћ  •Ґ ћ  ќҐ ћ  ҐҐ ћ  ­Ґ ћ  µҐ ћ  ЅҐ ћ  ЕҐ ћ  НҐ ћ  ХҐ ћ  ЭҐ ћ  еҐ ћ  нҐ ћ  хҐ ћ  эҐ ћ  ¦ ћ  
¦ ћ  ¦ ћ  ¦ ћ  %¦ ћ  -¦ ћ  5¦ ћ  =¦ ћ  E¦ ћ  M¦ ћ  U¦ ћ  ]¦ ћ  e¦ ћ  m¦ ћ  u¦ ћ  }¦ ћ  …¦ ћ  Ќ¦ ћ  •¦ ћ  ќ¦ ћ  Ґ¦ ћ  ­¦ ћ  µ¦ ћ  Ѕ¦ ћ  Е¦ ћ  Н¦ ћ  Х¦ ћ  Э¦ ћ  е¦ ћ  н¦ ћ  х¦ ћ  э¦ ћ  § ћ  
§ ћ  § ћ  § ћ  %§ ћ  -§ ћ  5§ ћ  =§ ћ  E§ ћ  M§ ћ  U§ ћ  ]§ ћ  e§ ћ  m§ ћ  u§ ћ  }§ ћ  …§ ћ  Ќ§ ћ  •§ ћ  ќ§ ћ  Ґ§ ћ  ­§ ћ  µ§ ћ  Ѕ§ ћ  Е§ ћ  Н§ ћ  Х§ ћ  Э§ ћ  е§ ћ  н§ ћ  х§ ћ  э§ ћ  Ё ћ  
Ё ћ  Ё ћ  Ё ћ  %Ё ћ  -Ё ћ  5Ё ћ  =Ё ћ  EЁ ћ  MЁ ћ  UЁ ћ  ]Ё ћ  eЁ ћ  mЁ ћ  uЁ ћ  }Ё ћ  …Ё ћ  ЌЁ ћ  •Ё ћ  ќЁ ћ  ҐЁ ћ  ­Ё ћ  µЁ ћ  ЅЁ ћ  ЕЁ ћ  НЁ ћ  ХЁ ћ  ЭЁ ћ  еЁ ћ  нЁ ћ  хЁ ћ  эЁ ћ  © ћ  
© ћ  © ћ  © ћ  %© ћ  -© ћ  5© ћ  =© ћ  E© ћ  M© ћ  U© ћ  ]© ћ  e© ћ  m© ћ  u© ћ  }© ћ  …© ћ  Ќ© ћ  •© ћ  ќ© ћ  Ґ© ћ  ­© ћ  µ© ћ  Ѕ© ћ  Е© ћ  Н© ћ  Х© ћ  Э© ћ  е© ћ  н© ћ  х© ћ  э© ћ  Є ћ  
Є ћ  Є ћ  Є ћ  %Є ћ  -Є ћ  5Є ћ  =Є ћ  EЄ ћ  MЄ ћ  UЄ ћ  ]Є ћ  eЄ ћ  mЄ ћ  uЄ ћ  }Є ћ  …Є ћ  ЌЄ ћ  •Є ћ  ќЄ ћ  ҐЄ ћ  ­Є ћ  µЄ ћ  ЅЄ ћ  ЕЄ ћ  НЄ ћ  ХЄ ћ  ЭЄ ћ  еЄ ћ  нЄ ћ  хЄ ћ  эЄ ћ  « ћ  
« ћ  « ћ  « ћ  %« ћ  -« ћ  5« ћ  =« ћ  E« ћ  M« ћ  U« ћ  ]« ћ  e« ћ  m« ћ  u« ћ  }« ћ  …« ћ  Ќ« ћ  •« ћ  ќ« ћ  Ґ« ћ  ­« ћ  µ« ћ  Ѕ« ћ  Е« ћ  Н« ћ  Х« ћ  Э« ћ  е« ћ  н« ћ  х« ћ  э« ћ  ¬ ћ  
¬ ћ  ¬ ћ  ¬ ћ  %¬ ћ  -¬ ћ  5¬ ћ  =¬ ћ  E¬ ћ  M¬ ћ  U¬ ћ  ]¬ ћ  e¬ ћ  m¬ ћ  u¬ ћ  }¬ ћ  …¬ ћ  Ќ¬ ћ  •¬ ћ  ќ¬ ћ  Ґ¬ ћ  ­¬ ћ  µ¬ ћ  Ѕ¬ ћ  Е¬ ћ  Н¬ ћ  Х¬ ћ  Э¬ ћ  е¬ ћ  н¬ ћ  х¬ ћ  э¬ ћ  ­ ћ  
­ ћ  ­ ћ  ­ ћ  %­ ћ  -­ ћ  5­ ћ  =­ ћ  E­ ћ  M­ ћ  U­ ћ  ]­ ћ  e­ ћ  m­ ћ  u­ ћ  }­ ћ  …­ ћ  Ќ­ ћ  •­ ћ  ќ­ ћ  Ґ­ ћ  ­­ ћ  µ­ ћ  Ѕ­ ћ  Е­ ћ  Н­ ћ  Х­ ћ  Э­ ћ  е­ ћ  н­ ћ  х­ ћ  э­ ћ  ® ћ  
® ћ  ® ћ  ® ћ  %® ћ  -® ћ  5® ћ  =® ћ  E® ћ  M® ћ  U® ћ  ]® ћ  e® ћ  m® ћ  u® ћ  }® ћ  …® ћ  Ќ® ћ  •® ћ  ќ® ћ  Ґ® ћ  ­® ћ  µ® ћ  Ѕ® ћ  Е® ћ  Н® ћ  Х® ћ  Э® ћ  е® ћ  н® ћ  х® ћ  э® ћ  Ї ћ  
Ї ћ  Ї ћ  Ї ћ  %Ї ћ  -Ї ћ  5Ї ћ  =Ї ћ  EЇ ћ  MЇ ћ  UЇ ћ  ]Ї ћ  eЇ ћ  mЇ ћ  uЇ ћ  }Ї ћ  …Ї ћ  ЌЇ ћ  •Ї ћ  ќЇ ћ  ҐЇ ћ  ­Ї ћ  µЇ ћ  ЅЇ ћ  ЕЇ ћ  НЇ ћ  ХЇ ћ  ЭЇ ћ  еЇ ћ  нЇ ћ  хЇ ћ  эЇ ћ  ° ћ  
° ћ  ° ћ  ° ћ  %° ћ  -° ћ  5° ћ  =° ћ  E° ћ  M° ћ  U° ћ  ]° ћ  e° ћ  m° ћ  u° ћ  }° ћ  …° ћ  Ќ° ћ  •° ћ  ќ° ћ  Ґ° ћ  ­° ћ  µ° ћ  Ѕ° ћ  Е° ћ  Н° ћ  Х° ћ  Э° ћ  е° ћ  н° ћ  х° ћ  э° ћ  ± ћ  
± ћ  ± ћ  ± ћ  %± ћ  -± ћ  5± ћ  =± ћ  E± ћ  M± ћ  U± ћ  ]± ћ  e± ћ  m± ћ  u± ћ  }± ћ  …± ћ  Ќ± ћ  •± ћ  ќ± ћ  Ґ± ћ  ­± ћ  µ± ћ  Ѕ± ћ  Е± ћ  Н± ћ  Х± ћ  Э± ћ  е± ћ  н± ћ  х± ћ  э± ћ  І ћ  
І ћ  І ћ  І ћ  %І ћ  -І ћ  5І ћ  =І ћ  EІ ћ  MІ ћ  UІ ћ  ]І ћ  eІ ћ  mІ ћ  uІ ћ  }І ћ  …І ћ  ЌІ ћ  •І ћ  ќІ ћ  ҐІ ћ  ­І ћ  µІ ћ  ЅІ ћ  ЕІ ћ  НІ ћ  ХІ ћ  ЭІ ћ  еІ ћ  нІ ћ  хІ ћ  эІ ћ  і ћ  
і ћ  і ћ  і ћ  %і ћ  -і ћ  5і ћ  =і ћ  Eі ћ  Mі ћ  Uі ћ  ]і ћ  eі ћ  mі ћ  uі ћ  }і ћ  …і ћ  Ќі ћ  •і ћ  ќі ћ  Ґі ћ  ­і ћ  µі ћ  Ѕі ћ  Еі ћ  Ні ћ  Хі ћ  Эі ћ  еі ћ  ні ћ  хі ћ  эі ћ  ґ ћ  
ґ ћ  ґ ћ  ґ ћ  %ґ ћ  -ґ ћ  5ґ ћ  =ґ ћ  Eґ ћ  Mґ ћ  Uґ ћ  ]ґ ћ  eґ ћ  mґ ћ  uґ ћ  }ґ ћ  …ґ ћ  Ќґ ћ  •ґ ћ  ќґ ћ  Ґґ ћ  ­ґ ћ  µґ ћ  Ѕґ ћ  Еґ ћ  Нґ ћ  Хґ ћ  Эґ ћ  еґ ћ  нґ ћ  хґ ћ  эґ ћ  µ ћ  
µ ћ  µ ћ  µ ћ  %µ ћ  -µ ћ  5µ ћ  =µ ћ  Eµ ћ  Mµ ћ  Uµ ћ  ]µ ћ  eµ ћ  mµ ћ  uµ ћ  }µ ћ  …µ ћ  Ќµ ћ  •µ ћ  ќµ ћ  Ґµ ћ  ­µ ћ  µµ ћ  Ѕµ ћ  Еµ ћ  Нµ ћ  Хµ ћ  Эµ ћ  еµ ћ  нµ ћ  хµ ћ  эµ ћ  ¶ ћ  
¶ ћ  ¶ ћ  ¶ ћ  %¶ ћ  -¶ ћ  5¶ ћ  =¶ ћ  E¶ ћ  M¶ ћ  U¶ ћ  ]¶ ћ  e¶ ћ  m¶ ћ  u¶ ћ  }¶ ћ  …¶ ћ  Ќ¶ ћ  •¶ ћ  ќ¶ ћ  Ґ¶ ћ  ­¶ ћ  µ¶ ћ  Ѕ¶ ћ  Е¶ ћ  Н¶ ћ  Х¶ ћ  Э¶ ћ  е¶ ћ  н¶ ћ  х¶ ћ  э¶ ћ  · ћ  
· ћ  · ћ  · ћ  %· ћ  -· ћ  5· ћ  =· ћ  E· ћ  M· ћ  U· ћ  ]· ћ  e· ћ  m· ћ  u· ћ  }· ћ  …· ћ  Ќ· ћ  •· ћ  ќ· ћ  Ґ· ћ  ­· ћ  µ· ћ  Ѕ· ћ  Е· ћ  Н· ћ  Х· ћ  Э· ћ  е· ћ  н· ћ  х· ћ  э· ћ  ё ћ  
ё ћ  ё ћ  ё ћ  %ё ћ  -ё ћ  5ё ћ  =ё ћ  Eё ћ  Mё ћ  Uё ћ  ]ё ћ  eё ћ  mё ћ  uё ћ  }ё ћ  …ё ћ  Ќё ћ  •ё ћ  ќё ћ  Ґё ћ  ­ё ћ  µё ћ  Ѕё ћ  Её ћ  Нё ћ  Хё ћ  Эё ћ  её ћ  нё ћ  хё ћ  эё ћ  № ћ  
№ ћ  № ћ  № ћ  %№ ћ  -№ ћ  5№ ћ  =№ ћ  E№ ћ  M№ ћ  U№ ћ  ]№ ћ  e№ ћ  m№ ћ  u№ ћ  }№ ћ  …№ ћ  Ќ№ ћ  •№ ћ  ќ№ ћ  Ґ№ ћ  ­№ ћ  µ№ ћ  Ѕ№ ћ  Е№ ћ  Н№ ћ  Х№ ћ  Э№ ћ  е№ ћ  н№ ћ  х№ ћ  э№ ћ  є ћ  
є ћ  є ћ  є ћ  %є ћ  -є ћ  5є ћ  =є ћ  Eє ћ  Mє ћ  Uє ћ  ]є ћ  eє ћ  mє ћ  uє ћ  }є ћ  …є ћ  Ќє ћ  •є ћ  ќє ћ  Ґє ћ  ­є ћ  µє ћ  Ѕє ћ  Еє ћ  Нє ћ  Хє ћ  Эє ћ  еє ћ  нє ћ  хє ћ  эє ћ  » ћ  
» ћ  » ћ  » ћ  %» ћ  -» ћ  5» ћ  =» ћ  E» ћ  M» ћ  U» ћ  ]» ћ  e» ћ  m» ћ  u» ћ  }» ћ  …» ћ  Ќ» ћ  •» ћ  ќ» ћ  Ґ» ћ  ­» ћ  µ» ћ  Ѕ» ћ  Е» ћ  Н» ћ  Х» ћ  Э» ћ  е» ћ  н» ћ  х» ћ  э» ћ  ј ћ  
ј ћ  ј ћ  ј ћ  %ј ћ  -ј ћ  5ј ћ  =ј ћ  Eј ћ  Mј ћ  Uј ћ  ]ј ћ  eј ћ  mј ћ  uј ћ  }ј ћ  …ј ћ  Ќј ћ  •ј ћ  ќј ћ  Ґј ћ  ­ј ћ  µј ћ  Ѕј ћ  Еј ћ  Нј ћ  Хј ћ  Эј ћ  еј ћ  нј ћ  хј ћ  эј ћ  Ѕ ћ  
Ѕ ћ  Ѕ ћ  Ѕ ћ  %Ѕ ћ  -Ѕ ћ  5Ѕ ћ  =Ѕ ћ  EЅ ћ  MЅ ћ  UЅ ћ  ]Ѕ ћ  eЅ ћ  mЅ ћ  uЅ ћ  }Ѕ ћ  …Ѕ ћ  ЌЅ ћ  •Ѕ ћ  ќЅ ћ  ҐЅ ћ  ­Ѕ ћ  µЅ ћ  ЅЅ ћ  ЕЅ ћ  НЅ ћ  ХЅ ћ  ЭЅ ћ  еЅ ћ  нЅ ћ  хЅ ћ  эЅ ћ  ѕ ћ  
ѕ ћ  ѕ ћ  ѕ ћ  %ѕ ћ  -ѕ ћ  5ѕ ћ  =ѕ ћ  Eѕ ћ  Mѕ ћ  Uѕ ћ  ]ѕ ћ  eѕ ћ  mѕ ћ  uѕ ћ  }ѕ ћ  …ѕ ћ  Ќѕ ћ  •ѕ ћ  ќѕ ћ  Ґѕ ћ  ­ѕ ћ  µѕ ћ  Ѕѕ ћ  Еѕ ћ  Нѕ ћ  Хѕ ћ  Эѕ ћ  еѕ ћ  нѕ ћ  хѕ ћ  эѕ ћ  ї ћ  
ї ћ  ї ћ  ї ћ  %ї ћ  -ї ћ  5ї ћ  =ї ћ  Eї ћ  Mї ћ  Uї ћ  ]ї ћ  eї ћ  mї ћ  uї ћ  }ї ћ  …ї ћ  Ќї ћ  •ї ћ  ќї ћ  Ґї ћ  ­ї ћ  µї ћ  Ѕї ћ  Еї ћ  Нї ћ  Хї ћ  Эї ћ  еї ћ  нї ћ  хї ћ  эї ћ  А ћ  
А ћ  А ћ  А ћ  %А ћ  -А ћ  5А ћ  =А ћ  EА ћ  MА ћ  UА ћ  ]А ћ  eА ћ  mА ћ  uА ћ  }А ћ  …А ћ  ЌА ћ  •А ћ  ќА ћ  ҐА ћ  ­А ћ  µА ћ  ЅА ћ  ЕА ћ  НА ћ  ХА ћ  ЭА ћ  еА ћ  нА ћ  хА ћ  эА ћ  Б ћ  
Б ћ  Б ћ  Б ћ  %Б ћ  -Б ћ  5Б ћ  =Б ћ  EБ ћ  MБ ћ  UБ ћ  ]Б ћ  eБ ћ  mБ ћ  uБ ћ  }Б ћ  …Б ћ  ЌБ ћ  •Б ћ  ќБ ћ  ҐБ ћ  ­Б ћ  µБ ћ  ЅБ ћ  ЕБ ћ  НБ ћ  ХБ ћ  ЭБ ћ  еБ ћ  нБ ћ  хБ ћ  эБ ћ  В ћ  
В ћ  В ћ  В ћ  %В ћ  -В ћ  5В ћ  =В ћ  EВ ћ  MВ ћ  UВ ћ  ]В ћ  eВ ћ  mВ ћ  uВ ћ  }В ћ  …В ћ  ЌВ ћ  •В ћ  ќВ ћ  ҐВ ћ  ­В ћ  µВ ћ  ЅВ ћ  ЕВ ћ  НВ ћ  ХВ ћ  ЭВ ћ  еВ ћ  нВ ћ  хВ ћ  эВ ћ  Г ћ  
Г ћ  Г ћ  Г ћ  %Г ћ  -Г ћ  5Г ћ  =Г ћ  EГ ћ  MГ ћ  UГ ћ  ]Г ћ  eГ ћ  mГ ћ  uГ ћ  }Г ћ  …Г ћ  ЌГ ћ  •Г ћ  ќГ ћ  ҐГ ћ  ­Г ћ  µГ ћ  ЅГ ћ  ЕГ ћ  НГ ћ  ХГ ћ  ЭГ ћ  еГ ћ  нГ ћ  хГ ћ  эГ ћ  Д ћ  
Д ћ  Д ћ  Д ћ  %Д ћ  -Д ћ  5Д ћ  =Д ћ  EД ћ  MД ћ  UД ћ  ]Д ћ  eД ћ  mД ћ  uД ћ  }Д ћ  …Д ћ  ЌД ћ  •Д ћ  ќД ћ  ҐД ћ  ­Д ћ  µД ћ  ЅД ћ  ЕД ћ  НД ћ  ХД ћ  ЭД ћ  еД ћ  нД ћ  хД ћ  эД ћ  Е ћ  
Е ћ  Е ћ  Е ћ  %Е ћ  -Е ћ  5Е ћ  =Е ћ  EЕ ћ  MЕ ћ  UЕ ћ  ]Е ћ  eЕ ћ  mЕ ћ  uЕ ћ  }Е ћ  …Е ћ  ЌЕ ћ  •Е ћ  ќЕ ћ  ҐЕ ћ  ­Е ћ  µЕ ћ  ЅЕ ћ  ЕЕ ћ  НЕ ћ  ХЕ ћ  ЭЕ ћ  еЕ ћ  нЕ ћ  хЕ ћ  эЕ ћ  Ж ћ  
Ж ћ  Ж ћ  Ж ћ  %Ж ћ  -Ж ћ  5Ж ћ  =Ж ћ  EЖ ћ  MЖ ћ  UЖ ћ  ]Ж ћ  eЖ ћ  mЖ ћ  uЖ ћ  }Ж ћ  …Ж ћ  ЌЖ ћ  •Ж ћ  ќЖ ћ  ҐЖ ћ  ­Ж ћ  µЖ ћ  ЅЖ ћ  ЕЖ ћ  НЖ ћ  ХЖ ћ  ЭЖ ћ  еЖ ћ  нЖ ћ  хЖ ћ  эЖ ћ  З ћ  
З ћ  З ћ  З ћ  %З ћ  -З ћ  5З ћ  =З ћ  EЗ ћ  MЗ ћ  UЗ ћ  ]З ћ  eЗ ћ  mЗ ћ  uЗ ћ  }З ћ  …З ћ  ЌЗ ћ  •З ћ  ќЗ ћ  ҐЗ ћ  ­З ћ  µЗ ћ  ЅЗ ћ  ЕЗ ћ  НЗ ћ  ХЗ ћ  ЭЗ ћ  еЗ ћ  нЗ ћ  хЗ ћ  эЗ ћ  И ћ  
И ћ  И ћ  И ћ  %И ћ  -И ћ  5И ћ  =И ћ  EИ ћ  MИ ћ  UИ ћ  ]И ћ  eИ ћ  mИ ћ  uИ ћ  }И ћ  …И ћ  ЌИ ћ  •И ћ  ќИ ћ  ҐИ ћ  ­И ћ  µИ ћ  ЅИ ћ  ЕИ ћ  НИ ћ  ХИ ћ  ЭИ ћ  еИ ћ  нИ ћ  хИ ћ  эИ ћ  Й ћ  
Й ћ  Й ћ  Й ћ  %Й ћ  -Й ћ  5Й ћ  =Й ћ  EЙ ћ  MЙ ћ  UЙ ћ  ]Й ћ  eЙ ћ  mЙ ћ  uЙ ћ  }Й ћ  …Й ћ  ЌЙ ћ  •Й ћ  ќЙ ћ  ҐЙ ћ  ­Й ћ  µЙ ћ  ЅЙ ћ  ЕЙ ћ  НЙ ћ  ХЙ ћ  ЭЙ ћ  еЙ ћ  нЙ ћ  хЙ ћ  эЙ ћ  К ћ  
К ћ  К ћ  К ћ  %К ћ  -К ћ  5К ћ  =К ћ  EК ћ  MК ћ  UК ћ  ]К ћ  eК ћ  mК ћ  uК ћ  }К ћ  …К ћ  ЌК ћ  •К ћ  ќК ћ  ҐК ћ  ­К ћ  µК ћ  ЅК ћ  ЕК ћ  НК ћ  ХК ћ  ЭК ћ  еК ћ  нК ћ  хК ћ  эК ћ  Л ћ  
Л ћ  Л ћ  Л ћ  %Л ћ  -Л ћ  5Л ћ  =Л ћ  EЛ ћ  MЛ ћ  UЛ ћ  ]Л ћ  eЛ ћ  mЛ ћ  uЛ ћ  }Л ћ  …Л ћ  ЌЛ ћ  •Л ћ  ќЛ ћ  ҐЛ ћ  ­Л ћ  µЛ ћ  ЅЛ ћ  ЕЛ ћ  НЛ ћ  ХЛ ћ  ЭЛ ћ  еЛ ћ  нЛ ћ  хЛ ћ  эЛ ћ  М ћ  
М ћ  М ћ  М ћ  %М ћ  -М ћ  5М ћ  =М ћ  EМ ћ  MМ ћ  UМ ћ  ]М ћ  eМ ћ  mМ ћ  uМ ћ  }М ћ  …М ћ  ЌМ ћ  •М ћ  ќМ ћ  ҐМ ћ  ­М ћ  µМ ћ  ЅМ ћ  ЕМ ћ  НМ ћ  ХМ ћ  ЭМ ћ  еМ ћ  нМ ћ  хМ ћ  эМ ћ  Н ћ  
Н ћ  Н ћ  Н ћ  %Н ћ  -Н ћ  5Н ћ  =Н ћ  EН ћ  MН ћ  UН ћ  ]Н ћ  eН ћ  mН ћ  uН ћ  }Н ћ  …Н ћ  ЌН ћ  •Н ћ  ќН ћ  ҐН ћ  ­Н ћ  µН ћ  ЅН ћ  ЕН ћ  НН ћ  ХН ћ  ЭН ћ  еН ћ  нН ћ  хН ћ  эН ћ  О ћ  
О ћ  О ћ  О ћ  %О ћ  -О ћ  5О ћ  =О ћ  EО ћ  MО ћ  UО ћ  ]О ћ  eО ћ  mО ћ  uО ћ  }О ћ  …О ћ  ЌО ћ  •О ћ  ќО ћ  ҐО ћ  ­О ћ  µО ћ  ЅО ћ  ЕО ћ  НО ћ  ХО ћ  ЭО ћ  еО ћ  нО ћ  хО ћ  эО ћ  П ћ  
П ћ  П ћ  П ћ  %П ћ  -П ћ  5П ћ  =П ћ  EП ћ  MП ћ  UП ћ  ]П ћ  eП ћ  mП ћ  uП ћ  }П ћ  …П ћ  ЌП ћ  •П ћ  ќП ћ  ҐП ћ  ­П ћ  µП ћ  ЅП ћ  ЕП ћ  НП ћ  ХП ћ  ЭП ћ  еП ћ  нП ћ  хП ћ  эП ћ  Р ћ  
Р ћ  Р ћ  Р ћ  %Р ћ  -Р ћ  5Р ћ  =Р ћ  EР ћ  MР ћ  UР ћ  ]Р ћ  eР ћ  mР ћ  uР ћ  }Р ћ  …Р ћ  ЌР ћ  •Р ћ  ќР ћ  ҐР ћ  ­Р ћ  µР ћ  ЅР ћ  ЕР ћ  НР ћ  ХР ћ  ЭР ћ  еР ћ  нР ћ  хР ћ  эР ћ  С ћ  
С ћ  С ћ  С ћ  %С ћ  -С ћ  5С ћ  =С ћ  EС ћ  MС ћ  UС ћ  ]С ћ  eС ћ  mС ћ  uС ћ  }С ћ  …С ћ  ЌС ћ  •С ћ  ќС ћ  ҐС ћ  ­С ћ  µС ћ  ЅС ћ  ЕС ћ  НС ћ  ХС ћ  ЭС ћ  еС ћ  нС ћ  хС ћ  эС ћ  Т ћ  
Т ћ  Т ћ  Т ћ  %Т ћ  -Т ћ  5Т ћ  =Т ћ  EТ ћ  MТ ћ  UТ ћ  ]Т ћ  eТ ћ  mТ ћ  uТ ћ  }Т ћ  …Т ћ  ЌТ ћ  •Т ћ  ќТ ћ  ҐТ ћ  ­Т ћ  µТ ћ  ЅТ ћ  ЕТ ћ  НТ ћ  ХТ ћ  ЭТ ћ  еТ ћ  нТ ћ  хТ ћ  эТ ћ  У ћ  
У ћ  У ћ  У ћ  %У ћ  -У ћ  5У ћ  =У ћ  EУ ћ  MУ ћ  UУ ћ  ]У ћ  eУ ћ  mУ ћ  uУ ћ  }У ћ  …У ћ  ЌУ ћ  •У ћ  ќУ ћ  ҐУ ћ  ­У ћ  µУ ћ  ЅУ ћ  ЕУ ћ  НУ ћ  ХУ ћ  ЭУ ћ  еУ ћ  нУ ћ  хУ ћ  эУ ћ  Ф ћ  
Ф ћ  Ф ћ  Ф ћ  %Ф ћ  -Ф ћ  5Ф ћ  =Ф ћ  EФ ћ  MФ ћ  UФ ћ  ]Ф ћ  eФ ћ  mФ ћ  uФ ћ  }Ф ћ  …Ф ћ  ЌФ ћ  •Ф ћ  ќФ ћ  ҐФ ћ  ­Ф ћ  µФ ћ  ЅФ ћ  ЕФ ћ  НФ ћ  ХФ ћ  ЭФ ћ  еФ ћ  нФ ћ  хФ ћ  эФ ћ  Х ћ  
Х ћ  Х ћ  Х ћ  %Х ћ  -Х ћ  5Х ћ  =Х ћ  EХ ћ  MХ ћ  UХ ћ  ]Х ћ  eХ ћ  mХ ћ  uХ ћ  }Х ћ  …Х ћ  ЌХ ћ  •Х ћ  ќХ ћ  ҐХ ћ  ­Х ћ  µХ ћ  ЅХ ћ  ЕХ ћ  НХ ћ  ХХ ћ  ЭХ ћ  еХ ћ  нХ ћ  хХ ћ  эХ ћ  Ц ћ  
Ц ћ  Ц ћ  Ц ћ  %Ц ћ  -Ц ћ  5Ц ћ  =Ц ћ  EЦ ћ  MЦ ћ  UЦ ћ  ]Ц ћ  eЦ ћ  mЦ ћ  uЦ ћ  }Ц ћ  …Ц ћ  ЌЦ ћ  •Ц ћ  ќЦ ћ  ҐЦ ћ  ­Ц ћ  µЦ ћ  ЅЦ ћ  ЕЦ ћ  НЦ ћ  ХЦ ћ  ЭЦ ћ  еЦ ћ  нЦ ћ  хЦ ћ  эЦ ћ  Ч ћ  
Ч ћ  Ч ћ  Ч ћ  %Ч ћ  -Ч ћ  5Ч ћ  =Ч ћ  EЧ ћ  MЧ ћ  UЧ ћ  ]Ч ћ  eЧ ћ  mЧ ћ  uЧ ћ  }Ч ћ  …Ч ћ  ЌЧ ћ  •Ч ћ  ќЧ ћ  ҐЧ ћ  ­Ч ћ  µЧ ћ  ЅЧ ћ  ЕЧ ћ  НЧ ћ  ХЧ ћ  ЭЧ ћ  еЧ ћ  нЧ ћ  хЧ ћ  эЧ ћ  Ш ћ  
Ш ћ  Ш ћ  Ш ћ  %Ш ћ  -Ш ћ  5Ш ћ  =Ш ћ  EШ ћ  MШ ћ  UШ ћ  ]Ш ћ  eШ ћ  mШ ћ  uШ ћ  }Ш ћ  …Ш ћ  ЌШ ћ  •Ш ћ  ќШ ћ  ҐШ ћ  ­Ш ћ  µШ ћ  ЅШ ћ  ЕШ ћ  НШ ћ  ХШ ћ  ЭШ ћ  еШ ћ  нШ ћ  хШ ћ  эШ ћ  Щ ћ  
Щ ћ  Щ ћ  Щ ћ  %Щ ћ  -Щ ћ  5Щ ћ  =Щ ћ  EЩ ћ  MЩ ћ  UЩ ћ  ]Щ ћ  eЩ ћ  mЩ ћ  uЩ ћ  }Щ ћ  …Щ ћ  ЌЩ ћ  •Щ ћ  ќЩ ћ  ҐЩ ћ  ­Щ ћ  µЩ ћ  ЅЩ ћ  ЕЩ ћ  НЩ ћ  ХЩ ћ  ЭЩ ћ  еЩ ћ  нЩ ћ  хЩ ћ  эЩ ћ  Ъ ћ  
Ъ ћ  Ъ ћ  Ъ ћ  %Ъ ћ  -Ъ ћ  5Ъ ћ  =Ъ ћ  EЪ ћ  MЪ ћ  UЪ ћ  ]Ъ ћ  eЪ ћ  mЪ ћ  uЪ ћ  }Ъ ћ  …Ъ ћ  ЌЪ ћ  •Ъ ћ  ќЪ ћ  ҐЪ ћ  ­Ъ ћ  µЪ ћ  ЅЪ ћ  ЕЪ ћ  НЪ ћ  ХЪ ћ  ЭЪ ћ  еЪ ћ  нЪ ћ  хЪ ћ  эЪ ћ  Ы ћ  
Ы ћ  Ы ћ  Ы ћ  %Ы ћ  -Ы ћ  5Ы ћ  =Ы ћ  EЫ ћ  MЫ ћ  UЫ ћ  ]Ы ћ  eЫ ћ  mЫ ћ  uЫ ћ  }Ы ћ  …Ы ћ  ЌЫ ћ  •Ы ћ  ќЫ ћ  ҐЫ ћ  ­Ы ћ  µЫ ћ  ЅЫ ћ  ЕЫ ћ  НЫ ћ  ХЫ ћ  ЭЫ ћ  еЫ ћ  нЫ ћ  хЫ ћ  эЫ ћ  Ь ћ  
Ь ћ  Ь ћ  Ь ћ  %Ь ћ  -Ь ћ  5Ь ћ  =Ь ћ  EЬ ћ  MЬ ћ  UЬ ћ  ]Ь ћ  eЬ ћ  mЬ ћ  uЬ ћ  }Ь ћ  …Ь ћ  ЌЬ ћ  •Ь ћ  ќЬ ћ  ҐЬ ћ  ­Ь ћ  µЬ ћ  ЅЬ ћ  ЕЬ ћ  НЬ ћ  ХЬ ћ  ЭЬ ћ  еЬ ћ  нЬ ћ  хЬ ћ  эЬ ћ  Э ћ  
Э ћ  Э ћ  Э ћ  %Э ћ  -Э ћ  5Э ћ  =Э ћ  EЭ ћ  MЭ ћ  UЭ ћ  ]Э ћ  eЭ ћ  mЭ ћ  uЭ ћ  }Э ћ  …Э ћ  ЌЭ ћ  •Э ћ  ќЭ ћ  ҐЭ ћ  ­Э ћ  µЭ ћ  ЅЭ ћ  ЕЭ ћ  НЭ ћ  ХЭ ћ  ЭЭ ћ  еЭ ћ  нЭ ћ  хЭ ћ  эЭ ћ  Ю ћ  
Ю ћ  Ю ћ  Ю ћ  %Ю ћ  -Ю ћ  5Ю ћ  =Ю ћ  EЮ ћ  MЮ ћ  UЮ ћ  ]Ю ћ  eЮ ћ  mЮ ћ  uЮ ћ  }Ю ћ  …Ю ћ  ЌЮ ћ  •Ю ћ  ќЮ ћ  ҐЮ ћ  ­Ю ћ  µЮ ћ  ЅЮ ћ  ЕЮ ћ  НЮ ћ  ХЮ ћ  ЭЮ ћ  еЮ ћ  нЮ ћ  хЮ ћ  эЮ ћ  Я ћ  
Я ћ  Я ћ  Я ћ  %Я ћ  -Я ћ  5Я ћ  =Я ћ  EЯ ћ  MЯ ћ  UЯ ћ  ]Я ћ  eЯ ћ  mЯ ћ  uЯ ћ  }Я ћ  …Я ћ  ЌЯ ћ  •Я ћ  ќЯ ћ  ҐЯ ћ  ­Я ћ  µЯ ћ  ЅЯ ћ  ЕЯ ћ  НЯ ћ  ХЯ ћ  ЭЯ ћ  еЯ ћ  нЯ ћ  хЯ ћ  эЯ ћ  а ћ  
а ћ  а ћ  а ћ  %а ћ  -а ћ  5а ћ  =а ћ  Eа ћ  Mа ћ  Uа ћ  ]а ћ  eа ћ  mа ћ  uа ћ  }а ћ  …а ћ  Ќа ћ  •а ћ  ќа ћ  Ґа ћ  ­а ћ  µа ћ  Ѕа ћ  Еа ћ  На ћ  Ха ћ  Эа ћ  еа ћ  на ћ  ха ћ  эа ћ  б ћ  
б ћ  б ћ  б ћ  %б ћ  -б ћ  5б ћ  =б ћ  Eб ћ  Mб ћ  Uб ћ  ]б ћ  eб ћ  mб ћ  uб ћ  }б ћ  …б ћ  Ќб ћ  •б ћ  ќб ћ  Ґб ћ  ­б ћ  µб ћ  Ѕб ћ  Еб ћ  Нб ћ  Хб ћ  Эб ћ  еб ћ  нб ћ  хб ћ  эб ћ  в ћ  
в ћ  в ћ  в ћ  %в ћ  -в ћ  5в ћ  =в ћ  Eв ћ  Mв ћ  Uв ћ  ]в ћ  eв ћ  mв ћ  uв ћ  }в ћ  …в ћ  Ќв ћ  •в ћ  ќв ћ  Ґв ћ  ­в ћ  µв ћ  Ѕв ћ  Ев ћ  Нв ћ  Хв ћ  Эв ћ  ев ћ  нв ћ  хв ћ  эв ћ  г ћ  
г ћ  г ћ  г ћ  %г ћ  -г ћ  5г ћ  =г ћ  Eг ћ  Mг ћ  Uг ћ  ]г ћ  eг ћ  mг ћ  uг ћ  }г ћ  …г ћ  Ќг ћ  •г ћ  ќг ћ  Ґг ћ  ­г ћ  µг ћ  Ѕг ћ  Ег ћ  Нг ћ  Хг ћ  Эг ћ  ег ћ  нг ћ  хг ћ  эг ћ  д ћ  
д ћ  д ћ  д ћ  %д ћ  -д ћ  5д ћ  =д ћ  Eд ћ  Mд ћ  Uд ћ  ]д ћ  eд ћ  mд ћ  uд ћ  }д ћ  …д ћ  Ќд ћ  •д ћ  ќд ћ  Ґд ћ  ­д ћ  µд ћ  Ѕд ћ  Ед ћ  Нд ћ  Хд ћ  Эд ћ  ед ћ  нд ћ  хд ћ  эд ћ  е ћ  
е ћ  е ћ  е ћ  %е ћ  -е ћ  5е ћ  =е ћ  Eе ћ  Mе ћ  Uе ћ  ]е ћ  eе ћ  mе ћ  uе ћ  }е ћ  …е ћ  Ќе ћ  •е ћ  ќе ћ  Ґе ћ  ­е ћ  µе ћ  Ѕе ћ  Ее ћ  Не ћ  Хе ћ  Эе ћ  ее ћ  не ћ  хе ћ  эе ћ  ж ћ  
ж ћ  ж ћ  ж ћ  %ж ћ  -ж ћ  5ж ћ  =ж ћ  Eж ћ  Mж ћ  Uж ћ  ]ж ћ  eж ћ  mж ћ  uж ћ  }ж ћ  …ж ћ  Ќж ћ  •ж ћ  ќж ћ  Ґж ћ  ­ж ћ  µж ћ  Ѕж ћ  Еж ћ  Нж ћ  Хж ћ  Эж ћ  еж ћ  нж ћ  хж ћ  эж ћ  з ћ  
з ћ  з ћ  з ћ  %з ћ  -з ћ  5з ћ  =з ћ  Eз ћ  Mз ћ  Uз ћ  ]з ћ  eз ћ  mз ћ  uз ћ  }з ћ  …з ћ  Ќз ћ  •з ћ  ќз ћ  Ґз ћ  ­з ћ  µз ћ  Ѕз ћ  Ез ћ  Нз ћ  Хз ћ  Эз ћ  ез ћ  нз ћ  хз ћ  эз ћ  и ћ  
и ћ  и ћ  и ћ  %и ћ  -и ћ  5и ћ  =и ћ  Eи ћ  Mи ћ  Uи ћ  ]и ћ  eи ћ  mи ћ  uи ћ  }и ћ  …и ћ  Ќи ћ  •и ћ  ќи ћ  Ґи ћ  ­и ћ  µи ћ  Ѕи ћ  Еи ћ  Ни ћ  Хи ћ  Эи ћ  еи ћ  ни ћ  хи ћ  эи ћ  й ћ  
й ћ  й ћ  й ћ  %й ћ  -й ћ  5й ћ  =й ћ  Eй ћ  Mй ћ  Uй ћ  ]й ћ  eй ћ  mй ћ  uй ћ  }й ћ  …й ћ  Ќй ћ  •й ћ  ќй ћ  Ґй ћ  ­й ћ  µй ћ  Ѕй ћ  Ей ћ  Нй ћ  Хй ћ  Эй ћ  ей ћ  нй ћ  хй ћ  эй ћ  к ћ  
к ћ  к ћ  к ћ  %к ћ  -к ћ  5к ћ  =к ћ  Eк ћ  Mк ћ  Uк ћ  ]к ћ  eк ћ  mк ћ  uк ћ  }к ћ  …к ћ  Ќк ћ  •к ћ  ќк ћ  Ґк ћ  ­к ћ  µк ћ  Ѕк ћ  Ек ћ  Нк ћ  Хк ћ  Эк ћ  ек ћ  нк ћ  хк ћ  эк ћ  л ћ  
л ћ  л ћ  л ћ  %л ћ  -л ћ  5л ћ  =л ћ  Eл ћ  Mл ћ  Uл ћ  ]л ћ  eл ћ  mл ћ  uл ћ  }л ћ  …л ћ  Ќл ћ  •л ћ  ќл ћ  Ґл ћ  ­л ћ  µл ћ  Ѕл ћ  Ел ћ  Нл ћ  Хл ћ  Эл ћ  ел ћ  нл ћ  хл ћ  эл ћ  м ћ  
м ћ  м ћ  м ћ  %м ћ  -м ћ  5м ћ  =м ћ  Eм ћ  Mм ћ  Uм ћ  ]м ћ  eм ћ  mм ћ  uм ћ  }м ћ  …м ћ  Ќм ћ  •м ћ  ќм ћ  Ґм ћ  ­м ћ  µм ћ  Ѕм ћ  Ем ћ  Нм ћ  Хм ћ  Эм ћ  ем ћ  нм ћ  хм ћ  эм ћ  н ћ  
н ћ  н ћ  н ћ  %н ћ  -н ћ  5н ћ  =н ћ  Eн ћ  Mн ћ  Uн ћ  ]н ћ  eн ћ  mн ћ  uн ћ  }н ћ  …н ћ  Ќн ћ  •н ћ  ќн ћ  Ґн ћ  ­н ћ  µн ћ  Ѕн ћ  Ен ћ  Нн ћ  Хн ћ  Эн ћ  ен ћ  нн ћ  хн ћ  эн ћ  о ћ  
о ћ  о ћ  о ћ  %о ћ  -о ћ  5о ћ  =о ћ  Eо ћ  Mо ћ  Uо ћ  ]о ћ  eо ћ  mо ћ  uо ћ  }о ћ  …о ћ  Ќо ћ  •о ћ  ќо ћ  Ґо ћ  ­о ћ  µо ћ  Ѕо ћ  Ео ћ  Но ћ  Хо ћ  Эо ћ  ео ћ  но ћ  хо ћ  эо ћ  п ћ  
п ћ  п ћ  п ћ  %п ћ  -п ћ  5п ћ  =п ћ  Eп ћ  Mп ћ  Uп ћ  ]п ћ  eп ћ  mп ћ  uп ћ  }п ћ  …п ћ  Ќп ћ  •п ћ  ќп ћ  Ґп ћ  ­п ћ  µп ћ  Ѕп ћ  Еп ћ  Нп ћ  Хп ћ  Эп ћ  еп ћ  нп ћ  хп ћ  эп ћ  р ћ  
р ћ  р ћ  р ћ  %р ћ  -р ћ  5р ћ  =р ћ  Eр ћ  Mр ћ  Uр ћ  ]р ћ  eр ћ  mр ћ  uр ћ  }р ћ  …р ћ  Ќр ћ  •р ћ  ќр ћ  Ґр ћ  ­р ћ  µр ћ  Ѕр ћ  Ер ћ  Нр ћ  Хр ћ  Эр ћ  ер ћ  нр ћ  хр ћ  эр ћ  с ћ  
с ћ  с ћ  с ћ  %с ћ  -с ћ  5с ћ  =с ћ  Eс ћ  Mс ћ  Uс ћ  ]с ћ  eс ћ  mс ћ  uс ћ  }с ћ  …с ћ  Ќс ћ  •с ћ  ќс ћ  Ґс ћ  ­с ћ  µс ћ  Ѕс ћ  Ес ћ  Нс ћ  Хс ћ  Эс ћ  ес ћ  нс ћ  хс ћ  эс ћ  т ћ  
т ћ  т ћ  т ћ  %т ћ  -т ћ  5т ћ  =т ћ  Eт ћ  Mт ћ  Uт ћ  ]т ћ  eт ћ  mт ћ  uт ћ  }т ћ  …т ћ  Ќт ћ  •т ћ  ќт ћ  Ґт ћ  ­т ћ  µт ћ  Ѕт ћ  Ет ћ  Нт ћ  Хт ћ  Эт ћ  ет ћ  нт ћ  хт ћ  эт ћ  у ћ  
у ћ  у ћ  у ћ  %у ћ  -у ћ  5у ћ  =у ћ  Eу ћ  Mу ћ  Uу ћ  ]у ћ  eу ћ  mу ћ  uу ћ  }у ћ  …у ћ  Ќу ћ  •у ћ  ќу ћ  Ґу ћ  ­у ћ  µу ћ  Ѕу ћ  Еу ћ  Ну ћ  Ху ћ  Эу ћ  еу ћ  ну ћ  ху ћ  эу ћ  ф ћ  
ф ћ  ф ћ  ф ћ  %ф ћ  -ф ћ  5ф ћ  =ф ћ  Eф ћ  Mф ћ  Uф ћ  ]ф ћ  eф ћ  mф ћ  uф ћ  }ф ћ  …ф ћ  Ќф ћ  •ф ћ  ќф ћ  Ґф ћ  ­ф ћ  µф ћ  Ѕф ћ  Еф ћ  Нф ћ  Хф ћ  Эф ћ  еф ћ  нф ћ  хф ћ  эф ћ  х ћ  
х ћ  х ћ  х ћ  %х ћ  -х ћ  5х ћ  =х ћ  Eх ћ  Mх ћ  Uх ћ  ]х ћ  eх ћ  mх ћ  uх ћ  }х ћ  …х ћ  Ќх ћ  •х ћ  ќх ћ  Ґх ћ  ­х ћ  µх ћ  Ѕх ћ  Ех ћ  Нх ћ  Хх ћ  Эх ћ  ех ћ  нх ћ  хх ћ  эх ћ  ц ћ  
ц ћ  ц ћ  ц ћ  %ц ћ  -ц ћ  5ц ћ  =ц ћ  Eц ћ  Mц ћ  Uц ћ  ]ц ћ  eц ћ  mц ћ  uц ћ  }ц ћ  …ц ћ  Ќц ћ  •ц ћ  ќц ћ  Ґц ћ  ­ц ћ  µц ћ  Ѕц ћ  Ец ћ  Нц ћ  Хц ћ  Эц ћ  ец ћ  нц ћ  хц ћ  эц ћ  ч ћ  
ч ћ  ч ћ  ч ћ  %ч ћ  -ч ћ  5ч ћ  =ч ћ  Eч ћ  Mч ћ  Uч ћ  ]ч ћ  eч ћ  mч ћ  uч ћ  }ч ћ  …ч ћ  Ќч ћ  •ч ћ  ќч ћ  Ґч ћ  ­ч ћ  µч ћ  Ѕч ћ  Еч ћ  Нч ћ  Хч ћ  Эч ћ  еч ћ  нч ћ  хч ћ  эч ћ  ш ћ  
ш ћ  ш ћ  ш ћ  %ш ћ  -ш ћ  5ш ћ  =ш ћ  Eш ћ  Mш ћ  Uш ћ  ]ш ћ  eш ћ  mш ћ  uш ћ  }ш ћ  …ш ћ  Ќш ћ  •ш ћ  ќш ћ  Ґш ћ  ­ш ћ  µш ћ  Ѕш ћ  Еш ћ  Нш ћ  Хш ћ  Эш ћ  еш ћ  нш ћ  хш ћ  эш ћ  щ ћ  
щ ћ  щ ћ  щ ћ  %щ ћ  -щ ћ  5щ ћ  =щ ћ  Eщ ћ  Mщ ћ  Uщ ћ  ]щ ћ  eщ ћ  mщ ћ  uщ ћ  }щ ћ  …щ ћ  Ќщ ћ  •щ ћ  ќщ ћ  Ґщ ћ  ­щ ћ  µщ ћ  Ѕщ ћ  Ещ ћ  Нщ ћ  Хщ ћ  Эщ ћ  ещ ћ  нщ ћ  хщ ћ  эщ ћ  ъ ћ  
ъ ћ  ъ ћ  ъ ћ  %ъ ћ  -ъ ћ  5ъ ћ  =ъ ћ  Eъ ћ  Mъ ћ  Uъ ћ  ]ъ ћ  eъ ћ  mъ ћ  uъ ћ  }ъ ћ  …ъ ћ  Ќъ ћ  •ъ ћ  ќъ ћ  Ґъ ћ  ­ъ ћ  µъ ћ  Ѕъ ћ  Еъ ћ  Нъ ћ  Хъ ћ  Эъ ћ  еъ ћ  нъ ћ  хъ ћ  эъ ћ  ы ћ  
ы ћ  ы ћ  ы ћ  %ы ћ  -ы ћ  5ы ћ  =ы ћ  Eы ћ  Mы ћ  Uы ћ  ]ы ћ  eы ћ  mы ћ  uы ћ  }ы ћ  …ы ћ  Ќы ћ  •ы ћ  ќы ћ  Ґы ћ  ­ы ћ  µы ћ  Ѕы ћ  Еы ћ  Ны ћ  Хы ћ  Эы ћ  еы ћ  ны ћ  хы ћ  эы ћ  ь ћ  
ь ћ  ь ћ  ь ћ  %ь ћ  -ь ћ  5ь ћ  =ь ћ  Eь ћ  Mь ћ  Uь ћ  ]ь ћ  eь ћ  mь ћ  uь ћ  }ь ћ  …ь ћ  Ќь ћ  •ь ћ  ќь ћ  Ґь ћ  ­ь ћ  µь ћ  Ѕь ћ  Еь ћ  Нь ћ  Хь ћ  Эь ћ  еь ћ  нь ћ  хь ћ  эь ћ  э ћ  
э ћ  э ћ  э ћ  %э ћ  -э ћ  5э ћ  =э ћ  Eэ ћ  Mэ ћ  Uэ ћ  ]э ћ  eэ ћ  mэ ћ  uэ ћ  }э ћ  …э ћ  Ќэ ћ  •э ћ  ќэ ћ  Ґэ ћ  ­э ћ  µэ ћ  Ѕэ ћ  Еэ ћ  Нэ ћ  Хэ ћ  Ээ ћ  еэ ћ  нэ ћ  хэ ћ  ээ ћ  ю ћ  
ю ћ  ю ћ  ю ћ  %ю ћ  -ю ћ  5ю ћ  =ю ћ  Eю ћ  Mю ћ  Uю ћ  ]ю ћ  eю ћ  mю ћ  uю ћ  }ю ћ  …ю ћ  Ќю ћ  •ю ћ  ќю ћ  Ґю ћ  ­ю ћ  µю ћ  Ѕю ћ  Ею ћ  Ню ћ  Хю ћ  Эю ћ  ею ћ  ню ћ  хю ћ  эю ћ  я ћ  
я ћ  я ћ  я ћ  %я ћ  -я ћ  5я ћ  =я ћ  Eя ћ  Mя ћ  Uя ћ  ]я ћ  eя ћ  mя ћ  uя ћ  }я ћ  …я ћ  Ќя ћ  •я ћ  ќя ћ  Ґя ћ  ­я ћ  µя ћ  Ѕя ћ  Ея ћ  Ня ћ  Хя ћ  Эя ћ  ея ћ  ня ћ  хя ћ  эя ћ    ћ  
  ћ    ћ    ћ  %  ћ  -  ћ  5  ћ  =  ћ  E  ћ  M  ћ  U  ћ  ]  ћ  e  ћ  m  ћ  u  ћ  }  ћ  …  ћ  Ќ  ћ  •  ћ  ќ  ћ  Ґ  ћ  ­  ћ  µ  ћ  Ѕ  ћ  Е  ћ  Н  ћ  Х  ћ  Э  ћ  е  ћ  н  ћ  х  ћ  э  ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ  	 ћ  
	 ћ  	 ћ  	 ћ  %	 ћ  -	 ћ  5	 ћ  =	 ћ  E	 ћ  M	 ћ  U	 ћ  ]	 ћ  e	 ћ  m	 ћ  u	 ћ  }	 ћ  …	 ћ  Ќ	 ћ  •	 ћ  ќ	 ћ  Ґ	 ћ  ­	 ћ  µ	 ћ  Ѕ	 ћ  Е	 ћ  Н	 ћ  Х	 ћ  Э	 ћ  е	 ћ  н	 ћ  х	 ћ  э	 ћ  
 ћ  
 ћ  
 ћ  
 ћ  %
 ћ  -
 ћ  5
 ћ  =
 ћ  E
 ћ  M
 ћ  U
 ћ  ]
 ћ  e
 ћ  m
 ћ  u
 ћ  }
 ћ  …
 ћ  Ќ
 ћ  •
 ћ  ќ
 ћ  Ґ
 ћ  ­
 ћ  µ
 ћ  Ѕ
 ћ  Е
 ћ  Н
 ћ  Х
 ћ  Э
 ћ  е
 ћ  н
 ћ  х
 ћ  э
 ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ  
 ћ  

 ћ  
 ћ  
 ћ  %
 ћ  -
 ћ  5
 ћ  =
 ћ  E
 ћ  M
 ћ  U
 ћ  ]
 ћ  e
 ћ  m
 ћ  u
 ћ  }
 ћ  …
 ћ  Ќ
 ћ  •
 ћ  ќ
 ћ  Ґ
 ћ  ­
 ћ  µ
 ћ  Ѕ
 ћ  Е
 ћ  Н
 ћ  Х
 ћ  Э
 ћ  е
 ћ  н
 ћ  х
 ћ  э
 ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ   ћ  
 ћ   ћ   ћ  % ћ  - ћ  5 ћ  = ћ  E ћ  M ћ  U ћ  ] ћ  e ћ  m ћ  u ћ  } ћ  … ћ  Ќ ћ  • ћ  ќ ћ  Ґ ћ  ­ ћ  µ ћ  Ѕ ћ  Е ћ  Н ћ  Х ћ  Э ћ  е ћ  н ћ  х ћ  э ћ    ћ  
  ћ    ћ    ћ  %  ћ  -  ћ  5  ћ  =  ћ  E  ћ  M  ћ  U  ћ  ]  ћ  e  ћ  m  ћ  u  ћ  }  ћ  …  ћ  Ќ  ћ  •  ћ  ќ  ћ  Ґ  ћ  ­  ћ  µ  ћ  Ѕ  ћ  Е  ћ  Н  ћ  Х  ћ  Э  ћ  е  ћ  н  ћ  х  ћ  э  ћ  ! ћ  
! ћ  ! ћ  ! ћ  %! ћ  -! ћ  5! ћ  =! ћ  E! ћ  M! ћ  U! ћ  ]! ћ  e! ћ  m! ћ  u! ћ  }! ћ  …! ћ  Ќ! ћ  •! ћ  ќ! ћ  Ґ! ћ  ­! ћ  µ! ћ  Ѕ! ћ  Е! ћ  Н! ћ  Х! ћ  Э! ћ  е! ћ  н! ћ  х! ћ  э! ћ  " ћ  
" ћ  " ћ  " ћ  %" ћ  -" ћ  5" ћ  =" ћ  E" ћ  M" ћ  U" ћ  ]" ћ  e" ћ  m" ћ  u" ћ  }" ћ  …" ћ  Ќ" ћ  •" ћ  ќ" ћ  Ґ" ћ  ­" ћ  µ" ћ  Ѕ" ћ  Е" ћ  Н" ћ  Х" ћ  Э" ћ  е" ћ  н" ћ  х" ћ  э" ћ  # ћ  
# ћ  # ћ  # ћ  %# ћ  -# ћ  5# ћ  =# ћ  E# ћ  M# ћ  U# ћ  ]# ћ  e# ћ  m# ћ  u# ћ  }# ћ  …# ћ  Ќ# ћ  •# ћ  ќ# ћ  Ґ# ћ  ­# ћ  µ# ћ  Ѕ# ћ  Е# ћ  Н# ћ  Х# ћ  Э# ћ  е# ћ  н# ћ  х# ћ  э# ћ  $ ћ  
$ ћ  $ ћ  $ ћ  %$ ћ  -$ ћ  5$ ћ  =$ ћ  E$ ћ  M$ ћ  U$ ћ  ]$ ћ  e$ ћ  m$ ћ  u$ ћ  }$ ћ  …$ ћ  Ќ$ ћ  •$ ћ  ќ$ ћ  Ґ$ ћ  ­$ ћ  µ$ ћ  Ѕ$ ћ  Е$ ћ  Н$ ћ  Х$ ћ  Э$ ћ  е$ ћ  н$ ћ  х$ ћ  э$ ћ  % ћ  
% ћ  % ћ  % ћ  %% ћ  -% ћ  5% ћ  =% ћ  E% ћ  M% ћ  U% ћ  ]% ћ  e% ћ  m% ћ  u% ћ  }% ћ  …% ћ  Ќ% ћ  •% ћ  ќ% ћ  Ґ% ћ  ­% ћ  µ% ћ  Ѕ% ћ  Е% ћ  Н% ћ  Х% ћ  Э% ћ  е% ћ  н% ћ  х% ћ  э% ћ  & ћ  
& ћ  & ћ  & ћ  %& ћ  -& ћ  5& ћ  =& ћ  E& ћ  M& ћ  U& ћ  ]& ћ  e& ћ  m& ћ  u& ћ  }& ћ  …& ћ  Ќ& ћ  •& ћ  ќ& ћ  Ґ& ћ  ­& ћ  µ& ћ  Ѕ& ћ  Е& ћ  Н& ћ  Х& ћ  Э& ћ  е& ћ  н& ћ  х& ћ  э& ћ  ' ћ  
' ћ  ' ћ  ' ћ  %' ћ  -' ћ  5' ћ  =' ћ  E' ћ  M' ћ  U' ћ  ]' ћ  e' ћ  m' ћ  u' ћ  }' ћ  …' ћ  Ќ' ћ  •' ћ  ќ' ћ  Ґ' ћ  ­' ћ  µ' ћ  Ѕ' ћ  Е' ћ  Н' ћ  Х' ћ  Э' ћ  е' ћ  н' ћ  х' ћ  э' ћ  ( ћ  
( ћ  ( ћ  ( ћ  %( ћ  -( ћ  5( ћ  =( ћ  E( ћ  M( ћ  U( ћ  ]( ћ  e( ћ  m( ћ  u( ћ  }( ћ  …( ћ  Ќ( ћ  •( ћ  ќ( ћ  Ґ( ћ  ­( ћ  µ( ћ  Ѕ( ћ  Е( ћ  Н( ћ  Х( ћ  Э( ћ  е( ћ  н( ћ  х( ћ  э( ћ  ) ћ  
) ћ  ) ћ  ) ћ  %) ћ  -) ћ  5) ћ  =) ћ  E) ћ  M) ћ  U) ћ  ]) ћ  e) ћ  m) ћ  u) ћ  }) ћ  …) ћ  Ќ) ћ  •) ћ  ќ) ћ  Ґ) ћ  ­) ћ  µ) ћ  Ѕ) ћ  Е) ћ  Н) ћ  Х) ћ  Э) ћ  е) ћ  н) ћ  х) ћ  э) ћ  * ћ  
* ћ  * ћ  * ћ  %* ћ  -* ћ  5* ћ  =* ћ  E* ћ  M* ћ  U* ћ  ]* ћ  e* ћ  m* ћ  u* ћ  }* ћ  …* ћ  Ќ* ћ  •* ћ  ќ* ћ  Ґ* ћ  ­* ћ  µ* ћ  Ѕ* ћ  Е* ћ  Н* ћ  Х* ћ  Э* ћ  е* ћ  н* ћ  х* ћ  э* ћ  + ћ  
+ ћ  + ћ  + ћ  %+ ћ  -+ ћ  5+ ћ  =+ ћ  E+ ћ  M+ ћ  U+ ћ  ]+ ћ  e+ ћ  m+ ћ  u+ ћ  }+ ћ  …+ ћ  Ќ+ ћ  •+ ћ  ќ+ ћ  Ґ+ ћ  ­+ ћ  µ+ ћ  Ѕ+ ћ  Е+ ћ  Н+ ћ  Х+ ћ  Э+ ћ  е+ ћ  н+ ћ  х+ ћ  э+ ћ  , ћ  
, ћ  , ћ  , ћ  %, ћ  -, ћ  5, ћ  =, ћ  E, ћ  M, ћ  U, ћ  ], ћ  e, ћ  m, ћ  u, ћ  }, ћ  …, ћ  Ќ, ћ  •, ћ  ќ, ћ  Ґ, ћ  ­, ћ  µ, ћ  Ѕ, ћ  Е, ћ  Н, ћ  Х, ћ  Э, ћ  е, ћ  н, ћ  х, ћ  э, ћ  - ћ  
- ћ  - ћ  - ћ  %- ћ  -- ћ  5- ћ  =- ћ  E- ћ  M- ћ  U- ћ  ]- ћ  e- ћ  m- ћ  u- ћ  }- ћ  …- ћ  Ќ- ћ  •- ћ  ќ- ћ  Ґ- ћ  ­- ћ  µ- ћ  Ѕ- ћ  Е- ћ  Н- ћ  Х- ћ  Э- ћ  е- ћ  н- ћ  х- ћ  э- ћ  . ћ  
. ћ  . ћ  . ћ  %. ћ  -. ћ  5. ћ  =. ћ  E. ћ  M. ћ  U. ћ  ]. ћ  e. ћ  m. ћ  u. ћ  }. ћ  …. ћ  Ќ. ћ  •. ћ  ќ. ћ  Ґ. ћ  ­. ћ  µ. ћ  Ѕ. ћ  Е. ћ  Н. ћ  Х. ћ  Э. ћ  е. ћ  н. ћ  х. ћ  э. ћ  / ћ  
/ ћ  / ћ  / ћ  %/ ћ  -/ ћ  5/ ћ  =/ ћ  E/ ћ  M/ ћ  U/ ћ  ]/ ћ  e/ ћ  m/ ћ  u/ ћ  }/ ћ  …/ ћ  Ќ/ ћ  •/ ћ  ќ/ ћ  Ґ/ ћ  ­/ ћ  µ/ ћ  Ѕ/ ћ  Е/ ћ  Н/ ћ  Х/ ћ  Э/ ћ  е/ ћ  н/ ћ  х/ ћ  э/ ћ  0 ћ  
0 ћ  0 ћ  0 ћ  %0 ћ  -0 ћ  50 ћ  =0 ћ  E0 ћ  M0 ћ  U0 ћ  ]0 ћ  e0 ћ  m0 ћ  u0 ћ  }0 ћ  …0 ћ  Ќ0 ћ  •0 ћ  ќ0 ћ  Ґ0 ћ  ­0 ћ  µ0 ћ  Ѕ0 ћ  Е0 ћ  Н0 ћ  Х0 ћ  Э0 ћ  е0 ћ  н0 ћ  х0 ћ  э0 ћ  1 ћ  
1 ћ  1 ћ  1 ћ  %1 ћ  -1 ћ  51 ћ  =1 ћ  E1 ћ  M1 ћ  U1 ћ  ]1 ћ  e1 ћ  m1 ћ  u1 ћ  }1 ћ  …1 ћ  Ќ1 ћ  •1 ћ  ќ1 ћ  Ґ1 ћ  ­1 ћ  µ1 ћ  Ѕ1 ћ  Е1 ћ  Н1 ћ  Х1 ћ  Э1 ћ  е1 ћ  н1 ћ  х1 ћ  э1 ћ  2 ћ  
2 ћ  2 ћ  2 ћ  %2 ћ  -2 ћ  52 ћ  =2 ћ  E2 ћ  M2 ћ  U2 ћ  ]2 ћ  e2 ћ  m2 ћ  u2 ћ  }2 ћ  …2 ћ  Ќ2 ћ  •2 ћ  ќ2 ћ  Ґ2 ћ  ­2 ћ  µ2 ћ  Ѕ2 ћ  Е2 ћ  Н2 ћ  Х2 ћ  Э2 ћ  е2 ћ  н2 ћ  х2 ћ  э2 ћ  3 ћ  
3 ћ  3 ћ  3 ћ  %3 ћ  -3 ћ  53 ћ  =3 ћ  E3 ћ  M3 ћ  U3 ћ  ]3 ћ  e3 ћ  m3 ћ  u3 ћ  }3 ћ  …3 ћ  Ќ3 ћ  •3 ћ  ќ3 ћ  Ґ3 ћ  ­3 ћ  µ3 ћ  Ѕ3 ћ  Е3 ћ  Н3 ћ  Х3 ћ  Э3 ћ  е3 ћ  н3 ћ  х3 ћ  э3 ћ  4 ћ  
4 ћ  4 ћ  4 ћ  %4 ћ  -4 ћ  54 ћ  =4 ћ  E4 ћ  M4 ћ  U4 ћ  ]4 ћ  e4 ћ  m4 ћ  u4 ћ  }4 ћ  …4 ћ  Ќ4 ћ  •4 ћ  ќ4 ћ  Ґ4 ћ  ­4 ћ  µ4 ћ  Ѕ4 ћ  Е4 ћ  Н4 ћ  Х4 ћ  Э4 ћ  е4 ћ  н4 ћ  х4 ћ  э4 ћ  5 ћ  
5 ћ  5 ћ  5 ћ  %5 ћ  -5 ћ  55 ћ  =5 ћ  E5 ћ  M5 ћ  U5 ћ  ]5 ћ  e5 ћ  m5 ћ  u5 ћ  }5 ћ  …5 ћ  Ќ5 ћ  •5 ћ  ќ5 ћ  Ґ5 ћ  ­5 ћ  µ5 ћ  Ѕ5 ћ  Е5 ћ  Н5 ћ  Х5 ћ  Э5 ћ  е5 ћ  н5 ћ  х5 ћ  э5 ћ  6 ћ  
6 ћ  6 ћ  6 ћ  %6 ћ  -6 ћ  56 ћ  =6 ћ  E6 ћ  M6 ћ  U6 ћ  ]6 ћ  e6 ћ  m6 ћ  u6 ћ  }6 ћ  …6 ћ  Ќ6 ћ  •6 ћ  ќ6 ћ  Ґ6 ћ  ­6 ћ  µ6 ћ  Ѕ6 ћ  Е6 ћ  Н6 ћ  Х6 ћ  Э6 ћ  е6 ћ  н6 ћ  х6 ћ  э6 ћ  7 ћ  
7 ћ  7 ћ  7 ћ  %7 ћ  -7 ћ  57 ћ  =7 ћ  E7 ћ  M7 ћ  U7 ћ  ]7 ћ  e7 ћ  m7 ћ  u7 ћ  }7 ћ  …7 ћ  Ќ7 ћ  •7 ћ  ќ7 ћ  Ґ7 ћ  ­7 ћ  µ7 ћ  Ѕ7 ћ  Е7 ћ  Н7 ћ  Х7 ћ  Э7 ћ  е7 ћ  н7 ћ  х7 ћ  э7 ћ  8 ћ  
8 ћ  8 ћ  8 ћ  %8 ћ  -8 ћ  58 ћ  =8 ћ  E8 ћ  M8 ћ  U8 ћ  ]8 ћ  e8 ћ  m8 ћ  u8 ћ  }8 ћ  …8 ћ  Ќ8 ћ  •8 ћ  ќ8 ћ  Ґ8 ћ  ­8 ћ  µ8 ћ  Ѕ8 ћ  Е8 ћ  Н8 ћ  Х8 ћ  Э8 ћ  е8 ћ  н8 ћ  х8 ћ  э8 ћ  9 ћ  
9 ћ  9 ћ  9 ћ  %9 ћ  -9 ћ  59 ћ  =9 ћ  E9 ћ  M9 ћ  U9 ћ  ]9 ћ  e9 ћ  m9 ћ  u9 ћ  }9 ћ  …9 ћ  Ќ9 ћ  •9 ћ  ќ9 ћ  Ґ9 ћ  ­9 ћ  µ9 ћ  Ѕ9 ћ  Е9 ћ  Н9 ћ  Х9 ћ  Э9 ћ  е9 ћ  н9 ћ  х9 ћ  э9 ћ  : ћ  
: ћ  : ћ  : ћ  %: ћ  -: ћ  5: ћ  =: ћ  E: ћ  M: ћ  U: ћ  ]: ћ  e: ћ  m: ћ  u: ћ  }: ћ  …: ћ  Ќ: ћ  •: ћ  ќ: ћ  Ґ: ћ  ­: ћ  µ: ћ  Ѕ: ћ  Е: ћ  Н: ћ  Х: ћ  Э: ћ  е: ћ  н: ћ  х: ћ  э: ћ  ; ћ  
; ћ  ; ћ  ; ћ  %; ћ  -; ћ  5; ћ  =; ћ  E; ћ  M; ћ  U; ћ  ]; ћ  e; ћ  m; ћ  u; ћ  }; ћ  …; ћ  Ќ; ћ  •; ћ  ќ; ћ  Ґ; ћ  ­; ћ  µ; ћ  Ѕ; ћ  Е; ћ  Н; ћ  Х; ћ  Э; ћ  е; ћ  н; ћ  х; ћ  э; ћ  < ћ  
< ћ  < ћ  < ћ  %< ћ  -< ћ  5< ћ  =< ћ  E< ћ  M< ћ  U< ћ  ]< ћ  e< ћ  m< ћ  u< ћ  }< ћ  …< ћ  Ќ< ћ  •< ћ  ќ< ћ  Ґ< ћ  ­< ћ  µ< ћ  Ѕ< ћ  Е< ћ  Н< ћ  Х< ћ  Э< ћ  е< ћ  н< ћ  х< ћ  э< ћ  = ћ  
= ћ  = ћ  = ћ  %= ћ  -= ћ  5= ћ  == ћ  E= ћ  M= ћ  U= ћ  ]= ћ  e= ћ  m= ћ  u= ћ  }= ћ  …= ћ  Ќ= ћ  •= ћ  ќ= ћ  Ґ= ћ  ­= ћ  µ= ћ  Ѕ= ћ  Е= ћ  Н= ћ  Х= ћ  Э= ћ  е= ћ  н= ћ  х= ћ  э= ћ  > ћ  
> ћ  > ћ  > ћ  %> ћ  -> ћ  5> ћ  => ћ  E> ћ  M> ћ  U> ћ  ]> ћ  e> ћ  m> ћ  u> ћ  }> ћ  …> ћ  Ќ> ћ  •> ћ  ќ> ћ  Ґ> ћ  ­> ћ  µ> ћ  Ѕ> ћ  Е> ћ  Н> ћ  Х> ћ  Э> ћ  е> ћ  н> ћ  х> ћ  э> ћ  ? ћ  
? ћ  ? ћ  ? ћ  %? ћ  -? ћ  5? ћ  =? ћ  E? ћ  M? ћ  U? ћ  ]? ћ  e? ћ  m? ћ  u? ћ  }? ћ  …? ћ  Ќ? ћ  •? ћ  ќ? ћ  Ґ? ћ  ­? ћ  µ? ћ  Ѕ? ћ  Е? ћ  Н? ћ  Х? ћ  Э? ћ  е? ћ  н? ћ  х? ћ  э? ћ  @ ћ  
@ ћ  @ ћ  @ ћ  %@ ћ  -@ ћ  5@ ћ  =@ ћ  E@ ћ  M@ ћ  U@ ћ  ]@ ћ  e@ ћ  m@ ћ  u@ ћ  }@ ћ  …@ ћ  Ќ@ ћ  •@ ћ  ќ@ ћ  Ґ@ ћ  ­@ ћ  µ@ ћ  Ѕ@ ћ  Е@ ћ  Н@ ћ  Х@ ћ  Э@ ћ  е@ ћ  н@ ћ  х@ ћ  э@ ћ  A ћ  
A ћ  A ћ  A ћ  %A ћ  -A ћ  5A ћ  =A ћ  EA ћ  MA ћ  UA ћ  ]A ћ  eA ћ  mA ћ  uA ћ  }A ћ  …A ћ  ЌA ћ  •A ћ  ќA ћ  ҐA ћ  ­A ћ  µA ћ  ЅA ћ  ЕA ћ  НA ћ  ХA ћ  ЭA ћ  еA ћ  нA ћ  хA ћ  эA ћ  B ћ  
B ћ  B ћ  B ћ  %B ћ  -B ћ  5B ћ  =B ћ  EB ћ  MB ћ  UB ћ  ]B ћ  eB ћ  mB ћ  uB ћ  }B ћ  …B ћ  ЌB ћ  •B ћ  ќB ћ  ҐB ћ  ­B ћ  µB ћ  ЅB ћ  ЕB ћ  НB ћ  ХB ћ  ЭB ћ  еB ћ  нB ћ  хB ћ  эB ћ  C ћ  
C ћ  C ћ  C ћ  %C ћ  -C ћ  5C ћ  =C ћ  EC ћ  MC ћ  UC ћ  ]C ћ  eC ћ  mC ћ  uC ћ  }C ћ  …C ћ  ЌC ћ  •C ћ  ќC ћ  ҐC ћ  ­C ћ  µC ћ  ЅC ћ  ЕC ћ  НC ћ  ХC ћ  ЭC ћ  еC ћ  нC ћ  хC ћ  эC ћ  D ћ  
D ћ  D ћ  D ћ  %D ћ  -D ћ  5D ћ  =D ћ  ED ћ  MD ћ  UD ћ  ]D ћ  eD ћ  mD ћ  uD ћ  }D ћ  …D ћ  ЌD ћ  •D ћ  ќD ћ  ҐD ћ  ­D ћ  µD ћ  ЅD ћ  ЕD ћ  НD ћ  ХD ћ  ЭD ћ  еD ћ  нD ћ  хD ћ  эD ћ  E ћ  
E ћ  E ћ  E ћ  %E ћ  -E ћ  5E ћ  =E ћ  EE ћ  ME ћ  UE ћ  ]E ћ  eE ћ  mE ћ  uE ћ  }E ћ  …E ћ  ЌE ћ  •E ћ  ќE ћ  ҐE ћ  ­E ћ  µE ћ  ЅE ћ  ЕE ћ  НE ћ  ХE ћ  ЭE ћ  еE ћ  нE ћ  хE ћ  эE ћ  F ћ  
F ћ  F ћ  F ћ  %F ћ  -F ћ  5F ћ  =F ћ  EF ћ  MF ћ  UF ћ  ]F ћ  eF ћ  mF ћ  uF ћ  }F ћ  …F ћ  ЌF ћ  •F ћ  ќF ћ  ҐF ћ  ­F ћ  µF ћ  ЅF ћ  ЕF ћ  НF ћ  ХF ћ  ЭF ћ  еF ћ  нF ћ  хF ћ  эF ћ  G ћ  
G ћ  G ћ  G ћ  %G ћ  -G ћ  5G ћ  =G ћ  EG ћ  MG ћ  UG ћ  ]G ћ  eG ћ  mG ћ  uG ћ  }G ћ  …G ћ  ЌG ћ  •G ћ  ќG ћ  ҐG ћ  ­G ћ  µG ћ  ЅG ћ  ЕG ћ  НG ћ  ХG ћ  ЭG ћ  еG ћ  нG ћ  хG ћ  эG ћ  H ћ  
H ћ  H ћ  H ћ  %H ћ  -H ћ  5H ћ  =H ћ  EH ћ  MH ћ  UH ћ  ]H ћ  eH ћ  mH ћ  uH ћ  }H ћ  …H ћ  ЌH ћ  •H ћ  ќH ћ  ҐH ћ  ­H ћ  µH ћ  ЅH ћ  ЕH ћ  НH ћ  ХH ћ  ЭH ћ  еH ћ  нH ћ  хH ћ  эH ћ  I ћ  
I ћ  I ћ  I ћ  %I ћ  -I ћ  5I ћ  =I ћ  EI ћ  MI ћ  UI ћ  ]I ћ  eI ћ  mI ћ  uI ћ  }I ћ  …I ћ  ЌI ћ  •I ћ  ќI ћ  ҐI ћ  ­I ћ  µI ћ  ЅI ћ  ЕI ћ  НI ћ  ХI ћ  ЭI ћ  еI ћ  нI ћ  хI ћ  эI ћ  J ћ  
J ћ  J ћ  J ћ  %J ћ  -J ћ  5J ћ  =J ћ  EJ ћ  MJ ћ  UJ ћ  ]J ћ  eJ ћ  mJ ћ  uJ ћ  }J ћ  …J ћ  ЌJ ћ  •J ћ  ќJ ћ  ҐJ ћ  ­J ћ  µJ ћ  ЅJ ћ  ЕJ ћ  НJ ћ  ХJ ћ  ЭJ ћ  еJ ћ  нJ ћ  хJ ћ  эJ ћ  K ћ  
K ћ  K ћ  K ћ  %K ћ  -K ћ  5K ћ  =K ћ  EK ћ  MK ћ  UK ћ  ]K ћ  eK ћ  mK ћ  uK ћ  }K ћ  …K ћ  ЌK ћ  •K ћ  ќK ћ  ҐK ћ  ­K ћ  µK ћ  ЅK ћ  ЕK ћ  НK ћ  ХK ћ  ЭK ћ  еK ћ  нK ћ  хK ћ  эK ћ  L ћ  
L ћ  L ћ  L ћ  %L ћ  -L ћ  5L ћ  =L ћ  EL ћ  ML ћ  UL ћ  ]L ћ  eL ћ  mL ћ  uL ћ  }L ћ  …L ћ  ЌL ћ  •L ћ  ќL ћ  ҐL ћ  ­L ћ  µL ћ  ЅL ћ  ЕL ћ  НL ћ  ХL ћ  ЭL ћ  еL ћ  нL ћ  хL ћ  эL ћ  M ћ  
M ћ  M ћ  M ћ  %M ћ  -M ћ  5M ћ  =M ћ  EM ћ  MM ћ  UM ћ  ]M ћ  eM ћ  mM ћ  uM ћ  }M ћ  …M ћ  ЌM ћ  •M ћ  ќM ћ  ҐM ћ  ­M ћ  µM ћ  ЅM ћ  ЕM ћ  НM ћ  ХM ћ  ЭM ћ  еM ћ  нM ћ  хM ћ  эM ћ  N ћ  
N ћ  N ћ  N ћ  %N ћ  -N ћ  5N ћ  =N ћ  EN ћ  MN ћ  UN ћ  ]N ћ  eN ћ  mN ћ  uN ћ  }N ћ  …N ћ  ЌN ћ  •N ћ  ќN ћ  ҐN ћ  ­N ћ  µN ћ  ЅN ћ  ЕN ћ  НN ћ  ХN ћ  ЭN ћ  еN ћ  нN ћ  хN ћ  эN ћ  O ћ  
O ћ  O ћ  O ћ  %O ћ  -O ћ  5O ћ  =O ћ  EO ћ  MO ћ  UO ћ  ]O ћ  eO ћ  mO ћ  uO ћ  }O ћ  …O ћ  ЌO ћ  •O ћ  ќO ћ  ҐO ћ  ­O ћ  µO ћ  ЅO ћ  ЕO ћ  НO ћ  ХO ћ  ЭO ћ  еO ћ  нO ћ  хO ћ  эO ћ  P ћ  
P ћ  P ћ  P ћ  %P ћ  -P ћ  5P ћ  =P ћ  EP ћ  MP ћ  UP ћ  ]P ћ  eP ћ  mP ћ  uP ћ  }P ћ  …P ћ  ЌP ћ  •P ћ  ќP ћ  ҐP ћ  ­P ћ  µP ћ  ЅP ћ  ЕP ћ  НP ћ  ХP ћ  ЭP ћ  еP ћ  нP ћ  хP ћ  эP ћ  Q ћ  
Q ћ  Q ћ  Q ћ  %Q ћ  -Q ћ  5Q ћ  =Q ћ  EQ ћ  MQ ћ  UQ ћ  ]Q ћ  eQ ћ  mQ ћ  uQ ћ  }Q ћ  …Q ћ  ЌQ ћ  •Q ћ  ќQ ћ  ҐQ ћ  ­Q ћ  µQ ћ  ЅQ ћ  ЕQ ћ  НQ ћ  ХQ ћ  ЭQ ћ  еQ ћ  нQ ћ  хQ ћ  эQ ћ  R ћ  
R ћ  R ћ  R ћ  %R ћ  -R ћ  5R ћ  =R ћ  ER ћ  MR ћ  UR ћ  ]R ћ  eR ћ  mR ћ  uR ћ  }R ћ  …R ћ  ЌR ћ  •R ћ  ќR ћ  ҐR ћ  ­R ћ  µR ћ  ЅR ћ  ЕR ћ  НR ћ  ХR ћ  ЭR ћ  еR ћ  нR ћ  хR ћ  эR ћ  S ћ  
S ћ  S ћ  S ћ  %S ћ  -S ћ  5S ћ  =S ћ  ES ћ  MS ћ  US ћ  ]S ћ  eS ћ  mS ћ  uS ћ  }S ћ  …S ћ  ЌS ћ  •S ћ  ќS ћ  ҐS ћ  ­S ћ  µS ћ  ЅS ћ  ЕS ћ  НS ћ  ХS ћ  ЭS ћ  еS ћ  нS ћ  хS ћ  эS ћ  T ћ  
T ћ  T ћ  T ћ  %T ћ  -T ћ  5T ћ  =T ћ  ET ћ  MT ћ  UT ћ  ]T ћ  eT ћ  mT ћ  uT ћ  }T ћ  …T ћ  ЌT ћ  •T ћ  ќT ћ  ҐT ћ  ­T ћ  µT ћ  ЅT ћ  ЕT ћ  НT ћ  ХT ћ  ЭT ћ  еT ћ  нT ћ  хT ћ  эT ћ  U ћ  
U ћ  U ћ  U ћ  %U ћ  -U ћ  5U ћ  =U ћ  EU ћ  MU ћ  UU ћ  ]U ћ  eU ћ  mU ћ  uU ћ  }U ћ  …U ћ  ЌU ћ  •U ћ  ќU ћ  ҐU ћ  ­U ћ  µU ћ  ЅU ћ  ЕU ћ  НU ћ  ХU ћ  ЭU ћ  еU ћ  нU ћ  хU ћ  эU ћ  V ћ  
V ћ  V ћ  V ћ  %V ћ  -V ћ  5V ћ  =V ћ  EV ћ  MV ћ  UV ћ  ]V ћ  eV ћ  mV ћ  uV ћ  }V ћ  …V ћ  ЌV ћ  •V ћ  ќV ћ  ҐV ћ  ­V ћ  µV ћ  ЅV ћ  ЕV ћ  НV ћ  ХV ћ  ЭV ћ  еV ћ  нV ћ  хV ћ  эV ћ  W ћ  
W ћ  W ћ  W ћ  %W ћ  -W ћ  5W ћ  =W ћ  EW ћ  MW ћ  UW ћ  ]W ћ  eW ћ  mW ћ  uW ћ  }W ћ  …W ћ  ЌW ћ  •W ћ  ќW ћ  ҐW ћ  ­W ћ  µW ћ  ЅW ћ  ЕW ћ  НW ћ  ХW ћ  ЭW ћ  еW ћ  нW ћ  хW ћ  эW ћ  X ћ  
X ћ  X ћ  X ћ  %X ћ  -X ћ  5X ћ  =X ћ  EX ћ  MX ћ  UX ћ  ]X ћ  eX ћ  mX ћ  uX ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  г   ћ  й   ћ  п   ћ  х   ћ  ы   ћ    ћ    ћ  
  ћ    ћ    ћ    ћ  %  ћ  +  ћ  1  ћ  7  ћ  =  ћ  C  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ  	  ћ  
	  ћ  	  ћ  	  ћ  "	  ћ  )	  ћ  0	  ћ  7	  ћ  >	  ћ  E	  ћ  L	  ћ  S	  ћ  Z	  ћ  a	  ћ  h	  ћ  o	  ћ  v	  ћ  }	  ћ  „	  ћ  ‹	  ћ  ’	  ћ  ™	  ћ   	  ћ  §	  ћ  ®	  ћ  µ	  ћ  ј	  ћ  Г	  ћ  К	  ћ  С	  ћ  Ш	  ћ  Я	  ћ  ж	  ћ  н	  ћ  ф	  ћ  ы	  ћ  
  ћ  	
  ћ  
  ћ  
  ћ  
  ћ  %
  ћ  ,
  ћ  3
  ћ  :
  ћ  A
  ћ  H
  ћ  O
  ћ  V
  ћ  ]
  ћ  d
  ћ  k
  ћ  r
  ћ  y
  ћ  Ђ
  ћ  ‡
  ћ  Ћ
  ћ  •
  ћ  њ
  ћ  Ј
  ћ  Є
  ћ  ±
  ћ  ё
  ћ  ї
  ћ  Ж
  ћ  Н
  ћ  Ф
  ћ  Ы
  ћ  в
  ћ  й
  ћ  р
  ћ  ч
  ћ  ю
  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ  
  ћ  
  ћ  
  ћ  
  ћ   
  ћ  '
  ћ  .
  ћ  5
  ћ  <
  ћ  C
  ћ  J
  ћ  Q
  ћ  X
  ћ  _
  ћ  f
  ћ  m
  ћ  t
  ћ  {
  ћ  ‚
  ћ  ‰
  ћ  ђ
  ћ  —
  ћ  ћ
  ћ  Ґ
  ћ  ¬
  ћ  і
  ћ  є
  ћ  Б
  ћ  И
  ћ  П
  ћ  Ц
  ћ  Э
  ћ  д
  ћ  л
  ћ  т
  ћ  щ
  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ  !  ћ  !  ћ  !  ћ  !  ћ  !  ћ  $!  ћ  +!  ћ  2!  ћ  9!  ћ  @!  ћ  G!  ћ  N!  ћ  U!  ћ  \!  ћ  c!  ћ  j!  ћ  q!  ћ  x!  ћ  !  ћ  †!  ћ  Ќ!  ћ  ”!  ћ  ›!  ћ  ў!  ћ  ©!  ћ  °!  ћ  ·!  ћ  ѕ!  ћ  Е!  ћ  М!  ћ  У!  ћ  Ъ!  ћ  б!  ћ  и!  ћ  п!  ћ  ц!  ћ  э!  ћ  "  ћ  "  ћ  "  ћ  "  ћ   "  ћ  '"  ћ  ."  ћ  5"  ћ  <"  ћ  C"  ћ  J"  ћ  Q"  ћ  X"  ћ  _"  ћ  f"  ћ  m"  ћ  t"  ћ  {"  ћ  ‚"  ћ  ‰"  ћ  ђ"  ћ  —"  ћ  ћ"  ћ  Ґ"  ћ  ¬"  ћ  і"  ћ  є"  ћ  Б"  ћ  И"  ћ  П"  ћ  Ц"  ћ  Э"  ћ  д"  ћ  л"  ћ  т"  ћ  щ"  ћ   #  ћ  #  ћ  #  ћ  #  ћ  #  ћ  ##  ћ  *#  ћ  1#  ћ  8#  ћ  ?#  ћ  F#  ћ  M#  ћ  T#  ћ  [#  ћ  b#  ћ  i#  ћ  p#  ћ  w#  ћ  ~#  ћ  …#  ћ  Њ#  ћ  “#  ћ  љ#  ћ  Ў#  ћ  Ё#  ћ  Ї#  ћ  ¶#  ћ  Ѕ#  ћ  Д#  ћ  Л#  ћ  Т#  ћ  Щ#  ћ  а#  ћ  з#  ћ  о#  ћ  х#  ћ  ь#  ћ  $  ћ  
$  ћ  $  ћ  $  ћ  $  ћ  &$  ћ  -$  ћ  4$  ћ  ;$  ћ  B$  ћ  I$  ћ  P$  ћ  W$  ћ  ^$  ћ  e$  ћ  l$  ћ  s$  ћ  z$  ћ  Ѓ$  ћ  €$  ћ  Џ$  ћ  –$  ћ  ќ$  ћ  ¤$  ћ  «$  ћ  І$  ћ  №$  ћ  А$  ћ  З$  ћ  О$  ћ  Х$  ћ  Ь$  ћ  г$  ћ  к$  ћ  с$  ћ  ш$  ћ  я$  ћ  %  ћ  
%  ћ  %  ћ  %  ћ  "%  ћ  )%  ћ  0%  ћ  7%  ћ  >%  ћ  E%  ћ  L%  ћ  S%  ћ  Z%  ћ  a%  ћ  h%  ћ  o%  ћ  v%  ћ  }%  ћ  „%  ћ  ‹%  ћ  ’%  ћ  ™%  ћ   %  ћ  §%  ћ  ®%  ћ  µ%  ћ  ј%  ћ  Г%  ћ  К%  ћ  С%  ћ  Ш%  ћ  Я%  ћ  ж%  ћ  н%  ћ  ф%  ћ  ы%  ћ  &  ћ  	&  ћ  &  ћ  &  ћ  &  ћ  %&  ћ  ,&  ћ  3&  ћ  :&  ћ  A&  ћ  H&  ћ  O&  ћ  V&  ћ  ]&  ћ  d&  ћ  k&  ћ  r&  ћ  y&  ћ  Ђ&  ћ  ‡&  ћ  Ћ&  ћ  •&  ћ  њ&  ћ  Ј&  ћ  Є&  ћ  ±&  ћ  ё&  ћ  ї&  ћ  Ж&  ћ  Н&  ћ  Ф&  ћ  Ы&  ћ  в&  ћ  й&  ћ  р&  ћ  ч&  ћ  ю&  ћ  '  ћ  '  ћ  '  ћ  '  ћ  !'  ћ  ('  ћ  /'  ћ  6'  ћ  ='  ћ  D'  ћ  K'  ћ  R'  ћ  Y'  ћ  `'  ћ  g'  ћ  n'  ћ  u'  ћ  |'  ћ  ѓ'  ћ  Љ'  ћ  ‘'  ћ  '  ћ  џ'  ћ  ¦'  ћ  ­'  ћ  ґ'  ћ  »'  ћ  В'  ћ  Й'  ћ  Р'  ћ  Ч'  ћ  Ю'  ћ  е'  ћ  м'  ћ  у'  ћ  ъ'  ћ  (  ћ  (  ћ  (  ћ  (  ћ  (  ћ  $(  ћ  +(  ћ  2(  ћ  9(  ћ  @(  ћ  G(  ћ  N(  ћ  U(  ћ  \(  ћ  c(  ћ  j(  ћ  q(  ћ  x(  ћ  (  ћ  †(  ћ  Ќ(  ћ  ”(  ћ  ›(  ћ  ў(  ћ  ©(  ћ  °(  ћ  ·(  ћ  ѕ(  ћ  Е(  ћ  М(  ћ  У(  ћ  Ъ(  ћ  б(  ћ  и(  ћ  п(  ћ  ц(  ћ  э(  ћ  )  ћ  )  ћ  )  ћ  )  ћ   )  ћ  ')  ћ  .)  ћ  5)  ћ  <)  ћ  C)  ћ  J)  ћ  Q)  ћ  X)  ћ  _)  ћ  f)  ћ  m)  ћ  t)  ћ  {)  ћ  ‚)  ћ  ‰)  ћ  ђ)  ћ  —)  ћ  ћ)  ћ  Ґ)  ћ  ¬)  ћ  і)  ћ  є)  ћ  Б)  ћ  И)  ћ  П)  ћ  Ц)  ћ  Э)  ћ  д)  ћ  л)  ћ  т)  ћ  щ)  ћ   *  ћ  *  ћ  *  ћ  *  ћ  *  ћ  #*  ћ  **  ћ  1*  ћ  8*  ћ  ?*  ћ  F*  ћ  M*  ћ  T*  ћ  [*  ћ  b*  ћ  i*  ћ  p*  ћ  w*  ћ  ~*  ћ  …*  ћ  Њ*  ћ  “*  ћ  љ*  ћ  Ў*  ћ  Ё*  ћ  Ї*  ћ  ¶*  ћ  Ѕ*  ћ  Д*  ћ  Л*  ћ  Т*  ћ  Щ*  ћ  а*  ћ  з*  ћ  о*  ћ  х*  ћ  ь*  ћ  +  ћ  
+  ћ  +  ћ  +  ћ  +  ћ  &+  ћ  -+  ћ  4+  ћ  ;+  ћ  B+  ћ  I+  ћ  P+  ћ  W+  ћ  ^+  ћ  e+  ћ  l+  ћ  s+  ћ  z+  ћ  Ѓ+  ћ  €+  ћ  Џ+  ћ  –+  ћ  ќ+  ћ  ¤+  ћ  «+  ћ  І+  ћ  №+  ћ  А+  ћ  З+  ћ  О+  ћ  Х+  ћ  Ь+  ћ  г+  ћ  к+  ћ  с+  ћ  ш+  ћ  я+  ћ  ,  ћ  
,  ћ  ,  ћ  ,  ћ  ",  ћ  ),  ћ  0,  ћ  7,  ћ  >,  ћ  E,  ћ  L,  ћ  S,  ћ  Z,  ћ  a,  ћ  h,  ћ  o,  ћ  v,  ћ  },  ћ  „,  ћ  ‹,  ћ  ’,  ћ  ™,  ћ   ,  ћ  §,  ћ  ®,  ћ  µ,  ћ  ј,  ћ  Г,  ћ  К,  ћ  С,  ћ  Ш,  ћ  Я,  ћ  ж,  ћ  н,  ћ  ф,  ћ  ы,  ћ  -  ћ  	-  ћ  -  ћ  -  ћ  -  ћ  %-  ћ  ,-  ћ  3-  ћ  :-  ћ  A-  ћ  H-  ћ  O-  ћ  V-  ћ  ]-  ћ  d-  ћ  k-  ћ  r-  ћ  y-  ћ  Ђ-  ћ  ‡-  ћ  Ћ-  ћ  •-  ћ  њ-  ћ  Ј-  ћ  Є-  ћ  ±-  ћ  ё-  ћ  ї-  ћ  Ж-  ћ  Н-  ћ  Ф-  ћ  Ы-  ћ  в-  ћ  й-  ћ  р-  ћ  ч-  ћ  ю-  ћ  .  ћ  .  ћ  .  ћ  .  ћ  !.  ћ  (.  ћ  /.  ћ  6.  ћ  =.  ћ  D.  ћ  K.  ћ  R.  ћ  Y.  ћ  `.  ћ  g.  ћ  n.  ћ  u.  ћ  |.  ћ  ѓ.  ћ  Љ.  ћ  ‘.  ћ  .  ћ  џ.  ћ  ¦.  ћ  ­.  ћ  ґ.  ћ  ».  ћ  В.  ћ  Й.  ћ  Р.  ћ  Ч.  ћ  Ю.  ћ  е.  ћ  м.  ћ  у.  ћ  ъ.  ћ  /  ћ  /  ћ  /  ћ  /  ћ  /  ћ  $/  ћ  +/  ћ  2/  ћ  9/  ћ  @/  ћ  G/  ћ  N/  ћ  U/  ћ  \/  ћ  c/  ћ  j/  ћ  q/  ћ  x/  ћ  /  ћ  †/  ћ  Ќ/  ћ  ”/  ћ  ›/  ћ  ў/  ћ  ©/  ћ  °/  ћ  ·/  ћ  ѕ/  ћ  Е/  ћ  М/  ћ  У/  ћ  Ъ/  ћ  б/  ћ  и/  ћ  п/  ћ  ц/  ћ  э/  ћ  0  ћ  0  ћ  0  ћ  0  ћ   0  ћ  '0  ћ  .0  ћ  50  ћ  <0  ћ  C0  ћ  J0  ћ  Q0  ћ  X0  ћ  _0  ћ  f0  ћ  m0  ћ  t0  ћ  {0  ћ  ‚0  ћ  ‰0  ћ  ђ0  ћ  —0  ћ  ћ0  ћ  Ґ0  ћ  ¬0  ћ  і0  ћ  є0  ћ  Б0  ћ  И0  ћ  П0  ћ  Ц0  ћ  Э0  ћ  д0  ћ  л0  ћ  т0  ћ  щ0  ћ   1  ћ  1  ћ  1  ћ  1  ћ  1  ћ  #1  ћ  *1  ћ  11  ћ  81  ћ  ?1  ћ  F1  ћ  M1  ћ  T1  ћ  [1  ћ  b1  ћ  i1  ћ  p1  ћ  w1  ћ  ~1  ћ  …1  ћ  Њ1  ћ  “1  ћ  љ1  ћ  Ў1  ћ  Ё1  ћ  Ї1  ћ  ¶1  ћ  Ѕ1  ћ  Д1  ћ  Л1  ћ  Т1  ћ  Щ1  ћ  а1  ћ  з1  ћ  о1  ћ  х1  ћ  ь1  ћ  2  ћ  
2  ћ  2  ћ  2  ћ  2  ћ  &2  ћ  -2  ћ  42  ћ  ;2  ћ  B2  ћ  I2  ћ  P2  ћ  W2  ћ  ^2  ћ  e2  ћ  l2  ћ  s2  ћ  z2  ћ  Ѓ2  ћ  €2  ћ  Џ2  ћ  –2  ћ  ќ2  ћ  ¤2  ћ  «2  ћ  І2  ћ  №2  ћ  А2  ћ  З2  ћ  О2  ћ  Х2  ћ  Ь2  ћ  г2  ћ  к2  ћ  с2  ћ  ш2  ћ  я2  ћ  3  ћ  
3  ћ  3  ћ  3  ћ  "3  ћ  )3  ћ  03  ћ  73  ћ  >3  ћ  E3  ћ  L3  ћ  S3  ћ  Z3  ћ  a3  ћ  h3  ћ  o3  ћ  v3  ћ  }3  ћ  „3  ћ  ‹3  ћ  ’3  ћ  ™3  ћ   3  ћ  §3  ћ  ®3  ћ  µ3  ћ  ј3  ћ  Г3  ћ  К3  ћ  С3  ћ  Ш3  ћ  Я3  ћ  ж3  ћ  н3  ћ  ф3  ћ  ы3  ћ  4  ћ  	4  ћ  4  ћ  4  ћ  4  ћ  %4  ћ  ,4  ћ  34  ћ  :4  ћ  A4  ћ  H4  ћ  O4  ћ  V4  ћ  ]4  ћ  d4  ћ  k4  ћ  r4  ћ  y4  ћ  Ђ4  ћ  ‡4  ћ  Ћ4  ћ  •4  ћ  њ4  ћ  Ј4  ћ  Є4  ћ  ±4  ћ  ё4  ћ  ї4  ћ  Ж4  ћ  Н4  ћ  Ф4  ћ  Ы4  ћ  в4  ћ  й4  ћ  р4  ћ  ч4  ћ  ю4  ћ  5  ћ  5  ћ  5  ћ  5  ћ  !5  ћ  (5  ћ  /5  ћ  65  ћ  =5  ћ  D5  ћ  K5  ћ  R5  ћ  Y5  ћ  `5  ћ  g5  ћ  n5  ћ  u5  ћ  |5  ћ  ѓ5  ћ  Љ5  ћ  ‘5  ћ  5  ћ  џ5  ћ  ¦5  ћ  ­5  ћ  ґ5  ћ  »5  ћ  В5  ћ  Й5  ћ  Р5  ћ  Ч5  ћ  Ю5  ћ  е5  ћ  м5  ћ  у5  ћ  ъ5  ћ  6  ћ  6  ћ  6  ћ  6  ћ  6  ћ  $6  ћ  +6  ћ  26  ћ  96  ћ  @6  ћ  G6  ћ  N6  ћ  U6  ћ  \6  ћ  c6  ћ  j6  ћ  q6  ћ  x6  ћ  6  ћ  †6  ћ  Ќ6  ћ  ”6  ћ  ›6  ћ  ў6  ћ  ©6  ћ  °6  ћ  ·6  ћ  ѕ6  ћ  Е6  ћ  М6  ћ  У6  ћ  Ъ6  ћ  б6  ћ  и6  ћ  п6  ћ  ц6  ћ  э6  ћ  7  ћ  7  ћ  7  ћ  7  ћ   7  ћ  '7  ћ  .7  ћ  57  ћ  <7  ћ  C7  ћ  J7  ћ  Q7  ћ  X7  ћ  _7  ћ  f7  ћ  m7  ћ  t7  ћ  {7  ћ  ‚7  ћ  ‰7  ћ  ђ7  ћ  —7  ћ  ћ7  ћ  Ґ7  ћ  ¬7  ћ  і7  ћ  є7  ћ  Б7  ћ  И7  ћ  П7  ћ  Ц7  ћ  Э7  ћ  д7  ћ  л7  ћ  т7  ћ  щ7  ћ   8  ћ  8  ћ  8  ћ  8  ћ  8  ћ  #8  ћ  *8  ћ  18  ћ  88  ћ  ?8  ћ  F8  ћ  M8  ћ  T8  ћ  [8  ћ  b8  ћ  i8  ћ  p8  ћ  w8  ћ  ~8  ћ  …8  ћ  Њ8  ћ  “8  ћ  љ8  ћ  Ў8  ћ  Ё8  ћ  Ї8  ћ  ¶8  ћ  Ѕ8  ћ  Д8  ћ  Л8  ћ  Т8  ћ  Щ8  ћ  а8  ћ  з8  ћ  о8  ћ  х8  ћ  ь8  ћ  9  ћ  
9  ћ  9  ћ  9  ћ  9  ћ  &9  ћ  -9  ћ  49  ћ  ;9  ћ  B9  ћ  I9  ћ  P9  ћ  W9  ћ  ^9  ћ  e9  ћ  l9  ћ  s9  ћ  z9  ћ  Ѓ9  ћ  €9  ћ  Џ9  ћ  –9  ћ  ќ9  ћ  ¤9  ћ  «9  ћ  І9  ћ  №9  ћ  А9  ћ  З9  ћ  О9  ћ  Х9  ћ  Ь9  ћ  г9  ћ  к9  ћ  с9  ћ  ш9  ћ  я9  ћ  :  ћ  
:  ћ  :  ћ  :  ћ  ":  ћ  ):  ћ  0:  ћ  7:  ћ  >:  ћ  E:  ћ  L:  ћ  S:  ћ  Z:  ћ  a:  ћ  h:  ћ  o:  ћ  v:  ћ  }:  ћ  „:  ћ  ‹:  ћ  ’:  ћ  ™:  ћ   :  ћ  §:  ћ  ®:  ћ  µ:  ћ  ј:  ћ  Г:  ћ  К:  ћ  С:  ћ  Ш:  ћ  Я:  ћ  ж:  ћ  н:  ћ  ф:  ћ  ы:  ћ  ;  ћ  	;  ћ  ;  ћ  ;  ћ  ;  ћ  %;  ћ  ,;  ћ  3;  ћ  :;  ћ  A;  ћ  H;  ћ  O;  ћ  V;  ћ  ];  ћ  d;  ћ  k;  ћ  r;  ћ  y;  ћ  Ђ;  ћ  ‡;  ћ  Ћ;  ћ  •;  ћ  њ;  ћ  Ј;  ћ  Є;  ћ  ±;  ћ  ё;  ћ  ї;  ћ  Ж;  ћ  Н;  ћ  Ф;  ћ  Ы;  ћ  в;  ћ  й;  ћ  р;  ћ  ч;  ћ  ю;  ћ  <  ћ  <  ћ  <  ћ  <  ћ  !<  ћ  (<  ћ  /<  ћ  6<  ћ  =<  ћ  D<  ћ  K<  ћ  R<  ћ  Y<  ћ  `<  ћ  g<  ћ  n<  ћ  u<  ћ  |<  ћ  ѓ<  ћ  Љ<  ћ  ‘<  ћ  <  ћ  џ<  ћ  ¦<  ћ  ­<  ћ  ґ<  ћ  »<  ћ  В<  ћ  Й<  ћ  Р<  ћ  Ч<  ћ  Ю<  ћ  е<  ћ  м<  ћ  у<  ћ  ъ<  ћ  =  ћ  =  ћ  =  ћ  =  ћ  =  ћ     ћ     ћ     ћ     ћ     ћ  &   ћ  -   ћ  4   ћ  ;   ћ  B   ћ  I   ћ  P   ћ  W   ћ  ^   ћ  e   ћ  l   ћ  s   ћ  z   ћ  Ѓ   ћ  €   ћ  Џ   ћ  –   ћ  ќ   ћ  ¤   ћ  «   ћ  І   ћ  №   ћ  А   ћ  З   ћ  О   ћ  Х   ћ  Ь   ћ  г   ћ  к   ћ  с   ћ  ш   ћ  я   ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ     ћ     ћ     ћ     ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ     ћ     ћ     ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ     ћ     ћ     ћ     ћ     ћ  &   ћ  -   ћ  4   ћ  ;   ћ  B   ћ  I   ћ  P   ћ  W   ћ  ^   ћ  e   ћ  l   ћ     ћ     ћ     ћ     ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  њ   ћ  Ј   ћ  Є   ћ  ±   ћ  ё   ћ  ї   ћ  Ж   ћ  Н   ћ  Ф   ћ  Ы   ћ  в   ћ  й   ћ  р   ћ  ч   ћ  ю   ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  *   ћ  1   ћ  8   ћ  ?   ћ  F   ћ  M   ћ  T   ћ  [   ћ  b   ћ  i   ћ  p   ћ  w   ћ  ~   ћ  …   ћ  Њ   ћ  “   ћ  љ   ћ  Ў   ћ  Ё   ћ  Ї   ћ  ¶   ћ  Ѕ   ћ  Д   ћ  Л   ћ  Т   ћ  Щ   ћ  а   ћ  з   ћ  о   ћ  х   ћ  ь   ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  <   ћ  C   ћ  J   ћ  Q   ћ  X   ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ  	  ћ  	  ћ  	  ћ  	  ћ  !	  ћ  (	  ћ  /	  ћ  6	  ћ  =	  ћ  D	  ћ  K	  ћ  R	  ћ  Y	  ћ  `	  ћ  g	  ћ  n	  ћ  u	  ћ  |	  ћ  ѓ	  ћ  Љ	  ћ  ‘	  ћ  	  ћ  џ	  ћ  ¦	  ћ  ­	  ћ  ґ	  ћ  »	  ћ  В	  ћ  Й	  ћ  Р	  ћ  Ч	  ћ  Ю	  ћ  е	  ћ  м	  ћ  у	  ћ  ъ	  ћ  
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  $
  ћ  +
  ћ  2
  ћ  9
  ћ  @
  ћ  G
  ћ  N
  ћ  U
  ћ  \
  ћ  c
  ћ  j
  ћ  q
  ћ  x
  ћ  
  ћ  †
  ћ  Ќ
  ћ  ”
  ћ  ›
  ћ  ў
  ћ  ©
  ћ  °
  ћ  ·
  ћ  ѕ
  ћ  Е
  ћ  М
  ћ  У
  ћ  Ъ
  ћ  б
  ћ  и
  ћ  п
  ћ  ц
  ћ  э
  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ  
  ћ  

  ћ  
  ћ  
  ћ  
  ћ  &
  ћ  -
  ћ  4
  ћ  ;
  ћ  B
  ћ  I
  ћ  P
  ћ  W
  ћ  ^
  ћ  e
  ћ  l
  ћ  s
  ћ  z
  ћ  Ѓ
  ћ  €
  ћ  Џ
  ћ  –
  ћ  ќ
  ћ  ¤
  ћ  «
  ћ  І
  ћ  №
  ћ  А
  ћ  З
  ћ  О
  ћ  Х
  ћ  Ь
  ћ  г
  ћ  к
  ћ  с
  ћ  ш
  ћ  я
  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ     ћ     ћ     ћ     ћ      ћ  '   ћ  .   ћ  5   ћ  <   ћ  C   ћ  J   ћ  Q   ћ  X   ћ  _   ћ  f   ћ  m   ћ  t   ћ  {   ћ  ‚   ћ  ‰   ћ  ђ   ћ  —   ћ  ћ   ћ  Ґ   ћ  ¬   ћ  і   ћ  є   ћ  Б   ћ  И   ћ  П   ћ  Ц   ћ  Э   ћ  д   ћ  л   ћ  т   ћ  щ   ћ   !  ћ  !  ћ  !  ћ  !  ћ  !  ћ  #!  ћ  *!  ћ  1!  ћ  8!  ћ  ?!  ћ  F!  ћ  M!  ћ  T!  ћ  [!  ћ  b!  ћ  i!  ћ  p!  ћ  w!  ћ  ~!  ћ  …!  ћ  Њ!  ћ  “!  ћ  љ!  ћ  Ў!  ћ  Ё!  ћ  Ї!  ћ  ¶!  ћ  Ѕ!  ћ  Д!  ћ  Л!  ћ  Т!  ћ  Щ!  ћ  а!  ћ  з!  ћ  о!  ћ  х!  ћ  ь!  ћ  "  ћ  
"  ћ  "  ћ  "  ћ  "  ћ  &"  ћ  -"  ћ  4"  ћ  ;"  ћ  B"  ћ  I"  ћ  P"  ћ  W"  ћ  ^"  ћ  e"  ћ  l"  ћ  s"  ћ  z"  ћ  Ѓ"  ћ  €"  ћ  Џ"  ћ  –"  ћ  ќ"  ћ  ¤"  ћ  «"  ћ  І"  ћ  №"  ћ  А"  ћ  З"  ћ  О"  ћ  Х"  ћ  Ь"  ћ  г"  ћ  к"  ћ  с"  ћ  ш"  ћ  я"  ћ  #  ћ  
#  ћ  #  ћ  #  ћ  "#  ћ  )#  ћ  0#  ћ  7#  ћ  >#  ћ  E#  ћ  L#  ћ  S#  ћ  Z#  ћ  a#  ћ  h#  ћ  o#  ћ  v#  ћ  }#  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ  	  ћ  	  ћ  	  ћ  	  ћ   	  ћ  '	  ћ  .	  ћ  5	  ћ  <	  ћ  C	  ћ  J	  ћ  Q	  ћ  X	  ћ  _	  ћ  f	  ћ  m	  ћ  t	  ћ  {	  ћ  ‚	  ћ  ‰	  ћ  ђ	  ћ  —	  ћ  ћ	  ћ  Ґ	  ћ  ¬	  ћ  і	  ћ  є	  ћ  Б	  ћ  И	  ћ  П	  ћ  Ц	  ћ  Э	  ћ  д	  ћ  л	  ћ  т	  ћ  щ	  ћ   
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  #
  ћ  *
  ћ  1
  ћ  8
  ћ  ?
  ћ  F
  ћ  M
  ћ  T
  ћ  [
  ћ  b
  ћ  i
  ћ  p
  ћ  w
  ћ  ~
  ћ  …
  ћ  Њ
  ћ  “
  ћ  љ
  ћ  Ў
  ћ  Ё
  ћ  Ї
  ћ  ¶
  ћ  Ѕ
  ћ  Д
  ћ  Л
  ћ  Т
  ћ  Щ
  ћ  а
  ћ  з
  ћ  о
  ћ  х
  ћ  ь
  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ  
  ћ  	
  ћ  
  ћ  
  ћ  
  ћ  %
  ћ  ,
  ћ  3
  ћ  :
  ћ  A
  ћ  H
  ћ  O
  ћ  V
  ћ  ]
  ћ  d
  ћ  k
  ћ  r
  ћ  y
  ћ  Ђ
  ћ  ‡
  ћ  Ћ
  ћ  •
  ћ  њ
  ћ  Ј
  ћ  Є
  ћ  ±
  ћ  ё
  ћ  ї
  ћ  Ж
  ћ  Н
  ћ  Ф
  ћ  Ы
  ћ  в
  ћ  й
  ћ  р
  ћ  ч
  ћ  ю
  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  г   ћ  к   ћ  с   ћ  ш   ћ  я   ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  x   ћ     ћ  †   ћ  Ќ   ћ  ”   ћ  ›   ћ  ў   ћ  ©   ћ  °   ћ  ·   ћ  ѕ   ћ  Е   ћ  М   ћ  У   ћ  Ъ   ћ  б   ћ  и   ћ  п   ћ  ц   ћ  э   ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  д   ћ  л   ћ  т   ћ  щ   ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  N   ћ  U   ћ  \   ћ  c   ћ  j   ћ  q   ћ  x   ћ     ћ  †   ћ  Ќ   ћ  ”   ћ  ›   ћ  ў   ћ  ©   ћ  °   ћ  ·   ћ  ѕ   ћ  Е   ћ  М   ћ  У   ћ  Ъ   ћ  б   ћ  и   ћ  п   ћ  ц   ћ  э   ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  T   ћ  [   ћ  b   ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ     ћ     ћ     ћ     ћ      ћ  '   ћ  .   ћ  5   ћ  <   ћ  C   ћ  J   ћ  Q   ћ  X   ћ  _   ћ  f   ћ  m   ћ  t   ћ  {   ћ  ‚   ћ  ‰   ћ  ђ   ћ  —   ћ  ћ   ћ  Ґ   ћ  ¬   ћ  і   ћ  є   ћ  Б   ћ  И   ћ  П   ћ  Ц   ћ  Э   ћ  д   ћ  л   ћ  т   ћ  щ   ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ  ж   ћ  н   ћ  ф   ћ  ы   ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ      ћ  §   ћ  ®   ћ  µ   ћ  ј   ћ  Г   ћ  К   ћ  С   ћ  Ш   ћ  Я   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  H   ћ  O   ћ  V   ћ  ]   ћ  d   ћ  k   ћ  r   ћ  y   ћ  Ђ   ћ  ‡   ћ  Ћ   ћ  •   ћ  њ   ћ  Ј   ћ  Є   ћ  ±   ћ  ё   ћ  ї   ћ  Ж   ћ  Н   ћ  Ф   ћ  Ы   ћ  в   ћ  й   ћ  р   ћ  ч   ћ  ю   ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  Л   ћ  С   ћ  Ч   ћ  Э   ћ  г   ћ  й   ћ  п   ћ  х   ћ  ы   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ  ’   ћ  ™   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ  	  ћ  	  ћ  	  ћ  	  ћ   	  ћ  '	  ћ  .	  ћ  5	  ћ  <	  ћ  C	  ћ  J	  ћ  Q	  ћ  X	  ћ  _	  ћ  f	  ћ  m	  ћ  t	  ћ  {	  ћ  ‚	  ћ  ‰	  ћ  ђ	  ћ  —	  ћ  ћ	  ћ  Ґ	  ћ  ¬	  ћ  і	  ћ  є	  ћ  Б	  ћ  И	  ћ  П	  ћ  Ц	  ћ  Э	  ћ  д	  ћ  л	  ћ  т	  ћ  щ	  ћ   
  ћ  
  ћ  
  ћ  
  ћ  
  ћ  #
  ћ  *
  ћ  1
  ћ  8
  ћ  ?
  ћ  F
  ћ  M
  ћ  T
  ћ  [
  ћ  b
  ћ  i
  ћ  p
  ћ  w
  ћ  ~
  ћ  …
  ћ  Њ
  ћ  “
  ћ  љ
  ћ  Ў
  ћ  Ё
  ћ  Ї
  ћ  ¶
  ћ  Ѕ
  ћ  Д
  ћ  Л
  ћ  Т
  ћ  Щ
  ћ  а
  ћ  з
  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  }   ћ  ѓ   ћ  ‰   ћ  Џ   ћ  •   ћ  ›   ћ  Ў   ћ  §   ћ  ­   ћ  і   ћ  №   ћ  ї   ћ  Е   ћ  М   ћ  У   ћ  Ъ   ћ  б   ћ  и   ћ  п   ћ  ц   ћ  э   ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ  J  ћ  Q  ћ  X  ћ  _  ћ  f  ћ  m  ћ  t  ћ  {  ћ  ‚  ћ  ‰  ћ  ђ  ћ  —  ћ  ћ  ћ  Ґ  ћ  ¬  ћ  і  ћ  є  ћ  Б  ћ  И  ћ  П  ћ  Ц  ћ  Э  ћ  д  ћ  л  ћ  т  ћ  щ  ћ     ћ    ћ    ћ    ћ    ћ  #  ћ  *  ћ  1  ћ  8  ћ  ?  ћ  F  ћ  M  ћ  T  ћ  [  ћ  b  ћ  i  ћ  p  ћ  w  ћ  ~  ћ  …  ћ  Њ  ћ  “  ћ  љ  ћ  Ў  ћ  Ё  ћ  Ї  ћ  ¶  ћ  Ѕ  ћ  Д  ћ  Л  ћ  Т  ћ  Щ  ћ  а  ћ  з  ћ  о  ћ  х  ћ  ь  ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  S   ћ  Y   ћ  _   ћ  e   ћ  k   ћ  q   ћ  w   ћ  ~   ћ  …   ћ  Њ   ћ  “   ћ  љ   ћ  Ў   ћ     ћ     ћ     ћ     ћ  !   ћ  (   ћ  /   ћ  6   ћ  =   ћ  D   ћ  K   ћ  R   ћ  Y   ћ  `   ћ  g   ћ  n   ћ  u   ћ  |   ћ  ѓ   ћ  Љ   ћ  ‘   ћ     ћ  џ   ћ  ¦   ћ  ­   ћ  ґ   ћ  »   ћ  В   ћ  Й   ћ  Р   ћ  Ч   ћ  Ю   ћ  е   ћ  м   ћ  у   ћ  ъ   ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ў  ћ  ©  ћ  °  ћ  ·  ћ  ѕ  ћ  Е  ћ  М  ћ  У  ћ  Ъ  ћ  б  ћ  и  ћ  п  ћ  ц  ћ  э  ћ    ћ    ћ    ћ    ћ     ћ  '  ћ  .  ћ  5  ћ  <  ћ  C  ћ     ћ  
   ћ     ћ     ћ  "   ћ  )   ћ  0   ћ  7   ћ  >   ћ  E   ћ  L   ћ  S   ћ  Z   ћ  a   ћ  h   ћ  o   ћ  v   ћ  }   ћ  „   ћ  ‹   ћ     ћ     ћ     ћ     ћ     ћ  #   ћ  )   ћ  /   ћ  5   ћ  ;   ћ  A   ћ  G   ћ  M   ћ  T   ћ  [   ћ  b   ћ  i   ћ  p   ћ  w   ћ  ~   ћ  …   ћ  Њ   ћ  “   ћ  љ   ћ  Ў   ћ  Ё   ћ  Ї   ћ  ¶   ћ  Ѕ   ћ  Д   ћ  Л   ћ  Т   ћ  Щ   ћ  а   ћ  з   ћ  о   ћ  х   ћ  ь   ћ    ћ  
  ћ    ћ    ћ    ћ  &  ћ  -  ћ  4  ћ  ;  ћ  B  ћ  I  ћ  P  ћ  W  ћ  ^  ћ  e  ћ  l  ћ  s  ћ  z  ћ  Ѓ  ћ  €  ћ  Џ  ћ  –  ћ  ќ  ћ  ¤  ћ  «  ћ  І  ћ  №  ћ  А  ћ  З  ћ  О  ћ  Х  ћ  Ь  ћ  г  ћ  к  ћ  с  ћ  ш  ћ  я  ћ    ћ  
  ћ    ћ    ћ  "  ћ  )  ћ  0  ћ  7  ћ  >  ћ  E  ћ  L  ћ  S  ћ  Z  ћ  a  ћ  h  ћ  o  ћ  v  ћ  }  ћ  „  ћ  ‹  ћ  ’  ћ  ™  ћ     ћ  §  ћ  ®  ћ  µ  ћ  ј  ћ  Г  ћ  К  ћ  С  ћ  Ш  ћ  Я  ћ  ж  ћ  н  ћ  ф  ћ  ы  ћ    ћ  	  ћ    ћ    ћ    ћ  %  ћ  ,  ћ  3  ћ  :  ћ  A  ћ  H  ћ  O  ћ  V  ћ  ]  ћ  d  ћ  k  ћ  r  ћ  y  ћ  Ђ  ћ  ‡  ћ  Ћ  ћ  •  ћ  њ  ћ  Ј  ћ  Є  ћ  ±  ћ  ё  ћ  ї  ћ  Ж  ћ  Н  ћ  Ф  ћ  Ы  ћ  в  ћ  й  ћ  р  ћ  ч  ћ  ю  ћ    ћ    ћ    ћ    ћ  !  ћ  (  ћ  /  ћ  6  ћ  =  ћ  D  ћ  K  ћ  R  ћ  Y  ћ  `  ћ  g  ћ  n  ћ  u  ћ  |  ћ  ѓ  ћ  Љ  ћ  ‘  ћ    ћ  џ  ћ  ¦  ћ  ­  ћ  ґ  ћ  »  ћ  В  ћ  Й  ћ  Р  ћ  Ч  ћ  Ю  ћ  е  ћ  м  ћ  у  ћ  ъ  ћ    ћ    ћ    ћ    ћ    ћ  $  ћ  +  ћ  2  ћ  9  ћ  @  ћ  G  ћ  N  ћ  U  ћ  \  ћ  c  ћ  j  ћ  q  ћ  x  ћ    ћ  †  ћ  Ќ  ћ  ”  ћ  ›  ћ  ъ	  
  K
  
  
    ’
    Ґ
    д
    я
        /     _  #  w  &  і  )  Л  ,  г  /  ы  2    5  1  8  I  ;  a  >  y  A  ‘  D  ©  G  Б  J  ф  M  
  P  $
  S  <
  V  T
  Y  l
  \  Џ
  _  §
  b  ї
  e  Ч
  h  п
  k    n    q  7  t  O  w  g  z    }  —  Ђ  Ї  ѓ  З  †  Я  ‰    Њ  '  Џ  ?  ’  u  •     н     
  8   н  <   
  T   н  X     t   н  x     ”   н       ё   н  ј     Ш   н  Ь     ш   н  ь       н       <  н  @  #  \  н  `  &  Ђ  н  „  )     н  ¤  ,  А  н  Д  /  а  н  д  2     н    5     н  $  8  @  н  D  ;  `  н  d  >  Ђ  н  „  A  Ё  н  ¬  D  Р  н  Ф  G  ш  н  ь  J    н     M  <  н  @  P  d  н  h  S  Њ  н  ђ  V  ¬  н  °  Y  М  н  Р  \  ф  н  ш  _    н    b  4  н  8  e  T  н  X  h  t  н  x  k  њ  н     n  Д  н  И  q  д  н  и  t    н    w  $  н  (  z  D  н  H  }  d  н  h  Ђ  „  н  €  ѓ  ¬  н  °  †  М  н  Р  ‰  ф  н  ш  Њ    н     Џ  D  н  H  ’  l  н  p  •   .symtab .strtab .shstrtab .text .data .bss .bss.uwTick .data.uwTickPrio .data.uwTickFreq .rel.text.HAL_Init .rel.text.HAL_DeInit .text.HAL_MspInit .text.HAL_MspDeInit .rel.text.HAL_InitTick .rel.text.HAL_IncTick .rel.text.HAL_GetTick .rel.text.HAL_GetTickPrio .rel.text.HAL_SetTickFreq .rel.text.HAL_GetTickFreq .rel.text.HAL_Delay .text.HAL_SuspendTick .text.HAL_ResumeTick .text.HAL_GetHalVersion .text.HAL_GetREVID .text.HAL_GetDEVID .text.HAL_GetUIDw0 .text.HAL_GetUIDw1 .text.HAL_GetUIDw2 .text.HAL_SYSCFG_VREFBUF_VoltageScalingConfig .text.HAL_SYSCFG_VREFBUF_HighImpedanceConfig .text.HAL_SYSCFG_VREFBUF_TrimmingConfig .rel.text.HAL_SYSCFG_EnableVREFBUF .text.HAL_SYSCFG_DisableVREFBUF .text.HAL_SYSCFG_ETHInterfaceSelect .text.HAL_SYSCFG_AnalogSwitchConfig .text.HAL_SYSCFG_EnableBOOST .text.HAL_SYSCFG_DisableBOOST .text.HAL_SYSCFG_CM7BootAddConfig .text.HAL_EnableCompensationCell .text.HAL_DisableCompensationCell .text.HAL_SYSCFG_EnableIOSpeedOptimize .text.HAL_SYSCFG_DisableIOSpeedOptimize .text.HAL_SYSCFG_CompensationCodeSelect .text.HAL_SYSCFG_CompensationCodeConfig .text.HAL_DBGMCU_EnableDBGSleepMode .text.HAL_DBGMCU_DisableDBGSleepMode .text.HAL_DBGMCU_EnableDBGStopMode .text.HAL_DBGMCU_DisableDBGStopMode .text.HAL_DBGMCU_EnableDBGStandbyMode .text.HAL_DBGMCU_DisableDBGStandbyMode .text.HAL_SetFMCMemorySwappingConfig .text.HAL_GetFMCMemorySwappingConfig .text.HAL_EXTI_EdgeConfig .text.HAL_EXTI_GenerateSWInterrupt .text.HAL_EXTI_D1_ClearFlag .text.HAL_EXTI_D1_EventInputConfig .text.HAL_EXTI_D3_EventInputConfig .rel.debug_info .debug_abbrev .rel.debug_aranges .rel.debug_ranges .rel.debug_macro .rel.debug_line .debug_str .comment .rel.debug_frame .ARM.attributes .group                                           ›             4      ;  о         ›             @      ;  п         ›             L      ;  р         ›             X      ;  с         ›             d      ;  т         ›             p      ;  у         ›             |      ;  ф         ›             €      ;  х         ›             ”      ;  ц         ›                    ;  ч         ›             ¬      ;  ш         ›             ё      ;  щ         ›             Д      ;  ъ         ›             Р      ;  ы         ›             Ь      ;  ь         ›             и      ;  э         ›             ф      ;  ю         ›                   ;  я         ›                  ;           ›                  ;          ›             $     ;          ›             0     ;          ›             <     ;          ›             H     ;          ›             T     ;          ›             `     ;          ›             l     ;          ›             x     ;  	        ›             „     ;  
        ›             ђ     ;          ›             њ     ;          ›             Ё     ;  
        ›             ґ     ;          ›             А     ;          ›             М     ;          ›             Ш     ;          ›             д     ;          ›             р     ;          ›             ь     ;          ›                  ;          ›                  ;          ›                   ;          ›             ,     ;          ›             8     ;          ›             D     ;          ›             P     ;          ›             \     ;          ›             h     ;          ›             t     ;          ›             Ђ     ;          ›             Њ     ;           ›                  ;  !        ›             ¤     ;  "        ›             °     ;  #        ›             ј     ;  $        ›             И     ;  %        ›             Ф     ;  &        ›             а     ;  '        ›             м     ;  (        ›             ш     ;  )        ›                  ;  *        ›                  ;  +        ›                  ;  ,        ›             (     ;  -        ›             4     ;  .        ›             @     ;  /        ›             L     ;  0        ›             X     ;  1        ›             d     ;  2        ›             p     ;  3        ›             |     ;  4        ›             €     ;  5        ›             ”     ;  6        ›                   ;  7        ›             ¬     ;  8        ›             ё     ;  9        ›             Д     ;  :        ›             Р     ;  ;                     Ь                     !             Ь                     '             Ь                     ,             Ь                    8             Ь                    I             а                    ^             д  x                  Z   	   @       Њ" 8   ;  U         q             \  ј                  m   	   @       Д"    ;  W         ‚                                 ”             &                    ¬             4  l                  Ё   	   @       М" (   ;  [         Г                (                  ї   	   @       ф"    ;  ]         Щ             И                    Х   	   @       #    ;  _         п             а                    л   	   @       #    ;  a         	            ш  P                    	   @       #    ;  c         #            H                      	   @       ,#    ;  e         =            `  H                  9  	   @       4#    ;  g         M            Ё                     c            И                     x            и                    ђ            ь                    Ј                                ¶            0                    Й            H                    Ь            `                    п            x  (                                 (                  J            И  (                  v            р  H                  r  	   @       L#    ;  t         •            8                     µ            X  (                  Щ            Ђ  ,                  э            ¬                                 М                     8            м  T                  Z            @	                     {            `	                     ќ            Ђ	                     Д             	                     м            А	  (                              и	  0                  <            
                     `            8
                     …            X
                     Ё            x
                     М            
                     т            ё
                                 Ш
  (                  >                                 c              Р                  }            м  @                               ,  0                  ј            \  м                  Я            H
  Р                                 Ч                   	   @       \# €  ;  Џ                      п#  ‰                 $             x&                      	   @       д1 €  ;  ’         7             (  €                 3  	   @       l3    ;  ”         I             )  Ё                 E  	   @       l6 x  ;  –         I            @-  ђ
                 E  	   @      д9   ;           I            Р7  h                 E  	   @      фG Ш  ;  љ         I            8:  .                  E  	   @      МJ 8   ;  њ         I            f:  ;                  E  	   @      K @   ;  ћ         I            Ў:  "                  E  	   @      DK (   ;            I            Г:  Ћ                  E  	   @      lK     ;  ў         I            Q;  Q                  E  	   @      L `   ;  ¤         I            ў;                   E  	   @      lL 0  ;  ¦         I            Ґ<  j                  E  	   @      њM €   ;  Ё         I            =  Я                 E  	   @      $N (  ;  Є         I            о>                    E  	   @      LP     ;  ¬         I            
?  "                  E  	   @      lP (   ;  ®         I            ,?  ы                  E  	   @      ”P 0  ;  °         I            '@                   E  	   @      ДQ ё  ;  І         I            ,S                   E  	   @      |g p  ;  ґ         I            KT  '                  E  	   @      мh (   ;  ¶         I            rT  zX                E  	   @      i `‰ ;  ё         I            м¬ m                  E  	   @      tт x   ;  є         I            Y­ "=                 E  	   @      мт F  ;  ј         I            {к t                 E  	   @      9 Ё  ;  ѕ         I            пл R                  E  	   @      ¬: h   ;  А         I            Aм                   E  	   @      ;     ;  В         I            ^м <                  E  	   @      4; @   ;  Д         I            љм 4                  E  	   @      t; @   ;  Ж         I            Ом                   E  	   @      ґ;    ;  И         I            дм C                  E  	   @      М; H   ;  К         I            'н 4                  E  	   @      < 8   ;  М         I            [н                   E  	   @      L<    ;  О         I            kн X                  E  	   @      \< p   ;  Р         I            Гн q                  E  	   @      М< Ђ   ;  Т         I            4о                   E  	   @      L=     ;  Ф         I            Pо *                 E  	   @      l= P  ;  Ц         I            zп A                 E  	   @      ј> Р  ;  Ш         I            »т ›                 E  	   @      ЊB Ш  ;  Ъ         I            Vф ]                  E  	   @      dD p   ;  Ь         I            іф ‚#                 E  	   @      ФD ђ(  ;  Ю         I            5                  E  	   @      dm H  ;  а         I            7( M                 E  	   @      ¬ x  ;  в         I            „)                  E  	   @      $Ѓ X  ;  д         I            * І                 E  	   @      |‚ `  ;  ж         I            J. ¬                  E  	   @      Ь† А   ;  и         I            ц. -                 E  	   @      њ‡ 0  ;  к         I            #6 (                 E  	   @      МЏ €  ;  м         I            K8 f                  E  	   @      T’ p   ;  о         I            ±8 »                 E  	   @      Д’ @  ;  р         I            l< д                 E  	   @      —   ;  т         I            P@ u                 E  	   @      њ› Ш  ;  ф         I            ЕB З                  E  	   @      tћ а   ;  ц         I            ЊC L                  E  	   @      Tџ `   ;  ш         I            ШC К                 E  	   @      ґџ p  ;  ъ         I            ўG                  E  	   @      $¤   ;  ь         I            ЄK Q                  E  	   @      јЁ X   ;  ю         I            ыK J                  E  	   @      © X   ;           I            EL ,                 E  	   @      l© x  ;          I            qN g                  E  	   @      д« Ђ   ;          I            ШN Ґ                  E  	   @      d¬ ё   ;          I            }O                  E  	   @      ­ Р  ;          I            Q Ц                  E  	   @      м® р   ;  
        I            лQ Д                 E  	   @      ЬЇ   ;          I            ЇS ^                 E  	   @      ф± А  ;          I            
V 5                  E  	   @      ґґ 8   ;          I            BV Ф                 E  	   @      мґ 8  ;          I            Y !                 E  	   @      $ё ђ  ;          I            7\ b                 E  	   @      ґ» H  ;          I            ™b д                  E  	   @      ьВ    ;          I            }c                  E  	   @      ьГ @	  ;          I            k                   E  	   @      <Н    ;          I            ®k О                 E  	   @      TН   ;          I            |m                  E  	   @      lП ш  ;           I            Ћr д                 E  	   @      dХ ё  ;  "        I            rx ћ                  E  	   @      Ь °   ;  $        I            y м
                 E  	   @      МЬ x  ;  &        I            ьѓ џ                 E  	   @      Dй    ;  (        I            ›† ~                 E  	   @      dм h  ;  *        I            Ќ ¦                  E  	   @      Му Р   ;  ,        I            їЌ H                 E  	   @      њф   ;  .        I            ђ ђ                  E  	   @      4ч     ;  0        I            —ђ                   E  	   @      Фч x  ;  2        Z             7– ±                 V  	   @       Lю Ђ  ;  4        f     0       иҐ ёB               q     0        и Q                 ~             фи ђ                 z  	   @       Мя    ;  8        ‹    p        „п 2                                ёп `  <  Њ        	               t                               М ў                 
