// Seed: 1768227682
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  logic id_3 = 1;
endmodule
