###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       167609   # Number of WRITE/WRITEP commands
num_reads_done                 =       530373   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       411243   # Number of read row buffer hits
num_read_cmds                  =       530372   # Number of READ/READP commands
num_writes_done                =       167611   # Number of read requests issued
num_write_row_hits             =       130425   # Number of write row buffer hits
num_act_cmds                   =       156897   # Number of ACT commands
num_pre_cmds                   =       156869   # Number of PRE commands
num_ondemand_pres              =       133216   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9409677   # Cyles of rank active rank.0
rank_active_cycles.1           =      9135637   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       590323   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       864363   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       651205   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5417   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3410   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2966   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1229   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1538   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2823   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2678   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1207   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1875   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23637   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          465   # Write cmd latency (cycles)
write_latency[40-59]           =          857   # Write cmd latency (cycles)
write_latency[60-79]           =         1695   # Write cmd latency (cycles)
write_latency[80-99]           =         3419   # Write cmd latency (cycles)
write_latency[100-119]         =         4888   # Write cmd latency (cycles)
write_latency[120-139]         =         7156   # Write cmd latency (cycles)
write_latency[140-159]         =         8804   # Write cmd latency (cycles)
write_latency[160-179]         =         9648   # Write cmd latency (cycles)
write_latency[180-199]         =        10054   # Write cmd latency (cycles)
write_latency[200-]            =       120601   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       228252   # Read request latency (cycles)
read_latency[40-59]            =        72539   # Read request latency (cycles)
read_latency[60-79]            =        79379   # Read request latency (cycles)
read_latency[80-99]            =        27327   # Read request latency (cycles)
read_latency[100-119]          =        19862   # Read request latency (cycles)
read_latency[120-139]          =        17093   # Read request latency (cycles)
read_latency[140-159]          =         9357   # Read request latency (cycles)
read_latency[160-179]          =         7312   # Read request latency (cycles)
read_latency[180-199]          =         5868   # Read request latency (cycles)
read_latency[200-]             =        63382   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.36704e+08   # Write energy
read_energy                    =  2.13846e+09   # Read energy
act_energy                     =   4.2927e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83355e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.14894e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87164e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70064e+09   # Active standby energy rank.1
average_read_latency           =      104.269   # Average read request latency (cycles)
average_interarrival           =      14.3267   # Average request interarrival latency (cycles)
total_energy                   =  1.63796e+10   # Total energy (pJ)
average_power                  =      1637.96   # Average power (mW)
average_bandwidth              =      5.95613   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164426   # Number of WRITE/WRITEP commands
num_reads_done                 =       512882   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       391887   # Number of read row buffer hits
num_read_cmds                  =       512882   # Number of READ/READP commands
num_writes_done                =       164431   # Number of read requests issued
num_write_row_hits             =       126593   # Number of write row buffer hits
num_act_cmds                   =       159296   # Number of ACT commands
num_pre_cmds                   =       159264   # Number of PRE commands
num_ondemand_pres              =       136738   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9280692   # Cyles of rank active rank.0
rank_active_cycles.1           =      9259021   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       719308   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       740979   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       629579   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6442   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3428   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2966   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1524   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2836   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2694   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1252   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1851   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23567   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          422   # Write cmd latency (cycles)
write_latency[40-59]           =          743   # Write cmd latency (cycles)
write_latency[60-79]           =         1525   # Write cmd latency (cycles)
write_latency[80-99]           =         3263   # Write cmd latency (cycles)
write_latency[100-119]         =         4791   # Write cmd latency (cycles)
write_latency[120-139]         =         7092   # Write cmd latency (cycles)
write_latency[140-159]         =         8572   # Write cmd latency (cycles)
write_latency[160-179]         =         9807   # Write cmd latency (cycles)
write_latency[180-199]         =        10319   # Write cmd latency (cycles)
write_latency[200-]            =       117881   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       223308   # Read request latency (cycles)
read_latency[40-59]            =        69031   # Read request latency (cycles)
read_latency[60-79]            =        82075   # Read request latency (cycles)
read_latency[80-99]            =        26183   # Read request latency (cycles)
read_latency[100-119]          =        19901   # Read request latency (cycles)
read_latency[120-139]          =        16589   # Read request latency (cycles)
read_latency[140-159]          =         8859   # Read request latency (cycles)
read_latency[160-179]          =         7066   # Read request latency (cycles)
read_latency[180-199]          =         5633   # Read request latency (cycles)
read_latency[200-]             =        54237   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.20815e+08   # Write energy
read_energy                    =  2.06794e+09   # Read energy
act_energy                     =  4.35834e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45268e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5567e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79115e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77763e+09   # Active standby energy rank.1
average_read_latency           =       95.889   # Average read request latency (cycles)
average_interarrival           =       14.764   # Average request interarrival latency (cycles)
total_energy                   =   1.6299e+10   # Total energy (pJ)
average_power                  =       1629.9   # Average power (mW)
average_bandwidth              =      5.77974   # Average bandwidth
