#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 07 22:30:24 2018
# Process ID: 3240
# Current directory: C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 275.992 ; gain = 66.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:2]
INFO: [Synth 8-638] synthesizing module 'slowClock_20k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_20k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_20k' (1#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_20k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_50M' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_50m.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_50M' (2#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_50m.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_30k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_30k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_30k' (3#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_30k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_40k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_40k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_40k' (4#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_40k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_50k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_50k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_50k' (5#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_50k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_15k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_15k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_15k' (6#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_15k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_5k' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_5k.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_5k' (7#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_5k.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_1s' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_1s.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_1s' (8#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_1s.v:3]
INFO: [Synth 8-638] synthesizing module 'slowClock_500ms' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_500ms.v:3]
INFO: [Synth 8-256] done synthesizing module 'slowClock_500ms' (9#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/slowClock_500ms.v:3]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (10#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'clock_c' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_c.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_c' (11#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_c.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_d' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_d.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_d' (12#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_d.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_e' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_e.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_e' (13#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_e.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_f' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_f.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_f' (14#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_f.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_g' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_g.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_g' (15#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_g.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_a' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_a.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_a' (16#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_a.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_b' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_b.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_b' (17#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_b.v:3]
INFO: [Synth 8-638] synthesizing module 'mic_delay' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/mic_delay.v:3]
INFO: [Synth 8-256] done synthesizing module 'mic_delay' (18#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/mic_delay.v:3]
INFO: [Synth 8-638] synthesizing module 'pitch_up' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/pitch_up.v:3]
INFO: [Synth 8-256] done synthesizing module 'pitch_up' (19#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/pitch_up.v:3]
INFO: [Synth 8-638] synthesizing module 'pitch_down' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/pitch_down.v:3]
INFO: [Synth 8-256] done synthesizing module 'pitch_down' (20#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/pitch_down.v:3]
INFO: [Synth 8-638] synthesizing module 'alarm_sound' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_sound.v:3]
INFO: [Synth 8-256] done synthesizing module 'alarm_sound' (21#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_sound.v:3]
INFO: [Synth 8-638] synthesizing module 'alarm_clock' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_clock.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_operation' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_operation.v:3]
WARNING: [Synth 8-5788] Register buffer_hour_reg in module clock_operation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_operation.v:42]
WARNING: [Synth 8-5788] Register buffer_minute_reg in module clock_operation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_operation.v:43]
INFO: [Synth 8-256] done synthesizing module 'clock_operation' (22#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_operation.v:3]
INFO: [Synth 8-638] synthesizing module 'display_clock' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/display_clock.v:3]
INFO: [Synth 8-256] done synthesizing module 'display_clock' (23#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/display_clock.v:3]
INFO: [Synth 8-638] synthesizing module 'alarm_function' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_function.v:3]
INFO: [Synth 8-256] done synthesizing module 'alarm_function' (24#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_function.v:3]
INFO: [Synth 8-256] done synthesizing module 'alarm_clock' (25#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/alarm_clock.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'minute1' does not match port width (3) of module 'alarm_clock' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:121]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (26#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (27#1) [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:2]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second1[3]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second1[2]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second1[1]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second1[0]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second0[3]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second0[2]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second0[1]
WARNING: [Synth 8-3331] design display_clock has unconnected port alarm_second0[0]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second1[3]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second1[2]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second1[1]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second1[0]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second0[3]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second0[2]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second0[1]
WARNING: [Synth 8-3331] design display_clock has unconnected port clock_second0[0]
WARNING: [Synth 8-3331] design clock_operation has unconnected port clk
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnR
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 312.984 ; gain = 103.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 312.984 ; gain = 103.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 606.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'alarm_second0_reg[3:0]' into 'alarm_second1_reg[3:0]' [C:/Users/Xian Hao/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_operation.v:41]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---RAMs : 
	             192K Bit         RAMs := 1     
	              11K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 5     
	   3 Input     17 Bit        Muxes := 5     
	   4 Input     17 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module slowClock_20k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_50M 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slowClock_30k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_40k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_50k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_15k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_5k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_1s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowClock_500ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clock_c 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_d 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_e 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_f 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_g 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_a 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_b 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mic_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module pitch_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
+---RAMs : 
	              11K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pitch_down 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module alarm_sound 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_operation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module display_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module alarm_function 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_unit1/new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_unit3/new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_unit4/new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_unit6/new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_unit7/new_clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock_unit8/new_clk0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_unit9/new_clk0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "siren/new_clk0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnR
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnL
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 606.488 ; gain = 397.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mic_delay   | memory_reg  | 16 K x 12(READ_FIRST)  | W |   | 16 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 
|pitch_up    | memory2_reg | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|pitch_up    | memory1_reg | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|pitch_down  | memory_reg  | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[8]' (FD) to 'p_down1/j_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[7]' (FD) to 'p_down1/j_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[6]' (FD) to 'p_down1/j_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[5]' (FD) to 'p_down1/j_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[4]' (FD) to 'p_down1/j_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[3]' (FD) to 'p_down1/j_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[2]' (FD) to 'p_down1/j_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[1]' (FD) to 'p_down1/j_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[0]' (FD) to 'p_down1/j_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'p_down1/j_reg[9]' (FD) to 'p_down1/j_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'alarm_unit/alarm_main/alarm_second1_reg[0]' (FDCE) to 'alarm_unit/alarm_main/alarm_minute1_reg[3]'
INFO: [Synth 8-3886] merging instance 'alarm_unit/alarm_main/alarm_second1_reg[1]' (FDCE) to 'alarm_unit/alarm_main/alarm_minute1_reg[3]'
INFO: [Synth 8-3886] merging instance 'alarm_unit/alarm_main/alarm_second1_reg[2]' (FDCE) to 'alarm_unit/alarm_main/alarm_minute1_reg[3]'
INFO: [Synth 8-3886] merging instance 'alarm_unit/alarm_main/alarm_second1_reg[3]' (FDCE) to 'alarm_unit/alarm_main/alarm_minute1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alarm_unit/alarm_main/alarm_minute1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_up1/memory_avg_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (p_down1/j_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (alarm_unit/alarm_main/alarm_minute1_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (alarm_unit/alarm_main/alarm_second1_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (alarm_unit/alarm_main/alarm_second1_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (alarm_unit/alarm_main/alarm_second1_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (alarm_unit/alarm_main/alarm_second1_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[16]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[17]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[18]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[19]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[20]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[21]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[22]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[23]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[24]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[25]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[26]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[27]) is unused and will be removed from module AUDIO_FX_TOP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 606.488 ; gain = 397.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 606.488 ; gain = 397.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 622.219 ; gain = 413.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp2_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance delay1/memory_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance p_up1/memory2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance p_up1/memory1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance p_down1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |   113|
|3     |LUT1     |   450|
|4     |LUT2     |    83|
|5     |LUT3     |    55|
|6     |LUT4     |    56|
|7     |LUT5     |    87|
|8     |LUT6     |   251|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     3|
|11    |RAMB36E1 |     6|
|12    |FDCE     |    79|
|13    |FDPE     |    12|
|14    |FDRE     |   570|
|15    |FDSE     |     7|
|16    |LDC      |    12|
|17    |IBUF     |    21|
|18    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |  1843|
|2     |  alarm_unit      |alarm_clock     |   245|
|3     |    alarm_display |display_clock   |    55|
|4     |    alarm_main    |clock_operation |   185|
|5     |    alarm_setting |alarm_function  |     5|
|6     |  clock_unit1     |slowClock_20k   |    33|
|7     |  clock_unit2     |slowClock_50M   |     2|
|8     |  clock_unit3     |slowClock_30k   |    29|
|9     |  clock_unit4     |slowClock_40k   |    34|
|10    |  clock_unit5     |slowClock_50k   |    27|
|11    |  clock_unit6     |slowClock_15k   |    33|
|12    |  clock_unit7     |slowClock_5k    |    38|
|13    |  clock_unit8     |slowClock_1s    |    95|
|14    |  clock_unit9     |slowClock_500ms |    70|
|15    |  delay1          |mic_delay       |   102|
|16    |  note_a          |clock_a         |    77|
|17    |  note_b          |clock_b         |    89|
|18    |  note_c          |clock_c         |    77|
|19    |  note_d          |clock_d         |    89|
|20    |  note_e          |clock_e         |    78|
|21    |  note_f          |clock_f         |   101|
|22    |  note_g          |clock_g         |    77|
|23    |  p_down1         |pitch_down      |    54|
|24    |  p_up1           |pitch_up        |   129|
|25    |  siren           |alarm_sound     |   123|
|26    |  u1              |SPI             |    93|
|27    |  u2              |DA2RefComp      |    51|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.672 ; gain = 421.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 630.672 ; gain = 127.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.672 ; gain = 421.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 630.672 ; gain = 421.484
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 630.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 07 22:30:58 2018...
