$comment
	File created using the following command:
		vcd file MicroProcesador.msim.vcd -direction
$end
$date
	Thu Jan 13 13:08:19 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module processor_design_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " prueba_ADDR [9] $end
$var wire 1 # prueba_ADDR [8] $end
$var wire 1 $ prueba_ADDR [7] $end
$var wire 1 % prueba_ADDR [6] $end
$var wire 1 & prueba_ADDR [5] $end
$var wire 1 ' prueba_ADDR [4] $end
$var wire 1 ( prueba_ADDR [3] $end
$var wire 1 ) prueba_ADDR [2] $end
$var wire 1 * prueba_ADDR [1] $end
$var wire 1 + prueba_ADDR [0] $end
$var wire 1 , prueba_ADDRESS [9] $end
$var wire 1 - prueba_ADDRESS [8] $end
$var wire 1 . prueba_ADDRESS [7] $end
$var wire 1 / prueba_ADDRESS [6] $end
$var wire 1 0 prueba_ADDRESS [5] $end
$var wire 1 1 prueba_ADDRESS [4] $end
$var wire 1 2 prueba_ADDRESS [3] $end
$var wire 1 3 prueba_ADDRESS [2] $end
$var wire 1 4 prueba_ADDRESS [1] $end
$var wire 1 5 prueba_ADDRESS [0] $end
$var wire 1 6 prueba_AddrSel $end
$var wire 1 7 prueba_Contador_Programa [9] $end
$var wire 1 8 prueba_Contador_Programa [8] $end
$var wire 1 9 prueba_Contador_Programa [7] $end
$var wire 1 : prueba_Contador_Programa [6] $end
$var wire 1 ; prueba_Contador_Programa [5] $end
$var wire 1 < prueba_Contador_Programa [4] $end
$var wire 1 = prueba_Contador_Programa [3] $end
$var wire 1 > prueba_Contador_Programa [2] $end
$var wire 1 ? prueba_Contador_Programa [1] $end
$var wire 1 @ prueba_Contador_Programa [0] $end
$var wire 1 A prueba_Data [31] $end
$var wire 1 B prueba_Data [30] $end
$var wire 1 C prueba_Data [29] $end
$var wire 1 D prueba_Data [28] $end
$var wire 1 E prueba_Data [27] $end
$var wire 1 F prueba_Data [26] $end
$var wire 1 G prueba_Data [25] $end
$var wire 1 H prueba_Data [24] $end
$var wire 1 I prueba_Data [23] $end
$var wire 1 J prueba_Data [22] $end
$var wire 1 K prueba_Data [21] $end
$var wire 1 L prueba_Data [20] $end
$var wire 1 M prueba_Data [19] $end
$var wire 1 N prueba_Data [18] $end
$var wire 1 O prueba_Data [17] $end
$var wire 1 P prueba_Data [16] $end
$var wire 1 Q prueba_Data [15] $end
$var wire 1 R prueba_Data [14] $end
$var wire 1 S prueba_Data [13] $end
$var wire 1 T prueba_Data [12] $end
$var wire 1 U prueba_Data [11] $end
$var wire 1 V prueba_Data [10] $end
$var wire 1 W prueba_Data [9] $end
$var wire 1 X prueba_Data [8] $end
$var wire 1 Y prueba_Data [7] $end
$var wire 1 Z prueba_Data [6] $end
$var wire 1 [ prueba_Data [5] $end
$var wire 1 \ prueba_Data [4] $end
$var wire 1 ] prueba_Data [3] $end
$var wire 1 ^ prueba_Data [2] $end
$var wire 1 _ prueba_Data [1] $end
$var wire 1 ` prueba_Data [0] $end
$var wire 1 a prueba_Enable $end
$var wire 1 b prueba_immidiate [4] $end
$var wire 1 c prueba_immidiate [3] $end
$var wire 1 d prueba_immidiate [2] $end
$var wire 1 e prueba_immidiate [1] $end
$var wire 1 f prueba_immidiate [0] $end
$var wire 1 g prueba_incPC $end
$var wire 1 h prueba_INST [31] $end
$var wire 1 i prueba_INST [30] $end
$var wire 1 j prueba_INST [29] $end
$var wire 1 k prueba_INST [28] $end
$var wire 1 l prueba_INST [27] $end
$var wire 1 m prueba_INST [26] $end
$var wire 1 n prueba_INST [25] $end
$var wire 1 o prueba_INST [24] $end
$var wire 1 p prueba_INST [23] $end
$var wire 1 q prueba_INST [22] $end
$var wire 1 r prueba_INST [21] $end
$var wire 1 s prueba_INST [20] $end
$var wire 1 t prueba_INST [19] $end
$var wire 1 u prueba_INST [18] $end
$var wire 1 v prueba_INST [17] $end
$var wire 1 w prueba_INST [16] $end
$var wire 1 x prueba_INST [15] $end
$var wire 1 y prueba_INST [14] $end
$var wire 1 z prueba_INST [13] $end
$var wire 1 { prueba_INST [12] $end
$var wire 1 | prueba_INST [11] $end
$var wire 1 } prueba_INST [10] $end
$var wire 1 ~ prueba_INST [9] $end
$var wire 1 !! prueba_INST [8] $end
$var wire 1 "! prueba_INST [7] $end
$var wire 1 #! prueba_INST [6] $end
$var wire 1 $! prueba_INST [5] $end
$var wire 1 %! prueba_INST [4] $end
$var wire 1 &! prueba_INST [3] $end
$var wire 1 '! prueba_INST [2] $end
$var wire 1 (! prueba_INST [1] $end
$var wire 1 )! prueba_INST [0] $end
$var wire 1 *! prueba_LoadEn $end
$var wire 1 +! prueba_LoadInstr $end
$var wire 1 ,! prueba_OP1 [4] $end
$var wire 1 -! prueba_OP1 [3] $end
$var wire 1 .! prueba_OP1 [2] $end
$var wire 1 /! prueba_OP1 [1] $end
$var wire 1 0! prueba_OP1 [0] $end
$var wire 1 1! prueba_OP2 [4] $end
$var wire 1 2! prueba_OP2 [3] $end
$var wire 1 3! prueba_OP2 [2] $end
$var wire 1 4! prueba_OP2 [1] $end
$var wire 1 5! prueba_OP2 [0] $end
$var wire 1 6! prueba_OPCODE [5] $end
$var wire 1 7! prueba_OPCODE [4] $end
$var wire 1 8! prueba_OPCODE [3] $end
$var wire 1 9! prueba_OPCODE [2] $end
$var wire 1 :! prueba_OPCODE [1] $end
$var wire 1 ;! prueba_OPCODE [0] $end
$var wire 1 <! prueba_read_W_1 $end
$var wire 1 =! prueba_read_W_2 $end
$var wire 1 >! prueba_RegisterAsel [4] $end
$var wire 1 ?! prueba_RegisterAsel [3] $end
$var wire 1 @! prueba_RegisterAsel [2] $end
$var wire 1 A! prueba_RegisterAsel [1] $end
$var wire 1 B! prueba_RegisterAsel [0] $end
$var wire 1 C! prueba_RegisterBsel [4] $end
$var wire 1 D! prueba_RegisterBsel [3] $end
$var wire 1 E! prueba_RegisterBsel [2] $end
$var wire 1 F! prueba_RegisterBsel [1] $end
$var wire 1 G! prueba_RegisterBsel [0] $end
$var wire 1 H! prueba_RegisterRessel [4] $end
$var wire 1 I! prueba_RegisterRessel [3] $end
$var wire 1 J! prueba_RegisterRessel [2] $end
$var wire 1 K! prueba_RegisterRessel [1] $end
$var wire 1 L! prueba_RegisterRessel [0] $end
$var wire 1 M! prueba_Result [4] $end
$var wire 1 N! prueba_Result [3] $end
$var wire 1 O! prueba_Result [2] $end
$var wire 1 P! prueba_Result [1] $end
$var wire 1 Q! prueba_Result [0] $end
$var wire 1 R! prueba_Zero $end
$var wire 1 S! RESET $end

$scope module i1 $end
$var wire 1 T! gnd $end
$var wire 1 U! vcc $end
$var wire 1 V! unknown $end
$var wire 1 W! devoe $end
$var wire 1 X! devclrn $end
$var wire 1 Y! devpor $end
$var wire 1 Z! ww_devoe $end
$var wire 1 [! ww_devclrn $end
$var wire 1 \! ww_devpor $end
$var wire 1 ]! ww_altera_reserved_tms $end
$var wire 1 ^! ww_altera_reserved_tck $end
$var wire 1 _! ww_altera_reserved_tdi $end
$var wire 1 `! ww_altera_reserved_tdo $end
$var wire 1 a! ww_CLOCK $end
$var wire 1 b! ww_RESET $end
$var wire 1 c! ww_prueba_Enable $end
$var wire 1 d! ww_prueba_read_W_1 $end
$var wire 1 e! ww_prueba_read_W_2 $end
$var wire 1 f! ww_prueba_LoadInstr $end
$var wire 1 g! ww_prueba_AddrSel $end
$var wire 1 h! ww_prueba_incPC $end
$var wire 1 i! ww_prueba_LoadEn $end
$var wire 1 j! ww_prueba_ADDR [9] $end
$var wire 1 k! ww_prueba_ADDR [8] $end
$var wire 1 l! ww_prueba_ADDR [7] $end
$var wire 1 m! ww_prueba_ADDR [6] $end
$var wire 1 n! ww_prueba_ADDR [5] $end
$var wire 1 o! ww_prueba_ADDR [4] $end
$var wire 1 p! ww_prueba_ADDR [3] $end
$var wire 1 q! ww_prueba_ADDR [2] $end
$var wire 1 r! ww_prueba_ADDR [1] $end
$var wire 1 s! ww_prueba_ADDR [0] $end
$var wire 1 t! ww_prueba_ADDRESS [9] $end
$var wire 1 u! ww_prueba_ADDRESS [8] $end
$var wire 1 v! ww_prueba_ADDRESS [7] $end
$var wire 1 w! ww_prueba_ADDRESS [6] $end
$var wire 1 x! ww_prueba_ADDRESS [5] $end
$var wire 1 y! ww_prueba_ADDRESS [4] $end
$var wire 1 z! ww_prueba_ADDRESS [3] $end
$var wire 1 {! ww_prueba_ADDRESS [2] $end
$var wire 1 |! ww_prueba_ADDRESS [1] $end
$var wire 1 }! ww_prueba_ADDRESS [0] $end
$var wire 1 ~! ww_prueba_immidiate [4] $end
$var wire 1 !" ww_prueba_immidiate [3] $end
$var wire 1 "" ww_prueba_immidiate [2] $end
$var wire 1 #" ww_prueba_immidiate [1] $end
$var wire 1 $" ww_prueba_immidiate [0] $end
$var wire 1 %" ww_prueba_Result [4] $end
$var wire 1 &" ww_prueba_Result [3] $end
$var wire 1 '" ww_prueba_Result [2] $end
$var wire 1 (" ww_prueba_Result [1] $end
$var wire 1 )" ww_prueba_Result [0] $end
$var wire 1 *" ww_prueba_RegisterAsel [4] $end
$var wire 1 +" ww_prueba_RegisterAsel [3] $end
$var wire 1 ," ww_prueba_RegisterAsel [2] $end
$var wire 1 -" ww_prueba_RegisterAsel [1] $end
$var wire 1 ." ww_prueba_RegisterAsel [0] $end
$var wire 1 /" ww_prueba_RegisterBsel [4] $end
$var wire 1 0" ww_prueba_RegisterBsel [3] $end
$var wire 1 1" ww_prueba_RegisterBsel [2] $end
$var wire 1 2" ww_prueba_RegisterBsel [1] $end
$var wire 1 3" ww_prueba_RegisterBsel [0] $end
$var wire 1 4" ww_prueba_RegisterRessel [4] $end
$var wire 1 5" ww_prueba_RegisterRessel [3] $end
$var wire 1 6" ww_prueba_RegisterRessel [2] $end
$var wire 1 7" ww_prueba_RegisterRessel [1] $end
$var wire 1 8" ww_prueba_RegisterRessel [0] $end
$var wire 1 9" ww_prueba_Zero $end
$var wire 1 :" ww_prueba_OP1 [4] $end
$var wire 1 ;" ww_prueba_OP1 [3] $end
$var wire 1 <" ww_prueba_OP1 [2] $end
$var wire 1 =" ww_prueba_OP1 [1] $end
$var wire 1 >" ww_prueba_OP1 [0] $end
$var wire 1 ?" ww_prueba_OP2 [4] $end
$var wire 1 @" ww_prueba_OP2 [3] $end
$var wire 1 A" ww_prueba_OP2 [2] $end
$var wire 1 B" ww_prueba_OP2 [1] $end
$var wire 1 C" ww_prueba_OP2 [0] $end
$var wire 1 D" ww_prueba_Contador_Programa [9] $end
$var wire 1 E" ww_prueba_Contador_Programa [8] $end
$var wire 1 F" ww_prueba_Contador_Programa [7] $end
$var wire 1 G" ww_prueba_Contador_Programa [6] $end
$var wire 1 H" ww_prueba_Contador_Programa [5] $end
$var wire 1 I" ww_prueba_Contador_Programa [4] $end
$var wire 1 J" ww_prueba_Contador_Programa [3] $end
$var wire 1 K" ww_prueba_Contador_Programa [2] $end
$var wire 1 L" ww_prueba_Contador_Programa [1] $end
$var wire 1 M" ww_prueba_Contador_Programa [0] $end
$var wire 1 N" ww_prueba_OPCODE [5] $end
$var wire 1 O" ww_prueba_OPCODE [4] $end
$var wire 1 P" ww_prueba_OPCODE [3] $end
$var wire 1 Q" ww_prueba_OPCODE [2] $end
$var wire 1 R" ww_prueba_OPCODE [1] $end
$var wire 1 S" ww_prueba_OPCODE [0] $end
$var wire 1 T" ww_prueba_Data [31] $end
$var wire 1 U" ww_prueba_Data [30] $end
$var wire 1 V" ww_prueba_Data [29] $end
$var wire 1 W" ww_prueba_Data [28] $end
$var wire 1 X" ww_prueba_Data [27] $end
$var wire 1 Y" ww_prueba_Data [26] $end
$var wire 1 Z" ww_prueba_Data [25] $end
$var wire 1 [" ww_prueba_Data [24] $end
$var wire 1 \" ww_prueba_Data [23] $end
$var wire 1 ]" ww_prueba_Data [22] $end
$var wire 1 ^" ww_prueba_Data [21] $end
$var wire 1 _" ww_prueba_Data [20] $end
$var wire 1 `" ww_prueba_Data [19] $end
$var wire 1 a" ww_prueba_Data [18] $end
$var wire 1 b" ww_prueba_Data [17] $end
$var wire 1 c" ww_prueba_Data [16] $end
$var wire 1 d" ww_prueba_Data [15] $end
$var wire 1 e" ww_prueba_Data [14] $end
$var wire 1 f" ww_prueba_Data [13] $end
$var wire 1 g" ww_prueba_Data [12] $end
$var wire 1 h" ww_prueba_Data [11] $end
$var wire 1 i" ww_prueba_Data [10] $end
$var wire 1 j" ww_prueba_Data [9] $end
$var wire 1 k" ww_prueba_Data [8] $end
$var wire 1 l" ww_prueba_Data [7] $end
$var wire 1 m" ww_prueba_Data [6] $end
$var wire 1 n" ww_prueba_Data [5] $end
$var wire 1 o" ww_prueba_Data [4] $end
$var wire 1 p" ww_prueba_Data [3] $end
$var wire 1 q" ww_prueba_Data [2] $end
$var wire 1 r" ww_prueba_Data [1] $end
$var wire 1 s" ww_prueba_Data [0] $end
$var wire 1 t" ww_prueba_INST [31] $end
$var wire 1 u" ww_prueba_INST [30] $end
$var wire 1 v" ww_prueba_INST [29] $end
$var wire 1 w" ww_prueba_INST [28] $end
$var wire 1 x" ww_prueba_INST [27] $end
$var wire 1 y" ww_prueba_INST [26] $end
$var wire 1 z" ww_prueba_INST [25] $end
$var wire 1 {" ww_prueba_INST [24] $end
$var wire 1 |" ww_prueba_INST [23] $end
$var wire 1 }" ww_prueba_INST [22] $end
$var wire 1 ~" ww_prueba_INST [21] $end
$var wire 1 !# ww_prueba_INST [20] $end
$var wire 1 "# ww_prueba_INST [19] $end
$var wire 1 ## ww_prueba_INST [18] $end
$var wire 1 $# ww_prueba_INST [17] $end
$var wire 1 %# ww_prueba_INST [16] $end
$var wire 1 &# ww_prueba_INST [15] $end
$var wire 1 '# ww_prueba_INST [14] $end
$var wire 1 (# ww_prueba_INST [13] $end
$var wire 1 )# ww_prueba_INST [12] $end
$var wire 1 *# ww_prueba_INST [11] $end
$var wire 1 +# ww_prueba_INST [10] $end
$var wire 1 ,# ww_prueba_INST [9] $end
$var wire 1 -# ww_prueba_INST [8] $end
$var wire 1 .# ww_prueba_INST [7] $end
$var wire 1 /# ww_prueba_INST [6] $end
$var wire 1 0# ww_prueba_INST [5] $end
$var wire 1 1# ww_prueba_INST [4] $end
$var wire 1 2# ww_prueba_INST [3] $end
$var wire 1 3# ww_prueba_INST [2] $end
$var wire 1 4# ww_prueba_INST [1] $end
$var wire 1 5# ww_prueba_INST [0] $end
$var wire 1 6# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ [0] $end
$var wire 1 7# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ [0] $end
$var wire 1 8# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [9] $end
$var wire 1 9# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [8] $end
$var wire 1 :# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [7] $end
$var wire 1 ;# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [6] $end
$var wire 1 <# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [5] $end
$var wire 1 =# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [4] $end
$var wire 1 ># \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [3] $end
$var wire 1 ?# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [2] $end
$var wire 1 @# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [1] $end
$var wire 1 A# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ [0] $end
$var wire 1 B# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [9] $end
$var wire 1 C# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [8] $end
$var wire 1 D# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [7] $end
$var wire 1 E# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [6] $end
$var wire 1 F# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [5] $end
$var wire 1 G# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [4] $end
$var wire 1 H# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [3] $end
$var wire 1 I# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [2] $end
$var wire 1 J# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [1] $end
$var wire 1 K# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ [0] $end
$var wire 1 L# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 M# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ [0] $end
$var wire 1 O# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ [0] $end
$var wire 1 P# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [9] $end
$var wire 1 Q# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [8] $end
$var wire 1 R# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [7] $end
$var wire 1 S# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [6] $end
$var wire 1 T# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [5] $end
$var wire 1 U# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [4] $end
$var wire 1 V# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [3] $end
$var wire 1 W# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [2] $end
$var wire 1 X# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [1] $end
$var wire 1 Y# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ [0] $end
$var wire 1 Z# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [9] $end
$var wire 1 [# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [8] $end
$var wire 1 \# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [7] $end
$var wire 1 ]# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [6] $end
$var wire 1 ^# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [5] $end
$var wire 1 _# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [4] $end
$var wire 1 `# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [3] $end
$var wire 1 a# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [2] $end
$var wire 1 b# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [1] $end
$var wire 1 c# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ [0] $end
$var wire 1 d# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 e# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ [0] $end
$var wire 1 g# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ [0] $end
$var wire 1 h# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [9] $end
$var wire 1 i# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [8] $end
$var wire 1 j# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [7] $end
$var wire 1 k# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [6] $end
$var wire 1 l# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [5] $end
$var wire 1 m# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [4] $end
$var wire 1 n# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [3] $end
$var wire 1 o# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [2] $end
$var wire 1 p# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [1] $end
$var wire 1 q# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ [0] $end
$var wire 1 r# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [9] $end
$var wire 1 s# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [8] $end
$var wire 1 t# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [7] $end
$var wire 1 u# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [6] $end
$var wire 1 v# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [5] $end
$var wire 1 w# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [4] $end
$var wire 1 x# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [3] $end
$var wire 1 y# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [2] $end
$var wire 1 z# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [1] $end
$var wire 1 {# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ [0] $end
$var wire 1 |# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 }# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~# \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ [0] $end
$var wire 1 !$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ [0] $end
$var wire 1 "$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [9] $end
$var wire 1 #$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [8] $end
$var wire 1 $$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [7] $end
$var wire 1 %$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [6] $end
$var wire 1 &$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [5] $end
$var wire 1 '$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [4] $end
$var wire 1 ($ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [3] $end
$var wire 1 )$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [2] $end
$var wire 1 *$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [1] $end
$var wire 1 +$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ [0] $end
$var wire 1 ,$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [9] $end
$var wire 1 -$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [8] $end
$var wire 1 .$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [7] $end
$var wire 1 /$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [6] $end
$var wire 1 0$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [5] $end
$var wire 1 1$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [4] $end
$var wire 1 2$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [3] $end
$var wire 1 3$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [2] $end
$var wire 1 4$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [1] $end
$var wire 1 5$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ [0] $end
$var wire 1 6$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 7$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 8$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ [0] $end
$var wire 1 9$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ [0] $end
$var wire 1 :$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [9] $end
$var wire 1 ;$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [8] $end
$var wire 1 <$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [7] $end
$var wire 1 =$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [6] $end
$var wire 1 >$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [5] $end
$var wire 1 ?$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [4] $end
$var wire 1 @$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [3] $end
$var wire 1 A$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [2] $end
$var wire 1 B$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [1] $end
$var wire 1 C$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ [0] $end
$var wire 1 D$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [9] $end
$var wire 1 E$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [8] $end
$var wire 1 F$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [7] $end
$var wire 1 G$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [6] $end
$var wire 1 H$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [5] $end
$var wire 1 I$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [4] $end
$var wire 1 J$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [3] $end
$var wire 1 K$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [2] $end
$var wire 1 L$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [1] $end
$var wire 1 M$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ [0] $end
$var wire 1 N$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 O$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ [0] $end
$var wire 1 Q$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ [0] $end
$var wire 1 R$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [9] $end
$var wire 1 S$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [8] $end
$var wire 1 T$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [7] $end
$var wire 1 U$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [6] $end
$var wire 1 V$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [5] $end
$var wire 1 W$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [4] $end
$var wire 1 X$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [3] $end
$var wire 1 Y$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [2] $end
$var wire 1 Z$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [1] $end
$var wire 1 [$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ [0] $end
$var wire 1 \$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [9] $end
$var wire 1 ]$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [8] $end
$var wire 1 ^$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [7] $end
$var wire 1 _$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [6] $end
$var wire 1 `$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [5] $end
$var wire 1 a$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [4] $end
$var wire 1 b$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [3] $end
$var wire 1 c$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [2] $end
$var wire 1 d$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [1] $end
$var wire 1 e$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ [0] $end
$var wire 1 f$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ [0] $end
$var wire 1 g$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ [0] $end
$var wire 1 i$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ [0] $end
$var wire 1 j$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [9] $end
$var wire 1 k$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [8] $end
$var wire 1 l$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [7] $end
$var wire 1 m$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [6] $end
$var wire 1 n$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [5] $end
$var wire 1 o$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [4] $end
$var wire 1 p$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [3] $end
$var wire 1 q$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [2] $end
$var wire 1 r$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [1] $end
$var wire 1 s$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ [0] $end
$var wire 1 t$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [9] $end
$var wire 1 u$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [8] $end
$var wire 1 v$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [7] $end
$var wire 1 w$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [6] $end
$var wire 1 x$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [5] $end
$var wire 1 y$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [4] $end
$var wire 1 z$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [3] $end
$var wire 1 {$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [2] $end
$var wire 1 |$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [1] $end
$var wire 1 }$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ [0] $end
$var wire 1 ~$ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ [0] $end
$var wire 1 !% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 "% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ [0] $end
$var wire 1 #% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ [0] $end
$var wire 1 $% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [9] $end
$var wire 1 %% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [8] $end
$var wire 1 &% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [7] $end
$var wire 1 '% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [6] $end
$var wire 1 (% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [5] $end
$var wire 1 )% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [4] $end
$var wire 1 *% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [3] $end
$var wire 1 +% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [2] $end
$var wire 1 ,% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [1] $end
$var wire 1 -% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ [0] $end
$var wire 1 .% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [9] $end
$var wire 1 /% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [8] $end
$var wire 1 0% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [7] $end
$var wire 1 1% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [6] $end
$var wire 1 2% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [5] $end
$var wire 1 3% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [4] $end
$var wire 1 4% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [3] $end
$var wire 1 5% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [2] $end
$var wire 1 6% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [1] $end
$var wire 1 7% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ [0] $end
$var wire 1 8% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ [0] $end
$var wire 1 9% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ [0] $end
$var wire 1 ;% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ [0] $end
$var wire 1 <% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [9] $end
$var wire 1 =% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [8] $end
$var wire 1 >% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [7] $end
$var wire 1 ?% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [6] $end
$var wire 1 @% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [5] $end
$var wire 1 A% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [4] $end
$var wire 1 B% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [3] $end
$var wire 1 C% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [2] $end
$var wire 1 D% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [1] $end
$var wire 1 E% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ [0] $end
$var wire 1 F% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [9] $end
$var wire 1 G% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [8] $end
$var wire 1 H% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [7] $end
$var wire 1 I% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [6] $end
$var wire 1 J% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [5] $end
$var wire 1 K% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [4] $end
$var wire 1 L% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [3] $end
$var wire 1 M% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [2] $end
$var wire 1 N% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [1] $end
$var wire 1 O% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ [0] $end
$var wire 1 P% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ [0] $end
$var wire 1 Q% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ [0] $end
$var wire 1 S% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ [0] $end
$var wire 1 T% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [9] $end
$var wire 1 U% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [8] $end
$var wire 1 V% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [7] $end
$var wire 1 W% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [6] $end
$var wire 1 X% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [5] $end
$var wire 1 Y% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [4] $end
$var wire 1 Z% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [3] $end
$var wire 1 [% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [2] $end
$var wire 1 \% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [1] $end
$var wire 1 ]% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ [0] $end
$var wire 1 ^% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [9] $end
$var wire 1 _% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [8] $end
$var wire 1 `% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [7] $end
$var wire 1 a% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [6] $end
$var wire 1 b% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [5] $end
$var wire 1 c% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [4] $end
$var wire 1 d% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [3] $end
$var wire 1 e% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [2] $end
$var wire 1 f% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [1] $end
$var wire 1 g% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ [0] $end
$var wire 1 h% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ [0] $end
$var wire 1 i% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ [0] $end
$var wire 1 k% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ [0] $end
$var wire 1 l% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [9] $end
$var wire 1 m% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [8] $end
$var wire 1 n% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [7] $end
$var wire 1 o% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [6] $end
$var wire 1 p% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [5] $end
$var wire 1 q% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [4] $end
$var wire 1 r% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [3] $end
$var wire 1 s% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [2] $end
$var wire 1 t% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [1] $end
$var wire 1 u% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ [0] $end
$var wire 1 v% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [9] $end
$var wire 1 w% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [8] $end
$var wire 1 x% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [7] $end
$var wire 1 y% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [6] $end
$var wire 1 z% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [5] $end
$var wire 1 {% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [4] $end
$var wire 1 |% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [3] $end
$var wire 1 }% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [2] $end
$var wire 1 ~% \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [1] $end
$var wire 1 !& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ [0] $end
$var wire 1 "& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 #& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ [0] $end
$var wire 1 %& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ [0] $end
$var wire 1 && \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [9] $end
$var wire 1 '& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [8] $end
$var wire 1 (& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [7] $end
$var wire 1 )& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [6] $end
$var wire 1 *& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [5] $end
$var wire 1 +& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [4] $end
$var wire 1 ,& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [3] $end
$var wire 1 -& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [2] $end
$var wire 1 .& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [1] $end
$var wire 1 /& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ [0] $end
$var wire 1 0& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [9] $end
$var wire 1 1& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [8] $end
$var wire 1 2& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [7] $end
$var wire 1 3& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [6] $end
$var wire 1 4& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [5] $end
$var wire 1 5& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [4] $end
$var wire 1 6& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [3] $end
$var wire 1 7& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [2] $end
$var wire 1 8& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [1] $end
$var wire 1 9& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ [0] $end
$var wire 1 :& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 ;& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ [0] $end
$var wire 1 =& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ [0] $end
$var wire 1 >& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [9] $end
$var wire 1 ?& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [8] $end
$var wire 1 @& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [7] $end
$var wire 1 A& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [6] $end
$var wire 1 B& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [5] $end
$var wire 1 C& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [4] $end
$var wire 1 D& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [3] $end
$var wire 1 E& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [2] $end
$var wire 1 F& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [1] $end
$var wire 1 G& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ [0] $end
$var wire 1 H& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [9] $end
$var wire 1 I& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [8] $end
$var wire 1 J& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [7] $end
$var wire 1 K& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [6] $end
$var wire 1 L& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [5] $end
$var wire 1 M& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [4] $end
$var wire 1 N& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [3] $end
$var wire 1 O& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [2] $end
$var wire 1 P& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [1] $end
$var wire 1 Q& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ [0] $end
$var wire 1 R& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 S& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 T& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ [0] $end
$var wire 1 U& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ [0] $end
$var wire 1 V& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [9] $end
$var wire 1 W& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [8] $end
$var wire 1 X& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [7] $end
$var wire 1 Y& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [6] $end
$var wire 1 Z& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [5] $end
$var wire 1 [& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [4] $end
$var wire 1 \& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [3] $end
$var wire 1 ]& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [2] $end
$var wire 1 ^& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [1] $end
$var wire 1 _& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ [0] $end
$var wire 1 `& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [9] $end
$var wire 1 a& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [8] $end
$var wire 1 b& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [7] $end
$var wire 1 c& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [6] $end
$var wire 1 d& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [5] $end
$var wire 1 e& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [4] $end
$var wire 1 f& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [3] $end
$var wire 1 g& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [2] $end
$var wire 1 h& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [1] $end
$var wire 1 i& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ [0] $end
$var wire 1 j& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 k& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ [0] $end
$var wire 1 m& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ [0] $end
$var wire 1 n& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [9] $end
$var wire 1 o& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [8] $end
$var wire 1 p& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [7] $end
$var wire 1 q& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [6] $end
$var wire 1 r& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [5] $end
$var wire 1 s& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [4] $end
$var wire 1 t& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [3] $end
$var wire 1 u& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [2] $end
$var wire 1 v& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [1] $end
$var wire 1 w& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ [0] $end
$var wire 1 x& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [9] $end
$var wire 1 y& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [8] $end
$var wire 1 z& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [7] $end
$var wire 1 {& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [6] $end
$var wire 1 |& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [5] $end
$var wire 1 }& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [4] $end
$var wire 1 ~& \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [3] $end
$var wire 1 !' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [2] $end
$var wire 1 "' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [1] $end
$var wire 1 #' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ [0] $end
$var wire 1 $' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 %' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 &' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ [0] $end
$var wire 1 '' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ [0] $end
$var wire 1 (' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [9] $end
$var wire 1 )' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [8] $end
$var wire 1 *' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [7] $end
$var wire 1 +' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [6] $end
$var wire 1 ,' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [5] $end
$var wire 1 -' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [4] $end
$var wire 1 .' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [3] $end
$var wire 1 /' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [2] $end
$var wire 1 0' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [1] $end
$var wire 1 1' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ [0] $end
$var wire 1 2' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [9] $end
$var wire 1 3' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [8] $end
$var wire 1 4' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [7] $end
$var wire 1 5' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [6] $end
$var wire 1 6' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [5] $end
$var wire 1 7' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [4] $end
$var wire 1 8' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [3] $end
$var wire 1 9' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [2] $end
$var wire 1 :' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [1] $end
$var wire 1 ;' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ [0] $end
$var wire 1 <' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ [0] $end
$var wire 1 =' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ [0] $end
$var wire 1 ?' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ [0] $end
$var wire 1 @' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [9] $end
$var wire 1 A' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [8] $end
$var wire 1 B' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [7] $end
$var wire 1 C' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [6] $end
$var wire 1 D' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [5] $end
$var wire 1 E' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [4] $end
$var wire 1 F' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [3] $end
$var wire 1 G' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [2] $end
$var wire 1 H' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [1] $end
$var wire 1 I' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ [0] $end
$var wire 1 J' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [9] $end
$var wire 1 K' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [8] $end
$var wire 1 L' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [7] $end
$var wire 1 M' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [6] $end
$var wire 1 N' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [5] $end
$var wire 1 O' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [4] $end
$var wire 1 P' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [3] $end
$var wire 1 Q' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [2] $end
$var wire 1 R' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [1] $end
$var wire 1 S' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ [0] $end
$var wire 1 T' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ [0] $end
$var wire 1 U' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ [0] $end
$var wire 1 W' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ [0] $end
$var wire 1 X' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [9] $end
$var wire 1 Y' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [8] $end
$var wire 1 Z' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [7] $end
$var wire 1 [' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [6] $end
$var wire 1 \' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [5] $end
$var wire 1 ]' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [4] $end
$var wire 1 ^' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [3] $end
$var wire 1 _' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [2] $end
$var wire 1 `' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [1] $end
$var wire 1 a' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ [0] $end
$var wire 1 b' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [9] $end
$var wire 1 c' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [8] $end
$var wire 1 d' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [7] $end
$var wire 1 e' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [6] $end
$var wire 1 f' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [5] $end
$var wire 1 g' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [4] $end
$var wire 1 h' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [3] $end
$var wire 1 i' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [2] $end
$var wire 1 j' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [1] $end
$var wire 1 k' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ [0] $end
$var wire 1 l' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ [0] $end
$var wire 1 m' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ [0] $end
$var wire 1 o' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ [0] $end
$var wire 1 p' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [9] $end
$var wire 1 q' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [8] $end
$var wire 1 r' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [7] $end
$var wire 1 s' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [6] $end
$var wire 1 t' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [5] $end
$var wire 1 u' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [4] $end
$var wire 1 v' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [3] $end
$var wire 1 w' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [2] $end
$var wire 1 x' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [1] $end
$var wire 1 y' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ [0] $end
$var wire 1 z' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [9] $end
$var wire 1 {' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [8] $end
$var wire 1 |' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [7] $end
$var wire 1 }' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [6] $end
$var wire 1 ~' \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [5] $end
$var wire 1 !( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [4] $end
$var wire 1 "( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [3] $end
$var wire 1 #( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [2] $end
$var wire 1 $( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [1] $end
$var wire 1 %( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ [0] $end
$var wire 1 &( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ [0] $end
$var wire 1 '( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ [0] $end
$var wire 1 )( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ [0] $end
$var wire 1 *( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [9] $end
$var wire 1 +( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [8] $end
$var wire 1 ,( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [7] $end
$var wire 1 -( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [6] $end
$var wire 1 .( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [5] $end
$var wire 1 /( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [4] $end
$var wire 1 0( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [3] $end
$var wire 1 1( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [2] $end
$var wire 1 2( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [1] $end
$var wire 1 3( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ [0] $end
$var wire 1 4( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [9] $end
$var wire 1 5( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [8] $end
$var wire 1 6( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [7] $end
$var wire 1 7( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [6] $end
$var wire 1 8( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [5] $end
$var wire 1 9( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [4] $end
$var wire 1 :( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [3] $end
$var wire 1 ;( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [2] $end
$var wire 1 <( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [1] $end
$var wire 1 =( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ [0] $end
$var wire 1 >( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ [0] $end
$var wire 1 ?( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ [0] $end
$var wire 1 A( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ [0] $end
$var wire 1 B( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [9] $end
$var wire 1 C( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [8] $end
$var wire 1 D( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [7] $end
$var wire 1 E( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [6] $end
$var wire 1 F( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [5] $end
$var wire 1 G( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [4] $end
$var wire 1 H( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [3] $end
$var wire 1 I( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [2] $end
$var wire 1 J( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [1] $end
$var wire 1 K( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ [0] $end
$var wire 1 L( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [9] $end
$var wire 1 M( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [8] $end
$var wire 1 N( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [7] $end
$var wire 1 O( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [6] $end
$var wire 1 P( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [5] $end
$var wire 1 Q( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [4] $end
$var wire 1 R( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [3] $end
$var wire 1 S( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [2] $end
$var wire 1 T( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [1] $end
$var wire 1 U( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ [0] $end
$var wire 1 V( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ [0] $end
$var wire 1 W( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ [0] $end
$var wire 1 Y( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ [0] $end
$var wire 1 Z( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [9] $end
$var wire 1 [( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [8] $end
$var wire 1 \( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [7] $end
$var wire 1 ]( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [6] $end
$var wire 1 ^( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [5] $end
$var wire 1 _( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [4] $end
$var wire 1 `( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [3] $end
$var wire 1 a( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [2] $end
$var wire 1 b( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [1] $end
$var wire 1 c( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ [0] $end
$var wire 1 d( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [9] $end
$var wire 1 e( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [8] $end
$var wire 1 f( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [7] $end
$var wire 1 g( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [6] $end
$var wire 1 h( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [5] $end
$var wire 1 i( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [4] $end
$var wire 1 j( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [3] $end
$var wire 1 k( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [2] $end
$var wire 1 l( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [1] $end
$var wire 1 m( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ [0] $end
$var wire 1 n( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ [0] $end
$var wire 1 o( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ [0] $end
$var wire 1 q( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ [0] $end
$var wire 1 r( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [9] $end
$var wire 1 s( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [8] $end
$var wire 1 t( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [7] $end
$var wire 1 u( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [6] $end
$var wire 1 v( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [5] $end
$var wire 1 w( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [4] $end
$var wire 1 x( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [3] $end
$var wire 1 y( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [2] $end
$var wire 1 z( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [1] $end
$var wire 1 {( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ [0] $end
$var wire 1 |( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [9] $end
$var wire 1 }( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [8] $end
$var wire 1 ~( \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [7] $end
$var wire 1 !) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [6] $end
$var wire 1 ") \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [5] $end
$var wire 1 #) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [4] $end
$var wire 1 $) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [3] $end
$var wire 1 %) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [2] $end
$var wire 1 &) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [1] $end
$var wire 1 ') \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ [0] $end
$var wire 1 () \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ [0] $end
$var wire 1 )) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ [0] $end
$var wire 1 +) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ [0] $end
$var wire 1 ,) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [9] $end
$var wire 1 -) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [8] $end
$var wire 1 .) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [7] $end
$var wire 1 /) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [6] $end
$var wire 1 0) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [5] $end
$var wire 1 1) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [4] $end
$var wire 1 2) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [3] $end
$var wire 1 3) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [2] $end
$var wire 1 4) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [1] $end
$var wire 1 5) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ [0] $end
$var wire 1 6) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [9] $end
$var wire 1 7) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [8] $end
$var wire 1 8) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [7] $end
$var wire 1 9) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [6] $end
$var wire 1 :) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [5] $end
$var wire 1 ;) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [4] $end
$var wire 1 <) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [3] $end
$var wire 1 =) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [2] $end
$var wire 1 >) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [1] $end
$var wire 1 ?) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ [0] $end
$var wire 1 @) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ [0] $end
$var wire 1 A) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ [0] $end
$var wire 1 C) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ [0] $end
$var wire 1 D) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [9] $end
$var wire 1 E) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [8] $end
$var wire 1 F) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [7] $end
$var wire 1 G) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [6] $end
$var wire 1 H) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [5] $end
$var wire 1 I) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [4] $end
$var wire 1 J) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [3] $end
$var wire 1 K) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [2] $end
$var wire 1 L) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [1] $end
$var wire 1 M) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ [0] $end
$var wire 1 N) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [9] $end
$var wire 1 O) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [8] $end
$var wire 1 P) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [7] $end
$var wire 1 Q) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [6] $end
$var wire 1 R) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [5] $end
$var wire 1 S) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [4] $end
$var wire 1 T) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [3] $end
$var wire 1 U) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [2] $end
$var wire 1 V) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [1] $end
$var wire 1 W) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ [0] $end
$var wire 1 X) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ [0] $end
$var wire 1 Y) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ [0] $end
$var wire 1 [) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ [0] $end
$var wire 1 \) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [9] $end
$var wire 1 ]) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [8] $end
$var wire 1 ^) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [7] $end
$var wire 1 _) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [6] $end
$var wire 1 `) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [5] $end
$var wire 1 a) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [4] $end
$var wire 1 b) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [3] $end
$var wire 1 c) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [2] $end
$var wire 1 d) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [1] $end
$var wire 1 e) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ [0] $end
$var wire 1 f) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [9] $end
$var wire 1 g) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [8] $end
$var wire 1 h) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [7] $end
$var wire 1 i) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [6] $end
$var wire 1 j) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [5] $end
$var wire 1 k) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [4] $end
$var wire 1 l) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [3] $end
$var wire 1 m) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [2] $end
$var wire 1 n) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [1] $end
$var wire 1 o) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ [0] $end
$var wire 1 p) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ [0] $end
$var wire 1 q) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ [0] $end
$var wire 1 s) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ [0] $end
$var wire 1 t) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [9] $end
$var wire 1 u) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [8] $end
$var wire 1 v) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [7] $end
$var wire 1 w) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [6] $end
$var wire 1 x) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [5] $end
$var wire 1 y) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [4] $end
$var wire 1 z) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [3] $end
$var wire 1 {) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [2] $end
$var wire 1 |) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [1] $end
$var wire 1 }) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ [0] $end
$var wire 1 ~) \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [9] $end
$var wire 1 !* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [8] $end
$var wire 1 "* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [7] $end
$var wire 1 #* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [6] $end
$var wire 1 $* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [5] $end
$var wire 1 %* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [4] $end
$var wire 1 &* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [3] $end
$var wire 1 '* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [2] $end
$var wire 1 (* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [1] $end
$var wire 1 )* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ [0] $end
$var wire 1 ** \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 +* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ [0] $end
$var wire 1 -* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ [0] $end
$var wire 1 .* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [9] $end
$var wire 1 /* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [8] $end
$var wire 1 0* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [7] $end
$var wire 1 1* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [6] $end
$var wire 1 2* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [5] $end
$var wire 1 3* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [4] $end
$var wire 1 4* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [3] $end
$var wire 1 5* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [2] $end
$var wire 1 6* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [1] $end
$var wire 1 7* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ [0] $end
$var wire 1 8* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [9] $end
$var wire 1 9* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [8] $end
$var wire 1 :* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [7] $end
$var wire 1 ;* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [6] $end
$var wire 1 <* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [5] $end
$var wire 1 =* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [4] $end
$var wire 1 >* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [3] $end
$var wire 1 ?* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [2] $end
$var wire 1 @* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [1] $end
$var wire 1 A* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ [0] $end
$var wire 1 B* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 C* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ [0] $end
$var wire 1 E* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ [0] $end
$var wire 1 F* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [9] $end
$var wire 1 G* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [8] $end
$var wire 1 H* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [7] $end
$var wire 1 I* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [6] $end
$var wire 1 J* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [5] $end
$var wire 1 K* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [4] $end
$var wire 1 L* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [3] $end
$var wire 1 M* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [2] $end
$var wire 1 N* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [1] $end
$var wire 1 O* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ [0] $end
$var wire 1 P* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [9] $end
$var wire 1 Q* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [8] $end
$var wire 1 R* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [7] $end
$var wire 1 S* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [6] $end
$var wire 1 T* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [5] $end
$var wire 1 U* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [4] $end
$var wire 1 V* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [3] $end
$var wire 1 W* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [2] $end
$var wire 1 X* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [1] $end
$var wire 1 Y* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ [0] $end
$var wire 1 Z* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 [* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ [0] $end
$var wire 1 ]* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ [0] $end
$var wire 1 ^* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [9] $end
$var wire 1 _* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [8] $end
$var wire 1 `* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [7] $end
$var wire 1 a* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [6] $end
$var wire 1 b* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [5] $end
$var wire 1 c* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [4] $end
$var wire 1 d* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [3] $end
$var wire 1 e* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [2] $end
$var wire 1 f* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [1] $end
$var wire 1 g* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ [0] $end
$var wire 1 h* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [9] $end
$var wire 1 i* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [8] $end
$var wire 1 j* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [7] $end
$var wire 1 k* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [6] $end
$var wire 1 l* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [5] $end
$var wire 1 m* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [4] $end
$var wire 1 n* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [3] $end
$var wire 1 o* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [2] $end
$var wire 1 p* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [1] $end
$var wire 1 q* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ [0] $end
$var wire 1 r* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 s* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ [0] $end
$var wire 1 u* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ [0] $end
$var wire 1 v* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [9] $end
$var wire 1 w* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [8] $end
$var wire 1 x* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [7] $end
$var wire 1 y* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [6] $end
$var wire 1 z* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [5] $end
$var wire 1 {* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [4] $end
$var wire 1 |* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [3] $end
$var wire 1 }* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [2] $end
$var wire 1 ~* \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [1] $end
$var wire 1 !+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ [0] $end
$var wire 1 "+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [9] $end
$var wire 1 #+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [8] $end
$var wire 1 $+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [7] $end
$var wire 1 %+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [6] $end
$var wire 1 &+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [5] $end
$var wire 1 '+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [4] $end
$var wire 1 (+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [3] $end
$var wire 1 )+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [2] $end
$var wire 1 *+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [1] $end
$var wire 1 ++ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ [0] $end
$var wire 1 ,+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 -+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ [0] $end
$var wire 1 /+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ [0] $end
$var wire 1 0+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [9] $end
$var wire 1 1+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [8] $end
$var wire 1 2+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [7] $end
$var wire 1 3+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [6] $end
$var wire 1 4+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [5] $end
$var wire 1 5+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [4] $end
$var wire 1 6+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [3] $end
$var wire 1 7+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [2] $end
$var wire 1 8+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [1] $end
$var wire 1 9+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ [0] $end
$var wire 1 :+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [9] $end
$var wire 1 ;+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [8] $end
$var wire 1 <+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [7] $end
$var wire 1 =+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [6] $end
$var wire 1 >+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [5] $end
$var wire 1 ?+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [4] $end
$var wire 1 @+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [3] $end
$var wire 1 A+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [2] $end
$var wire 1 B+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [1] $end
$var wire 1 C+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ [0] $end
$var wire 1 D+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 E+ \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ $end
$var wire 1 G+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ $end
$var wire 1 H+ \auto_hub|~GND~combout\ $end
$var wire 1 I+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ $end
$var wire 1 J+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ $end
$var wire 1 K+ \CLOCK~input_o\ $end
$var wire 1 L+ \altera_reserved_tms~input_o\ $end
$var wire 1 M+ \altera_reserved_tck~input_o\ $end
$var wire 1 N+ \altera_reserved_tdi~input_o\ $end
$var wire 1 O+ \altera_internal_jtag~TMSUTAP\ $end
$var wire 1 P+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ $end
$var wire 1 Q+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ $end
$var wire 1 R+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ $end
$var wire 1 S+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ $end
$var wire 1 T+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ $end
$var wire 1 U+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ $end
$var wire 1 V+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ $end
$var wire 1 W+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ $end
$var wire 1 X+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ $end
$var wire 1 Y+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ $end
$var wire 1 Z+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ $end
$var wire 1 [+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ $end
$var wire 1 \+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ $end
$var wire 1 ]+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ $end
$var wire 1 ^+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ $end
$var wire 1 _+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ $end
$var wire 1 `+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ $end
$var wire 1 a+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ $end
$var wire 1 b+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ $end
$var wire 1 c+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ $end
$var wire 1 d+ \altera_internal_jtag~TDIUTAP\ $end
$var wire 1 e+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ $end
$var wire 1 f+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ $end
$var wire 1 g+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ $end
$var wire 1 h+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ $end
$var wire 1 i+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ $end
$var wire 1 j+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ $end
$var wire 1 k+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ $end
$var wire 1 l+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ $end
$var wire 1 m+ \~GND~combout\ $end
$var wire 1 n+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ $end
$var wire 1 o+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ $end
$var wire 1 p+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ $end
$var wire 1 q+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ $end
$var wire 1 r+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ $end
$var wire 1 s+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ $end
$var wire 1 t+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ $end
$var wire 1 u+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\ $end
$var wire 1 v+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ $end
$var wire 1 w+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ $end
$var wire 1 x+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ $end
$var wire 1 y+ \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\ $end
$var wire 1 z+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ $end
$var wire 1 {+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ $end
$var wire 1 |+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ $end
$var wire 1 }+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ $end
$var wire 1 ~+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ $end
$var wire 1 !, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ $end
$var wire 1 ", \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ $end
$var wire 1 #, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ $end
$var wire 1 $, \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ $end
$var wire 1 %, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $end
$var wire 1 &, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ $end
$var wire 1 ', \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~0_combout\ $end
$var wire 1 (, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ $end
$var wire 1 ), \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ $end
$var wire 1 *, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout\ $end
$var wire 1 +, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ $end
$var wire 1 ,, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\ $end
$var wire 1 -, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout\ $end
$var wire 1 ., \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ $end
$var wire 1 /, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\ $end
$var wire 1 0, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ $end
$var wire 1 1, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ $end
$var wire 1 2, \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\ $end
$var wire 1 3, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~2\ $end
$var wire 1 4, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\ $end
$var wire 1 5, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~6\ $end
$var wire 1 6, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\ $end
$var wire 1 7, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~10\ $end
$var wire 1 8, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\ $end
$var wire 1 9, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~14\ $end
$var wire 1 :, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\ $end
$var wire 1 ;, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~18\ $end
$var wire 1 <, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\ $end
$var wire 1 =, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~22\ $end
$var wire 1 >, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\ $end
$var wire 1 ?, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~26\ $end
$var wire 1 @, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\ $end
$var wire 1 A, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~30\ $end
$var wire 1 B, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\ $end
$var wire 1 C, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~34\ $end
$var wire 1 D, \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\ $end
$var wire 1 E, \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ $end
$var wire 1 F, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ $end
$var wire 1 G, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ $end
$var wire 1 H, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ $end
$var wire 1 I, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ $end
$var wire 1 J, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ $end
$var wire 1 K, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ $end
$var wire 1 L, \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ $end
$var wire 1 M, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ $end
$var wire 1 N, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ $end
$var wire 1 O, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ $end
$var wire 1 P, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ $end
$var wire 1 Q, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ $end
$var wire 1 R, \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ $end
$var wire 1 S, \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ $end
$var wire 1 T, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ $end
$var wire 1 U, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ $end
$var wire 1 V, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ $end
$var wire 1 W, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ $end
$var wire 1 X, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ $end
$var wire 1 Y, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ $end
$var wire 1 Z, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ $end
$var wire 1 [, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ $end
$var wire 1 \, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ $end
$var wire 1 ], \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ $end
$var wire 1 ^, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\ $end
$var wire 1 _, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ $end
$var wire 1 `, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ $end
$var wire 1 a, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ $end
$var wire 1 b, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ $end
$var wire 1 c, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout\ $end
$var wire 1 d, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ $end
$var wire 1 e, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ $end
$var wire 1 f, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ $end
$var wire 1 g, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ $end
$var wire 1 h, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ $end
$var wire 1 i, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\ $end
$var wire 1 j, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ $end
$var wire 1 k, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ $end
$var wire 1 l, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ $end
$var wire 1 m, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ $end
$var wire 1 n, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ $end
$var wire 1 o, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ $end
$var wire 1 p, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ $end
$var wire 1 q, \decodificador1|PC1|Add0~1_sumout\ $end
$var wire 1 r, \decodificador1|PC1|Add0~2\ $end
$var wire 1 s, \decodificador1|PC1|Add0~5_sumout\ $end
$var wire 1 t, \decodificador1|PC1|Add0~6\ $end
$var wire 1 u, \decodificador1|PC1|Add0~9_sumout\ $end
$var wire 1 v, \decodificador1|PC1|Add0~10\ $end
$var wire 1 w, \decodificador1|PC1|Add0~13_sumout\ $end
$var wire 1 x, \decodificador1|PC1|Add0~14\ $end
$var wire 1 y, \decodificador1|PC1|Add0~17_sumout\ $end
$var wire 1 z, \decodificador1|PC1|Add0~18\ $end
$var wire 1 {, \decodificador1|PC1|Add0~21_sumout\ $end
$var wire 1 |, \decodificador1|PC1|Add0~22\ $end
$var wire 1 }, \decodificador1|PC1|Add0~25_sumout\ $end
$var wire 1 ~, \decodificador1|PC1|Add0~26\ $end
$var wire 1 !- \decodificador1|PC1|Add0~29_sumout\ $end
$var wire 1 "- \decodificador1|PC1|Add0~30\ $end
$var wire 1 #- \decodificador1|PC1|Add0~33_sumout\ $end
$var wire 1 $- \decodificador1|PC1|Add0~34\ $end
$var wire 1 %- \decodificador1|PC1|Add0~37_sumout\ $end
$var wire 1 &- \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ $end
$var wire 1 '- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\ $end
$var wire 1 (- \RESET~input_o\ $end
$var wire 1 )- \controlador|sState_next.exjp~0_combout\ $end
$var wire 1 *- \controlador|sState_next.exopor~0_combout\ $end
$var wire 1 +- \controlador|sState_next.exopor~1_combout\ $end
$var wire 1 ,- \controlador|sState_next.exjp~q\ $end
$var wire 1 -- \controlador|sState.exjp~q\ $end
$var wire 1 .- \controlador|sState_next.exli~0_combout\ $end
$var wire 1 /- \controlador|sState_next.exli~q\ $end
$var wire 1 0- \controlador|sState.exli~q\ $end
$var wire 1 1- \controlador|sState_next.exadd~0_combout\ $end
$var wire 1 2- \controlador|sState_next.exadd~q\ $end
$var wire 1 3- \controlador|sState.exadd~q\ $end
$var wire 1 4- \controlador|sState_next.exsub~0_combout\ $end
$var wire 1 5- \controlador|sState_next.exsub~q\ $end
$var wire 1 6- \controlador|sState.exsub~q\ $end
$var wire 1 7- \controlador|WideNor0~0_combout\ $end
$var wire 1 8- \controlador|WideOr4~combout\ $end
$var wire 1 9- \controlador|ocJump~combout\ $end
$var wire 1 :- \controlador|Selector7~0_combout\ $end
$var wire 1 ;- \controlador|Selector7~1_combout\ $end
$var wire 1 <- \controlador|WideOr1~0_combout\ $end
$var wire 1 =- \controlador|WideOr3~combout\ $end
$var wire 1 >- \controlador|ocNextPC~combout\ $end
$var wire 1 ?- \decodificador1|PC1|flag~0_combout\ $end
$var wire 1 @- \decodificador1|PC1|flag~q\ $end
$var wire 1 A- \decodificador1|PC1|salida[3]~0_combout\ $end
$var wire 1 B- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\ $end
$var wire 1 C- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\ $end
$var wire 1 D- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ $end
$var wire 1 E- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ $end
$var wire 1 F- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\ $end
$var wire 1 G- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\ $end
$var wire 1 H- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\ $end
$var wire 1 I- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\ $end
$var wire 1 J- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ $end
$var wire 1 K- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ $end
$var wire 1 L- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\ $end
$var wire 1 M- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ $end
$var wire 1 N- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ $end
$var wire 1 O- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ $end
$var wire 1 P- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ $end
$var wire 1 Q- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ $end
$var wire 1 R- \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ $end
$var wire 1 S- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ $end
$var wire 1 T- \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ $end
$var wire 1 U- \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ $end
$var wire 1 V- \memoria1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ $end
$var wire 1 W- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ $end
$var wire 1 X- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ $end
$var wire 1 Y- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ $end
$var wire 1 Z- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ $end
$var wire 1 [- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ $end
$var wire 1 \- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ $end
$var wire 1 ]- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\ $end
$var wire 1 ^- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ $end
$var wire 1 _- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ $end
$var wire 1 `- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\ $end
$var wire 1 a- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ $end
$var wire 1 b- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ $end
$var wire 1 c- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ $end
$var wire 1 d- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ $end
$var wire 1 e- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ $end
$var wire 1 f- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ $end
$var wire 1 g- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ $end
$var wire 1 h- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ $end
$var wire 1 i- \altera_internal_jtag~TCKUTAP\ $end
$var wire 1 j- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ $end
$var wire 1 k- \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ $end
$var wire 1 l- \controlador|Mux1~0_combout\ $end
$var wire 1 m- \controlador|Selector4~0_combout\ $end
$var wire 1 n- \controlador|sState_next.load~q\ $end
$var wire 1 o- \controlador|sState.load~q\ $end
$var wire 1 p- \controlador|Selector5~0_combout\ $end
$var wire 1 q- \controlador|sState_next.decode~q\ $end
$var wire 1 r- \controlador|sState.decode~q\ $end
$var wire 1 s- \controlador|ocEnableRAM~combout\ $end
$var wire 1 t- \controlador|ocLoadInstr~combout\ $end
$var wire 1 u- \controlador|ocLoadEn~combout\ $end
$var wire 1 v- \registros|flag~q\ $end
$var wire 1 w- \registros|process_0~0_combout\ $end
$var wire 1 x- \registros|Decoder0~0_combout\ $end
$var wire 1 y- \registros|registerFile[16][0]~q\ $end
$var wire 1 z- \registros|Decoder0~1_combout\ $end
$var wire 1 {- \registros|registerFile[20][0]~q\ $end
$var wire 1 |- \registros|Decoder0~2_combout\ $end
$var wire 1 }- \registros|registerFile[24][0]~q\ $end
$var wire 1 ~- \registros|Decoder0~3_combout\ $end
$var wire 1 !. \registros|registerFile[28][0]~q\ $end
$var wire 1 ". \registros|Mux4~0_combout\ $end
$var wire 1 #. \registros|Decoder0~4_combout\ $end
$var wire 1 $. \registros|registerFile[17][0]~q\ $end
$var wire 1 %. \registros|Decoder0~5_combout\ $end
$var wire 1 &. \registros|registerFile[21][0]~q\ $end
$var wire 1 '. \registros|Decoder0~6_combout\ $end
$var wire 1 (. \registros|registerFile[25][0]~q\ $end
$var wire 1 ). \registros|Decoder0~7_combout\ $end
$var wire 1 *. \registros|registerFile[29][0]~q\ $end
$var wire 1 +. \registros|Mux4~1_combout\ $end
$var wire 1 ,. \registros|Decoder0~8_combout\ $end
$var wire 1 -. \registros|registerFile[18][0]~q\ $end
$var wire 1 .. \registros|Decoder0~9_combout\ $end
$var wire 1 /. \registros|registerFile[22][0]~q\ $end
$var wire 1 0. \registros|Decoder0~10_combout\ $end
$var wire 1 1. \registros|registerFile[26][0]~q\ $end
$var wire 1 2. \registros|Decoder0~11_combout\ $end
$var wire 1 3. \registros|registerFile[30][0]~q\ $end
$var wire 1 4. \registros|Mux4~2_combout\ $end
$var wire 1 5. \registros|Decoder0~12_combout\ $end
$var wire 1 6. \registros|registerFile[19][0]~q\ $end
$var wire 1 7. \registros|Decoder0~13_combout\ $end
$var wire 1 8. \registros|registerFile[23][0]~q\ $end
$var wire 1 9. \registros|Decoder0~14_combout\ $end
$var wire 1 :. \registros|registerFile[27][0]~q\ $end
$var wire 1 ;. \registros|Decoder0~15_combout\ $end
$var wire 1 <. \registros|registerFile[31][0]~q\ $end
$var wire 1 =. \registros|Mux4~3_combout\ $end
$var wire 1 >. \registros|Mux4~4_combout\ $end
$var wire 1 ?. \registros|Mux9~0_combout\ $end
$var wire 1 @. \registros|Decoder0~24_combout\ $end
$var wire 1 A. \registros|registerFile[8][0]~q\ $end
$var wire 1 B. \registros|Decoder0~25_combout\ $end
$var wire 1 C. \registros|registerFile[9][0]~q\ $end
$var wire 1 D. \registros|Decoder0~26_combout\ $end
$var wire 1 E. \registros|registerFile[10][0]~q\ $end
$var wire 1 F. \registros|Decoder0~27_combout\ $end
$var wire 1 G. \registros|registerFile[11][0]~q\ $end
$var wire 1 H. \registros|Mux9~1_combout\ $end
$var wire 1 I. \registros|Mux9~2_combout\ $end
$var wire 1 J. \registros|Mux9~3_combout\ $end
$var wire 1 K. \registros|Mux9~4_combout\ $end
$var wire 1 L. \registros|Mux9~5_combout\ $end
$var wire 1 M. \registros|Mux9~6_combout\ $end
$var wire 1 N. \registros|Decoder0~16_combout\ $end
$var wire 1 O. \registros|registerFile[0][0]~q\ $end
$var wire 1 P. \registros|Decoder0~17_combout\ $end
$var wire 1 Q. \registros|registerFile[1][0]~q\ $end
$var wire 1 R. \registros|Decoder0~18_combout\ $end
$var wire 1 S. \registros|registerFile[2][0]~q\ $end
$var wire 1 T. \registros|Decoder0~19_combout\ $end
$var wire 1 U. \registros|registerFile[3][0]~q\ $end
$var wire 1 V. \registros|Mux9~7_combout\ $end
$var wire 1 W. \registros|Decoder0~28_combout\ $end
$var wire 1 X. \registros|registerFile[12][0]~q\ $end
$var wire 1 Y. \registros|Decoder0~29_combout\ $end
$var wire 1 Z. \registros|registerFile[13][0]~q\ $end
$var wire 1 [. \registros|Decoder0~30_combout\ $end
$var wire 1 \. \registros|registerFile[14][0]~q\ $end
$var wire 1 ]. \registros|Decoder0~31_combout\ $end
$var wire 1 ^. \registros|registerFile[15][0]~q\ $end
$var wire 1 _. \registros|Mux9~8_combout\ $end
$var wire 1 `. \registros|Decoder0~20_combout\ $end
$var wire 1 a. \registros|registerFile[4][0]~q\ $end
$var wire 1 b. \registros|Decoder0~21_combout\ $end
$var wire 1 c. \registros|registerFile[5][0]~q\ $end
$var wire 1 d. \registros|Decoder0~22_combout\ $end
$var wire 1 e. \registros|registerFile[6][0]~q\ $end
$var wire 1 f. \registros|Decoder0~23_combout\ $end
$var wire 1 g. \registros|registerFile[7][0]~q\ $end
$var wire 1 h. \registros|Mux9~9_combout\ $end
$var wire 1 i. \registros|Mux9~10_combout\ $end
$var wire 1 j. \registros|Mux9~11_combout\ $end
$var wire 1 k. \registros|Mux4~5_combout\ $end
$var wire 1 l. \registros|Mux4~6_combout\ $end
$var wire 1 m. \registros|Mux4~7_combout\ $end
$var wire 1 n. \registros|Mux4~8_combout\ $end
$var wire 1 o. \registros|Mux4~9_combout\ $end
$var wire 1 p. \ALU1|Add0~22_cout\ $end
$var wire 1 q. \ALU1|Add0~13_sumout\ $end
$var wire 1 r. \registros|Mux4~10_combout\ $end
$var wire 1 s. \ALU1|Mux9~0_combout\ $end
$var wire 1 t. \ALU1|Mux9~1_combout\ $end
$var wire 1 u. \ALU1|Mux9~2_combout\ $end
$var wire 1 v. \ALU1|Add1~1_sumout\ $end
$var wire 1 w. \ALU1|Mux0~0_combout\ $end
$var wire 1 x. \ALU1|Mux1~0_combout\ $end
$var wire 1 y. \ALU1|Mux9~3_combout\ $end
$var wire 1 z. \ALU1|Mux14~0_combout\ $end
$var wire 1 {. \registros|registerFile[16][1]~q\ $end
$var wire 1 |. \registros|registerFile[20][1]~q\ $end
$var wire 1 }. \registros|registerFile[24][1]~q\ $end
$var wire 1 ~. \registros|registerFile[28][1]~q\ $end
$var wire 1 !/ \registros|Mux3~0_combout\ $end
$var wire 1 "/ \registros|registerFile[17][1]~q\ $end
$var wire 1 #/ \registros|registerFile[21][1]~q\ $end
$var wire 1 $/ \registros|registerFile[25][1]~q\ $end
$var wire 1 %/ \registros|registerFile[29][1]~q\ $end
$var wire 1 &/ \registros|Mux3~1_combout\ $end
$var wire 1 '/ \registros|registerFile[18][1]~q\ $end
$var wire 1 (/ \registros|registerFile[22][1]~q\ $end
$var wire 1 )/ \registros|registerFile[26][1]~q\ $end
$var wire 1 */ \registros|registerFile[30][1]~q\ $end
$var wire 1 +/ \registros|Mux3~2_combout\ $end
$var wire 1 ,/ \registros|registerFile[19][1]~q\ $end
$var wire 1 -/ \registros|registerFile[23][1]~q\ $end
$var wire 1 ./ \registros|registerFile[27][1]~q\ $end
$var wire 1 // \registros|registerFile[31][1]~q\ $end
$var wire 1 0/ \registros|Mux3~3_combout\ $end
$var wire 1 1/ \registros|Mux3~4_combout\ $end
$var wire 1 2/ \registros|registerFile[0][1]~q\ $end
$var wire 1 3/ \registros|registerFile[1][1]~q\ $end
$var wire 1 4/ \registros|registerFile[2][1]~q\ $end
$var wire 1 5/ \registros|registerFile[3][1]~q\ $end
$var wire 1 6/ \registros|Mux3~5_combout\ $end
$var wire 1 7/ \registros|registerFile[4][1]~q\ $end
$var wire 1 8/ \registros|registerFile[5][1]~q\ $end
$var wire 1 9/ \registros|registerFile[6][1]~q\ $end
$var wire 1 :/ \registros|registerFile[7][1]~q\ $end
$var wire 1 ;/ \registros|Mux3~6_combout\ $end
$var wire 1 </ \registros|registerFile[8][1]~q\ $end
$var wire 1 =/ \registros|registerFile[9][1]~q\ $end
$var wire 1 >/ \registros|registerFile[10][1]~q\ $end
$var wire 1 ?/ \registros|registerFile[11][1]~q\ $end
$var wire 1 @/ \registros|Mux3~7_combout\ $end
$var wire 1 A/ \registros|registerFile[12][1]~q\ $end
$var wire 1 B/ \registros|registerFile[13][1]~q\ $end
$var wire 1 C/ \registros|registerFile[14][1]~q\ $end
$var wire 1 D/ \registros|registerFile[15][1]~q\ $end
$var wire 1 E/ \registros|Mux3~8_combout\ $end
$var wire 1 F/ \registros|Mux3~9_combout\ $end
$var wire 1 G/ \registros|Mux3~10_combout\ $end
$var wire 1 H/ \registros|Mux8~0_combout\ $end
$var wire 1 I/ \registros|Mux8~1_combout\ $end
$var wire 1 J/ \registros|Mux8~2_combout\ $end
$var wire 1 K/ \registros|Mux8~3_combout\ $end
$var wire 1 L/ \registros|Mux8~4_combout\ $end
$var wire 1 M/ \registros|Mux8~5_combout\ $end
$var wire 1 N/ \registros|Mux8~6_combout\ $end
$var wire 1 O/ \registros|Mux8~7_combout\ $end
$var wire 1 P/ \registros|Mux8~8_combout\ $end
$var wire 1 Q/ \registros|Mux8~9_combout\ $end
$var wire 1 R/ \registros|Mux8~10_combout\ $end
$var wire 1 S/ \ALU1|Add1~2\ $end
$var wire 1 T/ \ALU1|Add1~5_sumout\ $end
$var wire 1 U/ \ALU1|Mux4~0_combout\ $end
$var wire 1 V/ \ALU1|Mux10~0_combout\ $end
$var wire 1 W/ \ALU1|Mux10~1_combout\ $end
$var wire 1 X/ \ALU1|Result~0_combout\ $end
$var wire 1 Y/ \ALU1|Add0~14\ $end
$var wire 1 Z/ \ALU1|Add0~17_sumout\ $end
$var wire 1 [/ \ALU1|Mux10~2_combout\ $end
$var wire 1 \/ \ALU1|Mux10~3_combout\ $end
$var wire 1 ]/ \ALU1|Mux10~4_combout\ $end
$var wire 1 ^/ \ALU1|Mux10~5_combout\ $end
$var wire 1 _/ \ALU1|Mux10~6_combout\ $end
$var wire 1 `/ \registros|registerFile[16][2]~q\ $end
$var wire 1 a/ \registros|registerFile[20][2]~q\ $end
$var wire 1 b/ \registros|registerFile[24][2]~q\ $end
$var wire 1 c/ \registros|registerFile[28][2]~q\ $end
$var wire 1 d/ \registros|Mux2~0_combout\ $end
$var wire 1 e/ \registros|registerFile[17][2]~q\ $end
$var wire 1 f/ \registros|registerFile[21][2]~q\ $end
$var wire 1 g/ \registros|registerFile[25][2]~q\ $end
$var wire 1 h/ \registros|registerFile[29][2]~q\ $end
$var wire 1 i/ \registros|Mux2~1_combout\ $end
$var wire 1 j/ \registros|registerFile[18][2]~q\ $end
$var wire 1 k/ \registros|registerFile[22][2]~q\ $end
$var wire 1 l/ \registros|registerFile[26][2]~q\ $end
$var wire 1 m/ \registros|registerFile[30][2]~q\ $end
$var wire 1 n/ \registros|Mux2~2_combout\ $end
$var wire 1 o/ \registros|registerFile[19][2]~q\ $end
$var wire 1 p/ \registros|registerFile[23][2]~q\ $end
$var wire 1 q/ \registros|registerFile[27][2]~q\ $end
$var wire 1 r/ \registros|registerFile[31][2]~q\ $end
$var wire 1 s/ \registros|Mux2~3_combout\ $end
$var wire 1 t/ \registros|Mux2~4_combout\ $end
$var wire 1 u/ \registros|registerFile[0][2]~q\ $end
$var wire 1 v/ \registros|registerFile[1][2]~q\ $end
$var wire 1 w/ \registros|registerFile[2][2]~q\ $end
$var wire 1 x/ \registros|registerFile[3][2]~q\ $end
$var wire 1 y/ \registros|Mux2~5_combout\ $end
$var wire 1 z/ \registros|registerFile[4][2]~q\ $end
$var wire 1 {/ \registros|registerFile[5][2]~q\ $end
$var wire 1 |/ \registros|registerFile[6][2]~q\ $end
$var wire 1 }/ \registros|registerFile[7][2]~q\ $end
$var wire 1 ~/ \registros|Mux2~6_combout\ $end
$var wire 1 !0 \registros|registerFile[8][2]~q\ $end
$var wire 1 "0 \registros|registerFile[9][2]~q\ $end
$var wire 1 #0 \registros|registerFile[10][2]~q\ $end
$var wire 1 $0 \registros|registerFile[11][2]~q\ $end
$var wire 1 %0 \registros|Mux2~7_combout\ $end
$var wire 1 &0 \registros|registerFile[12][2]~q\ $end
$var wire 1 '0 \registros|registerFile[13][2]~q\ $end
$var wire 1 (0 \registros|registerFile[14][2]~q\ $end
$var wire 1 )0 \registros|registerFile[15][2]~q\ $end
$var wire 1 *0 \registros|Mux2~8_combout\ $end
$var wire 1 +0 \registros|Mux2~9_combout\ $end
$var wire 1 ,0 \registros|Mux2~10_combout\ $end
$var wire 1 -0 \registros|Mux7~0_combout\ $end
$var wire 1 .0 \registros|Mux7~1_combout\ $end
$var wire 1 /0 \registros|Mux7~2_combout\ $end
$var wire 1 00 \registros|Mux7~3_combout\ $end
$var wire 1 10 \registros|Mux7~4_combout\ $end
$var wire 1 20 \registros|Mux7~5_combout\ $end
$var wire 1 30 \registros|Mux7~6_combout\ $end
$var wire 1 40 \registros|Mux7~7_combout\ $end
$var wire 1 50 \registros|Mux7~8_combout\ $end
$var wire 1 60 \registros|Mux7~9_combout\ $end
$var wire 1 70 \registros|Mux7~10_combout\ $end
$var wire 1 80 \ALU1|Add1~6\ $end
$var wire 1 90 \ALU1|Add1~9_sumout\ $end
$var wire 1 :0 \ALU1|Mux5~0_combout\ $end
$var wire 1 ;0 \ALU1|Mux3~2_combout\ $end
$var wire 1 <0 \ALU1|Result~1_combout\ $end
$var wire 1 =0 \ALU1|Add0~18\ $end
$var wire 1 >0 \ALU1|Add0~9_sumout\ $end
$var wire 1 ?0 \ALU1|Mux11~0_combout\ $end
$var wire 1 @0 \ALU1|Mux11~1_combout\ $end
$var wire 1 A0 \ALU1|Mux11~2_combout\ $end
$var wire 1 B0 \registros|registerFile[16][3]~q\ $end
$var wire 1 C0 \registros|registerFile[20][3]~q\ $end
$var wire 1 D0 \registros|registerFile[24][3]~q\ $end
$var wire 1 E0 \registros|registerFile[28][3]~q\ $end
$var wire 1 F0 \registros|Mux1~0_combout\ $end
$var wire 1 G0 \registros|registerFile[17][3]~q\ $end
$var wire 1 H0 \registros|registerFile[21][3]~q\ $end
$var wire 1 I0 \registros|registerFile[25][3]~q\ $end
$var wire 1 J0 \registros|registerFile[29][3]~q\ $end
$var wire 1 K0 \registros|Mux1~1_combout\ $end
$var wire 1 L0 \registros|registerFile[18][3]~q\ $end
$var wire 1 M0 \registros|registerFile[22][3]~q\ $end
$var wire 1 N0 \registros|registerFile[26][3]~q\ $end
$var wire 1 O0 \registros|registerFile[30][3]~q\ $end
$var wire 1 P0 \registros|Mux1~2_combout\ $end
$var wire 1 Q0 \registros|registerFile[19][3]~q\ $end
$var wire 1 R0 \registros|registerFile[23][3]~q\ $end
$var wire 1 S0 \registros|registerFile[27][3]~q\ $end
$var wire 1 T0 \registros|registerFile[31][3]~q\ $end
$var wire 1 U0 \registros|Mux1~3_combout\ $end
$var wire 1 V0 \registros|Mux1~4_combout\ $end
$var wire 1 W0 \registros|registerFile[0][3]~q\ $end
$var wire 1 X0 \registros|registerFile[1][3]~q\ $end
$var wire 1 Y0 \registros|registerFile[2][3]~q\ $end
$var wire 1 Z0 \registros|registerFile[3][3]~q\ $end
$var wire 1 [0 \registros|Mux1~5_combout\ $end
$var wire 1 \0 \registros|registerFile[4][3]~q\ $end
$var wire 1 ]0 \registros|registerFile[5][3]~q\ $end
$var wire 1 ^0 \registros|registerFile[6][3]~q\ $end
$var wire 1 _0 \registros|registerFile[7][3]~q\ $end
$var wire 1 `0 \registros|Mux1~6_combout\ $end
$var wire 1 a0 \registros|registerFile[8][3]~q\ $end
$var wire 1 b0 \registros|registerFile[9][3]~q\ $end
$var wire 1 c0 \registros|registerFile[10][3]~q\ $end
$var wire 1 d0 \registros|registerFile[11][3]~q\ $end
$var wire 1 e0 \registros|Mux1~7_combout\ $end
$var wire 1 f0 \registros|registerFile[12][3]~q\ $end
$var wire 1 g0 \registros|registerFile[13][3]~q\ $end
$var wire 1 h0 \registros|registerFile[14][3]~q\ $end
$var wire 1 i0 \registros|registerFile[15][3]~q\ $end
$var wire 1 j0 \registros|Mux1~8_combout\ $end
$var wire 1 k0 \registros|Mux1~9_combout\ $end
$var wire 1 l0 \registros|Mux1~10_combout\ $end
$var wire 1 m0 \registros|Mux6~0_combout\ $end
$var wire 1 n0 \registros|Mux6~1_combout\ $end
$var wire 1 o0 \registros|Mux6~2_combout\ $end
$var wire 1 p0 \registros|Mux6~3_combout\ $end
$var wire 1 q0 \registros|Mux6~4_combout\ $end
$var wire 1 r0 \registros|Mux6~5_combout\ $end
$var wire 1 s0 \registros|Mux6~6_combout\ $end
$var wire 1 t0 \registros|Mux6~7_combout\ $end
$var wire 1 u0 \registros|Mux6~8_combout\ $end
$var wire 1 v0 \registros|Mux6~9_combout\ $end
$var wire 1 w0 \registros|Mux6~10_combout\ $end
$var wire 1 x0 \ALU1|Add1~10\ $end
$var wire 1 y0 \ALU1|Add1~13_sumout\ $end
$var wire 1 z0 \ALU1|Mux6~0_combout\ $end
$var wire 1 {0 \ALU1|Mux3~3_combout\ $end
$var wire 1 |0 \ALU1|Result~2_combout\ $end
$var wire 1 }0 \ALU1|Add0~10\ $end
$var wire 1 ~0 \ALU1|Add0~5_sumout\ $end
$var wire 1 !1 \ALU1|Mux12~0_combout\ $end
$var wire 1 "1 \ALU1|Mux12~1_combout\ $end
$var wire 1 #1 \ALU1|Mux12~2_combout\ $end
$var wire 1 $1 \registros|registerFile[16][4]~q\ $end
$var wire 1 %1 \registros|registerFile[20][4]~q\ $end
$var wire 1 &1 \registros|registerFile[24][4]~q\ $end
$var wire 1 '1 \registros|registerFile[28][4]~q\ $end
$var wire 1 (1 \registros|Mux0~0_combout\ $end
$var wire 1 )1 \registros|registerFile[17][4]~q\ $end
$var wire 1 *1 \registros|registerFile[21][4]~q\ $end
$var wire 1 +1 \registros|registerFile[25][4]~q\ $end
$var wire 1 ,1 \registros|registerFile[29][4]~q\ $end
$var wire 1 -1 \registros|Mux0~1_combout\ $end
$var wire 1 .1 \registros|registerFile[18][4]~q\ $end
$var wire 1 /1 \registros|registerFile[22][4]~q\ $end
$var wire 1 01 \registros|registerFile[26][4]~q\ $end
$var wire 1 11 \registros|registerFile[30][4]~q\ $end
$var wire 1 21 \registros|Mux0~2_combout\ $end
$var wire 1 31 \registros|registerFile[19][4]~q\ $end
$var wire 1 41 \registros|registerFile[23][4]~q\ $end
$var wire 1 51 \registros|registerFile[27][4]~q\ $end
$var wire 1 61 \registros|registerFile[31][4]~q\ $end
$var wire 1 71 \registros|Mux0~3_combout\ $end
$var wire 1 81 \registros|Mux0~4_combout\ $end
$var wire 1 91 \registros|registerFile[8][4]~q\ $end
$var wire 1 :1 \registros|registerFile[9][4]~q\ $end
$var wire 1 ;1 \registros|registerFile[10][4]~q\ $end
$var wire 1 <1 \registros|registerFile[11][4]~q\ $end
$var wire 1 =1 \registros|Mux5~0_combout\ $end
$var wire 1 >1 \registros|Mux5~1_combout\ $end
$var wire 1 ?1 \registros|Mux5~2_combout\ $end
$var wire 1 @1 \registros|Mux5~3_combout\ $end
$var wire 1 A1 \registros|Mux5~4_combout\ $end
$var wire 1 B1 \registros|Mux5~5_combout\ $end
$var wire 1 C1 \registros|registerFile[0][4]~q\ $end
$var wire 1 D1 \registros|registerFile[1][4]~q\ $end
$var wire 1 E1 \registros|registerFile[2][4]~q\ $end
$var wire 1 F1 \registros|registerFile[3][4]~q\ $end
$var wire 1 G1 \registros|Mux5~6_combout\ $end
$var wire 1 H1 \registros|registerFile[12][4]~q\ $end
$var wire 1 I1 \registros|registerFile[13][4]~q\ $end
$var wire 1 J1 \registros|registerFile[14][4]~q\ $end
$var wire 1 K1 \registros|registerFile[15][4]~q\ $end
$var wire 1 L1 \registros|Mux5~7_combout\ $end
$var wire 1 M1 \registros|registerFile[4][4]~q\ $end
$var wire 1 N1 \registros|registerFile[5][4]~q\ $end
$var wire 1 O1 \registros|registerFile[6][4]~q\ $end
$var wire 1 P1 \registros|registerFile[7][4]~q\ $end
$var wire 1 Q1 \registros|Mux5~8_combout\ $end
$var wire 1 R1 \registros|Mux5~9_combout\ $end
$var wire 1 S1 \registros|Mux5~10_combout\ $end
$var wire 1 T1 \registros|Mux0~5_combout\ $end
$var wire 1 U1 \registros|Mux0~6_combout\ $end
$var wire 1 V1 \registros|Mux0~7_combout\ $end
$var wire 1 W1 \registros|Mux0~8_combout\ $end
$var wire 1 X1 \registros|Mux0~9_combout\ $end
$var wire 1 Y1 \ALU1|Add1~14\ $end
$var wire 1 Z1 \ALU1|Add1~17_sumout\ $end
$var wire 1 [1 \ALU1|Mux7~0_combout\ $end
$var wire 1 \1 \registros|Mux0~10_combout\ $end
$var wire 1 ]1 \ALU1|Mux13~1_combout\ $end
$var wire 1 ^1 \ALU1|Mux13~2_combout\ $end
$var wire 1 _1 \ALU1|Add0~6\ $end
$var wire 1 `1 \ALU1|Add0~1_sumout\ $end
$var wire 1 a1 \ALU1|Mux13~3_combout\ $end
$var wire 1 b1 \ALU1|Mux13~0_combout\ $end
$var wire 1 c1 \ALU1|Mux3~0_combout\ $end
$var wire 1 d1 \ALU1|Mux3~1_combout\ $end
$var wire 1 e1 \altera_internal_jtag~TDO\ $end
$var wire 1 f1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [31] $end
$var wire 1 g1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [30] $end
$var wire 1 h1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [29] $end
$var wire 1 i1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [28] $end
$var wire 1 j1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [27] $end
$var wire 1 k1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [26] $end
$var wire 1 l1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [25] $end
$var wire 1 m1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [24] $end
$var wire 1 n1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [23] $end
$var wire 1 o1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [22] $end
$var wire 1 p1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [21] $end
$var wire 1 q1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [20] $end
$var wire 1 r1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [19] $end
$var wire 1 s1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [18] $end
$var wire 1 t1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [17] $end
$var wire 1 u1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [16] $end
$var wire 1 v1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [15] $end
$var wire 1 w1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [14] $end
$var wire 1 x1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [13] $end
$var wire 1 y1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [12] $end
$var wire 1 z1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [11] $end
$var wire 1 {1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [10] $end
$var wire 1 |1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [9] $end
$var wire 1 }1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [8] $end
$var wire 1 ~1 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [7] $end
$var wire 1 !2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [6] $end
$var wire 1 "2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [5] $end
$var wire 1 #2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [4] $end
$var wire 1 $2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [3] $end
$var wire 1 %2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [2] $end
$var wire 1 &2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [1] $end
$var wire 1 '2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ [0] $end
$var wire 1 (2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [5] $end
$var wire 1 )2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [4] $end
$var wire 1 *2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [3] $end
$var wire 1 +2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [2] $end
$var wire 1 ,2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [1] $end
$var wire 1 -2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ [0] $end
$var wire 1 .2 \ALU1|temp\ [5] $end
$var wire 1 /2 \ALU1|temp\ [4] $end
$var wire 1 02 \ALU1|temp\ [3] $end
$var wire 1 12 \ALU1|temp\ [2] $end
$var wire 1 22 \ALU1|temp\ [1] $end
$var wire 1 32 \ALU1|temp\ [0] $end
$var wire 1 42 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ [3] $end
$var wire 1 52 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ [2] $end
$var wire 1 62 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ [1] $end
$var wire 1 72 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ [0] $end
$var wire 1 82 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [2] $end
$var wire 1 92 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [1] $end
$var wire 1 :2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [0] $end
$var wire 1 ;2 \decodificador1|PC1|salida\ [9] $end
$var wire 1 <2 \decodificador1|PC1|salida\ [8] $end
$var wire 1 =2 \decodificador1|PC1|salida\ [7] $end
$var wire 1 >2 \decodificador1|PC1|salida\ [6] $end
$var wire 1 ?2 \decodificador1|PC1|salida\ [5] $end
$var wire 1 @2 \decodificador1|PC1|salida\ [4] $end
$var wire 1 A2 \decodificador1|PC1|salida\ [3] $end
$var wire 1 B2 \decodificador1|PC1|salida\ [2] $end
$var wire 1 C2 \decodificador1|PC1|salida\ [1] $end
$var wire 1 D2 \decodificador1|PC1|salida\ [0] $end
$var wire 1 E2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [8] $end
$var wire 1 F2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [7] $end
$var wire 1 G2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [6] $end
$var wire 1 H2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [5] $end
$var wire 1 I2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [4] $end
$var wire 1 J2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [3] $end
$var wire 1 K2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [2] $end
$var wire 1 L2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [1] $end
$var wire 1 M2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [0] $end
$var wire 1 N2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ [4] $end
$var wire 1 O2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ [3] $end
$var wire 1 P2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ [2] $end
$var wire 1 Q2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ [1] $end
$var wire 1 R2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ [0] $end
$var wire 1 S2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [31] $end
$var wire 1 T2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [30] $end
$var wire 1 U2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [29] $end
$var wire 1 V2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [28] $end
$var wire 1 W2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [27] $end
$var wire 1 X2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [26] $end
$var wire 1 Y2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [25] $end
$var wire 1 Z2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [24] $end
$var wire 1 [2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [23] $end
$var wire 1 \2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [22] $end
$var wire 1 ]2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [21] $end
$var wire 1 ^2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [20] $end
$var wire 1 _2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [19] $end
$var wire 1 `2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [18] $end
$var wire 1 a2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [17] $end
$var wire 1 b2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [16] $end
$var wire 1 c2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [15] $end
$var wire 1 d2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [14] $end
$var wire 1 e2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [13] $end
$var wire 1 f2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [12] $end
$var wire 1 g2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [11] $end
$var wire 1 h2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [10] $end
$var wire 1 i2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [9] $end
$var wire 1 j2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [8] $end
$var wire 1 k2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [7] $end
$var wire 1 l2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [6] $end
$var wire 1 m2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [5] $end
$var wire 1 n2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [4] $end
$var wire 1 o2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [3] $end
$var wire 1 p2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [2] $end
$var wire 1 q2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [1] $end
$var wire 1 r2 \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ [0] $end
$var wire 1 s2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [31] $end
$var wire 1 t2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [30] $end
$var wire 1 u2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [29] $end
$var wire 1 v2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [28] $end
$var wire 1 w2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [27] $end
$var wire 1 x2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [26] $end
$var wire 1 y2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [25] $end
$var wire 1 z2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [24] $end
$var wire 1 {2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [23] $end
$var wire 1 |2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [22] $end
$var wire 1 }2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [21] $end
$var wire 1 ~2 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [20] $end
$var wire 1 !3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [19] $end
$var wire 1 "3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [18] $end
$var wire 1 #3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [17] $end
$var wire 1 $3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [16] $end
$var wire 1 %3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [15] $end
$var wire 1 &3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [14] $end
$var wire 1 '3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [13] $end
$var wire 1 (3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [12] $end
$var wire 1 )3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [11] $end
$var wire 1 *3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [10] $end
$var wire 1 +3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [9] $end
$var wire 1 ,3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [8] $end
$var wire 1 -3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [7] $end
$var wire 1 .3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [6] $end
$var wire 1 /3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [5] $end
$var wire 1 03 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [4] $end
$var wire 1 13 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [3] $end
$var wire 1 23 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [2] $end
$var wire 1 33 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [1] $end
$var wire 1 43 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ [0] $end
$var wire 1 53 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [9] $end
$var wire 1 63 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [8] $end
$var wire 1 73 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [7] $end
$var wire 1 83 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [6] $end
$var wire 1 93 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [5] $end
$var wire 1 :3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [4] $end
$var wire 1 ;3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [3] $end
$var wire 1 <3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [2] $end
$var wire 1 =3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [1] $end
$var wire 1 >3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ [0] $end
$var wire 1 ?3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [6] $end
$var wire 1 @3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [5] $end
$var wire 1 A3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [4] $end
$var wire 1 B3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [3] $end
$var wire 1 C3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [2] $end
$var wire 1 D3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [1] $end
$var wire 1 E3 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ [0] $end
$var wire 1 F3 \decodificador1|Address\ [9] $end
$var wire 1 G3 \decodificador1|Address\ [8] $end
$var wire 1 H3 \decodificador1|Address\ [7] $end
$var wire 1 I3 \decodificador1|Address\ [6] $end
$var wire 1 J3 \decodificador1|Address\ [5] $end
$var wire 1 K3 \decodificador1|Address\ [4] $end
$var wire 1 L3 \decodificador1|Address\ [3] $end
$var wire 1 M3 \decodificador1|Address\ [2] $end
$var wire 1 N3 \decodificador1|Address\ [1] $end
$var wire 1 O3 \decodificador1|Address\ [0] $end
$var wire 1 P3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [3] $end
$var wire 1 Q3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [2] $end
$var wire 1 R3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [1] $end
$var wire 1 S3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [0] $end
$var wire 1 T3 \ALU1|Result\ [4] $end
$var wire 1 U3 \ALU1|Result\ [3] $end
$var wire 1 V3 \ALU1|Result\ [2] $end
$var wire 1 W3 \ALU1|Result\ [1] $end
$var wire 1 X3 \ALU1|Result\ [0] $end
$var wire 1 Y3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [15] $end
$var wire 1 Z3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [14] $end
$var wire 1 [3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [13] $end
$var wire 1 \3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [12] $end
$var wire 1 ]3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [11] $end
$var wire 1 ^3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [10] $end
$var wire 1 _3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [9] $end
$var wire 1 `3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [8] $end
$var wire 1 a3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [7] $end
$var wire 1 b3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [6] $end
$var wire 1 c3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [5] $end
$var wire 1 d3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [4] $end
$var wire 1 e3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [3] $end
$var wire 1 f3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [2] $end
$var wire 1 g3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [1] $end
$var wire 1 h3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [0] $end
$var wire 1 i3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [30] $end
$var wire 1 j3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [29] $end
$var wire 1 k3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [28] $end
$var wire 1 l3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [27] $end
$var wire 1 m3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [26] $end
$var wire 1 n3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [25] $end
$var wire 1 o3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [24] $end
$var wire 1 p3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [23] $end
$var wire 1 q3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [22] $end
$var wire 1 r3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [21] $end
$var wire 1 s3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [20] $end
$var wire 1 t3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [19] $end
$var wire 1 u3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [18] $end
$var wire 1 v3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [17] $end
$var wire 1 w3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [16] $end
$var wire 1 x3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [15] $end
$var wire 1 y3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [14] $end
$var wire 1 z3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [13] $end
$var wire 1 {3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [12] $end
$var wire 1 |3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [11] $end
$var wire 1 }3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [10] $end
$var wire 1 ~3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [9] $end
$var wire 1 !4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [8] $end
$var wire 1 "4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [7] $end
$var wire 1 #4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [6] $end
$var wire 1 $4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [5] $end
$var wire 1 %4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [4] $end
$var wire 1 &4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [3] $end
$var wire 1 '4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [2] $end
$var wire 1 (4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [1] $end
$var wire 1 )4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [0] $end
$var wire 1 *4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [3] $end
$var wire 1 +4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [2] $end
$var wire 1 ,4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [1] $end
$var wire 1 -4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [0] $end
$var wire 1 .4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [3] $end
$var wire 1 /4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [2] $end
$var wire 1 04 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [1] $end
$var wire 1 14 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [0] $end
$var wire 1 24 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [3] $end
$var wire 1 34 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [2] $end
$var wire 1 44 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [1] $end
$var wire 1 54 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [0] $end
$var wire 1 64 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [2] $end
$var wire 1 74 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [1] $end
$var wire 1 84 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [0] $end
$var wire 1 94 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [9] $end
$var wire 1 :4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [8] $end
$var wire 1 ;4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [7] $end
$var wire 1 <4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [6] $end
$var wire 1 =4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [5] $end
$var wire 1 >4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [4] $end
$var wire 1 ?4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [3] $end
$var wire 1 @4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [2] $end
$var wire 1 A4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [1] $end
$var wire 1 B4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [0] $end
$var wire 1 C4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [4] $end
$var wire 1 D4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [3] $end
$var wire 1 E4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [2] $end
$var wire 1 F4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [1] $end
$var wire 1 G4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [0] $end
$var wire 1 H4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [3] $end
$var wire 1 I4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [2] $end
$var wire 1 J4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [1] $end
$var wire 1 K4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [0] $end
$var wire 1 L4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [4] $end
$var wire 1 M4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [3] $end
$var wire 1 N4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [2] $end
$var wire 1 O4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [1] $end
$var wire 1 P4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [0] $end
$var wire 1 Q4 \ALT_INV_RESET~input_o\ $end
$var wire 1 R4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ $end
$var wire 1 S4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [3] $end
$var wire 1 T4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [2] $end
$var wire 1 U4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [1] $end
$var wire 1 V4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [0] $end
$var wire 1 W4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ $end
$var wire 1 X4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [3] $end
$var wire 1 Y4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [2] $end
$var wire 1 Z4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [1] $end
$var wire 1 [4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [0] $end
$var wire 1 \4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ $end
$var wire 1 ]4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ $end
$var wire 1 ^4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [3] $end
$var wire 1 _4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [2] $end
$var wire 1 `4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [1] $end
$var wire 1 a4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [0] $end
$var wire 1 b4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [3] $end
$var wire 1 c4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [2] $end
$var wire 1 d4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [1] $end
$var wire 1 e4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [0] $end
$var wire 1 f4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~2_combout\ $end
$var wire 1 g4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [4] $end
$var wire 1 h4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [3] $end
$var wire 1 i4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [2] $end
$var wire 1 j4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [1] $end
$var wire 1 k4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [0] $end
$var wire 1 l4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ $end
$var wire 1 m4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ $end
$var wire 1 n4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ $end
$var wire 1 o4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\ $end
$var wire 1 p4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ $end
$var wire 1 q4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~5_combout\ $end
$var wire 1 r4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [2] $end
$var wire 1 s4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [1] $end
$var wire 1 t4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [0] $end
$var wire 1 u4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ $end
$var wire 1 v4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~1_combout\ $end
$var wire 1 w4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ $end
$var wire 1 x4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ $end
$var wire 1 y4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ $end
$var wire 1 z4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\ $end
$var wire 1 {4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [4] $end
$var wire 1 |4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [3] $end
$var wire 1 }4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [2] $end
$var wire 1 ~4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [1] $end
$var wire 1 !5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [0] $end
$var wire 1 "5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ $end
$var wire 1 #5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [2] $end
$var wire 1 $5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [1] $end
$var wire 1 %5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [0] $end
$var wire 1 &5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [8] $end
$var wire 1 '5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [7] $end
$var wire 1 (5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [6] $end
$var wire 1 )5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [5] $end
$var wire 1 *5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [4] $end
$var wire 1 +5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [3] $end
$var wire 1 ,5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [2] $end
$var wire 1 -5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [1] $end
$var wire 1 .5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [0] $end
$var wire 1 /5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ $end
$var wire 1 05 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [9] $end
$var wire 1 15 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [8] $end
$var wire 1 25 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [7] $end
$var wire 1 35 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [6] $end
$var wire 1 45 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [5] $end
$var wire 1 55 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [4] $end
$var wire 1 65 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [3] $end
$var wire 1 75 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [2] $end
$var wire 1 85 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [1] $end
$var wire 1 95 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [0] $end
$var wire 1 :5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ $end
$var wire 1 ;5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ $end
$var wire 1 <5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ $end
$var wire 1 =5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ $end
$var wire 1 >5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ $end
$var wire 1 ?5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ $end
$var wire 1 @5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ $end
$var wire 1 A5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ $end
$var wire 1 B5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ $end
$var wire 1 C5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ $end
$var wire 1 D5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ $end
$var wire 1 E5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ $end
$var wire 1 F5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ $end
$var wire 1 G5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ $end
$var wire 1 H5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ $end
$var wire 1 I5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ $end
$var wire 1 J5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ $end
$var wire 1 K5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [15] $end
$var wire 1 L5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [14] $end
$var wire 1 M5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [13] $end
$var wire 1 N5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [12] $end
$var wire 1 O5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [11] $end
$var wire 1 P5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [10] $end
$var wire 1 Q5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [9] $end
$var wire 1 R5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [8] $end
$var wire 1 S5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [7] $end
$var wire 1 T5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [6] $end
$var wire 1 U5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [5] $end
$var wire 1 V5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [4] $end
$var wire 1 W5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [3] $end
$var wire 1 X5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [2] $end
$var wire 1 Y5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [1] $end
$var wire 1 Z5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [0] $end
$var wire 1 [5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ $end
$var wire 1 \5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ $end
$var wire 1 ]5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ [3] $end
$var wire 1 ^5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ $end
$var wire 1 _5 \ALT_INV_altera_internal_jtag~TDIUTAP\ $end
$var wire 1 `5 \ALT_INV_altera_internal_jtag~TCKUTAP\ $end
$var wire 1 a5 \ALT_INV_altera_internal_jtag~TMSUTAP\ $end
$var wire 1 b5 \controlador|ALT_INV_ocJump~combout\ $end
$var wire 1 c5 \ALU1|ALT_INV_temp\ [4] $end
$var wire 1 d5 \ALU1|ALT_INV_temp\ [3] $end
$var wire 1 e5 \ALU1|ALT_INV_temp\ [2] $end
$var wire 1 f5 \ALU1|ALT_INV_temp\ [1] $end
$var wire 1 g5 \ALU1|ALT_INV_temp\ [0] $end
$var wire 1 h5 \ALU1|ALT_INV_Result\ [4] $end
$var wire 1 i5 \ALU1|ALT_INV_Result\ [3] $end
$var wire 1 j5 \ALU1|ALT_INV_Result\ [2] $end
$var wire 1 k5 \ALU1|ALT_INV_Result\ [1] $end
$var wire 1 l5 \ALU1|ALT_INV_Result\ [0] $end
$var wire 1 m5 \decodificador1|ALT_INV_Address\ [9] $end
$var wire 1 n5 \decodificador1|ALT_INV_Address\ [8] $end
$var wire 1 o5 \decodificador1|ALT_INV_Address\ [7] $end
$var wire 1 p5 \decodificador1|ALT_INV_Address\ [6] $end
$var wire 1 q5 \decodificador1|ALT_INV_Address\ [5] $end
$var wire 1 r5 \decodificador1|ALT_INV_Address\ [4] $end
$var wire 1 s5 \decodificador1|ALT_INV_Address\ [3] $end
$var wire 1 t5 \decodificador1|ALT_INV_Address\ [2] $end
$var wire 1 u5 \decodificador1|ALT_INV_Address\ [1] $end
$var wire 1 v5 \decodificador1|ALT_INV_Address\ [0] $end
$var wire 1 w5 \controlador|ALT_INV_ocLoadEn~combout\ $end
$var wire 1 x5 \controlador|ALT_INV_ocNextPC~combout\ $end
$var wire 1 y5 \controlador|ALT_INV_ocLoadInstr~combout\ $end
$var wire 1 z5 \controlador|ALT_INV_ocEnableRAM~combout\ $end
$var wire 1 {5 \ALU1|ALT_INV_Mux9~2_combout\ $end
$var wire 1 |5 \ALU1|ALT_INV_Mux9~1_combout\ $end
$var wire 1 }5 \ALU1|ALT_INV_Mux9~0_combout\ $end
$var wire 1 ~5 \ALU1|ALT_INV_Mux13~3_combout\ $end
$var wire 1 !6 \ALU1|ALT_INV_Mux13~2_combout\ $end
$var wire 1 "6 \ALU1|ALT_INV_Mux13~1_combout\ $end
$var wire 1 #6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ $end
$var wire 1 $6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ $end
$var wire 1 %6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ [3] $end
$var wire 1 &6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ [2] $end
$var wire 1 '6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ [1] $end
$var wire 1 (6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ [0] $end
$var wire 1 )6 \controlador|ALT_INV_Mux1~0_combout\ $end
$var wire 1 *6 \controlador|ALT_INV_sState_next.exopor~0_combout\ $end
$var wire 1 +6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~2_combout\ $end
$var wire 1 ,6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~2_combout\ $end
$var wire 1 -6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ $end
$var wire 1 .6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\ $end
$var wire 1 /6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ $end
$var wire 1 06 \controlador|ALT_INV_WideOr4~combout\ $end
$var wire 1 16 \ALU1|ALT_INV_Mux7~0_combout\ $end
$var wire 1 26 \ALU1|ALT_INV_Mux6~0_combout\ $end
$var wire 1 36 \ALU1|ALT_INV_Mux5~0_combout\ $end
$var wire 1 46 \ALU1|ALT_INV_Mux4~0_combout\ $end
$var wire 1 56 \ALU1|ALT_INV_Mux1~0_combout\ $end
$var wire 1 66 \ALU1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 76 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ $end
$var wire 1 86 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\ $end
$var wire 1 96 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ $end
$var wire 1 :6 \controlador|ALT_INV_sState_next.load~q\ $end
$var wire 1 ;6 \controlador|ALT_INV_sState_next.decode~q\ $end
$var wire 1 <6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\ $end
$var wire 1 =6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 >6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [5] $end
$var wire 1 ?6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [4] $end
$var wire 1 @6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [3] $end
$var wire 1 A6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [2] $end
$var wire 1 B6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [1] $end
$var wire 1 C6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ [0] $end
$var wire 1 D6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ $end
$var wire 1 E6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ [4] $end
$var wire 1 F6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ [3] $end
$var wire 1 G6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ [2] $end
$var wire 1 H6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ [1] $end
$var wire 1 I6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ [0] $end
$var wire 1 J6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ $end
$var wire 1 K6 \decodificador1|PC1|ALT_INV_flag~q\ $end
$var wire 1 L6 \registros|ALT_INV_process_0~0_combout\ $end
$var wire 1 M6 \registros|ALT_INV_flag~q\ $end
$var wire 1 N6 \ALU1|ALT_INV_Mux13~0_combout\ $end
$var wire 1 O6 \ALU1|ALT_INV_Mux12~2_combout\ $end
$var wire 1 P6 \ALU1|ALT_INV_Mux12~1_combout\ $end
$var wire 1 Q6 \ALU1|ALT_INV_Mux12~0_combout\ $end
$var wire 1 R6 \ALU1|ALT_INV_Result~2_combout\ $end
$var wire 1 S6 \ALU1|ALT_INV_Mux3~3_combout\ $end
$var wire 1 T6 \ALU1|ALT_INV_Mux11~2_combout\ $end
$var wire 1 U6 \ALU1|ALT_INV_Mux11~1_combout\ $end
$var wire 1 V6 \ALU1|ALT_INV_Mux11~0_combout\ $end
$var wire 1 W6 \ALU1|ALT_INV_Result~1_combout\ $end
$var wire 1 X6 \ALU1|ALT_INV_Mux3~2_combout\ $end
$var wire 1 Y6 \ALU1|ALT_INV_Mux10~6_combout\ $end
$var wire 1 Z6 \ALU1|ALT_INV_Mux10~5_combout\ $end
$var wire 1 [6 \ALU1|ALT_INV_Mux10~4_combout\ $end
$var wire 1 \6 \ALU1|ALT_INV_Mux10~3_combout\ $end
$var wire 1 ]6 \ALU1|ALT_INV_Mux10~2_combout\ $end
$var wire 1 ^6 \ALU1|ALT_INV_Result~0_combout\ $end
$var wire 1 _6 \ALU1|ALT_INV_Mux10~1_combout\ $end
$var wire 1 `6 \ALU1|ALT_INV_Mux10~0_combout\ $end
$var wire 1 a6 \ALU1|ALT_INV_Mux14~0_combout\ $end
$var wire 1 b6 \controlador|ALT_INV_Selector7~1_combout\ $end
$var wire 1 c6 \controlador|ALT_INV_Selector7~0_combout\ $end
$var wire 1 d6 \controlador|ALT_INV_WideOr3~combout\ $end
$var wire 1 e6 \controlador|ALT_INV_WideOr1~0_combout\ $end
$var wire 1 f6 \controlador|ALT_INV_sState.load~q\ $end
$var wire 1 g6 \controlador|ALT_INV_sState.exjp~q\ $end
$var wire 1 h6 \controlador|ALT_INV_WideNor0~0_combout\ $end
$var wire 1 i6 \controlador|ALT_INV_sState.exsub~q\ $end
$var wire 1 j6 \controlador|ALT_INV_sState.exadd~q\ $end
$var wire 1 k6 \controlador|ALT_INV_sState.exli~q\ $end
$var wire 1 l6 \controlador|ALT_INV_sState.decode~q\ $end
$var wire 1 m6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ $end
$var wire 1 n6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [6] $end
$var wire 1 o6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [5] $end
$var wire 1 p6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [4] $end
$var wire 1 q6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [3] $end
$var wire 1 r6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [2] $end
$var wire 1 s6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [1] $end
$var wire 1 t6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ [0] $end
$var wire 1 u6 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ $end
$var wire 1 v6 \registros|ALT_INV_Mux5~10_combout\ $end
$var wire 1 w6 \registros|ALT_INV_Mux5~9_combout\ $end
$var wire 1 x6 \registros|ALT_INV_Mux5~8_combout\ $end
$var wire 1 y6 \registros|ALT_INV_Mux5~7_combout\ $end
$var wire 1 z6 \registros|ALT_INV_Mux5~6_combout\ $end
$var wire 1 {6 \registros|ALT_INV_Mux5~5_combout\ $end
$var wire 1 |6 \registros|ALT_INV_Mux5~4_combout\ $end
$var wire 1 }6 \registros|ALT_INV_Mux5~3_combout\ $end
$var wire 1 ~6 \registros|ALT_INV_Mux5~2_combout\ $end
$var wire 1 !7 \registros|ALT_INV_Mux5~1_combout\ $end
$var wire 1 "7 \registros|ALT_INV_Mux5~0_combout\ $end
$var wire 1 #7 \registros|ALT_INV_Mux6~10_combout\ $end
$var wire 1 $7 \registros|ALT_INV_Mux6~9_combout\ $end
$var wire 1 %7 \registros|ALT_INV_Mux6~8_combout\ $end
$var wire 1 &7 \registros|ALT_INV_Mux6~7_combout\ $end
$var wire 1 '7 \registros|ALT_INV_Mux6~6_combout\ $end
$var wire 1 (7 \registros|ALT_INV_Mux6~5_combout\ $end
$var wire 1 )7 \registros|ALT_INV_Mux6~4_combout\ $end
$var wire 1 *7 \registros|ALT_INV_Mux6~3_combout\ $end
$var wire 1 +7 \registros|ALT_INV_Mux6~2_combout\ $end
$var wire 1 ,7 \registros|ALT_INV_Mux6~1_combout\ $end
$var wire 1 -7 \registros|ALT_INV_Mux6~0_combout\ $end
$var wire 1 .7 \registros|ALT_INV_Mux7~10_combout\ $end
$var wire 1 /7 \registros|ALT_INV_Mux7~9_combout\ $end
$var wire 1 07 \registros|ALT_INV_Mux7~8_combout\ $end
$var wire 1 17 \registros|ALT_INV_Mux7~7_combout\ $end
$var wire 1 27 \registros|ALT_INV_Mux7~6_combout\ $end
$var wire 1 37 \registros|ALT_INV_Mux7~5_combout\ $end
$var wire 1 47 \registros|ALT_INV_Mux7~4_combout\ $end
$var wire 1 57 \registros|ALT_INV_Mux7~3_combout\ $end
$var wire 1 67 \registros|ALT_INV_Mux7~2_combout\ $end
$var wire 1 77 \registros|ALT_INV_Mux7~1_combout\ $end
$var wire 1 87 \registros|ALT_INV_Mux7~0_combout\ $end
$var wire 1 97 \registros|ALT_INV_Mux8~10_combout\ $end
$var wire 1 :7 \registros|ALT_INV_Mux8~9_combout\ $end
$var wire 1 ;7 \registros|ALT_INV_Mux8~8_combout\ $end
$var wire 1 <7 \registros|ALT_INV_Mux8~7_combout\ $end
$var wire 1 =7 \registros|ALT_INV_Mux8~6_combout\ $end
$var wire 1 >7 \registros|ALT_INV_Mux8~5_combout\ $end
$var wire 1 ?7 \registros|ALT_INV_Mux8~4_combout\ $end
$var wire 1 @7 \registros|ALT_INV_Mux8~3_combout\ $end
$var wire 1 A7 \registros|ALT_INV_Mux8~2_combout\ $end
$var wire 1 B7 \registros|ALT_INV_Mux8~1_combout\ $end
$var wire 1 C7 \registros|ALT_INV_Mux8~0_combout\ $end
$var wire 1 D7 \registros|ALT_INV_Mux9~11_combout\ $end
$var wire 1 E7 \registros|ALT_INV_Mux9~10_combout\ $end
$var wire 1 F7 \registros|ALT_INV_Mux9~9_combout\ $end
$var wire 1 G7 \registros|ALT_INV_Mux9~8_combout\ $end
$var wire 1 H7 \registros|ALT_INV_Mux9~7_combout\ $end
$var wire 1 I7 \registros|ALT_INV_Mux9~6_combout\ $end
$var wire 1 J7 \registros|ALT_INV_Mux9~5_combout\ $end
$var wire 1 K7 \registros|ALT_INV_Mux9~4_combout\ $end
$var wire 1 L7 \registros|ALT_INV_Mux9~3_combout\ $end
$var wire 1 M7 \registros|ALT_INV_Mux9~2_combout\ $end
$var wire 1 N7 \registros|ALT_INV_Mux9~1_combout\ $end
$var wire 1 O7 \registros|ALT_INV_Mux9~0_combout\ $end
$var wire 1 P7 \registros|ALT_INV_Mux0~10_combout\ $end
$var wire 1 Q7 \registros|ALT_INV_Mux0~9_combout\ $end
$var wire 1 R7 \registros|ALT_INV_Mux0~8_combout\ $end
$var wire 1 S7 \registros|ALT_INV_registerFile[15][4]~q\ $end
$var wire 1 T7 \registros|ALT_INV_registerFile[14][4]~q\ $end
$var wire 1 U7 \registros|ALT_INV_registerFile[13][4]~q\ $end
$var wire 1 V7 \registros|ALT_INV_registerFile[12][4]~q\ $end
$var wire 1 W7 \registros|ALT_INV_Mux0~7_combout\ $end
$var wire 1 X7 \registros|ALT_INV_registerFile[11][4]~q\ $end
$var wire 1 Y7 \registros|ALT_INV_registerFile[10][4]~q\ $end
$var wire 1 Z7 \registros|ALT_INV_registerFile[9][4]~q\ $end
$var wire 1 [7 \registros|ALT_INV_registerFile[8][4]~q\ $end
$var wire 1 \7 \registros|ALT_INV_Mux0~6_combout\ $end
$var wire 1 ]7 \registros|ALT_INV_registerFile[7][4]~q\ $end
$var wire 1 ^7 \registros|ALT_INV_registerFile[6][4]~q\ $end
$var wire 1 _7 \registros|ALT_INV_registerFile[5][4]~q\ $end
$var wire 1 `7 \registros|ALT_INV_registerFile[4][4]~q\ $end
$var wire 1 a7 \registros|ALT_INV_Mux0~5_combout\ $end
$var wire 1 b7 \registros|ALT_INV_registerFile[3][4]~q\ $end
$var wire 1 c7 \registros|ALT_INV_registerFile[2][4]~q\ $end
$var wire 1 d7 \registros|ALT_INV_registerFile[1][4]~q\ $end
$var wire 1 e7 \registros|ALT_INV_registerFile[0][4]~q\ $end
$var wire 1 f7 \registros|ALT_INV_Mux0~4_combout\ $end
$var wire 1 g7 \registros|ALT_INV_Mux0~3_combout\ $end
$var wire 1 h7 \registros|ALT_INV_registerFile[31][4]~q\ $end
$var wire 1 i7 \registros|ALT_INV_registerFile[27][4]~q\ $end
$var wire 1 j7 \registros|ALT_INV_registerFile[23][4]~q\ $end
$var wire 1 k7 \registros|ALT_INV_registerFile[19][4]~q\ $end
$var wire 1 l7 \registros|ALT_INV_Mux0~2_combout\ $end
$var wire 1 m7 \registros|ALT_INV_registerFile[30][4]~q\ $end
$var wire 1 n7 \registros|ALT_INV_registerFile[26][4]~q\ $end
$var wire 1 o7 \registros|ALT_INV_registerFile[22][4]~q\ $end
$var wire 1 p7 \registros|ALT_INV_registerFile[18][4]~q\ $end
$var wire 1 q7 \registros|ALT_INV_Mux0~1_combout\ $end
$var wire 1 r7 \registros|ALT_INV_registerFile[29][4]~q\ $end
$var wire 1 s7 \registros|ALT_INV_registerFile[25][4]~q\ $end
$var wire 1 t7 \registros|ALT_INV_registerFile[21][4]~q\ $end
$var wire 1 u7 \registros|ALT_INV_registerFile[17][4]~q\ $end
$var wire 1 v7 \registros|ALT_INV_Mux0~0_combout\ $end
$var wire 1 w7 \registros|ALT_INV_registerFile[28][4]~q\ $end
$var wire 1 x7 \registros|ALT_INV_registerFile[24][4]~q\ $end
$var wire 1 y7 \registros|ALT_INV_registerFile[20][4]~q\ $end
$var wire 1 z7 \registros|ALT_INV_registerFile[16][4]~q\ $end
$var wire 1 {7 \registros|ALT_INV_Mux1~10_combout\ $end
$var wire 1 |7 \registros|ALT_INV_Mux1~9_combout\ $end
$var wire 1 }7 \registros|ALT_INV_Mux1~8_combout\ $end
$var wire 1 ~7 \registros|ALT_INV_registerFile[15][3]~q\ $end
$var wire 1 !8 \registros|ALT_INV_registerFile[14][3]~q\ $end
$var wire 1 "8 \registros|ALT_INV_registerFile[13][3]~q\ $end
$var wire 1 #8 \registros|ALT_INV_registerFile[12][3]~q\ $end
$var wire 1 $8 \registros|ALT_INV_Mux1~7_combout\ $end
$var wire 1 %8 \registros|ALT_INV_registerFile[11][3]~q\ $end
$var wire 1 &8 \registros|ALT_INV_registerFile[10][3]~q\ $end
$var wire 1 '8 \registros|ALT_INV_registerFile[9][3]~q\ $end
$var wire 1 (8 \registros|ALT_INV_registerFile[8][3]~q\ $end
$var wire 1 )8 \registros|ALT_INV_Mux1~6_combout\ $end
$var wire 1 *8 \registros|ALT_INV_registerFile[7][3]~q\ $end
$var wire 1 +8 \registros|ALT_INV_registerFile[6][3]~q\ $end
$var wire 1 ,8 \registros|ALT_INV_registerFile[5][3]~q\ $end
$var wire 1 -8 \registros|ALT_INV_registerFile[4][3]~q\ $end
$var wire 1 .8 \registros|ALT_INV_Mux1~5_combout\ $end
$var wire 1 /8 \registros|ALT_INV_registerFile[3][3]~q\ $end
$var wire 1 08 \registros|ALT_INV_registerFile[2][3]~q\ $end
$var wire 1 18 \registros|ALT_INV_registerFile[1][3]~q\ $end
$var wire 1 28 \registros|ALT_INV_registerFile[0][3]~q\ $end
$var wire 1 38 \registros|ALT_INV_Mux1~4_combout\ $end
$var wire 1 48 \registros|ALT_INV_Mux1~3_combout\ $end
$var wire 1 58 \registros|ALT_INV_registerFile[31][3]~q\ $end
$var wire 1 68 \registros|ALT_INV_registerFile[27][3]~q\ $end
$var wire 1 78 \registros|ALT_INV_registerFile[23][3]~q\ $end
$var wire 1 88 \registros|ALT_INV_registerFile[19][3]~q\ $end
$var wire 1 98 \registros|ALT_INV_Mux1~2_combout\ $end
$var wire 1 :8 \registros|ALT_INV_registerFile[30][3]~q\ $end
$var wire 1 ;8 \registros|ALT_INV_registerFile[26][3]~q\ $end
$var wire 1 <8 \registros|ALT_INV_registerFile[22][3]~q\ $end
$var wire 1 =8 \registros|ALT_INV_registerFile[18][3]~q\ $end
$var wire 1 >8 \registros|ALT_INV_Mux1~1_combout\ $end
$var wire 1 ?8 \registros|ALT_INV_registerFile[29][3]~q\ $end
$var wire 1 @8 \registros|ALT_INV_registerFile[25][3]~q\ $end
$var wire 1 A8 \registros|ALT_INV_registerFile[21][3]~q\ $end
$var wire 1 B8 \registros|ALT_INV_registerFile[17][3]~q\ $end
$var wire 1 C8 \registros|ALT_INV_Mux1~0_combout\ $end
$var wire 1 D8 \registros|ALT_INV_registerFile[28][3]~q\ $end
$var wire 1 E8 \registros|ALT_INV_registerFile[24][3]~q\ $end
$var wire 1 F8 \registros|ALT_INV_registerFile[20][3]~q\ $end
$var wire 1 G8 \registros|ALT_INV_registerFile[16][3]~q\ $end
$var wire 1 H8 \registros|ALT_INV_Mux2~10_combout\ $end
$var wire 1 I8 \registros|ALT_INV_Mux2~9_combout\ $end
$var wire 1 J8 \registros|ALT_INV_Mux2~8_combout\ $end
$var wire 1 K8 \registros|ALT_INV_registerFile[15][2]~q\ $end
$var wire 1 L8 \registros|ALT_INV_registerFile[14][2]~q\ $end
$var wire 1 M8 \registros|ALT_INV_registerFile[13][2]~q\ $end
$var wire 1 N8 \registros|ALT_INV_registerFile[12][2]~q\ $end
$var wire 1 O8 \registros|ALT_INV_Mux2~7_combout\ $end
$var wire 1 P8 \registros|ALT_INV_registerFile[11][2]~q\ $end
$var wire 1 Q8 \registros|ALT_INV_registerFile[10][2]~q\ $end
$var wire 1 R8 \registros|ALT_INV_registerFile[9][2]~q\ $end
$var wire 1 S8 \registros|ALT_INV_registerFile[8][2]~q\ $end
$var wire 1 T8 \registros|ALT_INV_Mux2~6_combout\ $end
$var wire 1 U8 \registros|ALT_INV_registerFile[7][2]~q\ $end
$var wire 1 V8 \registros|ALT_INV_registerFile[6][2]~q\ $end
$var wire 1 W8 \registros|ALT_INV_registerFile[5][2]~q\ $end
$var wire 1 X8 \registros|ALT_INV_registerFile[4][2]~q\ $end
$var wire 1 Y8 \registros|ALT_INV_Mux2~5_combout\ $end
$var wire 1 Z8 \registros|ALT_INV_registerFile[3][2]~q\ $end
$var wire 1 [8 \registros|ALT_INV_registerFile[2][2]~q\ $end
$var wire 1 \8 \registros|ALT_INV_registerFile[1][2]~q\ $end
$var wire 1 ]8 \registros|ALT_INV_registerFile[0][2]~q\ $end
$var wire 1 ^8 \registros|ALT_INV_Mux2~4_combout\ $end
$var wire 1 _8 \registros|ALT_INV_Mux2~3_combout\ $end
$var wire 1 `8 \registros|ALT_INV_registerFile[31][2]~q\ $end
$var wire 1 a8 \registros|ALT_INV_registerFile[27][2]~q\ $end
$var wire 1 b8 \registros|ALT_INV_registerFile[23][2]~q\ $end
$var wire 1 c8 \registros|ALT_INV_registerFile[19][2]~q\ $end
$var wire 1 d8 \registros|ALT_INV_Mux2~2_combout\ $end
$var wire 1 e8 \registros|ALT_INV_registerFile[30][2]~q\ $end
$var wire 1 f8 \registros|ALT_INV_registerFile[26][2]~q\ $end
$var wire 1 g8 \registros|ALT_INV_registerFile[22][2]~q\ $end
$var wire 1 h8 \registros|ALT_INV_registerFile[18][2]~q\ $end
$var wire 1 i8 \registros|ALT_INV_Mux2~1_combout\ $end
$var wire 1 j8 \registros|ALT_INV_registerFile[29][2]~q\ $end
$var wire 1 k8 \registros|ALT_INV_registerFile[25][2]~q\ $end
$var wire 1 l8 \registros|ALT_INV_registerFile[21][2]~q\ $end
$var wire 1 m8 \registros|ALT_INV_registerFile[17][2]~q\ $end
$var wire 1 n8 \registros|ALT_INV_Mux2~0_combout\ $end
$var wire 1 o8 \registros|ALT_INV_registerFile[28][2]~q\ $end
$var wire 1 p8 \registros|ALT_INV_registerFile[24][2]~q\ $end
$var wire 1 q8 \registros|ALT_INV_registerFile[20][2]~q\ $end
$var wire 1 r8 \registros|ALT_INV_registerFile[16][2]~q\ $end
$var wire 1 s8 \registros|ALT_INV_Mux3~10_combout\ $end
$var wire 1 t8 \registros|ALT_INV_Mux3~9_combout\ $end
$var wire 1 u8 \registros|ALT_INV_Mux3~8_combout\ $end
$var wire 1 v8 \registros|ALT_INV_registerFile[15][1]~q\ $end
$var wire 1 w8 \registros|ALT_INV_registerFile[14][1]~q\ $end
$var wire 1 x8 \registros|ALT_INV_registerFile[13][1]~q\ $end
$var wire 1 y8 \registros|ALT_INV_registerFile[12][1]~q\ $end
$var wire 1 z8 \registros|ALT_INV_Mux3~7_combout\ $end
$var wire 1 {8 \registros|ALT_INV_registerFile[11][1]~q\ $end
$var wire 1 |8 \registros|ALT_INV_registerFile[10][1]~q\ $end
$var wire 1 }8 \registros|ALT_INV_registerFile[9][1]~q\ $end
$var wire 1 ~8 \registros|ALT_INV_registerFile[8][1]~q\ $end
$var wire 1 !9 \registros|ALT_INV_Mux3~6_combout\ $end
$var wire 1 "9 \registros|ALT_INV_registerFile[7][1]~q\ $end
$var wire 1 #9 \registros|ALT_INV_registerFile[6][1]~q\ $end
$var wire 1 $9 \registros|ALT_INV_registerFile[5][1]~q\ $end
$var wire 1 %9 \registros|ALT_INV_registerFile[4][1]~q\ $end
$var wire 1 &9 \registros|ALT_INV_Mux3~5_combout\ $end
$var wire 1 '9 \registros|ALT_INV_registerFile[3][1]~q\ $end
$var wire 1 (9 \registros|ALT_INV_registerFile[2][1]~q\ $end
$var wire 1 )9 \registros|ALT_INV_registerFile[1][1]~q\ $end
$var wire 1 *9 \registros|ALT_INV_registerFile[0][1]~q\ $end
$var wire 1 +9 \registros|ALT_INV_Mux3~4_combout\ $end
$var wire 1 ,9 \registros|ALT_INV_Mux3~3_combout\ $end
$var wire 1 -9 \registros|ALT_INV_registerFile[31][1]~q\ $end
$var wire 1 .9 \registros|ALT_INV_registerFile[27][1]~q\ $end
$var wire 1 /9 \registros|ALT_INV_registerFile[23][1]~q\ $end
$var wire 1 09 \registros|ALT_INV_registerFile[19][1]~q\ $end
$var wire 1 19 \registros|ALT_INV_Mux3~2_combout\ $end
$var wire 1 29 \registros|ALT_INV_registerFile[30][1]~q\ $end
$var wire 1 39 \registros|ALT_INV_registerFile[26][1]~q\ $end
$var wire 1 49 \registros|ALT_INV_registerFile[22][1]~q\ $end
$var wire 1 59 \registros|ALT_INV_registerFile[18][1]~q\ $end
$var wire 1 69 \registros|ALT_INV_Mux3~1_combout\ $end
$var wire 1 79 \registros|ALT_INV_registerFile[29][1]~q\ $end
$var wire 1 89 \registros|ALT_INV_registerFile[25][1]~q\ $end
$var wire 1 99 \registros|ALT_INV_registerFile[21][1]~q\ $end
$var wire 1 :9 \registros|ALT_INV_registerFile[17][1]~q\ $end
$var wire 1 ;9 \registros|ALT_INV_Mux3~0_combout\ $end
$var wire 1 <9 \registros|ALT_INV_registerFile[28][1]~q\ $end
$var wire 1 =9 \registros|ALT_INV_registerFile[24][1]~q\ $end
$var wire 1 >9 \registros|ALT_INV_registerFile[20][1]~q\ $end
$var wire 1 ?9 \registros|ALT_INV_registerFile[16][1]~q\ $end
$var wire 1 @9 \registros|ALT_INV_Mux4~10_combout\ $end
$var wire 1 A9 \registros|ALT_INV_Mux4~9_combout\ $end
$var wire 1 B9 \registros|ALT_INV_Mux4~8_combout\ $end
$var wire 1 C9 \registros|ALT_INV_registerFile[15][0]~q\ $end
$var wire 1 D9 \registros|ALT_INV_registerFile[14][0]~q\ $end
$var wire 1 E9 \registros|ALT_INV_registerFile[13][0]~q\ $end
$var wire 1 F9 \registros|ALT_INV_registerFile[12][0]~q\ $end
$var wire 1 G9 \registros|ALT_INV_Mux4~7_combout\ $end
$var wire 1 H9 \registros|ALT_INV_registerFile[11][0]~q\ $end
$var wire 1 I9 \registros|ALT_INV_registerFile[10][0]~q\ $end
$var wire 1 J9 \registros|ALT_INV_registerFile[9][0]~q\ $end
$var wire 1 K9 \registros|ALT_INV_registerFile[8][0]~q\ $end
$var wire 1 L9 \registros|ALT_INV_Mux4~6_combout\ $end
$var wire 1 M9 \registros|ALT_INV_registerFile[7][0]~q\ $end
$var wire 1 N9 \registros|ALT_INV_registerFile[6][0]~q\ $end
$var wire 1 O9 \registros|ALT_INV_registerFile[5][0]~q\ $end
$var wire 1 P9 \registros|ALT_INV_registerFile[4][0]~q\ $end
$var wire 1 Q9 \registros|ALT_INV_Mux4~5_combout\ $end
$var wire 1 R9 \registros|ALT_INV_registerFile[3][0]~q\ $end
$var wire 1 S9 \registros|ALT_INV_registerFile[2][0]~q\ $end
$var wire 1 T9 \registros|ALT_INV_registerFile[1][0]~q\ $end
$var wire 1 U9 \registros|ALT_INV_registerFile[0][0]~q\ $end
$var wire 1 V9 \registros|ALT_INV_Mux4~4_combout\ $end
$var wire 1 W9 \registros|ALT_INV_Mux4~3_combout\ $end
$var wire 1 X9 \registros|ALT_INV_registerFile[31][0]~q\ $end
$var wire 1 Y9 \registros|ALT_INV_registerFile[27][0]~q\ $end
$var wire 1 Z9 \registros|ALT_INV_registerFile[23][0]~q\ $end
$var wire 1 [9 \registros|ALT_INV_registerFile[19][0]~q\ $end
$var wire 1 \9 \registros|ALT_INV_Mux4~2_combout\ $end
$var wire 1 ]9 \registros|ALT_INV_registerFile[30][0]~q\ $end
$var wire 1 ^9 \registros|ALT_INV_registerFile[26][0]~q\ $end
$var wire 1 _9 \registros|ALT_INV_registerFile[22][0]~q\ $end
$var wire 1 `9 \registros|ALT_INV_registerFile[18][0]~q\ $end
$var wire 1 a9 \registros|ALT_INV_Mux4~1_combout\ $end
$var wire 1 b9 \registros|ALT_INV_registerFile[29][0]~q\ $end
$var wire 1 c9 \registros|ALT_INV_registerFile[25][0]~q\ $end
$var wire 1 d9 \registros|ALT_INV_registerFile[21][0]~q\ $end
$var wire 1 e9 \registros|ALT_INV_registerFile[17][0]~q\ $end
$var wire 1 f9 \registros|ALT_INV_Mux4~0_combout\ $end
$var wire 1 g9 \registros|ALT_INV_registerFile[28][0]~q\ $end
$var wire 1 h9 \registros|ALT_INV_registerFile[24][0]~q\ $end
$var wire 1 i9 \registros|ALT_INV_registerFile[20][0]~q\ $end
$var wire 1 j9 \registros|ALT_INV_registerFile[16][0]~q\ $end
$var wire 1 k9 \ALU1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 l9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ $end
$var wire 1 m9 \ALU1|ALT_INV_Mux9~3_combout\ $end
$var wire 1 n9 \ALU1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 o9 \ALU1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 p9 \ALU1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 q9 \ALU1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 r9 \ALU1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 s9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [9] $end
$var wire 1 t9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [8] $end
$var wire 1 u9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [7] $end
$var wire 1 v9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [6] $end
$var wire 1 w9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [5] $end
$var wire 1 x9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [4] $end
$var wire 1 y9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [3] $end
$var wire 1 z9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [2] $end
$var wire 1 {9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [1] $end
$var wire 1 |9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ [0] $end
$var wire 1 }9 \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\ [0] $end
$var wire 1 ~9 \decodificador1|PC1|ALT_INV_salida\ [9] $end
$var wire 1 !: \decodificador1|PC1|ALT_INV_salida\ [8] $end
$var wire 1 ": \decodificador1|PC1|ALT_INV_salida\ [7] $end
$var wire 1 #: \decodificador1|PC1|ALT_INV_salida\ [6] $end
$var wire 1 $: \decodificador1|PC1|ALT_INV_salida\ [5] $end
$var wire 1 %: \decodificador1|PC1|ALT_INV_salida\ [4] $end
$var wire 1 &: \decodificador1|PC1|ALT_INV_salida\ [3] $end
$var wire 1 ': \decodificador1|PC1|ALT_INV_salida\ [2] $end
$var wire 1 (: \decodificador1|PC1|ALT_INV_salida\ [1] $end
$var wire 1 ): \decodificador1|PC1|ALT_INV_salida\ [0] $end
$var wire 1 *: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [31] $end
$var wire 1 +: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [30] $end
$var wire 1 ,: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [29] $end
$var wire 1 -: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [28] $end
$var wire 1 .: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [27] $end
$var wire 1 /: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [26] $end
$var wire 1 0: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [25] $end
$var wire 1 1: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [24] $end
$var wire 1 2: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [23] $end
$var wire 1 3: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [22] $end
$var wire 1 4: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [21] $end
$var wire 1 5: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [20] $end
$var wire 1 6: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [19] $end
$var wire 1 7: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [18] $end
$var wire 1 8: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [17] $end
$var wire 1 9: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [16] $end
$var wire 1 :: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [15] $end
$var wire 1 ;: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [14] $end
$var wire 1 <: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [13] $end
$var wire 1 =: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [12] $end
$var wire 1 >: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [11] $end
$var wire 1 ?: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [10] $end
$var wire 1 @: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [9] $end
$var wire 1 A: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [8] $end
$var wire 1 B: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [7] $end
$var wire 1 C: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [6] $end
$var wire 1 D: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [5] $end
$var wire 1 E: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [4] $end
$var wire 1 F: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [3] $end
$var wire 1 G: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [2] $end
$var wire 1 H: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [1] $end
$var wire 1 I: \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ [0] $end
$var wire 1 J: \ALU1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 K: \ALU1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 L: \ALU1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 M: \ALU1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 N: \ALU1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xv*
xw*
xx*
xy*
xz*
x{*
x|*
x}*
x~*
x!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
x0+
x1+
x2+
x3+
x4+
x5+
x6+
x7+
x8+
x9+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
xl%
xm%
xn%
xo%
xp%
xq%
xr%
xs%
xt%
xu%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
x&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
x>&
x?&
x@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
xV&
xW&
xX&
xY&
xZ&
x[&
x\&
x]&
x^&
x_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
xn&
xo&
xp&
xq&
xr&
xs&
xt&
xu&
xv&
xw&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
xj$
xk$
xl$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
x$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
x<%
x=%
x>%
x?%
x@%
xA%
xB%
xC%
xD%
xE%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
xT%
xU%
xV%
xW%
xX%
xY%
xZ%
x[%
x\%
x]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
x('
x)'
x*'
x+'
x,'
x-'
x.'
x/'
x0'
x1'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
x@'
xA'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
xX'
xY'
xZ'
x['
x\'
x]'
x^'
x_'
x`'
xa'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
xp'
xq'
xr'
xs'
xt'
xu'
xv'
xw'
xx'
xy'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
x*(
x+(
x,(
x-(
x.(
x/(
x0(
x1(
x2(
x3(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
x,)
x-)
x.)
x/)
x0)
x1)
x2)
x3)
x4)
x5)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
xD)
xE)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
x\)
x])
x^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
xZ(
x[(
x\(
x](
x^(
x_(
x`(
xa(
xb(
xc(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
xr(
xs(
xt(
xu(
xv(
xw(
xx(
xy(
xz(
x{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
xB(
xC(
xD(
xE(
xF(
xG(
xH(
xI(
xJ(
xK(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
x^*
x_*
x`*
xa*
xb*
xc*
xd*
xe*
xf*
xg*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
xF*
xG*
xH*
xI*
xJ*
xK*
xL*
xM*
xN*
xO*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
x.*
x/*
x0*
x1*
x2*
x3*
x4*
x5*
x6*
x7*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
xt)
xu)
xv)
xw)
xx)
xy)
xz)
x{)
x|)
x})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
x:$
x;$
x<$
x=$
x>$
x?$
x@$
xA$
xB$
xC$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
x"$
x#$
x$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
xh#
xi#
xj#
xk#
xl#
xm#
xn#
xo#
xp#
xq#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
xX#
xY#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
x8#
x9#
x:#
x;#
x<#
x=#
x>#
x?#
x@#
xA#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0b
0c
0d
0e
0f
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
xM!
xN!
xO!
xP!
xQ!
0!
x6
xa
xg
x*!
x+!
0<!
1=!
0R!
0S!
0T!
1U!
xV!
1W!
1X!
1Y!
1Z!
1[!
1\!
0]!
0^!
0_!
z`!
0a!
0b!
xc!
0d!
1e!
xf!
xg!
xh!
xi!
09"
0F+
0G+
xH+
1I+
1J+
0K+
0L+
0M+
0N+
zO+
0P+
xQ+
0R+
0S+
xT+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
1`+
0a+
0b+
0c+
zd+
0e+
0f+
1g+
1h+
1i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
1u+
0v+
0w+
0x+
1y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
1*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
xU,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
1],
0^,
1_,
1`,
1a,
1b,
0c,
0d,
0e,
0f,
0g,
xh,
0i,
1j,
0k,
0l,
0m,
0n,
0o,
0p,
1q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
1&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
17-
18-
x9-
1:-
0;-
0<-
1=-
x>-
0?-
0@-
xA-
0B-
0C-
0D-
0E-
0F-
1G-
0H-
0I-
0J-
0K-
0L-
1M-
1N-
1O-
1P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
1\-
0]-
0^-
1_-
0`-
0a-
0b-
0c-
0d-
0e-
1f-
0g-
0h-
zi-
0j-
0k-
0l-
1m-
0n-
0o-
0p-
0q-
0r-
xs-
xt-
xu-
0v-
xw-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
xN.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
1p.
0q.
0r.
0s.
1t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
1W/
0X/
1Y/
0Z/
1[/
0\/
1]/
1^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
1;0
0<0
1=0
0>0
1?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
1{0
0|0
1}0
0~0
1!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
1]1
0^1
1_1
0`1
1a1
0b1
0c1
0d1
ze1
1Q4
1R4
1W4
1\4
0]4
1f4
1l4
1m4
0n4
1o4
1p4
1q4
1u4
1v4
1w4
1x4
1y4
1z4
1"5
0/5
1:5
1;5
1<5
1=5
0>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1[5
1\5
1^5
x_5
x`5
xa5
xb5
xw5
xx5
xy5
xz5
1{5
0|5
1}5
0~5
1!6
0"6
1#6
0$6
1)6
1*6
0+6
1,6
1-6
1.6
0/6
006
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1D6
1J6
1K6
xL6
1M6
1N6
1O6
1P6
0Q6
1R6
0S6
1T6
1U6
0V6
1W6
0X6
1Y6
0Z6
0[6
1\6
0]6
1^6
0_6
1`6
1a6
1b6
0c6
0d6
1e6
1f6
1g6
0h6
1i6
1j6
1k6
1l6
1m6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
1t7
1u7
1v7
1w7
1x7
1y7
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
1+8
1,8
1-8
1.8
1/8
108
118
128
138
148
158
168
178
188
198
1:8
1;8
1<8
1=8
1>8
1?8
1@8
1A8
1B8
1C8
1D8
1E8
1F8
1G8
1H8
1I8
1J8
1K8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1T8
1U8
1V8
1W8
1X8
1Y8
1Z8
1[8
1\8
1]8
1^8
1_8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1k8
1l8
1m8
1n8
1o8
1p8
1q8
1r8
1s8
1t8
1u8
1v8
1w8
1x8
1y8
1z8
1{8
1|8
1}8
1~8
1!9
1"9
1#9
1$9
1%9
1&9
1'9
1(9
1)9
1*9
1+9
1,9
1-9
1.9
1/9
109
119
129
139
149
159
169
179
189
199
1:9
1;9
1<9
1=9
1>9
1?9
1@9
1A9
1B9
1C9
1D9
1E9
1F9
1G9
1H9
1I9
1J9
1K9
1L9
1M9
1N9
1O9
1P9
1Q9
1R9
1S9
1T9
1U9
1V9
1W9
1X9
1Y9
1Z9
1[9
1\9
1]9
1^9
1_9
1`9
1a9
1b9
1c9
1d9
1e9
1f9
1g9
1h9
1i9
1j9
1k9
1l9
1m9
1n9
1o9
1p9
1q9
1r9
1J:
1K:
1L:
1M:
1N:
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
0~!
0!"
0""
0#"
0$"
x%"
x&"
x'"
x("
x)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
0L#
0M#
0N#
0O#
0d#
0e#
0f#
0g#
0|#
0}#
0~#
0!$
06$
07$
08$
09$
0N$
0O$
0P$
0Q$
0f$
0g$
0h$
0i$
0~$
0!%
0"%
0#%
08%
09%
0:%
0;%
0P%
0Q%
0R%
0S%
0h%
0i%
0j%
0k%
0"&
0#&
0$&
0%&
0:&
0;&
0<&
0=&
0R&
0S&
0T&
0U&
0j&
0k&
0l&
0m&
0$'
0%'
0&'
0''
0<'
0='
0>'
0?'
0T'
0U'
0V'
0W'
0l'
0m'
0n'
0o'
0&(
0'(
0((
0)(
0>(
0?(
0@(
0A(
0V(
0W(
0X(
0Y(
0n(
0o(
0p(
0q(
0()
0))
0*)
0+)
0@)
0A)
0B)
0C)
0X)
0Y)
0Z)
0[)
0p)
0q)
0r)
0s)
0**
0+*
0,*
0-*
0B*
0C*
0D*
0E*
0Z*
0[*
0\*
0]*
0r*
0s*
0t*
0u*
0,+
0-+
0.+
0/+
0D+
0E+
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
x.2
x/2
x02
x12
x22
x32
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
xF3
xG3
xH3
xI3
xJ3
xK3
xL3
xM3
xN3
xO3
0P3
0Q3
0R3
0S3
xT3
xU3
xV3
xW3
xX3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
xi3
xj3
xk3
xl3
xm3
xn3
xo3
xp3
xq3
xr3
xs3
xt3
xu3
xv3
xw3
xx3
xy3
xz3
x{3
x|3
x}3
x~3
x!4
x"4
x#4
x$4
x%4
0&4
x'4
x(4
x)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
1S4
1T4
1U4
1V4
1X4
1Y4
1Z4
1[4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1g4
1h4
1i4
1j4
1k4
1r4
1s4
1t4
1{4
1|4
1}4
1~4
1!5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
105
115
125
135
145
155
165
175
185
195
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1]5
xc5
xd5
xe5
xf5
xg5
xh5
xi5
xj5
xk5
xl5
xm5
xn5
xo5
xp5
xq5
xr5
xs5
xt5
xu5
xv5
1%6
1&6
1'6
1(6
1>6
1?6
1@6
1A6
1B6
1C6
1E6
1F6
1G6
1H6
1I6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1s9
1t9
1u9
1v9
1w9
1x9
1y9
1z9
1{9
1|9
1}9
1~9
1!:
1":
1#:
1$:
1%:
1&:
1':
1(:
1):
1*:
1+:
1,:
1-:
1.:
1/:
10:
11:
12:
13:
14:
15:
16:
17:
18:
19:
1::
1;:
1<:
1=:
1>:
x?:
x@:
xA:
xB:
xC:
xD:
1E:
1F:
1G:
1H:
1I:
$end
#2500
1!
1a!
1K+
#2501
x,+
xD+
x"&
x:&
xR&
xj&
x$'
xf$
x~$
x8%
xP%
xh%
x<'
xT'
xl'
x&(
x>(
x@)
xX)
xp)
xn(
x()
xV(
xr*
xZ*
xB*
x**
xN$
x6$
x|#
xd#
xL#
x|1
x{1
xz1
xy1
xx1
xw1
xv1
xu1
xt1
xs1
xr1
xq1
xp1
xo1
xn1
xm1
xl1
xk1
xj1
xi1
xh1
xg1
xf1
x}1
x~1
x!2
x"2
x#2
x$2
x%2
x&2
x'2
xI:
xH:
xG:
xF:
xE:
x*:
x+:
x,:
x-:
x.:
x/:
x0:
x1:
x2:
x3:
x4:
x5:
x6:
x7:
x8:
x9:
x::
x;:
x<:
x=:
x>:
x?.
xx-
xz-
x|-
x~-
x#.
x%.
x'.
x).
x,.
x..
x0.
x2.
x5.
x7.
x9.
x;.
x@.
xB.
xD.
xF.
xP.
xR.
xT.
xW.
xY.
x[.
x].
x`.
xb.
xd.
xf.
x[/
x?0
x!1
xu.
xy.
xV/
xW/
xa1
x:-
xt.
xw.
xz.
x]/
x^/
x]1
xl-
x*-
xx.
xc1
x^1
xs.
x}5
x!6
xk9
x56
x*6
x)6
x"6
xZ6
x[6
xa6
x66
x|5
xc6
x~5
x_6
x`6
xm9
x{5
xQ6
xV6
x]6
xO7
x$"
xs"
x5#
x#"
xr"
x4#
x""
xq"
x3#
x!"
xp"
x2#
x~!
xo"
x1#
xn"
x0#
xm"
x/#
xl"
x.#
xk"
x-#
xN"
xT"
xt"
xO"
xU"
xu"
xP"
xV"
xv"
xQ"
xW"
xw"
xR"
xX"
xx"
xS"
xY"
xy"
x4"
xZ"
xz"
x5"
x["
x{"
x6"
x\"
x|"
x7"
x]"
x}"
x8"
x^"
x~"
x*"
x_"
x!#
x+"
x`"
x"#
x,"
xa"
x##
x-"
xb"
x$#
x."
xc"
x%#
x/"
xd"
x&#
x0"
xe"
x'#
x1"
xf"
x(#
x2"
xg"
x)#
x3"
xh"
x*#
xi"
x+#
xj"
x,#
x\/
x@0
x"1
x_/
xA0
x#1
xd1
xb1
xf
xe
xd
xc
xb
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
x;!
x:!
x9!
x8!
x7!
x6!
xL!
xK!
xJ!
xI!
xH!
xB!
xA!
x@!
x?!
x>!
xG!
xF!
xE!
xD!
xC!
xN6
xO6
xT6
xY6
xP6
xU6
x\6
x9"
xR!
#5000
0!
0a!
0K+
#7500
1!
1a!
1K+
#10000
0!
0a!
0K+
#12500
1!
1a!
1K+
#15000
0!
0a!
0K+
#17500
1!
1a!
1K+
#20000
0!
0a!
0K+
#22500
1!
1a!
1K+
#25000
0!
0a!
0K+
#27500
1!
1a!
1K+
#30000
0!
1S!
0a!
1b!
1(-
0K+
0Q4
1+-
x?-
#32500
1!
1a!
1K+
x@-
1n-
xv-
xM6
0:6
xK6
#35000
0!
0a!
0K+
#37500
1!
1a!
1K+
1o-
0f6
08-
1<-
0m-
1p-
0e6
106
09-
0=-
0u-
1w5
1d6
1b5
0>-
1s-
0t-
0w-
1L6
1y5
0z5
1x5
0i!
0?-
0A-
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0x-
0z-
0|-
0~-
0#.
0%.
0'.
0).
0,.
0..
00.
02.
05.
07.
09.
0;.
0@.
0B.
0D.
0F.
0N.
0P.
0R.
0T.
0W.
0Y.
0[.
0].
0`.
0b.
0d.
0f.
0*!
1v5
1u5
1t5
1s5
1r5
1q5
1p5
1o5
1n5
1m5
09+
08+
07+
06+
05+
04+
03+
02+
01+
00+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
0F*
07*
06*
05*
04*
03*
02*
01*
00*
0/*
0.*
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
0f!
1c!
1g!
0h!
0+!
1a
16
0g
0s!
0}!
0r!
0|!
0q!
0{!
0p!
0z!
0o!
0y!
0n!
0x!
0m!
0w!
0l!
0v!
0k!
0u!
0j!
0t!
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
05
04
03
02
01
00
0/
0.
0-
0,
#40000
0!
0a!
0K+
#42500
1!
1a!
1K+
0@-
0n-
1q-
0v-
1M6
0;6
1:6
1K6
#42501
0,+
0D+
0"&
0:&
0R&
0j&
0$'
0f$
0~$
08%
0P%
0h%
1<'
0T'
0l'
0&(
0>(
0@)
1X)
1p)
0n(
0()
0V(
0r*
0Z*
0B*
0**
0N$
06$
1|#
0d#
1L#
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
1p1
0o1
0n1
0m1
0l1
0k1
1j1
1i1
0h1
0g1
0f1
0}1
0~1
0!2
0"2
0#2
0$2
1%2
0&2
1'2
0I:
1H:
0G:
1F:
1E:
1*:
1+:
1,:
0-:
0.:
1/:
10:
11:
12:
13:
04:
15:
16:
17:
18:
19:
1::
1;:
1<:
1=:
1>:
0?.
0[/
0?0
0!1
0V/
0W/
0a1
0:-
1t.
0w.
1z.
0]/
1^/
0]1
0l-
1*-
0x.
0c1
1^1
1s.
0}5
0!6
1k9
156
0*6
1)6
1"6
0Z6
1[6
0a6
166
0|5
1c6
1~5
1_6
1`6
1Q6
1V6
1]6
1O7
1$"
1s"
15#
0#"
0r"
04#
1""
1q"
13#
0!"
0p"
02#
0~!
0o"
01#
0n"
00#
0m"
0/#
0l"
0.#
0k"
0-#
0N"
0T"
0t"
0O"
0U"
0u"
0P"
0V"
0v"
1Q"
1W"
1w"
1R"
1X"
1x"
0S"
0Y"
0y"
04"
0Z"
0z"
05"
0["
0{"
06"
0\"
0|"
07"
0]"
0}"
18"
1^"
1~"
0*"
0_"
0!#
0+"
0`"
0"#
0,"
0a"
0##
0-"
0b"
0$#
0."
0c"
0%#
0/"
0d"
0&#
00"
0e"
0'#
01"
0f"
0(#
02"
0g"
0)#
03"
0h"
0*#
0i"
0+#
0j"
0,#
1\/
1@0
1"1
0_/
1A0
0#1
0d1
0b1
1u.
1f
0e
1d
0c
0b
1`
0_
1^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
1K
0J
0I
0H
0G
0F
1E
1D
0C
0B
0A
1)!
0(!
1'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
1r
0q
0p
0o
0n
0m
1l
1k
0j
0i
0h
0;!
1:!
19!
08!
07!
06!
1L!
0K!
0J!
0I!
0H!
0B!
0A!
0@!
0?!
0>!
0G!
0F!
0E!
0D!
0C!
0{5
1N6
1O6
0T6
1Y6
0P6
0U6
0\6
0W3
1V3
0U3
0T3
1y.
0m9
1h5
1i5
0j5
1k5
09"
1X3
0R!
0l5
0%"
0&"
1'"
0("
0P!
1O!
0N!
0M!
1)"
1Q!
#45000
0!
0a!
0K+
#47500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1.-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#50000
0!
0a!
0K+
#52500
1!
1a!
1K+
1/-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#55000
0!
0a!
0K+
#57500
1!
1a!
1K+
10-
0r-
1l6
0k6
07-
0.-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1P.
1*!
#60000
0!
0a!
0K+
#62500
1!
1a!
1K+
0/-
0@-
1n-
1v-
1Q.
1v/
0\8
0T9
0M6
0:6
1K6
0w-
1L6
0P.
#62501
0<'
1T'
1d#
0L#
0p1
1o1
1&2
0'2
1I:
0H:
03:
14:
1_/
0s.
1}5
0Y6
0$"
0s"
05#
1#"
1r"
14#
17"
1]"
1}"
08"
0^"
0~"
1W3
0u.
0f
1e
0`
1_
0K
1J
0)!
1(!
0r
1q
0L!
1K!
1{5
0k5
0y.
1m9
1("
0X3
1P!
1l5
0)"
0Q!
#65000
0!
0a!
0K+
#67500
1!
1a!
1K+
00-
1o-
0f6
1k6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#70000
0!
0a!
0K+
#72500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#75000
0!
0a!
0K+
#77500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1.-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#80000
0!
0a!
0K+
#82500
1!
1a!
1K+
1/-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
1u,
0@
1?
0u,
#85000
0!
0a!
0K+
#87500
1!
1a!
1K+
10-
0r-
1l6
0k6
07-
0.-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1R.
1*!
#90000
0!
0a!
0K+
#92500
1!
1a!
1K+
0/-
0@-
1n-
1v-
14/
1w/
0[8
0(9
0M6
0:6
1K6
0w-
1L6
0R.
#92501
1<'
0|#
0d#
1p1
0%2
0&2
1H:
1G:
04:
0A0
0_/
1Y6
1T6
0#"
0r"
04#
0""
0q"
03#
18"
1^"
1~"
0V3
0W3
0e
0d
0_
0^
1K
0(!
0'!
1r
1L!
1k5
1j5
0("
0'"
0P!
0O!
#95000
0!
0a!
0K+
#97500
1!
1a!
1K+
00-
1o-
0f6
1k6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#100000
0!
0a!
0K+
#102500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#105000
0!
0a!
0K+
#107500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1.-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#110000
0!
0a!
0K+
#112500
1!
1a!
1K+
1/-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
1u,
#115000
0!
0a!
0K+
#117500
1!
1a!
1K+
10-
0r-
1l6
0k6
07-
0.-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#120000
0!
0a!
0K+
#122500
1!
1a!
1K+
0/-
0@-
1n-
1v-
0M6
0:6
1K6
0w-
1L6
0T.
#122501
0<'
0T'
1l'
1L#
0p1
0o1
1n1
1'2
0I:
02:
13:
14:
1s.
0}5
1$"
1s"
15#
16"
1\"
1|"
07"
0]"
0}"
08"
0^"
0~"
1u.
1f
1`
0K
0J
1I
1)!
0r
0q
1p
0L!
0K!
1J!
0{5
1y.
0m9
1X3
0l5
1)"
1Q!
#125000
0!
0a!
0K+
#127500
1!
1a!
1K+
00-
1o-
0f6
1k6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#130000
0!
0a!
0K+
#132500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#135000
0!
0a!
0K+
#137500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1.-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#140000
0!
0a!
0K+
#142500
1!
1a!
1K+
1/-
1@-
1B2
0C2
0D2
0q-
1;6
1):
1(:
0':
0K6
0A-
0u,
1v,
1s,
0t,
1q,
0r,
0M"
0L"
1K"
0s,
1u,
0v,
1w,
0@
0?
1>
0w,
#145000
0!
0a!
0K+
#147500
1!
1a!
1K+
10-
0r-
1l6
0k6
07-
0.-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1M3
0N3
0O3
1v5
1u5
0t5
0d6
1x5
0e6
09+
08+
17+
0!+
0~*
1}*
0g*
0f*
1e*
0O*
0N*
1M*
07*
06*
15*
0})
0|)
1{)
0e)
0d)
1c)
0M)
0L)
1K)
05)
04)
13)
0{(
0z(
1y(
0c(
0b(
1a(
0K(
0J(
1I(
03(
02(
11(
0y'
0x'
1w'
0a'
0`'
1_'
0I'
0H'
1G'
01'
00'
1/'
0w&
0v&
1u&
0_&
0^&
1]&
0G&
0F&
1E&
0/&
0.&
1-&
0u%
0t%
1s%
0]%
0\%
1[%
0E%
0D%
1C%
0-%
0,%
1+%
0s$
0r$
1q$
0[$
0Z$
1Y$
0C$
0B$
1A$
0+$
0*$
1)$
0q#
0p#
1o#
0Y#
0X#
1W#
0A#
0@#
1?#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
1q!
1{!
0h!
1w-
0+
0*
1)
05
04
13
0g
0L6
1i!
1`.
1*!
#150000
0!
0a!
0K+
#152500
1!
1a!
1K+
0/-
0@-
1n-
1v-
1a.
0P9
0M6
0:6
1K6
0w-
1h.
1l.
0L9
0F7
1L6
0`.
#152501
1:&
1<'
1@)
0L#
1y1
1p1
1k1
0'2
1I:
0/:
04:
0=:
0h.
1N/
130
1x.
xy.
1]/
0^/
xb1
0s.
1}5
xN6
1Z6
0[6
xm9
056
027
0=7
1F7
0$"
0s"
05#
1S"
1Y"
1y"
18"
1^"
1~"
12"
1g"
1)#
1Q/
160
032
022
012
002
0/2
xX3
x_/
xA0
x#1
xT3
0f
0`
1T
1K
1F
0)!
1{
1r
1m
1;!
1L!
1F!
xh5
xO6
xT6
xY6
xl5
1c5
1d5
1e5
1f5
1g5
0/7
0:7
1R/
170
0y.
0_/
0A0
0#1
0b1
xW3
xV3
xU3
xi5
xj5
xk5
1N6
1O6
1T6
1Y6
1m9
0.7
097
x%"
x)"
1T/
1Z/
0=0
190
1>0
0}0
0X3
0T3
0W3
0V3
0U3
xQ!
xM!
1i5
1j5
1k5
1h5
1l5
0L:
0p9
0J:
0q9
x&"
x'"
x("
1A"
1B"
1~0
0_1
0>0
1U/
0;0
1:0
0{0
1L:
0M:
xP!
xO!
xN!
14!
13!
1`1
1S6
036
1X6
046
0&"
0'"
0("
0%"
0)"
0N:
122
112
0Q!
0P!
0O!
0N!
0M!
0e5
0f5
1_/
1A0
0T6
0Y6
1W3
1V3
0j5
0k5
1'"
1("
1P!
1O!
#155000
0!
0a!
0K+
#157500
1!
1a!
1K+
00-
1o-
0f6
1k6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#160000
0!
0a!
0K+
#162500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#165000
0!
0a!
0K+
#167500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#170000
0!
0a!
0K+
#172500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#175000
0!
0a!
0K+
#177500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1b.
1*!
#180000
0!
0a!
0K+
#182500
1!
1a!
1K+
02-
0@-
1n-
1v-
18/
1{/
0W8
0$9
0M6
0:6
1K6
0w-
1L6
0b.
#182501
1"&
0:&
1f$
1~$
1T'
0l'
1z1
0y1
1u1
1t1
1o1
0n1
12:
03:
08:
09:
1=:
0>:
1V.
0N/
1P/
150
0l.
1L9
007
0;7
1=7
0H7
06"
0\"
0|"
17"
1]"
1}"
1-"
1b"
1$#
1."
1c"
1%#
02"
0g"
0)#
13"
1h"
1*#
1i.
0Q/
1K!
0J!
1U
0T
1P
1O
1J
0I
1|
0{
1w
1v
1q
0p
1B!
1A!
1G!
0F!
1:7
0E7
1j.
0R/
197
0D7
1q.
0Y/
1v.
0T/
0Z/
1=0
1J:
1q9
0r9
0K:
0B"
1C"
1>0
1Z/
0=0
1w.
0U/
0J:
0L:
15!
04!
0>0
146
066
1L:
132
022
1f5
0g5
1y.
0_/
1Y6
0m9
1X3
0W3
1k5
0l5
0("
1)"
1Q!
0P!
#185000
0!
0a!
0K+
#187500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#190000
0!
0a!
0K+
#192500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#195000
0!
0a!
0K+
#197500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#200000
0!
0a!
0K+
#202500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#205000
0!
0a!
0K+
#207500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#210000
0!
0a!
0K+
#212500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
1x/
0Z8
0R9
0M6
0:6
1K6
0w-
1k.
1y/
0Y8
0Q9
1L6
0T.
1o.
1+0
0I8
0A9
0q.
1Y/
1r.
0v.
1S/
1,0
090
1x0
1>0
0L:
1p9
0H8
1r9
0@9
1K:
1y0
1T/
0Z/
1=0
0w.
1<0
1?0
0:0
1J:
0q9
0o9
0>0
1}0
136
0V6
0W6
166
1<"
1>"
1U/
1z0
1;0
1L:
032
0@0
012
0~0
1_1
0X6
026
046
10!
1.!
1{0
1M:
1e5
1U6
1g5
122
102
0`1
0S6
0y.
0A0
1N:
0d5
0f5
1T6
1m9
1_/
1#1
0X3
0V3
0O6
0Y6
1j5
1l5
1W3
1U3
0i5
0k5
0'"
0)"
0Q!
0O!
1&"
1("
1P!
1N!
#215000
0!
0a!
0K+
#217500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#220000
0!
0a!
0K+
#222500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#225000
0!
0a!
0K+
#227500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#230000
0!
0a!
0K+
#232500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#235000
0!
0a!
0K+
#237500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#240000
0!
0a!
0K+
#242500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
15/
0x/
1Z0
0/8
1Z8
0'9
1R9
0M6
0:6
1K6
0w-
0k.
16/
0y/
1[0
0.8
1Y8
0&9
1Q9
1L6
0T.
0o.
1F/
0+0
1k0
0|7
1I8
0t8
1A9
1q.
0Y/
0r.
1v.
0S/
1G/
0T/
180
1Z/
0,0
190
0x0
1>0
0}0
1l0
0y0
1Y1
1~0
0M:
1o9
0{7
0L:
0p9
1H8
0J:
1q9
0s8
0r9
1@9
0K:
1Z1
0~0
1y0
0Y1
090
1x0
1T/
080
0Z/
1w.
1[/
0U/
0;0
0<0
0?0
1:0
0{0
1!1
0z0
1J:
0q9
1p9
0o9
1M:
0n9
190
0x0
0y0
1Y1
0Z1
126
0Q6
1S6
036
1V6
1W6
1X6
146
0]6
066
1;"
0<"
1="
0>"
1U/
0:0
1z0
1[1
1n9
1o9
0p9
132
0\/
022
1@0
112
0"1
002
1Z1
1y0
0Y1
016
026
136
046
00!
1/!
0.!
1-!
1:0
0z0
0[1
0o9
0n9
1d5
1P6
0e5
0U6
1f5
1\6
0g5
122
012
102
1/2
0Z1
116
126
036
1y.
0_/
1A0
0#1
1z0
1[1
1n9
0c5
0d5
1e5
0f5
112
002
0/2
016
026
1O6
0T6
1Y6
0m9
1_/
0A0
1#1
1b1
0[1
1c5
1d5
0e5
1X3
0W3
1V3
0U3
102
1/2
116
0N6
0O6
1T6
0Y6
1A0
0#1
0b1
0c5
0d5
1i5
0j5
1k5
0l5
1W3
0V3
1U3
1T3
0/2
1N6
1O6
0T6
1#1
1b1
1c5
0h5
0i5
1j5
0k5
1V3
0U3
0T3
0N6
0O6
0&"
1'"
0("
1)"
0b1
1h5
1i5
0j5
1U3
1T3
1N6
1Q!
0P!
1O!
0N!
1%"
1&"
0'"
1("
0h5
0i5
0T3
1P!
0O!
1N!
1M!
0%"
0&"
1'"
1h5
1O!
0N!
0M!
1%"
1&"
1N!
1M!
0%"
0M!
#242501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
1h.
0P/
030
050
0i.
1Q/
1k.
06/
1;/
1y/
1~/
0[0
0F/
0k0
0[/
0!1
0u.
1W/
1a1
1s.
0t.
0w.
0x.
0U/
0]/
0:0
0z0
1[1
0^1
1b1
1c1
0k9
0N6
1!6
016
126
136
1[6
146
156
166
1|5
0}5
0~5
0_6
1{5
1Q6
1]6
1|7
1t8
1.8
0T8
0Y8
0!9
1&9
0Q9
0:7
1E7
107
127
1;7
0F7
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
1i.
0Q/
060
0j.
1R/
1F/
1+0
0G/
0T/
1Z/
0=0
0l0
0y0
1~0
0_1
1u.
0y.
0_/
0#1
0b1
1T3
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
0h5
1N6
1O6
1Y6
1m9
0{5
0M:
1o9
1{7
0J:
1q9
1s8
0I8
0t8
097
1D7
1/7
1:7
0E7
1`1
0>0
1j.
0R/
070
0q.
1Y/
0v.
1G/
180
1,0
090
1x0
1>0
1U/
1:0
1\/
1!1
0[1
1"1
1y.
0X3
0W3
0U3
0T3
1L:
0N:
1h5
1i5
1k5
1l5
0m9
0P6
116
0Q6
0\6
036
046
0L:
1p9
0H8
0s8
1r9
1K:
1.7
197
0D7
1%"
0;"
0="
1B"
0C"
0@0
0a1
1y0
190
0Z/
1=0
1q.
0Y/
1v.
1T/
080
1Z/
090
0>0
1}0
0u.
1w.
0U/
0:0
1@0
1_/
1#1
1X3
1J:
0p9
0o9
1~5
1U6
1M!
0/!
0-!
05!
14!
1>0
0l5
0O6
0Y6
0U6
136
146
066
1{5
1L:
1p9
0J:
0q9
0r9
0K:
0%"
0&"
0("
0)"
1<"
1="
0A"
0B"
1C"
0A0
1b1
1:0
1z0
0\/
1;0
0~0
1_1
190
0x0
0Z/
0L:
1u.
0w.
1\/
0;0
0@0
0y.
1A0
1W3
1U3
1J:
0p9
1M:
0X6
1\6
026
036
0N6
1T6
0Q!
0P!
0N!
0M!
1/!
1.!
15!
04!
03!
1@0
0y0
0`1
0i5
0k5
0T6
1m9
1U6
1X6
0\6
166
0{5
1)"
0V3
1T3
0_/
0"1
0:0
0z0
1[1
0\/
1N:
1o9
0U6
1y.
1_/
0A0
0X3
1V3
1\6
016
126
136
1P6
1Y6
0h5
1j5
1Q!
1A0
1z0
0[1
1a1
0j5
1l5
1T6
0Y6
0m9
1&"
1("
0W3
0#1
0_/
0~5
116
026
0T6
1W3
1X3
0V3
1Y6
1O6
1k5
1P!
1N!
1%"
0'"
1V3
0b1
1j5
0l5
0k5
1'"
0)"
0U3
0W3
1N6
0j5
0O!
1M!
1k5
1i5
0Q!
1O!
0("
0T3
0'"
1)"
1("
1h5
0P!
1'"
1Q!
1P!
0O!
0("
0&"
1O!
0P!
0N!
0%"
0M!
#245000
0!
0a!
0K+
#247500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#250000
0!
0a!
0K+
#252500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#255000
0!
0a!
0K+
#257500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#260000
0!
0a!
0K+
#262500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#265000
0!
0a!
0K+
#267500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#270000
0!
0a!
0K+
#272500
1!
1a!
1K+
05-
0@-
1n-
1v-
1c.
08/
1$9
0O9
0M6
0:6
1K6
0w-
1l.
0;/
1!9
0L9
1L6
0b.
1o.
0F/
1t8
0A9
0q.
1Y/
1r.
0v.
1S/
0G/
0T/
1Z/
0=0
0J:
1q9
1s8
1r9
0@9
1K:
0>0
1T/
0Z/
1=0
0u.
1w.
1[/
1:0
0z0
1\/
1J:
0q9
1L:
1>0
0\6
126
036
0]6
066
1{5
0="
1>"
0@0
1U/
0\/
1;0
1{0
1d1
0L:
0y.
1_/
0S6
0X6
1\6
046
1U6
10!
0/!
1@0
0{0
0d1
0Y6
1m9
0A0
0_/
1S6
0U6
0X3
1W3
1Y6
1T6
19"
1A0
0k5
1l5
0V3
0W3
0T6
1R!
09"
1k5
1j5
1V3
0R!
1("
0)"
0j5
0Q!
1P!
0("
0'"
0P!
0O!
1'"
1O!
#272501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
0y/
0~/
1b1
0[/
1?0
0!1
1l-
0z.
0W/
1]1
0a1
0c1
0s.
1}5
1k9
1~5
0"6
1_6
1a6
0)6
1Q6
0V6
1]6
0N6
1T8
1Y8
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
1\/
0@0
1"1
0b1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
0P6
1U6
0\6
1I8
1A9
1D7
0r.
0S/
0,0
090
0>0
1_/
0A0
1#1
0O6
1T6
0Y6
1L:
1p9
1H8
1@9
0C"
0T/
1s.
0?0
0:0
1{0
1q9
05!
0S6
136
1V6
0}5
0<"
0>"
0U/
1@0
146
00!
0.!
0U6
1A0
0T6
#275000
0!
0a!
0K+
#277500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#280000
0!
0a!
0K+
#282500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#285000
0!
0a!
0K+
#287500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#290000
0!
0a!
0K+
#292500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#295000
0!
0a!
0K+
#297500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#300000
0!
0a!
0K+
#302500
1!
1a!
1K+
0@-
0n-
1q-
0;6
1:6
1K6
#302501
0@)
0X)
0p)
0n(
1()
06$
1|#
0k1
0j1
0i1
0h1
1g1
0$2
1%2
0G:
1F:
0+:
1,:
1-:
1.:
1/:
1[/
1?0
1!1
1W/
1a1
1:-
0s.
1t.
0w.
1]/
1^/
0l-
1)6
0Z6
0[6
166
0|5
1}5
0c6
0~5
0_6
0Q6
0V6
0]6
1""
1q"
13#
0!"
0p"
02#
1O"
1U"
1u"
0P"
0V"
0v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
0\/
0@0
0"1
0_/
0A0
0#1
1d
0c
1^
0]
0F
0E
0D
0C
1B
1'!
0&!
0m
0l
0k
0j
1i
0;!
0:!
09!
08!
17!
1O6
1T6
1Y6
1P6
1U6
1\6
#305000
0!
0a!
0K+
#307500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1)-
0p-
0s-
1t-
0y5
1z5
1f!
0c!
0g!
1+!
0a
06
#310000
0!
0a!
0K+
#312500
1!
1a!
1K+
1,-
0q-
1;6
#315000
0!
0a!
0K+
#317500
1!
1a!
1K+
1--
0r-
1l6
0g6
19-
0)-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
0b5
1A-
1=-
0d6
0f!
1c!
1g!
0+!
1a
16
#320000
0!
0a!
0K+
#322500
1!
1a!
1K+
0,-
0A2
1B2
1n-
0:6
0':
1&:
0w,
0L3
1u,
1M3
0t5
1s5
17+
06+
1}*
0|*
1e*
0d*
1M*
0L*
15*
04*
1{)
0z)
1c)
0b)
1K)
0J)
13)
02)
1y(
0x(
1a(
0`(
1I(
0H(
11(
00(
1w'
0v'
1_'
0^'
1G'
0F'
1/'
0.'
1u&
0t&
1]&
0\&
1E&
0D&
1-&
0,&
1s%
0r%
1[%
0Z%
1C%
0B%
1+%
0*%
1q$
0p$
1Y$
0X$
1A$
0@$
1)$
0($
1o#
0n#
1W#
0V#
1?#
0>#
1K"
0J"
1>
0=
1q!
1{!
0p!
0z!
1)
0(
13
02
#325000
0!
0a!
0K+
#327500
1!
1a!
1K+
0--
1o-
0f6
1g6
09-
1<-
0m-
1p-
0e6
1b5
0A-
0=-
1d6
#327501
1"&
1f$
1~$
1<'
1T'
1@)
1X)
1p)
0()
0|#
0L#
1z1
1u1
1t1
1p1
1o1
1k1
1j1
1i1
0g1
0%2
0'2
1I:
1G:
1+:
0-:
0.:
0/:
03:
04:
08:
09:
0>:
1V.
130
150
0l.
16/
1[0
0[/
0?0
0!1
0:-
1u.
1z.
0W/
0^/
0]1
1^1
0a1
1x.
056
1~5
0!6
1"6
1Z6
1_6
0a6
0{5
1c6
1Q6
1V6
1]6
0.8
0&9
1L9
007
027
0H7
0$"
0s"
05#
0""
0q"
03#
0O"
0U"
0u"
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
17"
1]"
1}"
18"
1^"
1~"
1-"
1b"
1$#
1."
1c"
1%#
13"
1h"
1*#
1i.
160
1F/
1k0
1y.
0V3
1\/
1@0
1"1
1_/
1A0
1#1
032
022
012
002
0f
0d
0`
0^
1U
1P
1O
1K
1J
1F
1E
1D
0B
0)!
0'!
1|
1w
1v
1r
1q
1m
1l
1k
0i
1;!
1:!
19!
07!
1L!
1K!
1B!
1A!
1G!
1d5
1e5
1f5
1g5
0O6
0T6
0Y6
0P6
0U6
0\6
1j5
0m9
0|7
0t8
0/7
0E7
1j.
170
1G/
1T/
1Z/
1l0
1y0
1~0
1X3
1W3
1V3
1U3
0y.
0_/
0A0
0#1
1O6
1T6
1Y6
1m9
0i5
0j5
0k5
0l5
0M:
0o9
0{7
0J:
0q9
0s8
0.7
0D7
0'"
1q.
0Y/
1v.
190
1>0
0}0
1[/
1U/
0;0
0{0
1!1
1z0
0X3
0W3
0V3
0U3
0O!
1i5
1j5
1k5
1l5
026
0Q6
1S6
1X6
046
0]6
0L:
0p9
0r9
0K:
1&"
1'"
1("
1)"
1;"
1="
1A"
1C"
0~0
0Z/
1w.
1:0
0\/
122
0"1
102
1J:
1M:
1Q!
1P!
1O!
1N!
1/!
1-!
15!
13!
0d5
1P6
0f5
1\6
036
066
0&"
0'"
0("
0)"
132
112
1_/
1#1
0Q!
0P!
0O!
0N!
0O6
0Y6
0e5
0g5
1y.
1A0
1W3
1U3
0i5
0k5
0T6
0m9
1X3
1V3
0j5
0l5
1&"
1("
1P!
1N!
1'"
1)"
1Q!
1O!
#330000
0!
0a!
0K+
#332500
1!
1a!
1K+
0n-
1q-
0;6
1:6
#335000
0!
0a!
0K+
#337500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#340000
0!
0a!
0K+
#342500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#345000
0!
0a!
0K+
#347500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#350000
0!
0a!
0K+
#352500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
1x/
0Z8
0R9
0M6
0:6
1K6
0w-
1k.
1y/
0Y8
0Q9
1L6
0T.
1o.
1+0
0I8
0A9
0q.
1Y/
1r.
0v.
1S/
1,0
090
1x0
0>0
1}0
1L:
1p9
0H8
1r9
0@9
1K:
1~0
0y0
1Y1
0T/
180
1Z/
1;0
0w.
1<0
1?0
0:0
1{0
0J:
1q9
1o9
0M:
190
1Z1
0S6
136
0V6
0W6
166
0X6
1<"
1>"
0U/
0z0
0;0
0{0
0n9
0p9
032
0@0
012
1S6
1X6
126
146
10!
1.!
1:0
1[1
1e5
1U6
1g5
022
002
016
036
0y.
0A0
1d5
1f5
112
1/2
1T6
1m9
0_/
0#1
0c5
0e5
0X3
0V3
1O6
1Y6
1A0
1b1
1j5
1l5
0W3
0U3
0N6
0T6
1i5
1k5
1V3
1T3
0'"
0)"
0h5
0j5
0Q!
0O!
0&"
0("
0P!
0N!
1%"
1'"
1O!
1M!
#355000
0!
0a!
0K+
#357500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#360000
0!
0a!
0K+
#362500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#365000
0!
0a!
0K+
#367500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#370000
0!
0a!
0K+
#372500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#375000
0!
0a!
0K+
#377500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#380000
0!
0a!
0K+
#382500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
05/
0Z0
1F1
0b7
1/8
1'9
1R9
0M6
0:6
1K6
0w-
0k.
06/
0[0
1T1
0a7
1.8
1&9
1Q9
1L6
0T.
0o.
0F/
0k0
1X1
0Q7
1|7
1t8
1A9
1q.
0Y/
0r.
1v.
0S/
0G/
1T/
080
0Z/
0l0
1y0
0Y1
0~0
0Z1
1\1
1`1
0N:
0P7
1n9
1M:
0o9
1{7
1J:
0q9
1s8
0r9
1@9
0K:
1Z1
090
0T/
1Z/
0=0
1w.
0[/
1U/
0!1
1z0
0[1
0J:
1q9
1p9
0n9
1>0
0}0
116
026
1Q6
046
1]6
066
1:"
0;"
0="
0>"
0U/
0:0
1[1
0L:
132
1\/
122
1"1
102
0/2
1~0
0_1
016
136
146
00!
0/!
0-!
1,!
0M:
1c5
0d5
0P6
0f5
0\6
0g5
022
012
1/2
0`1
1y.
1_/
1#1
0b1
1N:
0c5
1e5
1f5
1N6
0O6
0Y6
0m9
0_/
0A0
1b1
1X3
1W3
1U3
0T3
0N6
1T6
1Y6
1h5
0i5
0k5
0l5
0W3
0V3
1T3
0h5
1j5
1k5
0%"
1&"
1("
1)"
1Q!
1P!
1N!
0M!
1%"
0'"
0("
0P!
0O!
1M!
#382501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
030
050
1k.
1l.
1~/
0T1
0+0
0X1
1[/
0?0
1!1
0u.
1W/
1a1
1s.
0t.
0w.
0x.
1U/
0]/
0^1
1c1
0k9
1!6
1[6
046
156
166
1|5
0}5
0~5
0_6
1{5
0Q6
1V6
0]6
1Q7
1I8
1a7
0T8
0L9
0Q9
107
127
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
060
1o.
1+0
0,0
190
0x0
0>0
0Z1
0\1
1`1
1@0
1u.
0y.
1_/
0b1
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
1N6
0Y6
1m9
0{5
0U6
0N:
1P7
1n9
1L:
0p9
1H8
0I8
0A9
1/7
0y0
070
0q.
1Y/
1r.
0v.
1S/
1,0
090
1x0
1>0
0<0
1:0
0@0
0[1
0a1
1A0
1y.
0X3
1W3
0T3
1o9
1h5
0k5
1l5
0m9
0T6
1~5
116
1U6
036
1W6
0L:
1p9
0H8
1r9
0@9
1K:
1.7
0:"
0<"
0z0
1y0
1T/
0Z/
1=0
190
0x0
0>0
1}0
0u.
1w.
0U/
0:0
1@0
0A0
1b1
1V3
1X3
1J:
0q9
0o9
126
0.!
0,!
1>0
0l5
0j5
0N6
1T6
0U6
136
146
066
1{5
1L:
0p9
0%"
1("
0)"
1<"
1>"
0A"
1U/
1z0
0\/
1;0
0~0
1_1
0y0
0L:
1:0
0@0
1{0
0y.
1A0
1T3
0V3
1o9
1M:
0X6
1\6
026
046
0Q!
1P!
0M!
10!
1.!
03!
1@0
0{0
0`1
1j5
0h5
0T6
1m9
0S6
1U6
036
1)"
1'"
0_/
0"1
0z0
1N:
1S6
0U6
0A0
0X3
1V3
126
1P6
1Y6
1Q!
1O!
1A0
1a1
0j5
1l5
1T6
0'"
1%"
0W3
0#1
0~5
0T6
0V3
1O6
1k5
0O!
1M!
1V3
0b1
1j5
1'"
0)"
0U3
1N6
0j5
1i5
0Q!
1O!
0("
0T3
0'"
1h5
0P!
1'"
0O!
0&"
1O!
0N!
0%"
0M!
#385000
0!
0a!
0K+
#387500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#390000
0!
0a!
0K+
#392500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#395000
0!
0a!
0K+
#397500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#400000
0!
0a!
0K+
#402500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#405000
0!
0a!
0K+
#407500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#410000
0!
0a!
0K+
#412500
1!
1a!
1K+
05-
0@-
1n-
1v-
0c.
1O9
0M6
0:6
1K6
0w-
0l.
1L9
1L6
0b.
0o.
1A9
1q.
0Y/
0r.
1v.
0S/
0r9
1@9
0K:
0T/
1Z/
0=0
1u.
0;0
0w.
0U/
0:0
1z0
0J:
1q9
0>0
026
136
146
166
1X6
0{5
0>"
1U/
1:0
0z0
1\/
1L:
1y.
0\6
126
036
046
00!
0@0
0m9
1_/
1U6
1X3
0Y6
0A0
0l5
1W3
1T6
0k5
0V3
1)"
1j5
1Q!
1("
1P!
0'"
0O!
#412501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
1l.
0y/
0~/
1o.
1b1
0[/
1?0
0!1
1l-
0u.
0z.
0W/
1]1
0a1
0c1
1k9
1~5
0"6
1_6
1a6
1{5
0)6
1Q6
0V6
1]6
0N6
0A9
1T8
1Y8
0L9
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
0q.
1Y/
1r.
0v.
1S/
0y.
1"1
0b1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
0P6
1m9
1r9
0@9
1K:
1I8
1A9
1D7
1T/
0Z/
1=0
0r.
0S/
0,0
090
1>0
0}0
0s.
1w.
0U/
1#1
1J:
0q9
0>0
1}0
0O6
146
066
1}5
0L:
1p9
1H8
1@9
1>"
0C"
1U/
1;0
1{0
1~0
0_1
0T/
1L:
1s.
0?0
0:0
0{0
0~0
1_1
1q9
0M:
0S6
0X6
046
10!
05!
1{0
1`1
1M:
1S6
136
1V6
0}5
0<"
0>"
0U/
0`1
0N:
0S6
1@0
1N:
146
00!
0.!
0U6
1A0
0T6
#415000
0!
0a!
0K+
#417500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#420000
0!
0a!
0K+
#422500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#425000
0!
0a!
0K+
#427500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#430000
0!
0a!
0K+
#432500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#435000
0!
0a!
0K+
#437500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#440000
0!
0a!
0K+
#442500
1!
1a!
1K+
0@-
0n-
1q-
0;6
1:6
1K6
#442501
0@)
0X)
0p)
0n(
1()
06$
1|#
0k1
0j1
0i1
0h1
1g1
0$2
1%2
0G:
1F:
0+:
1,:
1-:
1.:
1/:
1[/
1?0
1!1
1W/
1a1
1:-
0s.
1t.
0w.
1]/
1^/
0l-
1)6
0Z6
0[6
166
0|5
1}5
0c6
0~5
0_6
0Q6
0V6
0]6
1""
1q"
13#
0!"
0p"
02#
1O"
1U"
1u"
0P"
0V"
0v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
0\/
0@0
0"1
0_/
0A0
0#1
1d
0c
1^
0]
0F
0E
0D
0C
1B
1'!
0&!
0m
0l
0k
0j
1i
0;!
0:!
09!
08!
17!
1O6
1T6
1Y6
1P6
1U6
1\6
#445000
0!
0a!
0K+
#447500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1)-
0p-
0s-
1t-
0y5
1z5
1f!
0c!
0g!
1+!
0a
06
#450000
0!
0a!
0K+
#452500
1!
1a!
1K+
1,-
0q-
1;6
#455000
0!
0a!
0K+
#457500
1!
1a!
1K+
1--
0r-
1l6
0g6
19-
0)-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
0b5
1A-
1=-
0d6
0f!
1c!
1g!
0+!
1a
16
#460000
0!
0a!
0K+
#462500
1!
1a!
1K+
0,-
0A2
1B2
1n-
0:6
0':
1&:
0w,
0L3
1u,
1M3
0t5
1s5
17+
06+
1}*
0|*
1e*
0d*
1M*
0L*
15*
04*
1{)
0z)
1c)
0b)
1K)
0J)
13)
02)
1y(
0x(
1a(
0`(
1I(
0H(
11(
00(
1w'
0v'
1_'
0^'
1G'
0F'
1/'
0.'
1u&
0t&
1]&
0\&
1E&
0D&
1-&
0,&
1s%
0r%
1[%
0Z%
1C%
0B%
1+%
0*%
1q$
0p$
1Y$
0X$
1A$
0@$
1)$
0($
1o#
0n#
1W#
0V#
1?#
0>#
1K"
0J"
1>
0=
1q!
1{!
0p!
0z!
1)
0(
13
02
#465000
0!
0a!
0K+
#467500
1!
1a!
1K+
0--
1o-
0f6
1g6
09-
1<-
0m-
1p-
0e6
1b5
0A-
0=-
1d6
#467501
1"&
1f$
1~$
1<'
1T'
1@)
1X)
1p)
0()
0|#
0L#
1z1
1u1
1t1
1p1
1o1
1k1
1j1
1i1
0g1
0%2
0'2
1I:
1G:
1+:
0-:
0.:
0/:
03:
04:
08:
09:
0>:
1V.
0h.
130
150
0l.
1y/
1T1
0[/
0?0
0!1
0:-
1u.
1z.
0W/
0^/
0]1
1^1
0a1
1x.
056
1~5
0!6
1"6
1Z6
1_6
0a6
0{5
1c6
1Q6
1V6
1]6
0a7
0Y8
1L9
007
027
1F7
0H7
0$"
0s"
05#
0""
0q"
03#
0O"
0U"
0u"
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
17"
1]"
1}"
18"
1^"
1~"
1-"
1b"
1$#
1."
1c"
1%#
13"
1h"
1*#
1i.
160
1+0
1X1
1y.
0X3
0W3
1\/
1@0
1"1
1#1
1b1
032
002
0/2
0f
0d
0`
0^
1U
1P
1O
1K
1J
1F
1E
1D
0B
0)!
0'!
1|
1w
1v
1r
1q
1m
1l
1k
0i
1;!
1:!
19!
07!
1L!
1K!
1B!
1A!
1G!
1c5
1d5
1g5
0N6
0O6
0P6
0U6
0\6
1k5
1l5
0m9
0Q7
0I8
0/7
0E7
1j.
170
1,0
190
1>0
1Z1
1\1
1`1
1X3
1U3
1T3
0y.
0#1
0b1
1N6
1O6
1m9
0h5
0i5
0l5
0N:
0P7
0n9
0L:
0p9
0H8
0.7
0D7
0("
0)"
1q.
0Y/
1v.
090
1x0
0>0
1<0
1?0
1:0
0{0
1[1
0X3
0U3
0T3
0Q!
0P!
1h5
1i5
1l5
016
1S6
036
0V6
0W6
1L:
1p9
0r9
0K:
1%"
1&"
1)"
1:"
1<"
1A"
1C"
1y0
1Z/
0=0
0;0
1w.
0:0
0@0
112
1/2
0J:
0o9
1Q!
1N!
1M!
1.!
1,!
15!
13!
1>0
0}0
0c5
0e5
1U6
136
066
1X6
0%"
0&"
0)"
1z0
0L:
132
012
1A0
1b1
1~0
0_1
026
0Q!
0N!
0M!
0M:
0N6
0T6
1e5
0g5
102
0`1
1y.
0A0
1V3
1T3
1N:
0d5
0h5
0j5
1T6
0m9
1#1
1X3
0V3
0O6
1j5
0l5
1%"
1'"
1U3
0i5
1O!
1M!
0'"
1)"
1Q!
0O!
1&"
1N!
#470000
0!
0a!
0K+
#472500
1!
1a!
1K+
0n-
1q-
0;6
1:6
#475000
0!
0a!
0K+
#477500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#480000
0!
0a!
0K+
#482500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#485000
0!
0a!
0K+
#487500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#490000
0!
0a!
0K+
#492500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
0x/
1Z0
0/8
1Z8
0R9
0M6
0:6
1K6
0w-
1k.
0y/
1[0
0.8
1Y8
0Q9
1L6
0T.
1o.
0+0
1k0
0|7
1I8
0A9
0q.
1Y/
1r.
0v.
1S/
0,0
190
0x0
0>0
1l0
0y0
1Y1
0~0
1_1
1M:
1o9
0{7
1L:
0p9
1H8
1r9
0@9
1K:
1`1
0Z1
1y0
0Y1
1T/
0Z/
1=0
0w.
0<0
0?0
1:0
1!1
0z0
1J:
0q9
0o9
1n9
0N:
1>0
1Z1
126
0Q6
036
1V6
1W6
166
1;"
0<"
1>"
1U/
1z0
0[1
1;0
1{0
0n9
0L:
032
1@0
112
0"1
002
0S6
0X6
116
026
046
10!
0.!
1-!
0{0
1[1
1d5
1P6
0e5
0U6
1g5
122
102
0/2
016
1S6
0y.
1A0
0#1
1c5
0d5
0f5
1/2
1O6
0T6
1m9
1_/
1#1
0b1
0c5
0X3
1V3
0U3
1N6
0O6
0Y6
1b1
1i5
0j5
1l5
1W3
1U3
0T3
0N6
1h5
0i5
0k5
1T3
0&"
1'"
0)"
0h5
0Q!
1O!
0N!
0%"
1&"
1("
1P!
1N!
0M!
1%"
1M!
#495000
0!
0a!
0K+
#497500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#500000
0!
0a!
0K+
#502500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#505000
0!
0a!
0K+
#507500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#510000
0!
0a!
0K+
#512500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#515000
0!
0a!
0K+
#517500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#520000
0!
0a!
0K+
#522500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
15/
1x/
0Z8
0'9
1R9
0M6
0:6
1K6
0w-
0k.
16/
1y/
0Y8
0&9
1Q9
1L6
0T.
0o.
1F/
1+0
0I8
0t8
1A9
1q.
0Y/
0r.
1v.
0S/
1G/
0T/
180
1Z/
1,0
090
1x0
0>0
1}0
1L:
1p9
0H8
0J:
1q9
0s8
0r9
1@9
0K:
1~0
0y0
1Y1
190
1T/
080
0Z/
1w.
1[/
0U/
0;0
1<0
1?0
0:0
1J:
0q9
0p9
1o9
0M:
090
0Z1
136
0V6
0W6
1X6
146
0]6
066
1<"
1="
0>"
1U/
1:0
0z0
1n9
1p9
132
0\/
022
0@0
012
126
036
046
00!
1/!
1.!
0:0
0[1
1e5
1U6
1f5
1\6
0g5
122
112
002
116
136
1y.
0_/
0A0
1d5
0e5
0f5
012
0/2
1T6
1Y6
0m9
1_/
1A0
0#1
1c5
1e5
1X3
0W3
0V3
1O6
0T6
0Y6
0A0
0b1
1j5
1k5
0l5
1W3
1V3
0U3
1N6
1T6
1i5
0j5
0k5
0V3
0T3
0'"
0("
1)"
1h5
1j5
1Q!
0P!
0O!
0&"
1'"
1("
1P!
1O!
0N!
0%"
0'"
0O!
0M!
#522501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
1h.
030
050
0i.
1k.
06/
1~/
0[0
0T1
0F/
0+0
0k0
0X1
0[/
0?0
0!1
0u.
1W/
1s.
0t.
0w.
0x.
0U/
0]/
1:0
0^1
1b1
1c1
0k9
0N6
1!6
036
1[6
146
156
166
1|5
0}5
0_6
1{5
1Q6
1V6
1]6
1Q7
1|7
1I8
1t8
1a7
1.8
0T8
1&9
0Q9
1E7
107
127
0F7
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
1i.
060
0j.
1+0
0G/
0T/
1Z/
0=0
0,0
190
0x0
1>0
0}0
0l0
1y0
0Y1
0~0
1Z1
0\1
0`1
1"1
1u.
0y.
0_/
1T3
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
0h5
1Y6
1m9
0{5
0P6
1N:
1P7
0n9
1M:
0o9
1{7
0L:
0p9
1H8
0J:
1q9
1s8
0I8
1D7
1/7
0E7
0Z1
1~0
0_1
0y0
0>0
1j.
070
0q.
1Y/
0v.
1,0
090
1x0
1>0
1[/
1U/
1\/
0<0
1@0
1!1
1z0
0"1
1[1
1a1
1#1
1y.
0X3
0W3
1L:
1o9
0M:
1n9
1`1
1k5
1l5
0m9
0O6
0~5
016
1P6
026
0Q6
0U6
1W6
0\6
046
0]6
0L:
1p9
0H8
1r9
1K:
1.7
0D7
1%"
0:"
0;"
0<"
0="
0C"
1"1
0z0
0[1
0@0
1y0
0Z/
1=0
0N:
1q.
0Y/
1v.
190
0x0
0>0
1}0
0u.
1w.
0U/
0:0
1_/
1@0
1A0
0#1
0b1
1U3
1X3
1J:
0o9
1U6
116
126
0P6
1M!
0/!
0.!
0-!
0,!
05!
0a1
1>0
0l5
0i5
1N6
1O6
0T6
0U6
0Y6
136
146
066
1{5
1L:
0p9
0r9
0K:
0("
0)"
1<"
0A"
1C"
1#1
0A0
1z0
0\/
1;0
0~0
1_1
0y0
1Z/
0=0
0L:
1~5
1u.
0;0
0w.
1U/
1:0
0@0
0y.
1W3
1A0
1V3
0T3
0U3
0J:
1o9
1M:
0X6
1\6
026
1T6
0O6
0Q!
0P!
1.!
15!
03!
1b1
1@0
0>0
0`1
1i5
1h5
0j5
0T6
0k5
1m9
1U6
036
046
166
1X6
0{5
1)"
1&"
1U3
0V3
0_/
0"1
0z0
1\/
1N:
1L:
0U6
0N6
1y.
0A0
0X3
1V3
0\6
126
1P6
1Y6
1j5
0i5
1Q!
1N!
1T3
1A0
0@0
1a1
0j5
1l5
1T6
0m9
0&"
0%"
1'"
1("
0W3
0#1
1_/
0~5
1U6
0T6
0h5
1X3
0V3
0Y6
1O6
1k5
1P!
1O!
0N!
0M!
0'"
1&"
1V3
0A0
0b1
1j5
0l5
1'"
0)"
0U3
1W3
1N6
1T6
0j5
0O!
1N!
1%"
0k5
1i5
0Q!
1O!
0("
0V3
0T3
1M!
0'"
1)"
1h5
1j5
0P!
1'"
1Q!
0O!
1("
0&"
1O!
1P!
0N!
0%"
0'"
0O!
0M!
#525000
0!
0a!
0K+
#527500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#530000
0!
0a!
0K+
#532500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#535000
0!
0a!
0K+
#537500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#540000
0!
0a!
0K+
#542500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#545000
0!
0a!
0K+
#547500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#550000
0!
0a!
0K+
#552500
1!
1a!
1K+
05-
0@-
1n-
1v-
1c.
18/
0{/
1W8
0$9
0O9
0M6
0:6
1K6
0w-
1l.
1;/
0~/
1T8
0!9
0L9
1L6
0b.
1o.
1F/
0+0
1I8
0t8
0A9
0q.
1Y/
1r.
0v.
1S/
1G/
1T/
0Z/
1=0
0,0
090
1>0
0}0
0L:
1p9
1H8
1J:
0q9
0s8
1r9
0@9
1K:
1~0
0_1
0>0
1}0
0T/
180
1Z/
0u.
1w.
0[/
0\/
1;0
1?0
0:0
1@0
0J:
1q9
1L:
0M:
190
0~0
1_1
1`1
0U6
136
0V6
0X6
1\6
1]6
066
1{5
0<"
1="
1>"
1"1
0@0
0U/
1\/
0;0
0N:
1M:
0p9
0y.
0_/
1A0
0`1
1X6
0\6
146
1U6
0P6
10!
1/!
0.!
1:0
0"1
0a1
1N:
0T6
1Y6
1m9
1#1
0A0
1_/
1~5
1P6
036
0X3
0W3
1V3
1a1
0Y6
1T6
0O6
0#1
1b1
0~5
0j5
1k5
1l5
1U3
0V3
1W3
0N6
1O6
0b1
0k5
1j5
0i5
0U3
1T3
1N6
1'"
0("
0)"
0h5
1i5
0T3
0Q!
0P!
1O!
1("
0'"
1&"
1h5
1P!
0O!
1N!
1%"
0&"
0N!
1M!
0%"
0M!
#552501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
0;/
0y/
0F/
1+0
1b1
1[/
0?0
0!1
1l-
0z.
0W/
1]1
0a1
0c1
0s.
1}5
1k9
1~5
0"6
1_6
1a6
0)6
1Q6
1V6
0]6
0N6
0I8
1t8
1Y8
1!9
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
0G/
1T/
080
0Z/
1,0
090
1x0
1>0
0\/
1@0
1"1
0b1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
0P6
0U6
1\6
0L:
1p9
0H8
1J:
0q9
1s8
1I8
1A9
1D7
1y0
190
0x0
0r.
0S/
0,0
090
0>0
0[/
1U/
1;0
1?0
0:0
0_/
1A0
1#1
0p9
0o9
0y0
0O6
0T6
1Y6
136
0V6
0X6
046
1]6
1L:
1p9
1H8
1@9
1<"
0="
0C"
1:0
1z0
0T/
1o9
1s.
0?0
0:0
1{0
1\/
0@0
1q9
026
036
0/!
1.!
05!
0z0
1U6
0\6
0S6
136
1V6
0}5
0<"
0>"
0U/
126
1@0
1_/
0A0
146
00!
0.!
1T6
0Y6
0U6
1A0
0T6
#555000
0!
0a!
0K+
#557500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#560000
0!
0a!
0K+
#562500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#565000
0!
0a!
0K+
#567500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#570000
0!
0a!
0K+
#572500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#575000
0!
0a!
0K+
#577500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#580000
0!
0a!
0K+
#582500
1!
1a!
1K+
0@-
0n-
1q-
0;6
1:6
1K6
#582501
0@)
0X)
0p)
0n(
1()
06$
1|#
0k1
0j1
0i1
0h1
1g1
0$2
1%2
0G:
1F:
0+:
1,:
1-:
1.:
1/:
1[/
1?0
1!1
1W/
1a1
1:-
0s.
1t.
0w.
1]/
1^/
0l-
1)6
0Z6
0[6
166
0|5
1}5
0c6
0~5
0_6
0Q6
0V6
0]6
1""
1q"
13#
0!"
0p"
02#
1O"
1U"
1u"
0P"
0V"
0v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
0\/
0@0
0"1
0_/
0A0
0#1
1d
0c
1^
0]
0F
0E
0D
0C
1B
1'!
0&!
0m
0l
0k
0j
1i
0;!
0:!
09!
08!
17!
1O6
1T6
1Y6
1P6
1U6
1\6
#585000
0!
0a!
0K+
#587500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1)-
0p-
0s-
1t-
0y5
1z5
1f!
0c!
0g!
1+!
0a
06
#590000
0!
0a!
0K+
#592500
1!
1a!
1K+
1,-
0q-
1;6
#595000
0!
0a!
0K+
#597500
1!
1a!
1K+
1--
0r-
1l6
0g6
19-
0)-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
0b5
1A-
1=-
0d6
0f!
1c!
1g!
0+!
1a
16
#600000
0!
0a!
0K+
#602500
1!
1a!
1K+
0,-
0A2
1B2
1n-
0:6
0':
1&:
0w,
0L3
1u,
1M3
0t5
1s5
17+
06+
1}*
0|*
1e*
0d*
1M*
0L*
15*
04*
1{)
0z)
1c)
0b)
1K)
0J)
13)
02)
1y(
0x(
1a(
0`(
1I(
0H(
11(
00(
1w'
0v'
1_'
0^'
1G'
0F'
1/'
0.'
1u&
0t&
1]&
0\&
1E&
0D&
1-&
0,&
1s%
0r%
1[%
0Z%
1C%
0B%
1+%
0*%
1q$
0p$
1Y$
0X$
1A$
0@$
1)$
0($
1o#
0n#
1W#
0V#
1?#
0>#
1K"
0J"
1>
0=
1q!
1{!
0p!
0z!
1)
0(
13
02
#605000
0!
0a!
0K+
#607500
1!
1a!
1K+
0--
1o-
0f6
1g6
09-
1<-
0m-
1p-
0e6
1b5
0A-
0=-
1d6
#607501
1"&
1f$
1~$
1<'
1T'
1@)
1X)
1p)
0()
0|#
0L#
1z1
1u1
1t1
1p1
1o1
1k1
1j1
1i1
0g1
0%2
0'2
1I:
1G:
1+:
0-:
0.:
0/:
03:
04:
08:
09:
0>:
1V.
1P/
130
0l.
16/
1y/
1[0
1T1
0[/
0?0
0!1
0:-
1u.
1z.
0W/
0^/
0]1
1^1
0a1
1x.
056
1~5
0!6
1"6
1Z6
1_6
0a6
0{5
1c6
1Q6
1V6
1]6
0a7
0.8
0Y8
0&9
1L9
027
0;7
0H7
0$"
0s"
05#
0""
0q"
03#
0O"
0U"
0u"
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
17"
1]"
1}"
18"
1^"
1~"
1-"
1b"
1$#
1."
1c"
1%#
13"
1h"
1*#
1i.
160
1F/
1+0
1k0
1X1
1y.
0W3
1\/
1@0
1"1
1_/
032
022
0f
0d
0`
0^
1U
1P
1O
1K
1J
1F
1E
1D
0B
0)!
0'!
1|
1w
1v
1r
1q
1m
1l
1k
0i
1;!
1:!
19!
07!
1L!
1K!
1B!
1A!
1G!
1f5
1g5
0Y6
0P6
0U6
0\6
1k5
0m9
0Q7
0|7
0I8
0t8
0/7
0E7
1j.
170
1G/
1T/
1Z/
1,0
190
1>0
1l0
1y0
1~0
1Z1
1\1
1`1
1X3
1W3
0y.
0_/
1Y6
1m9
0k5
0l5
0N:
0P7
0n9
0M:
0o9
0{7
0L:
0p9
0H8
0J:
0q9
0s8
0.7
0D7
0("
1q.
0Y/
1v.
090
1x0
0>0
1[/
1U/
0;0
1<0
1?0
1:0
0{0
1!1
1z0
1[1
0X3
0W3
0P!
1k5
1l5
016
026
0Q6
1S6
036
0V6
0W6
1X6
046
0]6
1L:
1p9
0r9
0K:
1("
1)"
1:"
1;"
1<"
1="
1A"
1C"
0y0
1Y1
0Z/
1w.
0:0
0\/
122
0@0
112
0"1
102
1/2
1J:
1o9
1Q!
1P!
1/!
1.!
1-!
1,!
15!
13!
0Z1
0c5
0d5
1P6
0e5
1U6
0f5
1\6
136
066
0("
0)"
0z0
1n9
132
1_/
012
1A0
1#1
1b1
126
0Q!
0P!
0[1
0N6
0O6
0T6
1e5
0Y6
0g5
002
116
1y.
1W3
0A0
1V3
1U3
1T3
1d5
0/2
0h5
0i5
0j5
1T6
0k5
0m9
0#1
1c5
1X3
0V3
1O6
0b1
1j5
0l5
1%"
1&"
1'"
1("
0U3
1N6
1i5
1P!
1O!
1N!
1M!
0T3
0'"
1)"
1h5
1Q!
0O!
0&"
0N!
0%"
0M!
#610000
0!
0a!
0K+
#612500
1!
1a!
1K+
0n-
1q-
0;6
1:6
#615000
0!
0a!
0K+
#617500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#620000
0!
0a!
0K+
#622500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#625000
0!
0a!
0K+
#627500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#630000
0!
0a!
0K+
#632500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
0x/
0Z0
0F1
1b7
1/8
1Z8
0R9
0M6
0:6
1K6
0w-
1k.
0y/
0[0
0T1
1a7
1.8
1Y8
0Q9
1L6
0T.
1o.
0+0
0k0
0X1
1Q7
1|7
1I8
0A9
0q.
1Y/
1r.
0v.
1S/
0,0
190
0x0
1>0
0}0
0l0
1y0
0Y1
0~0
1Z1
0\1
0`1
1N:
1P7
0n9
1M:
0o9
1{7
0L:
0p9
1H8
1r9
0@9
1K:
0Z1
1~0
0_1
0y0
0T/
180
1Z/
1;0
0w.
0<0
0?0
1:0
0!1
1z0
1[1
0J:
1q9
1o9
0M:
1n9
090
1x0
1`1
016
026
1Q6
036
1V6
1W6
166
0X6
0:"
0;"
0<"
1>"
0U/
0z0
0[1
0;0
0N:
1p9
032
1@0
112
1"1
102
1/2
1y0
1X6
116
126
146
10!
0.!
0-!
0,!
0:0
0o9
0c5
0d5
0P6
0e5
0U6
1g5
022
002
0/2
136
0y.
1A0
1#1
1b1
1z0
1c5
1d5
1f5
012
026
0N6
0O6
0T6
1m9
0_/
0#1
0b1
1e5
0X3
1V3
1U3
1T3
102
1N6
1O6
1Y6
0A0
0d5
0h5
0i5
0j5
1l5
0W3
0U3
0T3
1T6
1#1
1h5
1i5
1k5
0V3
0O6
1%"
1&"
1'"
0)"
1j5
1U3
0Q!
1O!
1N!
1M!
0%"
0&"
0("
0i5
0P!
0N!
0M!
0'"
0O!
1&"
1N!
#635000
0!
0a!
0K+
#637500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#640000
0!
0a!
0K+
#642500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#645000
0!
0a!
0K+
#647500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#650000
0!
0a!
0K+
#652500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#655000
0!
0a!
0K+
#657500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#660000
0!
0a!
0K+
#662500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
05/
1Z0
0/8
1'9
1R9
0M6
0:6
1K6
0w-
0k.
06/
1[0
0.8
1&9
1Q9
1L6
0T.
0o.
0F/
1k0
0|7
1t8
1A9
1q.
0Y/
0r.
1v.
0S/
0G/
1T/
080
0Z/
1l0
0y0
1Y1
0~0
1_1
1M:
1o9
0{7
1J:
0q9
1s8
0r9
1@9
0K:
0`1
1Z1
190
0x0
0T/
1Z/
0=0
1w.
0[/
1U/
1!1
0z0
0J:
1q9
0p9
0n9
1N:
0>0
1y0
0Y1
126
0Q6
046
1]6
066
1;"
0="
0>"
0U/
1:0
1[1
0o9
1L:
132
1\/
122
0"1
002
0Z1
016
036
146
00!
0/!
1-!
1z0
1n9
1d5
1P6
0f5
0\6
0g5
022
112
1/2
026
1y.
1_/
0#1
0[1
0c5
0e5
1f5
102
116
1O6
0Y6
0m9
0_/
1A0
1b1
0d5
1X3
1W3
0U3
0/2
0N6
0T6
1Y6
1#1
1c5
1i5
0k5
0l5
0W3
1V3
1T3
0O6
0b1
0h5
0j5
1k5
1U3
1N6
0&"
1("
1)"
0i5
0T3
1Q!
1P!
0N!
1%"
1'"
0("
1h5
0P!
1O!
1M!
1&"
1N!
0%"
0M!
#662501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
0P/
030
1Q/
060
1k.
1l.
1;/
1y/
0[0
0k0
1[/
0!1
0u.
1W/
1a1
1s.
0t.
0w.
0x.
1U/
0]/
0^1
1b1
1c1
0k9
0N6
1!6
1[6
046
156
166
1|5
0}5
0~5
0_6
1{5
1Q6
0]6
1|7
1.8
0Y8
0!9
0L9
0Q9
1/7
0:7
127
1;7
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
0Q/
1R/
070
1o.
1F/
0l0
0y0
1~0
0_1
0@0
1u.
0y.
1_/
0#1
0b1
1T3
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
0h5
1N6
1O6
0Y6
1m9
0{5
1U6
0M:
1o9
1{7
0t8
0A9
1.7
097
1:7
1`1
0R/
0[/
090
1>0
1?0
0q.
1Y/
1r.
0v.
1S/
1G/
180
1!1
0z0
1"1
0A0
1y.
0X3
1W3
0U3
0T3
0N:
1h5
1i5
0k5
1l5
0m9
1T6
0P6
126
0Q6
0s8
1r9
0@9
1K:
0V6
0L:
1p9
1]6
197
1%"
0;"
0A"
1B"
0a1
190
1T/
0Z/
1=0
0T/
1Z/
1@0
0u.
1w.
0U/
0:0
1#1
0V3
1X3
1J:
0q9
0p9
1~5
1M!
0-!
14!
03!
0>0
1}0
0l5
1j5
0O6
136
146
066
1{5
0U6
0J:
1q9
0%"
0&"
1("
0)"
1="
1>"
0B"
1b1
1U/
1:0
0\/
1;0
1L:
0U/
1\/
0;0
1A0
0y.
1U3
0~0
1_1
0X6
1\6
036
046
0N6
0Q!
1P!
0N!
0M!
10!
1/!
04!
0@0
1M:
0i5
1m9
0T6
1X6
0\6
146
1)"
0'"
1T3
0_/
0`1
1U6
1_/
1V3
0X3
0"1
1N:
1Y6
0h5
1Q!
0O!
0A0
1P6
1l5
0j5
0Y6
1&"
0W3
1a1
1T6
1W3
0#1
0~5
1k5
1N!
1%"
0V3
1O6
0k5
0)"
1'"
0b1
1j5
1M!
0U3
1N6
0Q!
1O!
0("
1i5
1("
0T3
0P!
0'"
1h5
1P!
0O!
0&"
0N!
0%"
0M!
#665000
0!
0a!
0K+
#667500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#670000
0!
0a!
0K+
#672500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#675000
0!
0a!
0K+
#677500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#680000
0!
0a!
0K+
#682500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#685000
0!
0a!
0K+
#687500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#690000
0!
0a!
0K+
#692500
1!
1a!
1K+
05-
0@-
1n-
1v-
0c.
1O9
0M6
0:6
1K6
0w-
0l.
1L9
1L6
0b.
0o.
1A9
1q.
0Y/
0r.
1v.
0S/
0r9
1@9
0K:
1T/
080
0Z/
1u.
0w.
1U/
1J:
0q9
090
046
166
0{5
0>"
0U/
0:0
1z0
0\/
1p9
1y.
1\6
026
136
146
00!
1:0
0z0
0m9
0_/
126
036
1X3
1Y6
0l5
0W3
1k5
1)"
1Q!
0("
0P!
#692501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
1l.
0;/
0y/
1o.
0F/
1+0
1b1
1[/
0?0
0!1
1l-
0u.
0z.
0W/
1]1
0a1
0c1
1k9
1~5
0"6
1_6
1a6
1{5
0)6
1Q6
1V6
0]6
0N6
0I8
1t8
0A9
1Y8
1!9
0L9
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
0q.
1Y/
1r.
0v.
1S/
0G/
0T/
1Z/
0=0
1,0
190
1>0
0y.
1@0
1"1
0b1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
0P6
0U6
1m9
0L:
0p9
0H8
0J:
1q9
1s8
1r9
0@9
1K:
1I8
1A9
1D7
0>0
1T/
0Z/
1=0
0r.
0S/
0,0
090
1>0
0}0
0s.
1w.
0[/
1?0
1A0
1#1
1J:
0q9
1L:
0>0
1}0
0O6
0T6
0V6
1]6
066
1}5
0L:
1p9
1H8
1@9
1<"
0="
1>"
0C"
1U/
1;0
1{0
1~0
0_1
0T/
1L:
1s.
0?0
0:0
0{0
1\/
0@0
0~0
1_1
1q9
0M:
0S6
0X6
046
10!
0/!
1.!
05!
1{0
1`1
1M:
1U6
0\6
1S6
136
1V6
0}5
0<"
0>"
0U/
0`1
0N:
0S6
1@0
1_/
0A0
1N:
146
00!
0.!
1T6
0Y6
0U6
1A0
0T6
#695000
0!
0a!
0K+
#697500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#700000
0!
0a!
0K+
#702500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#705000
0!
0a!
0K+
#707500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#710000
0!
0a!
0K+
#712500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#715000
0!
0a!
0K+
#717500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#720000
0!
0a!
0K+
#722500
1!
1a!
1K+
0@-
0n-
1q-
0;6
1:6
1K6
#722501
0@)
0X)
0p)
0n(
1()
06$
1|#
0k1
0j1
0i1
0h1
1g1
0$2
1%2
0G:
1F:
0+:
1,:
1-:
1.:
1/:
1[/
1?0
1!1
1W/
1a1
1:-
0s.
1t.
0w.
1]/
1^/
0l-
1)6
0Z6
0[6
166
0|5
1}5
0c6
0~5
0_6
0Q6
0V6
0]6
1""
1q"
13#
0!"
0p"
02#
1O"
1U"
1u"
0P"
0V"
0v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
0\/
0@0
0"1
0_/
0A0
0#1
1d
0c
1^
0]
0F
0E
0D
0C
1B
1'!
0&!
0m
0l
0k
0j
1i
0;!
0:!
09!
08!
17!
1O6
1T6
1Y6
1P6
1U6
1\6
#725000
0!
0a!
0K+
#727500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1)-
0p-
0s-
1t-
0y5
1z5
1f!
0c!
0g!
1+!
0a
06
#730000
0!
0a!
0K+
#732500
1!
1a!
1K+
1,-
0q-
1;6
#735000
0!
0a!
0K+
#737500
1!
1a!
1K+
1--
0r-
1l6
0g6
19-
0)-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
0b5
1A-
1=-
0d6
0f!
1c!
1g!
0+!
1a
16
#740000
0!
0a!
0K+
#742500
1!
1a!
1K+
0,-
0A2
1B2
1n-
0:6
0':
1&:
0w,
0L3
1u,
1M3
0t5
1s5
17+
06+
1}*
0|*
1e*
0d*
1M*
0L*
15*
04*
1{)
0z)
1c)
0b)
1K)
0J)
13)
02)
1y(
0x(
1a(
0`(
1I(
0H(
11(
00(
1w'
0v'
1_'
0^'
1G'
0F'
1/'
0.'
1u&
0t&
1]&
0\&
1E&
0D&
1-&
0,&
1s%
0r%
1[%
0Z%
1C%
0B%
1+%
0*%
1q$
0p$
1Y$
0X$
1A$
0@$
1)$
0($
1o#
0n#
1W#
0V#
1?#
0>#
1K"
0J"
1>
0=
1q!
1{!
0p!
0z!
1)
0(
13
02
#745000
0!
0a!
0K+
#747500
1!
1a!
1K+
0--
1o-
0f6
1g6
09-
1<-
0m-
1p-
0e6
1b5
0A-
0=-
1d6
#747501
1"&
1f$
1~$
1<'
1T'
1@)
1X)
1p)
0()
0|#
0L#
1z1
1u1
1t1
1p1
1o1
1k1
1j1
1i1
0g1
0%2
0'2
1I:
1G:
1+:
0-:
0.:
0/:
03:
04:
08:
09:
0>:
1V.
0h.
1P/
130
0l.
1[0
0[/
0?0
0!1
0:-
1u.
1z.
0W/
0^/
0]1
1^1
0a1
1x.
056
1~5
0!6
1"6
1Z6
1_6
0a6
0{5
1c6
1Q6
1V6
1]6
0.8
1L9
027
0;7
1F7
0H7
0$"
0s"
05#
0""
0q"
03#
0O"
0U"
0u"
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
17"
1]"
1}"
18"
1^"
1~"
1-"
1b"
1$#
1."
1c"
1%#
13"
1h"
1*#
1i.
160
1k0
1y.
0X3
1\/
1@0
1"1
1A0
1#1
032
012
002
0f
0d
0`
0^
1U
1P
1O
1K
1J
1F
1E
1D
0B
0)!
0'!
1|
1w
1v
1r
1q
1m
1l
1k
0i
1;!
1:!
19!
07!
1L!
1K!
1B!
1A!
1G!
1d5
1e5
1g5
0O6
0T6
0P6
0U6
0\6
1l5
0m9
0|7
0/7
0E7
1j.
170
1l0
1y0
1~0
1X3
1V3
1U3
0y.
0A0
0#1
1O6
1T6
1m9
0i5
0j5
0l5
0M:
0o9
0{7
0.7
0D7
0)"
1q.
0Y/
1v.
190
1>0
0}0
1!1
1z0
0X3
0V3
0U3
0Q!
1i5
1j5
1l5
026
0Q6
0L:
0p9
0r9
0K:
1&"
1'"
1)"
1;"
1A"
1C"
0~0
1Z/
0=0
0;0
1w.
1:0
0{0
0"1
102
0J:
1M:
1Q!
1O!
1N!
1-!
15!
13!
0>0
0d5
1P6
1S6
036
066
1X6
0&"
0'"
0)"
1L:
132
112
1#1
0Q!
0O!
0N!
0O6
0e5
0g5
1y.
1A0
1U3
0i5
0T6
0m9
1X3
1V3
0j5
0l5
1&"
1N!
1'"
1)"
1Q!
1O!
#750000
0!
0a!
0K+
#752500
1!
1a!
1K+
0n-
1q-
0;6
1:6
#755000
0!
0a!
0K+
#757500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#760000
0!
0a!
0K+
#762500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#765000
0!
0a!
0K+
#767500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#770000
0!
0a!
0K+
#772500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
1x/
0Z8
0R9
0M6
0:6
1K6
0w-
1k.
1y/
0Y8
0Q9
1L6
0T.
1o.
1+0
0I8
0A9
0q.
1Y/
1r.
0v.
1S/
1,0
090
1x0
1>0
0L:
1p9
0H8
1r9
0@9
1K:
0y0
1Y1
1T/
0Z/
1=0
0w.
1<0
1?0
0:0
1J:
0q9
1o9
0>0
1}0
1Z1
136
0V6
0W6
166
1<"
1>"
1U/
0z0
1;0
0n9
1L:
032
0@0
012
1~0
0X6
126
046
10!
1.!
1{0
1[1
0M:
1e5
1U6
1g5
122
002
016
0S6
0y.
0A0
1d5
0f5
1/2
1T6
1m9
1_/
0#1
0c5
0X3
0V3
1O6
0Y6
1b1
1j5
1l5
1W3
0U3
0N6
1i5
0k5
1T3
0'"
0)"
0h5
0Q!
0O!
0&"
1("
1P!
0N!
1%"
1M!
#775000
0!
0a!
0K+
#777500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#780000
0!
0a!
0K+
#782500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#785000
0!
0a!
0K+
#787500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#790000
0!
0a!
0K+
#792500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#795000
0!
0a!
0K+
#797500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#800000
0!
0a!
0K+
#802500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
15/
0x/
0Z0
1F1
0b7
1/8
1Z8
0'9
1R9
0M6
0:6
1K6
0w-
0k.
16/
0y/
0[0
1T1
0a7
1.8
1Y8
0&9
1Q9
1L6
0T.
0o.
1F/
0+0
0k0
1X1
0Q7
1|7
1I8
0t8
1A9
1q.
0Y/
0r.
1v.
0S/
1G/
0T/
180
1Z/
0,0
190
0x0
1>0
0}0
0l0
1y0
0Y1
0~0
0Z1
1\1
1`1
0N:
0P7
1n9
1M:
0o9
1{7
0L:
0p9
1H8
0J:
1q9
0s8
0r9
1@9
0K:
1Z1
1~0
0_1
0y0
090
1x0
1T/
080
0Z/
1w.
1[/
0U/
0;0
0<0
0?0
1:0
0{0
0!1
1z0
0[1
1J:
0q9
1p9
1o9
0M:
0n9
190
0x0
1y0
0`1
116
026
1Q6
1S6
036
1V6
1W6
1X6
146
0]6
066
1:"
0;"
0<"
1="
0>"
1U/
0:0
0z0
1[1
1N:
0o9
0p9
132
0\/
022
1@0
112
1"1
102
0/2
0y0
016
126
136
046
00!
1/!
0.!
0-!
1,!
1:0
1z0
1o9
1c5
0d5
0P6
0e5
0U6
1f5
1\6
0g5
122
012
002
1/2
026
036
1y.
0_/
1A0
1#1
0b1
0z0
0c5
1d5
1e5
0f5
112
102
126
1N6
0O6
0T6
1Y6
0m9
1_/
0A0
0#1
1b1
0d5
0e5
1X3
0W3
1V3
1U3
0T3
002
0N6
1O6
1T6
0Y6
1A0
1#1
1d5
1h5
0i5
0j5
1k5
0l5
1W3
0V3
0U3
1T3
0O6
0T6
0#1
0h5
1i5
1j5
0k5
1V3
1U3
1O6
0%"
1&"
1'"
0("
1)"
0i5
0j5
0U3
1Q!
0P!
1O!
1N!
0M!
1%"
0&"
0'"
1("
1i5
1P!
0O!
0N!
1M!
1&"
1'"
1O!
1N!
0&"
0N!
#802501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
1h.
0P/
030
0i.
1Q/
060
1k.
06/
1;/
1y/
0T1
0F/
0X1
0[/
1!1
0u.
1W/
1a1
1s.
0t.
0w.
0x.
0U/
0]/
0:0
1z0
0^1
1c1
0k9
1!6
026
136
1[6
146
156
166
1|5
0}5
0~5
0_6
1{5
0Q6
1]6
1Q7
1t8
1a7
0Y8
0!9
1&9
0Q9
1/7
0:7
1E7
127
1;7
0F7
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
1i.
0Q/
0j.
1R/
070
1F/
0G/
0T/
1Z/
0=0
0Z1
0\1
1`1
1u.
0y.
0_/
1#1
0b1
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
1N6
0O6
1Y6
1m9
0{5
0N:
1P7
1n9
0J:
1q9
1s8
0t8
1.7
097
1D7
1:7
0E7
0>0
1j.
0R/
0q.
1Y/
0v.
090
1>0
1?0
1G/
180
1U/
1:0
0z0
1\/
0[1
0a1
1y.
0X3
0W3
1U3
0T3
1L:
1h5
0i5
1k5
1l5
0m9
1~5
116
0\6
126
036
046
0s8
0V6
0L:
1p9
1r9
1K:
197
0D7
0:"
0="
0A"
1B"
0C"
0@0
190
0Z/
1=0
1q.
0Y/
1v.
1T/
080
1Z/
0u.
1w.
0U/
0:0
1@0
1_/
1b1
1X3
1J:
0p9
1U6
0/!
0,!
05!
14!
03!
0>0
1}0
0l5
0N6
0Y6
0U6
136
146
066
1{5
0J:
0q9
0r9
0K:
0%"
1&"
0("
0)"
1="
0B"
1C"
0A0
1:0
0\/
1;0
090
0Z/
1L:
1u.
0w.
0:0
1z0
1\/
0;0
0y.
1A0
1W3
1T3
0~0
1_1
1J:
1p9
0X6
1\6
036
1T6
0Q!
0P!
1N!
0M!
1/!
15!
04!
0@0
1M:
0h5
0k5
0T6
1m9
1X6
0\6
026
136
166
0{5
1)"
0V3
0_/
1:0
0z0
0\/
0`1
1U6
1y.
1_/
0X3
1V3
0"1
1N:
1\6
126
036
1Y6
1j5
1Q!
0A0
1P6
0j5
1l5
0Y6
0m9
1%"
1("
0W3
0_/
1a1
1T6
1W3
1X3
0#1
0~5
1Y6
1k5
1P!
1M!
0'"
0V3
1O6
0l5
0k5
1'"
0)"
0W3
0b1
1j5
0O!
0U3
1N6
1k5
0Q!
1O!
0("
1i5
1)"
1("
0T3
0P!
0'"
1h5
1Q!
1P!
0("
0O!
0&"
0P!
0N!
0%"
0M!
#805000
0!
0a!
0K+
#807500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#810000
0!
0a!
0K+
#812500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#815000
0!
0a!
0K+
#817500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#820000
0!
0a!
0K+
#822500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#825000
0!
0a!
0K+
#827500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#830000
0!
0a!
0K+
#832500
1!
1a!
1K+
05-
0@-
1n-
1v-
1c.
08/
1$9
0O9
0M6
0:6
1K6
0w-
1l.
0;/
1!9
0L9
1L6
0b.
1o.
0F/
1t8
0A9
0q.
1Y/
1r.
0v.
1S/
0G/
0T/
1Z/
0=0
0J:
1q9
1s8
1r9
0@9
1K:
1>0
0}0
1T/
0Z/
1=0
0u.
1w.
1[/
0:0
1\/
1J:
0q9
0L:
0>0
1}0
1~0
0_1
0\6
136
0]6
066
1{5
0="
1>"
1@0
1U/
0\/
1;0
0M:
1L:
0y.
1_/
1`1
0~0
1_1
0X6
1\6
046
0U6
10!
0/!
0@0
1{0
1"1
1M:
0N:
0Y6
1m9
1A0
0_/
0`1
0P6
0S6
1U6
0X3
1W3
0"1
0a1
1N:
1Y6
0T6
0A0
1#1
1~5
1P6
0k5
1l5
1V3
0W3
1a1
1d1
0O6
1T6
0#1
1b1
0~5
1k5
0j5
0V3
1U3
0N6
1O6
1("
0)"
0b1
0i5
1j5
0U3
1T3
1N6
0Q!
1P!
19"
0("
1'"
0h5
1i5
0T3
1R!
0P!
1O!
1&"
0'"
1h5
0O!
1N!
1%"
0&"
0N!
1M!
0%"
0M!
#832501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
0y/
1+0
1b1
0[/
0?0
0!1
1l-
0z.
0W/
1]1
0a1
0c1
0s.
1}5
1k9
1~5
0"6
1_6
1a6
0)6
1Q6
1V6
1]6
0N6
0I8
1Y8
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
1,0
190
1>0
1\/
1@0
1"1
0b1
0d1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
0P6
0U6
0\6
0L:
0p9
0H8
1I8
1A9
1D7
0r.
0S/
0,0
090
0>0
1?0
1:0
0{0
1_/
1A0
1#1
0O6
0T6
0Y6
1S6
036
0V6
1L:
1p9
1H8
1@9
09"
1<"
0C"
0T/
1s.
0?0
0:0
1{0
0@0
1q9
0R!
1.!
05!
1U6
0S6
136
1V6
0}5
0<"
0>"
0U/
1@0
0A0
146
00!
0.!
1T6
0U6
1A0
0T6
#835000
0!
0a!
0K+
#837500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#840000
0!
0a!
0K+
#842500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#845000
0!
0a!
0K+
#847500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#850000
0!
0a!
0K+
#852500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#855000
0!
0a!
0K+
#857500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#860000
0!
0a!
0K+
#862500
1!
1a!
1K+
0@-
0n-
1q-
0;6
1:6
1K6
#862501
0@)
0X)
0p)
0n(
1()
06$
1|#
0k1
0j1
0i1
0h1
1g1
0$2
1%2
0G:
1F:
0+:
1,:
1-:
1.:
1/:
1[/
1?0
1!1
1W/
1a1
1:-
0s.
1t.
0w.
1]/
1^/
0l-
1)6
0Z6
0[6
166
0|5
1}5
0c6
0~5
0_6
0Q6
0V6
0]6
1""
1q"
13#
0!"
0p"
02#
1O"
1U"
1u"
0P"
0V"
0v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
0\/
0@0
0"1
0_/
0A0
0#1
1d
0c
1^
0]
0F
0E
0D
0C
1B
1'!
0&!
0m
0l
0k
0j
1i
0;!
0:!
09!
08!
17!
1O6
1T6
1Y6
1P6
1U6
1\6
#865000
0!
0a!
0K+
#867500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1)-
0p-
0s-
1t-
0y5
1z5
1f!
0c!
0g!
1+!
0a
06
#870000
0!
0a!
0K+
#872500
1!
1a!
1K+
1,-
0q-
1;6
#875000
0!
0a!
0K+
#877500
1!
1a!
1K+
1--
0r-
1l6
0g6
19-
0)-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
0b5
1A-
1=-
0d6
0f!
1c!
1g!
0+!
1a
16
#880000
0!
0a!
0K+
#882500
1!
1a!
1K+
0,-
0A2
1B2
1n-
0:6
0':
1&:
0w,
0L3
1u,
1M3
0t5
1s5
17+
06+
1}*
0|*
1e*
0d*
1M*
0L*
15*
04*
1{)
0z)
1c)
0b)
1K)
0J)
13)
02)
1y(
0x(
1a(
0`(
1I(
0H(
11(
00(
1w'
0v'
1_'
0^'
1G'
0F'
1/'
0.'
1u&
0t&
1]&
0\&
1E&
0D&
1-&
0,&
1s%
0r%
1[%
0Z%
1C%
0B%
1+%
0*%
1q$
0p$
1Y$
0X$
1A$
0@$
1)$
0($
1o#
0n#
1W#
0V#
1?#
0>#
1K"
0J"
1>
0=
1q!
1{!
0p!
0z!
1)
0(
13
02
#885000
0!
0a!
0K+
#887500
1!
1a!
1K+
0--
1o-
0f6
1g6
09-
1<-
0m-
1p-
0e6
1b5
0A-
0=-
1d6
#887501
1"&
1f$
1~$
1<'
1T'
1@)
1X)
1p)
0()
0|#
0L#
1z1
1u1
1t1
1p1
1o1
1k1
1j1
1i1
0g1
0%2
0'2
1I:
1G:
1+:
0-:
0.:
0/:
03:
04:
08:
09:
0>:
1V.
130
0l.
16/
1T1
0[/
0?0
0!1
0:-
1u.
1z.
0W/
0^/
0]1
1^1
0a1
1x.
056
1~5
0!6
1"6
1Z6
1_6
0a6
0{5
1c6
1Q6
1V6
1]6
0a7
0&9
1L9
027
0H7
0$"
0s"
05#
0""
0q"
03#
0O"
0U"
0u"
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
17"
1]"
1}"
18"
1^"
1~"
1-"
1b"
1$#
1."
1c"
1%#
13"
1h"
1*#
1i.
160
1F/
1X1
1y.
1\/
1@0
1"1
1_/
1A0
1b1
032
022
012
0/2
0f
0d
0`
0^
1U
1P
1O
1K
1J
1F
1E
1D
0B
0)!
0'!
1|
1w
1v
1r
1q
1m
1l
1k
0i
1;!
1:!
19!
07!
1L!
1K!
1B!
1A!
1G!
1c5
1e5
1f5
1g5
0N6
0T6
0Y6
0P6
0U6
0\6
0m9
0Q7
0t8
0/7
0E7
1j.
170
1G/
1T/
1Z/
1Z1
1\1
1`1
1X3
1W3
1V3
1T3
0y.
0_/
0A0
0b1
1N6
1T6
1Y6
1m9
0h5
0j5
0k5
0l5
0N:
0P7
0n9
0J:
0q9
0s8
0.7
0D7
1q.
0Y/
1v.
190
1>0
0}0
1[/
1U/
0;0
0{0
1[1
0X3
0W3
0V3
0T3
1h5
1j5
1k5
1l5
016
1S6
1X6
046
0]6
0L:
0p9
0r9
0K:
1%"
1'"
1("
1)"
1:"
1="
1A"
1C"
1~0
0_1
0Z/
1w.
1:0
0\/
122
1/2
1J:
0M:
1Q!
1P!
1O!
1M!
1/!
1,!
15!
13!
0`1
0c5
0f5
1\6
036
066
0%"
0'"
0("
0)"
1N:
132
112
1_/
1b1
0Q!
0P!
0O!
0M!
0N6
0Y6
0e5
0g5
1y.
1A0
1W3
1T3
0h5
0k5
0T6
0m9
1X3
1V3
0j5
0l5
1%"
1("
1P!
1M!
1'"
1)"
1Q!
1O!
#890000
0!
0a!
0K+
#892500
1!
1a!
1K+
0n-
1q-
0;6
1:6
#895000
0!
0a!
0K+
#897500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#900000
0!
0a!
0K+
#902500
1!
1a!
1K+
12-
1@-
1C2
0D2
0q-
1;6
1):
0(:
0K6
0A-
0s,
1t,
1q,
0r,
0M"
1L"
1s,
0t,
0u,
1v,
0@
1?
1w,
1u,
0v,
0w,
#905000
0!
0a!
0K+
#907500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1N3
0O3
1v5
0u5
0d6
1x5
0e6
09+
18+
0!+
1~*
0g*
1f*
0O*
1N*
07*
16*
0})
1|)
0e)
1d)
0M)
1L)
05)
14)
0{(
1z(
0c(
1b(
0K(
1J(
03(
12(
0y'
1x'
0a'
1`'
0I'
1H'
01'
10'
0w&
1v&
0_&
1^&
0G&
1F&
0/&
1.&
0u%
1t%
0]%
1\%
0E%
1D%
0-%
1,%
0s$
1r$
0[$
1Z$
0C$
1B$
0+$
1*$
0q#
1p#
0Y#
1X#
0A#
1@#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
1r!
1|!
0h!
1w-
0+
1*
05
14
0g
0L6
1i!
1T.
1*!
#910000
0!
0a!
0K+
#912500
1!
1a!
1K+
02-
0@-
1n-
1v-
1U.
1x/
0Z8
0R9
0M6
0:6
1K6
0w-
1k.
1y/
0Y8
0Q9
1L6
0T.
1o.
1+0
0I8
0A9
0q.
1Y/
1r.
0v.
1S/
1,0
090
1x0
0>0
1}0
1L:
1p9
0H8
1r9
0@9
1K:
0~0
1_1
1y0
0T/
180
1Z/
1;0
0w.
1<0
1?0
0:0
1{0
0J:
1q9
0o9
1M:
190
1`1
0S6
136
0V6
0W6
166
0X6
1<"
1>"
0U/
1z0
0;0
0{0
0N:
0p9
032
0@0
012
1S6
1X6
026
146
10!
1.!
1:0
1e5
1U6
1g5
022
102
036
0y.
0A0
0d5
1f5
112
1T6
1m9
0_/
1#1
0e5
0X3
0V3
0O6
1Y6
1A0
1j5
1l5
0W3
1U3
0T6
0i5
1k5
1V3
0'"
0)"
0j5
0Q!
0O!
1&"
0("
0P!
1N!
1'"
1O!
#915000
0!
0a!
0K+
#917500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#920000
0!
0a!
0K+
#922500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#925000
0!
0a!
0K+
#927500
1!
1a!
1K+
0o-
1r-
0l6
1f6
11-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#930000
0!
0a!
0K+
#932500
1!
1a!
1K+
12-
1@-
1D2
0q-
1;6
0):
0K6
0A-
0q,
1r,
1M"
0s,
1t,
1@
0u,
1v,
1w,
#935000
0!
0a!
0K+
#937500
1!
1a!
1K+
13-
0r-
1l6
0j6
07-
01-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1O3
0v5
0d6
1x5
0e6
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
1s!
1}!
0h!
1w-
1+
15
0g
0L6
1i!
1T.
1*!
#940000
0!
0a!
0K+
#942500
1!
1a!
1K+
02-
0@-
1n-
1v-
0U.
05/
1Z0
0/8
1'9
1R9
0M6
0:6
1K6
0w-
0k.
06/
1[0
0.8
1&9
1Q9
1L6
0T.
0o.
0F/
1k0
0|7
1t8
1A9
1q.
0Y/
0r.
1v.
0S/
0G/
1T/
080
0Z/
1l0
0y0
1Y1
1~0
0M:
1o9
0{7
1J:
0q9
1s8
0r9
1@9
0K:
0Z1
090
0T/
1Z/
0=0
1w.
0[/
1U/
1!1
0z0
0J:
1q9
1p9
1n9
1>0
0}0
126
0Q6
046
1]6
066
1;"
0="
0>"
0U/
0:0
0[1
0L:
132
1\/
122
0"1
002
0~0
116
136
146
00!
0/!
1-!
1M:
1d5
1P6
0f5
0\6
0g5
022
012
0/2
1y.
1_/
0#1
1c5
1e5
1f5
1O6
0Y6
0m9
0_/
0A0
0b1
1X3
1W3
0U3
1N6
1T6
1Y6
1i5
0k5
0l5
0W3
0V3
0T3
1h5
1j5
1k5
0&"
1("
1)"
1Q!
1P!
0N!
0%"
0'"
0("
0P!
0O!
0M!
#942501
0"&
1R&
0~$
18%
0T'
1l'
0@)
0X)
0p)
1n(
0z1
1x1
0t1
1s1
0o1
1n1
0k1
0j1
0i1
1h1
0,:
1-:
1.:
1/:
02:
13:
07:
18:
0<:
1>:
0V.
030
060
1k.
1l.
0[0
0T1
0+0
0k0
0X1
1[/
0?0
0!1
0u.
1W/
1s.
0t.
0w.
0x.
1U/
0]/
0^1
1b1
1c1
0k9
0N6
1!6
1[6
046
156
166
1|5
0}5
0_6
1{5
1Q6
1V6
0]6
1Q7
1|7
1I8
1a7
1.8
0L9
0Q9
1/7
127
1H7
1P"
1V"
1v"
0Q"
0W"
0w"
0R"
0X"
0x"
0S"
0Y"
0y"
16"
1\"
1|"
07"
0]"
0}"
1,"
1a"
1##
0-"
0b"
0$#
11"
1f"
1(#
03"
0h"
0*#
070
1o.
0,0
190
0x0
0>0
0l0
1y0
0Y1
1~0
0_1
1Z1
0\1
0`1
1@0
1u.
0y.
1_/
1T3
0;!
0:!
09!
18!
0U
1S
0O
1N
0J
1I
0F
0E
0D
1C
0|
1z
0v
1u
0q
1p
0m
0l
0k
1j
0K!
1J!
0A!
1@!
0G!
1E!
0h5
0Y6
1m9
0{5
0U6
1N:
1P7
0n9
0M:
0o9
1{7
1L:
0p9
1H8
0A9
1.7
1`1
0Z1
0y0
090
1>0
0q.
1Y/
1r.
0v.
1S/
0<0
1?0
1:0
0@0
1!1
1z0
1"1
1[1
1a1
1A0
1y.
0X3
1W3
1o9
1n9
0N:
0k5
1l5
0m9
0T6
0~5
016
0P6
026
0Q6
1U6
036
0V6
1W6
1r9
0@9
1K:
0L:
1p9
1%"
0:"
0;"
0<"
0A"
0a1
0z0
0[1
1T/
0Z/
1=0
0u.
1w.
0U/
0:0
1@0
0A0
1#1
0b1
1V3
1X3
1J:
0q9
116
126
1~5
1M!
0.!
0-!
0,!
03!
0>0
1}0
0l5
0j5
1N6
0O6
1T6
0U6
136
146
066
1{5
1("
0)"
1>"
1b1
1U/
0\/
1;0
1L:
0y.
1A0
1U3
0T3
0V3
0~0
1_1
0X6
1\6
046
0N6
0Q!
1P!
10!
0@0
1{0
1M:
1j5
1h5
0i5
0T6
1m9
1)"
1'"
1T3
0_/
0`1
0S6
1U6
0X3
1V3
0"1
1N:
1Y6
0h5
1Q!
1O!
0A0
1P6
0j5
1l5
0'"
0%"
1&"
0W3
1a1
1d1
1T6
0#1
0~5
1k5
0O!
1N!
0M!
1%"
0V3
1O6
1'"
0)"
0b1
1j5
1M!
0U3
1N6
0Q!
1O!
19"
0("
1i5
0T3
1R!
0P!
0'"
1h5
0O!
0&"
0N!
0%"
0M!
#945000
0!
0a!
0K+
#947500
1!
1a!
1K+
03-
1o-
0f6
1j6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#950000
0!
0a!
0K+
#952500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#955000
0!
0a!
0K+
#957500
1!
1a!
1K+
0o-
1r-
0l6
1f6
14-
1;-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#960000
0!
0a!
0K+
#962500
1!
1a!
1K+
15-
1@-
1A2
0B2
0C2
0D2
0q-
1;6
1):
1(:
1':
0&:
0K6
0A-
0w,
1x,
1u,
0v,
1s,
0t,
1q,
0r,
0M"
0L"
0K"
1J"
0s,
0u,
1w,
0x,
1y,
0@
0?
0>
1=
0y,
#965000
0!
0a!
0K+
#967500
1!
1a!
1K+
16-
0r-
1l6
0i6
07-
04-
18-
0;-
0<-
1m-
1s-
0t-
1y5
0z5
1e6
1b6
006
1h6
1<-
0>-
1=-
1L3
0M3
0N3
0O3
1v5
1u5
1t5
0s5
0d6
1x5
0e6
09+
08+
07+
16+
0!+
0~*
0}*
1|*
0g*
0f*
0e*
1d*
0O*
0N*
0M*
1L*
07*
06*
05*
14*
0})
0|)
0{)
1z)
0e)
0d)
0c)
1b)
0M)
0L)
0K)
1J)
05)
04)
03)
12)
0{(
0z(
0y(
1x(
0c(
0b(
0a(
1`(
0K(
0J(
0I(
1H(
03(
02(
01(
10(
0y'
0x'
0w'
1v'
0a'
0`'
0_'
1^'
0I'
0H'
0G'
1F'
01'
00'
0/'
1.'
0w&
0v&
0u&
1t&
0_&
0^&
0]&
1\&
0G&
0F&
0E&
1D&
0/&
0.&
0-&
1,&
0u%
0t%
0s%
1r%
0]%
0\%
0[%
1Z%
0E%
0D%
0C%
1B%
0-%
0,%
0+%
1*%
0s$
0r$
0q$
1p$
0[$
0Z$
0Y$
1X$
0C$
0B$
0A$
1@$
0+$
0*$
0)$
1($
0q#
0p#
0o#
1n#
0Y#
0X#
0W#
1V#
0A#
0@#
0?#
1>#
0f!
1c!
1g!
1u-
0?-
0+!
1a
16
0w5
0s!
0}!
0r!
0|!
0q!
0{!
1p!
1z!
0h!
1w-
0+
0*
0)
1(
05
04
03
12
0g
0L6
1i!
1b.
1*!
#970000
0!
0a!
0K+
#972500
1!
1a!
1K+
05-
0@-
1n-
1v-
0c.
1O9
0M6
0:6
1K6
0w-
0l.
1L9
1L6
0b.
0o.
1A9
1q.
0Y/
0r.
1v.
0S/
0r9
1@9
0K:
0T/
1Z/
0=0
1u.
0;0
0{0
0d1
0w.
0U/
1:0
0J:
1q9
1>0
0}0
036
146
166
1S6
1X6
0{5
0>"
1U/
0:0
1\/
0L:
1y.
1~0
0_1
0\6
136
046
00!
1@0
0M:
0m9
09"
1_/
1`1
0U6
1X3
1"1
0N:
0Y6
0R!
1A0
0P6
0l5
1W3
0a1
0T6
1#1
1~5
0k5
1V3
0O6
1)"
1b1
0j5
1U3
0N6
1Q!
1("
0i5
1T3
1P!
1'"
0h5
1O!
1&"
1N!
1%"
1M!
#972501
0R&
0f$
08%
0<'
0l'
1@)
1X)
1p)
16$
1L#
0x1
0u1
0s1
0p1
0n1
1k1
1j1
1i1
1$2
1'2
0I:
0F:
0-:
0.:
0/:
12:
14:
17:
19:
1<:
0i.
0k.
1l.
0y/
1o.
1+0
0[/
0?0
0!1
1l-
0u.
0z.
0W/
1]1
0c1
1k9
0"6
1_6
1a6
1{5
0)6
1Q6
1V6
1]6
0I8
0A9
1Y8
0L9
1Q9
1E7
1$"
1s"
15#
1!"
1p"
12#
1Q"
1W"
1w"
1R"
1X"
1x"
1S"
1Y"
1y"
06"
0\"
0|"
08"
0^"
0~"
0,"
0a"
0##
0."
0c"
0%#
01"
0f"
0(#
0j.
0o.
0+0
0q.
1Y/
1r.
0v.
1S/
1,0
190
0>0
1}0
0y.
0b1
1f
1c
1`
1]
0S
0P
0N
0K
0I
1F
1E
1D
1)!
1&!
0z
0w
0u
0r
0p
1m
1l
1k
1;!
1:!
19!
0L!
0J!
0B!
0@!
0E!
1N6
1m9
1L:
0p9
0H8
1r9
0@9
1K:
1I8
1A9
1D7
0~0
1_1
1T/
0Z/
1=0
0r.
0S/
0,0
090
1>0
0}0
0s.
1w.
0U/
1?0
1:0
1J:
0q9
1M:
0>0
1}0
0`1
036
0V6
146
066
1}5
0L:
1p9
1H8
1@9
1<"
1>"
0C"
1U/
1;0
1{0
1~0
0_1
0T/
1N:
1L:
1s.
0?0
0:0
0{0
0@0
0~0
1_1
1q9
0M:
0S6
0X6
046
10!
1.!
05!
1{0
1`1
1M:
1U6
1S6
136
1V6
0}5
0<"
0>"
0U/
0`1
0N:
0S6
1@0
0A0
1N:
146
00!
0.!
1T6
0U6
1A0
0T6
#975000
0!
0a!
0K+
#977500
1!
1a!
1K+
06-
1o-
0f6
1i6
17-
0m-
1p-
0h6
08-
0=-
0u-
1w5
1d6
106
0i!
0*!
#980000
0!
0a!
0K+
#982500
1!
1a!
1K+
0n-
1q-
0v-
1M6
0;6
1:6
#985000
0!
0a!
0K+
#987500
1!
1a!
1K+
0o-
1r-
0l6
1f6
1;-
1m-
0p-
0s-
1t-
0y5
1z5
0b6
1>-
0x5
1f!
0c!
0g!
1?-
1A-
1+!
0a
06
1h!
1g
#990000
0!
0a!
0K+
#992500
1!
1a!
1K+
1@-
1D2
1n-
0q-
1;6
0:6
0):
0K6
0A-
0q,
1r,
1M"
1s,
1@
#995000
0!
0a!
0K+
#997500
1!
1a!
1K+
1o-
0r-
1l6
0f6
0;-
0m-
1p-
1s-
0t-
1y5
0z5
1b6
0>-
1O3
0v5
1x5
19+
1!+
1g*
1O*
17*
1})
1e)
1M)
15)
1{(
1c(
1K(
13(
1y'
1a'
1I'
11'
1w&
1_&
1G&
1/&
1u%
1]%
1E%
1-%
1s$
1[$
1C$
1+$
1q#
1Y#
1A#
0f!
1c!
1g!
0?-
0+!
1a
16
1s!
1}!
0h!
1+
15
0g
#1000000
