Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  5 22:55:23 2021
| Host         : DESKTOP-1H41FIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              17 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                Enable Signal                |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | uart_rx_path_u/uart_rx_data_o_r0[1]_i_1_n_0 |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[6]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[3]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[5]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[4]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[0]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[2]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/p_0_in[7]                    |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_tx_path_u/uart_tx_o_r_i_1_n_0          |                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/bit_num[3]_i_2_n_0           | uart_rx_path_u/bit_num[3]_i_1__0_n_0   |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | uart_tx_path_u/bit_num[3]_i_2__0_n_0        | uart_tx_path_u/bit_num[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG |                                             | uart_rx_path_u/baud_div[11]_i_1__0_n_0 |                2 |              6 |         3.00 |
|  sys_clk_IBUF_BUFG |                                             | uart_tx_path_u/baud_div[11]_i_1_n_0    |                2 |              6 |         3.00 |
|  sys_clk_IBUF_BUFG |                                             | uart_rx_path_u/baud_div[12]_i_1_n_0    |                2 |              7 |         3.50 |
|  sys_clk_IBUF_BUFG |                                             | uart_tx_path_u/baud_div[12]_i_1_n_0    |                2 |              7 |         3.50 |
|  sys_clk_IBUF_BUFG | uart_rx_path_u/uart_rx_data_o_r1[7]_i_1_n_0 |                                        |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | uart_tx_path_u/send_data[8]_i_2_n_0         | uart_tx_path_u/send_data[8]_i_1_n_0    |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG |                                             |                                        |                6 |             12 |         2.00 |
+--------------------+---------------------------------------------+----------------------------------------+------------------+----------------+--------------+


