// Seed: 1396925598
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2[1];
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(); id_5(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_4)
  );
endmodule
