<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › gio_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>gio_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __gio_defs_h</span>
<span class="cp">#define __gio_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           gio.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -outfile gio_defs.h gio.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope gio */</span>

<span class="cm">/* Register r_pa_din, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pa_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pa_din 0</span>

<span class="cm">/* Register rw_pa_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_dout 4</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_dout 4</span>

<span class="cm">/* Register rw_pa_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_oe 8</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_oe 8</span>

<span class="cm">/* Register rw_pa_byte0_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte0_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte0_dout 12</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte0_dout 12</span>

<span class="cm">/* Register rw_pa_byte0_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte0_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte0_oe 16</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte0_oe 16</span>

<span class="cm">/* Register rw_pa_byte1_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte1_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte1_dout 20</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte1_dout 20</span>

<span class="cm">/* Register rw_pa_byte1_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte1_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte1_oe 24</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte1_oe 24</span>

<span class="cm">/* Register rw_pa_byte2_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte2_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte2_dout 28</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte2_dout 28</span>

<span class="cm">/* Register rw_pa_byte2_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte2_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte2_oe 32</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte2_oe 32</span>

<span class="cm">/* Register rw_pa_byte3_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte3_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte3_dout 36</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte3_dout 36</span>

<span class="cm">/* Register rw_pa_byte3_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pa_byte3_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pa_byte3_oe 40</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pa_byte3_oe 40</span>

<span class="cm">/* Register r_pb_din, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pb_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pb_din 44</span>

<span class="cm">/* Register rw_pb_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_dout 48</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_dout 48</span>

<span class="cm">/* Register rw_pb_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_oe 52</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_oe 52</span>

<span class="cm">/* Register rw_pb_byte0_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte0_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte0_dout 56</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte0_dout 56</span>

<span class="cm">/* Register rw_pb_byte0_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte0_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte0_oe 60</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte0_oe 60</span>

<span class="cm">/* Register rw_pb_byte1_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte1_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte1_dout 64</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte1_dout 64</span>

<span class="cm">/* Register rw_pb_byte1_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte1_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte1_oe 68</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte1_oe 68</span>

<span class="cm">/* Register rw_pb_byte2_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte2_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte2_dout 72</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte2_dout 72</span>

<span class="cm">/* Register rw_pb_byte2_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte2_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte2_oe 76</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte2_oe 76</span>

<span class="cm">/* Register rw_pb_byte3_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte3_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte3_dout 80</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte3_dout 80</span>

<span class="cm">/* Register rw_pb_byte3_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pb_byte3_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pb_byte3_oe 84</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pb_byte3_oe 84</span>

<span class="cm">/* Register r_pc_din, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pc_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pc_din 88</span>

<span class="cm">/* Register rw_pc_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_dout 92</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_dout 92</span>

<span class="cm">/* Register rw_pc_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_oe 96</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_oe 96</span>

<span class="cm">/* Register rw_pc_byte0_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_byte0_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_byte0_dout 100</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_byte0_dout 100</span>

<span class="cm">/* Register rw_pc_byte0_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_byte0_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_byte0_oe 104</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_byte0_oe 104</span>

<span class="cm">/* Register rw_pc_byte1_dout, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_byte1_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_byte1_dout 108</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_byte1_dout 108</span>

<span class="cm">/* Register rw_pc_byte1_oe, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">oe</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pc_byte1_oe</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pc_byte1_oe 112</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pc_byte1_oe 112</span>

<span class="cm">/* Register r_pd_din, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pd_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pd_din 116</span>

<span class="cm">/* Register rw_intr_cfg, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_intr_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_intr_cfg 120</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_intr_cfg 120</span>

<span class="cm">/* Register rw_intr_pins, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_intr_pins</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_intr_pins 124</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_intr_pins 124</span>

<span class="cm">/* Register rw_intr_mask, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c0_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c1_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_intr_mask 128</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_intr_mask 128</span>

<span class="cm">/* Register rw_ack_intr, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c0_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c1_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_ack_intr 132</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_ack_intr 132</span>

<span class="cm">/* Register r_intr, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c0_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c1_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_intr 136</span>

<span class="cm">/* Register r_masked_intr, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c0_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i2c1_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_masked_intr 140</span>

<span class="cm">/* Register rw_i2c0_start, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c0_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c0_start 144</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c0_start 144</span>

<span class="cm">/* Register rw_i2c0_cfg, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit_order</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scl_io</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scl_inv</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda_io</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c0_cfg 148</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c0_cfg 148</span>

<span class="cm">/* Register rw_i2c0_ctrl, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trf_bits</span>    <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">switch_dir</span>  <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">extra_start</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">early_end</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_stop</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir0</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir1</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir2</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir3</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir4</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir5</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_bit</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_bit</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span>        <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c0_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c0_ctrl 152</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c0_ctrl 152</span>

<span class="cm">/* Register rw_i2c0_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c0_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c0_data 156</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c0_data 156</span>

<span class="cm">/* Register rw_i2c0_data2, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data4</span>     <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data5</span>     <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_val</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_val</span>   <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c0_data2</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c0_data2 160</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c0_data2 160</span>

<span class="cm">/* Register rw_i2c1_start, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c1_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c1_start 164</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c1_start 164</span>

<span class="cm">/* Register rw_i2c1_cfg, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit_order</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scl_io</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scl_inv</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda0_io</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda0_idle</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda1_io</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda1_idle</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda2_io</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda2_idle</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda3_io</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda3_idle</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sda_sel</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sen_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sen_inv</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sen_sel</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c1_cfg 168</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c1_cfg 168</span>

<span class="cm">/* Register rw_i2c1_ctrl, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trf_bits</span>    <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">switch_dir</span>  <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">extra_start</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">early_end</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_stop</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir0</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir1</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir2</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir3</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir4</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_dir5</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_bit</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_bit</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span>        <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c1_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c1_ctrl 172</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c1_ctrl 172</span>

<span class="cm">/* Register rw_i2c1_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c1_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c1_data 176</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c1_data 176</span>

<span class="cm">/* Register rw_i2c1_data2, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data4</span>     <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data5</span>     <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_val</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ack_val</span>   <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_i2c1_data2</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_i2c1_data2 180</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_i2c1_data2 180</span>

<span class="cm">/* Register r_ppwm_stat, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_ppwm_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_ppwm_stat 184</span>

<span class="cm">/* Register rw_ppwm_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_ppwm_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_ppwm_data 188</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_ppwm_data 188</span>

<span class="cm">/* Register rw_pwm0_ctrl, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_override</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_val</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm0_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm0_ctrl 192</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm0_ctrl 192</span>

<span class="cm">/* Register rw_pwm0_var, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lo</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hi</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm0_var</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm0_var 196</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm0_var 196</span>

<span class="cm">/* Register rw_pwm0_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm0_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm0_data 200</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm0_data 200</span>

<span class="cm">/* Register rw_pwm1_ctrl, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_override</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_val</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm1_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm1_ctrl 204</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm1_ctrl 204</span>

<span class="cm">/* Register rw_pwm1_var, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lo</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hi</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm1_var</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm1_var 208</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm1_var 208</span>

<span class="cm">/* Register rw_pwm1_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm1_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm1_data 212</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm1_data 212</span>

<span class="cm">/* Register rw_pwm2_ctrl, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_override</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_val</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm2_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm2_ctrl 216</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm2_ctrl 216</span>

<span class="cm">/* Register rw_pwm2_var, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lo</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hi</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm2_var</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm2_var 220</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm2_var 220</span>

<span class="cm">/* Register rw_pwm2_data, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm2_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm2_data 224</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm2_data 224</span>

<span class="cm">/* Register rw_pwm_in_cfg, scope gio, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">29</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_rw_pwm_in_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_rw_pwm_in_cfg 228</span>
<span class="cp">#define REG_WR_ADDR_gio_rw_pwm_in_cfg 228</span>

<span class="cm">/* Register r_pwm_in_lo, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pwm_in_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pwm_in_lo 232</span>

<span class="cm">/* Register r_pwm_in_hi, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pwm_in_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pwm_in_hi 236</span>

<span class="cm">/* Register r_pwm_in_cnt, scope gio, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_gio_r_pwm_in_cnt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_gio_r_pwm_in_cnt 240</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_gio_anyedge</span>                         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_f100k</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_f1562</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_f195</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_f1m</span>                             <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_f390</span>                            <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_f400k</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_f5m</span>                             <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_f781</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_hi</span>                              <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_in</span>                              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa0</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa1</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa10</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa11</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa12</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa13</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa14</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa15</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa16</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa17</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa18</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa19</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa2</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa20</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa21</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa22</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa23</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa24</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa25</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa26</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa27</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa28</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa29</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa3</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa30</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa31</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa4</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa5</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa6</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa7</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa8</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pa9</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb0</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb1</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb10</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb11</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb12</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb13</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb14</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb15</span>                       <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb16</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb17</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb18</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb19</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb2</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb20</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb21</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb22</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb23</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb24</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb25</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb26</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb27</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb28</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb29</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb3</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb30</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb31</span>                       <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb4</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb5</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb6</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb7</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb8</span>                        <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pb9</span>                        <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc0</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc1</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc10</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc11</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc12</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc13</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc14</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc15</span>                       <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc2</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc3</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc4</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc5</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc6</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc7</span>                        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc8</span>                        <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pc9</span>                        <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd0</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd1</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd10</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd11</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd12</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd13</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd14</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd15</span>                       <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd16</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd17</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd18</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd19</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd2</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd20</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd21</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd22</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd23</span>                       <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd24</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd25</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd26</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd27</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd28</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd29</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd3</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd30</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd31</span>                       <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd4</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd5</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd6</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd7</span>                        <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd8</span>                        <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_intr_pd9</span>                        <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_gio_lo</span>                              <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_lsb</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_msb</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_negedge</span>                         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_no</span>                              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_no_switch</span>                       <span class="o">=</span> <span class="mh">0x0000003f</span><span class="p">,</span>
  <span class="n">regk_gio_none</span>                            <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_off</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_opendrain</span>                       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_out</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_posedge</span>                         <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_hfp</span>                         <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pa0</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pa19</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pa6</span>                         <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pa7</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pb26</span>                        <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pd23</span>                        <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_pd31</span>                        <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_std</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_pwm_var</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c0_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c0_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c0_start_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c1_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000aa0</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c1_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_i2c1_start_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_intr_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_intr_mask_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pa_oe_default</span>                <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pb_oe_default</span>                <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pc_oe_default</span>                <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_ppwm_data_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pwm0_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pwm1_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pwm2_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_rw_pwm_in_cfg_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_sda0</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_sda1</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_gio_sda2</span>                            <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_gio_sda3</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_sen</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_gio_set</span>                             <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_gio_yes</span>                             <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __gio_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
