<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='857' c='_ZNK4llvm18TargetRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h' l='52' ll='54' type='bool llvm::HexagonRegisterInfo::requiresFrameIndexScavenging(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h' l='50'>/// Returns true. Spill code for predicate registers might need an extra
  /// register.</doc>
