<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1805" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1805{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_1805{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1805{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1805{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1805{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1805{left:360px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_1805{left:70px;bottom:698px;letter-spacing:0.13px;}
#t8_1805{left:70px;bottom:674px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t9_1805{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1805{left:70px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_1805{left:70px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tc_1805{left:786px;bottom:630px;}
#td_1805{left:801px;bottom:623px;letter-spacing:-0.1px;word-spacing:-0.91px;}
#te_1805{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tf_1805{left:70px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tg_1805{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1805{left:91px;bottom:541px;letter-spacing:-0.1px;}
#ti_1805{left:181px;bottom:541px;}
#tj_1805{left:192px;bottom:541px;letter-spacing:-0.08px;}
#tk_1805{left:214px;bottom:540px;}
#tl_1805{left:225px;bottom:541px;}
#tm_1805{left:233px;bottom:547px;}
#tn_1805{left:239px;bottom:547px;letter-spacing:-0.02px;}
#to_1805{left:70px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#tp_1805{left:70px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#tq_1805{left:136px;bottom:499px;}
#tr_1805{left:150px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1805{left:70px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_1805{left:476px;bottom:483px;}
#tu_1805{left:483px;bottom:483px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_1805{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_1805{left:70px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1805{left:70px;bottom:425px;letter-spacing:-0.22px;}
#ty_1805{left:70px;bottom:402px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_1805{left:70px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_1805{left:70px;bottom:362px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t11_1805{left:70px;bottom:322px;letter-spacing:0.13px;}
#t12_1805{left:70px;bottom:298px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_1805{left:70px;bottom:279px;letter-spacing:-0.13px;}
#t14_1805{left:70px;bottom:261px;letter-spacing:-0.13px;}
#t15_1805{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t16_1805{left:70px;bottom:206px;letter-spacing:-0.13px;}
#t17_1805{left:70px;bottom:188px;letter-spacing:-0.12px;}
#t18_1805{left:70px;bottom:169px;letter-spacing:-0.13px;}
#t19_1805{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1a_1805{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_1805{left:349px;bottom:1065px;letter-spacing:-0.11px;}
#t1c_1805{left:349px;bottom:1050px;letter-spacing:-0.09px;}
#t1d_1805{left:387px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1e_1805{left:387px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_1805{left:387px;bottom:1034px;letter-spacing:-0.15px;}
#t1g_1805{left:461px;bottom:1065px;letter-spacing:-0.12px;}
#t1h_1805{left:461px;bottom:1050px;letter-spacing:-0.12px;}
#t1i_1805{left:461px;bottom:1034px;letter-spacing:-0.17px;}
#t1j_1805{left:532px;bottom:1065px;letter-spacing:-0.12px;}
#t1k_1805{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_1805{left:75px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_1805{left:349px;bottom:1011px;letter-spacing:-0.14px;}
#t1n_1805{left:387px;bottom:1011px;letter-spacing:-0.11px;}
#t1o_1805{left:461px;bottom:1011px;letter-spacing:-0.15px;}
#t1p_1805{left:532px;bottom:1011px;letter-spacing:-0.11px;}
#t1q_1805{left:532px;bottom:995px;letter-spacing:-0.1px;}
#t1r_1805{left:532px;bottom:978px;letter-spacing:-0.12px;}
#t1s_1805{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t1t_1805{left:75px;bottom:938px;letter-spacing:-0.15px;}
#t1u_1805{left:349px;bottom:955px;letter-spacing:-0.18px;}
#t1v_1805{left:387px;bottom:955px;letter-spacing:-0.11px;}
#t1w_1805{left:461px;bottom:955px;letter-spacing:-0.18px;}
#t1x_1805{left:532px;bottom:955px;letter-spacing:-0.12px;}
#t1y_1805{left:532px;bottom:938px;letter-spacing:-0.11px;}
#t1z_1805{left:532px;bottom:921px;letter-spacing:-0.12px;}
#t20_1805{left:532px;bottom:904px;letter-spacing:-0.1px;}
#t21_1805{left:532px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_1805{left:532px;bottom:871px;letter-spacing:-0.14px;}
#t23_1805{left:89px;bottom:790px;letter-spacing:-0.14px;}
#t24_1805{left:197px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t25_1805{left:368px;bottom:790px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_1805{left:545px;bottom:790px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_1805{left:727px;bottom:790px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t28_1805{left:99px;bottom:765px;letter-spacing:-0.21px;}
#t29_1805{left:186px;bottom:765px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1805{left:359px;bottom:765px;letter-spacing:-0.12px;}
#t2b_1805{left:566px;bottom:765px;letter-spacing:-0.15px;}
#t2c_1805{left:748px;bottom:765px;letter-spacing:-0.17px;}
#t2d_1805{left:94px;bottom:741px;letter-spacing:-0.17px;}
#t2e_1805{left:186px;bottom:741px;letter-spacing:-0.13px;}
#t2f_1805{left:364px;bottom:741px;letter-spacing:-0.12px;}
#t2g_1805{left:537px;bottom:741px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_1805{left:748px;bottom:741px;letter-spacing:-0.17px;}

.s1_1805{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1805{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1805{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1805{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1805{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1805{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_1805{font-size:15px;font-family:Symbol_b5z;color:#000;}
.sa_1805{font-size:11px;font-family:Symbol_b5z;color:#000;}
.sb_1805{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_1805{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1805" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1805Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1805" style="-webkit-user-select: none;"><object width="935" height="1210" data="1805/1805.svg" type="image/svg+xml" id="pdf1805" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1805" class="t s1_1805">RSQRTSS—Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value </span>
<span id="t2_1805" class="t s2_1805">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1805" class="t s1_1805">Vol. 2B </span><span id="t4_1805" class="t s1_1805">4-585 </span>
<span id="t5_1805" class="t s3_1805">RSQRTSS—Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value </span>
<span id="t6_1805" class="t s4_1805">Instruction Operand Encoding </span>
<span id="t7_1805" class="t s4_1805">Description </span>
<span id="t8_1805" class="t s5_1805">Computes an approximate reciprocal of the square root of the low single precision floating-point value in the source </span>
<span id="t9_1805" class="t s5_1805">operand (second operand) stores the single precision floating-point result in the destination operand. The source </span>
<span id="ta_1805" class="t s5_1805">operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The </span>
<span id="tb_1805" class="t s5_1805">three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel </span>
<span id="tc_1805" class="t s6_1805">® </span>
<span id="td_1805" class="t s5_1805">64 and </span>
<span id="te_1805" class="t s5_1805">IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a scalar single precision floating- </span>
<span id="tf_1805" class="t s5_1805">point operation. </span>
<span id="tg_1805" class="t s5_1805">The relative error for this approximation is: </span>
<span id="th_1805" class="t s7_1805">|Relative Error| </span><span id="ti_1805" class="t s8_1805">≤ </span><span id="tj_1805" class="t s7_1805">1.5 </span><span id="tk_1805" class="t s9_1805">∗ </span><span id="tl_1805" class="t s7_1805">2 </span>
<span id="tm_1805" class="t sa_1805">−</span><span id="tn_1805" class="t sb_1805">12 </span>
<span id="to_1805" class="t s5_1805">The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is </span>
<span id="tp_1805" class="t s5_1805">a 0.0, an </span><span id="tq_1805" class="t s8_1805">∞ </span><span id="tr_1805" class="t s5_1805">of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same </span>
<span id="ts_1805" class="t s5_1805">sign). When a source value is a negative value (other than </span><span id="tt_1805" class="t s8_1805">−</span><span id="tu_1805" class="t s5_1805">0.0), a floating-point indefinite is returned. When a </span>
<span id="tv_1805" class="t s5_1805">source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned. </span>
<span id="tw_1805" class="t s5_1805">In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers </span>
<span id="tx_1805" class="t s5_1805">(XMM8-XMM15). </span>
<span id="ty_1805" class="t s5_1805">128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL- </span>
<span id="tz_1805" class="t s5_1805">1:32) of the corresponding YMM destination register remain unchanged. </span>
<span id="t10_1805" class="t s5_1805">VEX.128 encoded version: Bits (MAXVL-1:128) of the destination YMM register are zeroed. </span>
<span id="t11_1805" class="t s4_1805">Operation </span>
<span id="t12_1805" class="t sc_1805">RSQRTSS (128-bit Legacy SSE Version) </span>
<span id="t13_1805" class="t s7_1805">DEST[31:0] := APPROXIMATE(1/SQRT(SRC2[31:0])) </span>
<span id="t14_1805" class="t s7_1805">DEST[MAXVL-1:32] (Unmodified) </span>
<span id="t15_1805" class="t sc_1805">VRSQRTSS (VEX.128 Encoded Version) </span>
<span id="t16_1805" class="t s7_1805">DEST[31:0] := APPROXIMATE(1/SQRT(SRC2[31:0])) </span>
<span id="t17_1805" class="t s7_1805">DEST[127:32] := SRC1[127:32] </span>
<span id="t18_1805" class="t s7_1805">DEST[MAXVL-1:128] := 0 </span>
<span id="t19_1805" class="t sc_1805">Opcode*/ </span>
<span id="t1a_1805" class="t sc_1805">Instruction </span>
<span id="t1b_1805" class="t sc_1805">Op/ </span>
<span id="t1c_1805" class="t sc_1805">En </span>
<span id="t1d_1805" class="t sc_1805">64/32 bit </span>
<span id="t1e_1805" class="t sc_1805">Mode </span>
<span id="t1f_1805" class="t sc_1805">Support </span>
<span id="t1g_1805" class="t sc_1805">CPUID </span>
<span id="t1h_1805" class="t sc_1805">Feature </span>
<span id="t1i_1805" class="t sc_1805">Flag </span>
<span id="t1j_1805" class="t sc_1805">Description </span>
<span id="t1k_1805" class="t s7_1805">F3 0F 52 /r </span>
<span id="t1l_1805" class="t s7_1805">RSQRTSS xmm1, xmm2/m32 </span>
<span id="t1m_1805" class="t s7_1805">RM </span><span id="t1n_1805" class="t s7_1805">V/V </span><span id="t1o_1805" class="t s7_1805">SSE </span><span id="t1p_1805" class="t s7_1805">Computes the approximate reciprocal of the square </span>
<span id="t1q_1805" class="t s7_1805">root of the low single precision floating-point value in </span>
<span id="t1r_1805" class="t s7_1805">xmm2/m32 and stores the results in xmm1. </span>
<span id="t1s_1805" class="t s7_1805">VEX.LIG.F3.0F.WIG 52 /r </span>
<span id="t1t_1805" class="t s7_1805">VRSQRTSS xmm1, xmm2, xmm3/m32 </span>
<span id="t1u_1805" class="t s7_1805">RVM </span><span id="t1v_1805" class="t s7_1805">V/V </span><span id="t1w_1805" class="t s7_1805">AVX </span><span id="t1x_1805" class="t s7_1805">Computes the approximate reciprocal of the square </span>
<span id="t1y_1805" class="t s7_1805">root of the low single precision floating-point value in </span>
<span id="t1z_1805" class="t s7_1805">xmm3/m32 and stores the results in xmm1. Also, </span>
<span id="t20_1805" class="t s7_1805">upper single precision floating-point values </span>
<span id="t21_1805" class="t s7_1805">(bits[127:32]) from xmm2 are copied to </span>
<span id="t22_1805" class="t s7_1805">xmm1[127:32]. </span>
<span id="t23_1805" class="t sc_1805">Op/En </span><span id="t24_1805" class="t sc_1805">Operand 1 </span><span id="t25_1805" class="t sc_1805">Operand 2 </span><span id="t26_1805" class="t sc_1805">Operand 3 </span><span id="t27_1805" class="t sc_1805">Operand 4 </span>
<span id="t28_1805" class="t s7_1805">RM </span><span id="t29_1805" class="t s7_1805">ModRM:reg (w) </span><span id="t2a_1805" class="t s7_1805">ModRM:r/m (r) </span><span id="t2b_1805" class="t s7_1805">N/A </span><span id="t2c_1805" class="t s7_1805">N/A </span>
<span id="t2d_1805" class="t s7_1805">RVM </span><span id="t2e_1805" class="t s7_1805">ModRM:reg (w) </span><span id="t2f_1805" class="t s7_1805">VEX.vvvv (r) </span><span id="t2g_1805" class="t s7_1805">ModRM:r/m (r) </span><span id="t2h_1805" class="t s7_1805">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
