// Seed: 4073024276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  module_2(
      id_4, id_1
  );
  assign id_2 = id_4;
endmodule
module module_1 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply0 id_3, id_4, id_5 = 1, id_6;
  integer id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_2 = id_3;
  assign id_4 = id_4;
  wire  id_12;
  uwire id_13 = 1;
  wire  id_14;
  wire  id_15;
endmodule
