$date
	Fri Jan 07 13:55:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sdbcd_tb $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " CO $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 4 % D [3:0] $end
$var reg 1 & ENABLE $end
$var reg 1 ' LOAD $end
$var reg 1 ( UP $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 4 ) D [3:0] $end
$var wire 1 & ENABLE $end
$var wire 1 ' LOAD $end
$var wire 1 ( UP $end
$var reg 1 " CO $end
$var reg 4 * Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 *
b1001 )
0(
0'
1&
b1001 %
1$
1#
1"
b1001 !
$end
#20
0#
#40
0"
b1000 !
b1000 *
1#
#60
0#
#80
b111 !
b111 *
1#
#100
0#
#120
b110 !
b110 *
1#
#140
0#
#160
b101 !
b101 *
1#
#180
0#
#200
b100 !
b100 *
1#
#220
0#
#240
b1001 !
b1001 *
1#
1'
#260
0'
0#
#280
1"
b0 !
b0 *
1#
1(
#300
0#
#320
0"
b1 !
b1 *
1#
#340
0#
#360
b10 !
b10 *
1#
#380
0#
#400
b11 !
b11 *
1#
#420
0#
#440
b100 !
b100 *
1#
#460
0#
#480
b101 !
b101 *
1#
#500
0#
#520
b0 !
b0 *
0$
#540
