 <!DOCTYPE html>
<html>
<head>
<title>Performance Monitoring event lists for Intel processors</title>
</head>
<body>
<h1><a href=index/ivybridge.html>Intel&reg; Microarchitecture Code Named Ivy Bridge Events</a></h1>
<p><a href=IVB/ivybridge_core_v21.json>ivybridge_core_v21.json</a></p>

<p><a href=IVB/ivybridge_fp_arith_inst_v21.json>ivybridge_fp_arith_inst_v21.json</a></p>

<p><a href=IVB/ivybridge_matrix_bit_definitions_v21.json>ivybridge_matrix_bit_definitions_v21.json</a></p>

<p><a href=IVB/ivybridge_matrix_v21.json>ivybridge_matrix_v21.json</a></p>

<p><a href=IVB/ivybridge_uncore_v21.json>ivybridge_uncore_v21.json</a></p>

<h1><a href=index/cascadelake_server.html>Intel&reg; Microarchitecture Code Named Cascade Lake-X Events</a></h1>
<p><a href=CLX/cascadelakex_core_v1.15.json>cascadelakex_core_v1.15.json</a></p>

<p><a href=CLX/cascadelakex_fp_arith_inst_v1.15.json>cascadelakex_fp_arith_inst_v1.15.json</a></p>

<p><a href=CLX/cascadelakex_uncore_v1.15.json>cascadelakex_uncore_v1.15.json</a></p>

<p><a href=CLX/cascadelakex_uncore_v1.15_experimental.json>cascadelakex_uncore_v1.15_experimental.json</a></p>

<h1><a href=index/ivytown.html>Intel&reg; Microarchitecture Code Named Ivy Bridge EP Events</a></h1>
<p><a href=IVT/ivytown_core_v21.json>ivytown_core_v21.json</a></p>

<p><a href=IVT/ivytown_matrix_bit_definitions_v21.json>ivytown_matrix_bit_definitions_v21.json</a></p>

<p><a href=IVT/ivytown_matrix_v21.json>ivytown_matrix_v21.json</a></p>

<p><a href=IVT/ivytown_uncore_v21.json>ivytown_uncore_v21.json</a></p>

<h1><a href=index/icelake.html>Intel&reg; Microarchitecture Code Named Ice Lake Events</a></h1>
<p><a href=ICL/icelake_core_v1.13.json>icelake_core_v1.13.json</a></p>

<p><a href=ICL/icelake_uncore_v1.13.json>icelake_uncore_v1.13.json</a></p>

<h1><a href=index/goldmont.html>Intel&reg; Microarchitecture Code Named Goldmont Events</a></h1>
<p><a href=GLM/goldmont_core_v13.json>goldmont_core_v13.json</a></p>

<p><a href=GLM/goldmont_fp_arith_inst_v13.json>goldmont_fp_arith_inst_v13.json</a></p>

<p><a href=GLM/goldmont_matrix_bit_definitions_v13.json>goldmont_matrix_bit_definitions_v13.json</a></p>

<p><a href=GLM/goldmont_matrix_v13.json>goldmont_matrix_v13.json</a></p>

<h1><a href=index/silvermont.html>Intel&reg; Microarchitecture Code Named Silvermont Events</a></h1>
<p><a href=SLM/Silvermont_core_V14.json>Silvermont_core_V14.json</a></p>

<p><a href=SLM/Silvermont_matrix_V14.json>Silvermont_matrix_V14.json</a></p>

<h1><a href=index/goldmontplus.html>Intel&reg; Microarchitecture Code Named Goldmont Plus Events</a></h1>
<p><a href=GLP/goldmontplus_core_v1.01.json>goldmontplus_core_v1.01.json</a></p>

<p><a href=GLP/goldmontplus_fp_arith_inst_v1.01.json>goldmontplus_fp_arith_inst_v1.01.json</a></p>

<p><a href=GLP/goldmontplus_matrix_bit_definitions_v1.01.json>goldmontplus_matrix_bit_definitions_v1.01.json</a></p>

<p><a href=GLP/goldmontplus_matrix_v1.01.json>goldmontplus_matrix_v1.01.json</a></p>

<h1><a href=index/broadwell.html>Intel&reg; Microarchitecture Code Named Broadwell Events</a></h1>
<p><a href=BDW/broadwell_core_v26.json>broadwell_core_v26.json</a></p>

<p><a href=BDW/broadwell_fp_arith_inst_v26.json>broadwell_fp_arith_inst_v26.json</a></p>

<p><a href=BDW/broadwell_matrix_bit_definitions_v26.json>broadwell_matrix_bit_definitions_v26.json</a></p>

<p><a href=BDW/broadwell_matrix_v26.json>broadwell_matrix_v26.json</a></p>

<p><a href=BDW/broadwell_uncore_v26.json>broadwell_uncore_v26.json</a></p>

<h1><a href=index/haswell.html>Intel&reg; Microarchitecture Code Named Haswell Events</a></h1>
<p><a href=HSW/haswell_core_v30.json>haswell_core_v30.json</a></p>

<p><a href=HSW/haswell_matrix_bit_definitions_v30.json>haswell_matrix_bit_definitions_v30.json</a></p>

<p><a href=HSW/haswell_matrix_v30.json>haswell_matrix_v30.json</a></p>

<p><a href=HSW/haswell_uncore_v30.json>haswell_uncore_v30.json</a></p>

<h1><a href=index/broadwell_server.html>Intel&reg; Microarchitecture Code Named Broadwell-EP Events</a></h1>
<p><a href=BDW-DE/broadwellde_core_v7.json>broadwellde_core_v7.json</a></p>

<p><a href=BDW-DE/broadwellde_matrix_bit_definitions_v7.json>broadwellde_matrix_bit_definitions_v7.json</a></p>

<p><a href=BDW-DE/broadwellde_uncore_v7.json>broadwellde_uncore_v7.json</a></p>

<h1><a href=index/broadwell_server.html>Intel&reg; Microarchitecture Code Named Broadwell-EP Events</a></h1>
<p><a href=BDX/broadwellx_core_v17.json>broadwellx_core_v17.json</a></p>

<p><a href=BDX/broadwellx_matrix_bit_definitions_v17.json>broadwellx_matrix_bit_definitions_v17.json</a></p>

<p><a href=BDX/broadwellx_matrix_v17.json>broadwellx_matrix_v17.json</a></p>

<p><a href=BDX/broadwellx_uncore_v17.json>broadwellx_uncore_v17.json</a></p>

<h1><a href=index/atom.html>Intel&reg; Microarchitecture Code Named Bonnel Events</a></h1>
<p><a href=BNL/Bonnell_core_V4.json>Bonnell_core_V4.json</a></p>

<h1><a href=index/haswell_server.html>Intel&reg; Microarchitecture Code Named Haswell X Events</a></h1>
<p><a href=HSX/haswellx_core_v22.json>haswellx_core_v22.json</a></p>

<p><a href=HSX/haswellx_matrix_bit_definitions_v22.json>haswellx_matrix_bit_definitions_v22.json</a></p>

<p><a href=HSX/haswellx_matrix_v22.json>haswellx_matrix_v22.json</a></p>

<p><a href=HSX/haswellx_uncore_v22.json>haswellx_uncore_v22.json</a></p>

<h1><a href=index/snbep.html>Intel&reg; Microarchitecture Code Named Sandy Bridge EP Events</a></h1>
<p><a href=JKT/Jaketown_core_V21.json>Jaketown_core_V21.json</a></p>

<p><a href=JKT/Jaketown_matrix_V21.json>Jaketown_matrix_V21.json</a></p>

<p><a href=JKT/Jaketown_matrix_bit_definitions_V21.json>Jaketown_matrix_bit_definitions_V21.json</a></p>

<p><a href=JKT/Jaketown_uncore_V21.json>Jaketown_uncore_V21.json</a></p>

<h1><a href=index/knl.html>Intel&reg; Xeon Phi&#8482 Processor</a></h1>
<p><a href=KNL/KnightsLanding_core_V9.json>KnightsLanding_core_V9.json</a></p>

<p><a href=KNL/KnightsLanding_matrix_V9.json>KnightsLanding_matrix_V9.json</a></p>

<p><a href=KNL/KnightsLanding_matrix_bit_definitions_V9.json>KnightsLanding_matrix_bit_definitions_V9.json</a></p>

<p><a href=KNL/KnightsLanding_uncore_V9.json>KnightsLanding_uncore_V9.json</a></p>

<h1><a href=index/knl.html>Intel&reg; Xeon Phi&#8482 Processor</a></h1>
<p><a href=KNM/KnightsLanding_core_V9.json>KnightsLanding_core_V9.json</a></p>

<p><a href=KNM/KnightsLanding_matrix_V9.json>KnightsLanding_matrix_V9.json</a></p>

<p><a href=KNM/KnightsLanding_uncore_V9.json>KnightsLanding_uncore_V9.json</a></p>

<h1><a href=index/corei7.html>Intel&reg; Microarchitecture Code Named Nehalem EP Events</a></h1>
<p><a href=NHM-EP/NehalemEP_core_V2.json>NehalemEP_core_V2.json</a></p>

<h1><a href=index/corei7b.html>Intel&reg; Microarchitecture Code Named Nehalem EX Events</a></h1>
<p><a href=NHM-EX/NehalemEX_core_V2.json>NehalemEX_core_V2.json</a></p>

<h1><a href=index/corei7wdp.html>Intel&reg; Microarchitecture Code Named Westmere EP-DP Events</a></h1>
<p><a href=WSM-EP-DP/WestmereEP-DP_core_V2.json>WestmereEP-DP_core_V2.json</a></p>

<h1><a href=index/corei7wsp.html>Intel&reg; Microarchitecture code named Westmere EP-SP Events</a></h1>
<p><a href=WSM-EP-SP/WestmereEP-SP_core_V3.json>WestmereEP-SP_core_V3.json</a></p>

<h1><a href=index/wsmex.html>Intel&reg; Microarchitecture code named Westmere EX Events</a></h1>
<p><a href=WSM-EX/WestmereEX_core_V3.json>WestmereEX_core_V3.json</a></p>

<h1><a href=index/skylake.html>Intel&reg; Microarchitecture Code Named Skylake Events</a></h1>
<p><a href=SKL/skylake_core_v53.json>skylake_core_v53.json</a></p>

<p><a href=SKL/skylake_fp_arith_inst_v53.json>skylake_fp_arith_inst_v53.json</a></p>

<p><a href=SKL/skylake_matrix_bit_definitions_v53.json>skylake_matrix_bit_definitions_v53.json</a></p>

<p><a href=SKL/skylake_matrix_v53.json>skylake_matrix_v53.json</a></p>

<p><a href=SKL/skylake_uncore_v53.json>skylake_uncore_v53.json</a></p>

<h1><a href=index/skylake_server.html>Intel&reg; Microarchitecture Code Named Skylake-X Events</a></h1>
<p><a href=SKX/skylakex_core_v1.27.json>skylakex_core_v1.27.json</a></p>

<p><a href=SKX/skylakex_fp_arith_inst_v1.27.json>skylakex_fp_arith_inst_v1.27.json</a></p>

<p><a href=SKX/skylakex_matrix_bit_definitions_v1.27.json>skylakex_matrix_bit_definitions_v1.27.json</a></p>

<p><a href=SKX/skylakex_matrix_v1.27.json>skylakex_matrix_v1.27.json</a></p>

<p><a href=SKX/skylakex_uncore_v1.27.json>skylakex_uncore_v1.27.json</a></p>

<p><a href=SKX/skylakex_uncore_v1.27_experimental.json>skylakex_uncore_v1.27_experimental.json</a></p>

<h1><a href=index/snb.html>Intel&reg; Microarchitecture Code Named Sandy Bridge Events</a></h1>
<p><a href=SNB/sandybridge_core_v16.json>sandybridge_core_v16.json</a></p>

<p><a href=SNB/sandybridge_matrix_bit_definitions_v16.json>sandybridge_matrix_bit_definitions_v16.json</a></p>

<p><a href=SNB/sandybridge_matrix_v16.json>sandybridge_matrix_v16.json</a></p>

<p><a href=SNB/sandybridge_uncore_v16.json>sandybridge_uncore_v16.json</a></p>

