<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_High_Speed_I_O"><title>CPU PCIe Gen5</title><body><section id="SECTION_E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><fig id="FIG_pcie5_board_layout_recommendation_ac_cap_voiding__1"><title>PCIE5 Board Layout Recommendation AC Cap Voiding </title><image href="FIG_pcie5 board layout recommendation ac cap voiding _1.png" scalefit="yes" id="IMG_pcie5_board_layout_recommendation_ac_cap_voiding__1_png" /></fig><table id="TABLE_E9E25AD0-8B7E-4DAE-A4F6-5694F4528412_1"><title>CPU PCIe Gen5 General Guidelines</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Voiding recommendation for mainstream stackup</p></entry><entry><p>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</p></entry></row><row><entry><p>PCIe5 AC capacitor size</p></entry><entry><p>It is required to use 0201 .</p><p>Void reference layer under pad size of differential cap together. </p><p>Extend void by 38 um on all sides of pads. </p><p>Reference example provided per figure.</p><p>Ensure spacing between P and N cap is about 305 um and spacing between caps of different pair caps is more than 762 um.</p></entry></row><row><entry><p>Unused signals</p></entry><entry><p>Unused data signals should be left as no connect at the ball.</p></entry></row><row><entry><p>Interleaved requirement</p></entry><entry><p>Refer to topology section for details.</p></entry></row><row><entry><p>Routing and return via requirement near vertical transition</p></entry><entry><p>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</p></entry></row><row><entry><p>PTH connector voiding requirement</p></entry><entry><p>Differential Oval Anti Pad required for all layers. For PCIe5, see topology specific notes for additional guidance.</p></entry></row><row><entry><p>Voiding under CEM SMT connector pads</p></entry><entry><p>Required</p></entry></row><row><entry><p>Fiberweave for PCIe5</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</p></entry><entry><p>Refer to Technical White Paper Doc#:Â  726825</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</p></entry></row></tbody></tgroup></table><table id="TABLE_E9E25AD0-8B7E-4DAE-A4F6-5694F4528412_2" scale="60"><title>CPU PCIe Gen5 Length Matching</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Matching Group Id</entry><entry outputclass="rotate90">Matching Groups</entry><entry outputclass="rotate90">Total/Within Layer</entry><entry outputclass="rotate90">Length/Delay</entry><entry outputclass="rotate90">Required</entry><entry outputclass="rotate90">Maximum Mismatch</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.125</p></entry></row><row><entry><p>2</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Within</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.125</p></entry></row><row><entry><p>3</p></entry><entry><p>TX-TX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>25</p></entry></row><row><entry><p>4</p></entry><entry><p>RX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>25</p></entry></row><row><entry><p>5</p></entry><entry><p>TX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>6</p></entry><entry><p>DATA-CLK</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row></tbody></tgroup></table></section></body></topic>