# do modelsim_shell.do
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying D:\Codes\Xilinx\APP\VivadoCompiledLib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 01:09:54 on May 26,2024
# vlog -f vlog.f 
# -- Compiling package uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module router
# -- Compiling package Top_sv_unit
# -- Importing package uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface IntfDut
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 01:09:54 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -f vsim.f 
# Start time: 01:09:54 on May 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.Top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.Top(fast)
# Loading work.IntfDut(fast)
# Loading work.router(fast)
# Loading work.IntfDut(fast)
# Loading .\../uvm-1.1d/win64/uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test Test...
# UVM_INFO ../../user/sim_uvm/env/CompEnv.sv(34) @ 0: uvm_test_top.compEnv [build_phase] Coverage is enabled
# UVM_INFO ../../user/sim_uvm/env/CompEnv.sv(35) @ 0: uvm_test_top.compEnv [build_phase] ScoreBoard for check is enabled
# UVM_INFO ../../user/sim_uvm/agent/CompMon.sv(20) @ 0: uvm_test_top.compEnv.compAgtMstr.compMon [build_phase] BUILD PHASE
# UVM_INFO ../../user/sim_uvm/top/Test.sv(61) @ 0: uvm_test_top [start_of_simulation_phase] print_topology
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# uvm_test_top: (Test@450) {
#   compEnv: (CompEnv@473) {
#     compAgtMstr: (CompAgtMstr@486) {
#       compDrv: (CompDrvNew@627) {
#         rsp_port: (uvm_analysis_port@644) @644 
#         seq_item_port: (uvm_seq_item_pull_port@635) @635 
#       }
#       compMon: (CompMon@653) @653 
#       compSeqr: (uvm_sequencer@504) {
#         rsp_export: (uvm_analysis_export@512) @512 
#         seq_item_export: (uvm_seq_item_pull_imp@618) @618 
#         arbitration_queue: - 
#         lock_queue: - 
#         num_last_reqs: 'd1 
#         num_last_rsps: 'd1 
#       }
#     }
#   }
# }
# 
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(34) @ 0: uvm_test_top.compEnv.compAgtMstr.compDrv [pre_reset_phase] PRE_RESET_PHASE START
# UVM_INFO ../../user/sim_uvm/agent/CompDrvNew.sv(18) @ 0: uvm_test_top.compEnv.compAgtMstr.compDrv [pre_reset_phase] DBG: Override pre_reset_phase
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(47) @ 0: uvm_test_top.compEnv.compAgtMstr.compDrv [reset_phase] RESET_PHASE START
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(72) @ 295: uvm_test_top.compEnv.compAgtMstr.compDrv [run_phase] 
# ---------------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                          
# ---------------------------------------------------------------------------------------------------
# req                            MySeqItem_da3  -     @681                                           
#   src_addr                     integral       4     'h0                                            
#   dst_addr                     integral       4     'h6                                            
#   payload                      da(integral)   3     -                                              
#     [0]                        integral       8     'he4                                           
#     [1]                        integral       8     'h3f                                           
#     [2]                        integral       8     'h39                                           
#   begin_time                   time           64    295                                            
#   depth                        int            32    'd2                                            
#   parent sequence (name)       string         5     MySeq                                          
#   parent sequence (full name)  string         47    uvm_test_top.compEnv.compAgtMstr.compSeqr.MySeq
#   sequencer                    string         41    uvm_test_top.compEnv.compAgtMstr.compSeqr      
# ---------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(72) @ 675: uvm_test_top.compEnv.compAgtMstr.compDrv [run_phase] 
# ---------------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                          
# ---------------------------------------------------------------------------------------------------
# req                            MySeqItem_da3  -     @982                                           
#   src_addr                     integral       4     'h1                                            
#   dst_addr                     integral       4     'h6                                            
#   payload                      da(integral)   5     -                                              
#     [0]                        integral       8     'h98                                           
#     [1]                        integral       8     'h3f                                           
#     [2]                        integral       8     'ha                                            
#     [3]                        integral       8     'he6                                           
#     [4]                        integral       8     'hbd                                           
#   begin_time                   time           64    675                                            
#   depth                        int            32    'd2                                            
#   parent sequence (name)       string         5     MySeq                                          
#   parent sequence (full name)  string         47    uvm_test_top.compEnv.compAgtMstr.compSeqr.MySeq
#   sequencer                    string         41    uvm_test_top.compEnv.compAgtMstr.compSeqr      
# ---------------------------------------------------------------------------------------------------
# 
# UVM_FATAL ../uvm-1.1d/src/base/uvm_phase.svh(1268) @ 1000: reporter [PH_TIMEOUT] Explicit timeout of 1000 hit, indicating a probable testbench issue
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   11
# UVM_WARN :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [PH_TIMEOUT]     1
# [RNTST]     1
# [UVMTOP]     1
# [build_phase]     3
# [pre_reset_phase]     2
# [reset_phase]     1
# [run_phase]     2
# [start_of_simulation_phase]     1
# ** Note: $finish    : ../uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 us  Iteration: 0  Region: /uvm_pkg::uvm_phase::execute_phase
# End time: 01:09:56 on May 26,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0



