#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 04 18:45:31 2022
# Process ID: 57872
# Log file: D:/zuchengyuanli/jicunqidui/planAhead_run_1/planAhead.log
# Journal file: D:/zuchengyuanli/jicunqidui/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/zuchengyuanli/jicunqidui/pa.fromHdl.tcl
# create_project -name jicunqidui -dir "D:/zuchengyuanli/jicunqidui/planAhead_run_1" -part xc7a100tfgg484-2L
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "jicunqidui.ucf" [current_fileset -constrset]
Adding file 'D:/zuchengyuanli/jicunqidui/jicunqidui.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {jicunqidui.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top jicunqidui $srcset
# add_files [list {jicunqidui.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-2L
Using Verific elaboration
Parsing VHDL file "D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/zuchengyuanli/jicunqidui/jicunqidui.v" into library work
Loading clock regions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/zuchengyuanli/jicunqidui/jicunqidui.ucf]
Finished Parsing UCF File [D:/zuchengyuanli/jicunqidui/jicunqidui.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 694b8986
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 901.035 ; gain = 361.070
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list {data[31]} {data[30]} {data[29]} {data[28]} {data[27]} {data[26]} {data[25]} {data[24]} {data[23]} {data[22]} {data[21]} {data[20]} {data[19]} {data[18]} {data[17]} {data[16]} {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {led[31]} {led[30]} {led[29]} {led[28]} {led[27]} {led[26]} {led[25]} {led[24]} {led[23]} {led[22]} {led[21]} {led[20]} {led[19]} {led[18]} {led[17]} {led[16]} {led[15]} {led[14]} {led[13]} {led[12]} {led[11]} {led[10]} {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property pulltype PULLDOWN [get_ports [list {data[31]} {data[30]} {data[29]} {data[28]} {data[27]} {data[26]} {data[25]} {data[24]} {data[23]} {data[22]} {data[21]} {data[20]} {data[19]} {data[18]} {data[17]} {data[16]} {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list reset]]
set_property iostandard LVCMOS18 [get_ports [list sw_ab]]
set_property iostandard LVCMOS18 [get_ports [list sw_data_add]]
set_property pulltype PULLDOWN [get_ports [list clk]]
set_property pulltype PULLDOWN [get_ports [list reset]]
set_property pulltype PULLDOWN [get_ports [list sw_ab]]
set_property pulltype PULLDOWN [get_ports [list sw_data_add]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/zuchengyuanli/jicunqidui\planAhead_pid57872.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 04 18:46:24 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
