
*** Running vivado
    with args -log mux4_12_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux4_12_top.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mux4_12_top.tcl -notrace
Command: synth_design -top mux4_12_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6704 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.230 ; gain = 176.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux4_12_top' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12_top.vhd:30]
INFO: [Synth 8-3491] module 'mux4_12_sv' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.sv:1' bound to instance 'SV' of component 'mux4_12_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12_top.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'mux4_12_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.sv:1]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_sv' (1#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4_12_sv' (2#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.sv:1]
INFO: [Synth 8-3491] module 'mux4_12_v' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.v:1' bound to instance 'V' of component 'mux4_12_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12_top.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'mux4_12_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.v:1]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_v' (3#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4_12_v' (4#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.v:1]
INFO: [Synth 8-3491] module 'mux4_12_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:2' bound to instance 'VHDL' of component 'mux4_12_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'mux4_12_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:14]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mux2_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2 .vhd:2' bound to instance 'lowmux' of component 'mux2_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:30]
INFO: [Synth 8-638] synthesizing module 'mux2_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2 .vhd:13]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2_vhd' (5#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2 .vhd:13]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mux2_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2 .vhd:2' bound to instance 'himux' of component 'mux2_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:33]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mux2_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2 .vhd:2' bound to instance 'outmux' of component 'mux2_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mux4_12_vhd' (6#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mux4_12_top' (7#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12_top.vhd:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.508 ; gain = 239.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.508 ; gain = 239.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.508 ; gain = 239.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 527.508 ; gain = 239.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux2_sv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mux2_v 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mux2_vhd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 714.238 ; gain = 426.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |    36|
|2     |IBUF |   150|
|3     |OBUF |    36|
+------+-----+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |   222|
|2     |  SV       |mux4_12_sv  |    12|
|3     |    outmux |mux2_sv     |    12|
|4     |  V        |mux4_12_v   |    12|
|5     |    outmux |mux2_v      |    12|
|6     |  VHDL     |mux4_12_vhd |    12|
|7     |    outmux |mux2_vhd    |    12|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 714.441 ; gain = 426.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 838.238 ; gain = 550.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/HDL Example 4.34b PARAM N-BIT MULT.runs/synth_1/mux4_12_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mux4_12_top_utilization_synth.rpt -pb mux4_12_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  9 09:07:56 2020...
