//
// File created by:  irun
// Do not modify this file
//
TESTBED.sv
-define
GATE
-debug
-v
/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v
