Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Jan 19 12:53 2016
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Tue Jan 19 12:58:07 2016
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Tue Jan 19 12:58:08 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'vcs_test.sv'
Top Level Modules:
       testBench
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _3360132_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .118 seconds to compile + .022 seconds to elab + .121 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Jan 19 12:58 2016
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/inter.vpd' was opened successfully.
                   0  ABCDEF=  0, G=1
                  10  ABCDEF=  1, G=0
                  20  ABCDEF=  2, G=1
                  30  ABCDEF=  3, G=0
                  40  ABCDEF=  4, G=0
                  50  ABCDEF=  5, G=0
                  60  ABCDEF=  6, G=0
                  70  ABCDEF=  7, G=0
                  80  ABCDEF=  8, G=1
                  90  ABCDEF=  9, G=0
                 100  ABCDEF= 10, G=1
$finish called from file "vcs_test.sv", line 42.
$finish at simulation time                  110
Simulation complete, time is 110.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 110
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Tue Jan 19 12:58:47 2016
