# SystemVerilog hello world

The goal of this homework is to test if you have setup your environment correctly. You will be simulating an adder with registered input and output.

## Environment setup

If you have not setup the Docker image please read [this](https://github.com/vegaluisjose/cse548-hw/tree/master/setup)
