# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pulse_programmer_core.srcs/sources_1/new/PP_RAM_2Port.v" \
"../../../../pulse_programmer_core.srcs/sources_1/imports/pulse programmer/pulse_programmer_core.v" \
"../../../../pulse_programmer_core.srcs/sim_1/new/ppc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
