// Seed: 4030704236
module module_0 (
    output tri1 id_0
    , id_6,
    input supply0 id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4
);
  assign id_6 = 1;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_6)
  );
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    inout supply0 id_3,
    input supply0 id_4
);
  wire id_6, id_7;
  xnor (id_3, id_7, id_2, id_1, id_4);
  assign id_0 = id_1;
  module_0(
      id_3, id_1, id_0, id_2, id_3
  );
endmodule
