{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715911394978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715911394978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:03:14 2024 " "Processing started: Fri May 17 14:03:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715911394978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911394978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911394978 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911395144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715911395357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715911395357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-beh " "Found design unit 1: clock_divider-beh" {  } { { "clock_divider.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401662 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401663 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401665 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401667 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401668 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_controller-beh " "Found design unit 1: mode_controller-beh" {  } { { "mode_controller.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mode_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401669 ""} { "Info" "ISGN_ENTITY_NAME" "1 mode_controller " "Found entity 1: mode_controller" {  } { { "mode_controller.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mode_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc " "Found design unit 1: LFSR-arc" {  } { { "LFSR.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401671 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flappybird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlappyBird-arc " "Found design unit 1: FlappyBird-arc" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401672 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-arc " "Found design unit 1: pipes-arc" {  } { { "pipes.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401674 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" bird.vhd(92) " "VHDL syntax error at bird.vhd(92) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "bird.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bird.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401677 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-arc " "Found design unit 1: collision-arc" {  } { { "collision.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/collision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401680 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_handle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_handle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_handle-arc " "Found design unit 1: enable_handle-arc" {  } { { "enable_handle.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401681 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_handle " "Found entity 1: enable_handle" {  } { { "enable_handle.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_setter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_setter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_setter-arc " "Found design unit 1: text_setter-arc" {  } { { "text_setter.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401682 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_setter " "Found entity 1: text_setter" {  } { { "text_setter.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401684 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_check-beh " "Found design unit 1: score_check-beh" {  } { { "score_check.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/score_check.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401685 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_check " "Found entity 1: score_check" {  } { { "score_check.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/score_check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_handle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_handle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_handle-arc " "Found design unit 1: reset_handle-arc" {  } { { "reset_handle.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/reset_handle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401686 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_handle " "Found entity 1: reset_handle" {  } { { "reset_handle.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/reset_handle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_collison.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_collison.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_collison-arc1 " "Found design unit 1: test_collison-arc1" {  } { { "test_collison.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/test_collison.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401688 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_collison " "Found entity 1: test_collison" {  } { { "test_collison.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/test_collison.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hold_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hold_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hold_collision-arc " "Found design unit 1: hold_collision-arc" {  } { { "hold_collision.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/hold_collision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401689 ""} { "Info" "ISGN_ENTITY_NAME" "1 hold_collision " "Found entity 1: hold_collision" {  } { { "hold_collision.vhd" "" { Text "C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/hold_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715911401689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401689 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715911401795 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 14:03:21 2024 " "Processing ended: Fri May 17 14:03:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715911401795 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715911401795 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715911401795 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911401795 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715911402399 ""}
