$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire 16 # x [15:0] $end
  $var wire  4 % y [3:0] $end
  $scope module encode_16to4_for $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire 16 # x [15:0] $end
   $var wire  4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000000000000000 #
0$
b0000 %
b00000000000000000000000000000000 &
#2
b0000000000000001 #
#3
b0000000000000010 #
#4
b0000000000000100 #
#5
b0000000000001000 #
#6
b0000000000010000 #
#7
b0000000000100000 #
#8
b0000000001000000 #
#9
b0000000010000000 #
#10
b0000000100000000 #
#11
b0000001000000000 #
#12
b0000010000000000 #
#13
b0000100000000000 #
#14
b0001000000000000 #
#15
b0010000000000000 #
#16
b0100000000000000 #
#17
b1000000000000000 #
#18
b0000000000000000 #
1$
b00000000000000000000000000010000 &
#19
b0000000000000001 #
#20
b0000000000000010 #
b0001 %
#21
b0000000000000100 #
b0010 %
#22
b0000000000001000 #
b0011 %
#23
b0000000000010000 #
b0100 %
#24
b0000000000100000 #
b0101 %
#25
b0000000001000000 #
b0110 %
#26
b0000000010000000 #
b0111 %
#27
b0000000100000000 #
b1000 %
#28
b0000001000000000 #
b1001 %
#29
b0000010000000000 #
b1010 %
#30
b0000100000000000 #
b1011 %
#31
b0001000000000000 #
b1100 %
#32
b0010000000000000 #
b1101 %
#33
b0100000000000000 #
b1110 %
#34
b1000000000000000 #
b1111 %
#35
