// Seed: 3480853123
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    input wand id_12,
    output uwire id_13,
    output wand id_14,
    input supply0 id_15,
    input wire id_16,
    input tri1 id_17,
    input supply1 id_18,
    output wor id_19,
    output logic id_20
);
  always @(posedge -1 or negedge -1) id_20 <= id_15;
  module_0 modCall_1 ();
endmodule
