#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  2 12:55:01 2022
# Process ID: 2336
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12524 C:\Users\Vincenzo Pascarella\Desktop\Universit\Magistrale\Architettura_S_D\Vivado\esercizio_6\esercizio_6.xpr
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/vivado.log
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd}}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Nexys-A7-100T-Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Nexys-A7-100T-Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_5_board/esercizio_5_board.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_5_board/esercizio_5_board.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc}}
launch_runs synth_1 -jobs 12
[Sun Jan  2 13:01:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sun Jan  2 13:04:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sun Jan  2 13:09:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1/runme.log
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sun Jan  2 13:10:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sun Jan  2 13:11:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jan  2 13:12:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 999.758 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18246A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2315.332 ; gain = 1315.574
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/impl_1/SistemaTesting.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/impl_1/SistemaTesting.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 13:16:26 2022...
