// Seed: 1566507462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    output tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = {(1) == id_8++, id_8};
endmodule
