{
  "module_name": "nbio_2_3_offset.h",
  "hash_id": "f2b3429cb27924a924db1c424e9cc40657733731c0a9091eed79da64dc299ca6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_2_3_offset.h",
  "human_readable_source": " \n#ifndef _nbio_2_3_OFFSET_HEADER\n#define _nbio_2_3_OFFSET_HEADER\n\n\n\n\n\n#define mmBIF_BX_PF_MM_INDEX                                                                           0x0000\n#define mmBIF_BX_PF_MM_INDEX_BASE_IDX                                                                  0\n#define mmBIF_BX_PF_MM_DATA                                                                            0x0001\n#define mmBIF_BX_PF_MM_DATA_BASE_IDX                                                                   0\n#define mmBIF_BX_PF_MM_INDEX_HI                                                                        0x0006\n#define mmBIF_BX_PF_MM_INDEX_HI_BASE_IDX                                                               0\n\n\n\n\n#define mmSYSHUB_INDEX_OVLP                                                                            0x0008\n#define mmSYSHUB_INDEX_OVLP_BASE_IDX                                                                   0\n#define mmSYSHUB_DATA_OVLP                                                                             0x0009\n#define mmSYSHUB_DATA_OVLP_BASE_IDX                                                                    0\n#define mmPCIE_INDEX                                                                                   0x000c\n#define mmPCIE_INDEX_BASE_IDX                                                                          0\n#define mmPCIE_DATA                                                                                    0x000d\n#define mmPCIE_DATA_BASE_IDX                                                                           0\n#define mmPCIE_INDEX2                                                                                  0x000e\n#define mmPCIE_INDEX2_BASE_IDX                                                                         0\n#define mmPCIE_DATA2                                                                                   0x000f\n#define mmPCIE_DATA2_BASE_IDX                                                                          0\n#define mmSBIOS_SCRATCH_0                                                                              0x0034\n#define mmSBIOS_SCRATCH_0_BASE_IDX                                                                     1\n#define mmSBIOS_SCRATCH_1                                                                              0x0035\n#define mmSBIOS_SCRATCH_1_BASE_IDX                                                                     1\n#define mmSBIOS_SCRATCH_2                                                                              0x0036\n#define mmSBIOS_SCRATCH_2_BASE_IDX                                                                     1\n#define mmSBIOS_SCRATCH_3                                                                              0x0037\n#define mmSBIOS_SCRATCH_3_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_0                                                                               0x0038\n#define mmBIOS_SCRATCH_0_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_1                                                                               0x0039\n#define mmBIOS_SCRATCH_1_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_2                                                                               0x003a\n#define mmBIOS_SCRATCH_2_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_3                                                                               0x003b\n#define mmBIOS_SCRATCH_3_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_4                                                                               0x003c\n#define mmBIOS_SCRATCH_4_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_5                                                                               0x003d\n#define mmBIOS_SCRATCH_5_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_6                                                                               0x003e\n#define mmBIOS_SCRATCH_6_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_7                                                                               0x003f\n#define mmBIOS_SCRATCH_7_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_8                                                                               0x0040\n#define mmBIOS_SCRATCH_8_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_9                                                                               0x0041\n#define mmBIOS_SCRATCH_9_BASE_IDX                                                                      1\n#define mmBIOS_SCRATCH_10                                                                              0x0042\n#define mmBIOS_SCRATCH_10_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_11                                                                              0x0043\n#define mmBIOS_SCRATCH_11_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_12                                                                              0x0044\n#define mmBIOS_SCRATCH_12_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_13                                                                              0x0045\n#define mmBIOS_SCRATCH_13_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_14                                                                              0x0046\n#define mmBIOS_SCRATCH_14_BASE_IDX                                                                     1\n#define mmBIOS_SCRATCH_15                                                                              0x0047\n#define mmBIOS_SCRATCH_15_BASE_IDX                                                                     1\n#define mmBIF_RLC_INTR_CNTL                                                                            0x004c\n#define mmBIF_RLC_INTR_CNTL_BASE_IDX                                                                   1\n#define mmBIF_VCE_INTR_CNTL                                                                            0x004d\n#define mmBIF_VCE_INTR_CNTL_BASE_IDX                                                                   1\n#define mmBIF_UVD_INTR_CNTL                                                                            0x004e\n#define mmBIF_UVD_INTR_CNTL_BASE_IDX                                                                   1\n#define mmGFX_MMIOREG_CAM_ADDR0                                                                        0x006c\n#define mmGFX_MMIOREG_CAM_ADDR0_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR0                                                                  0x006d\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR0_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR1                                                                        0x006e\n#define mmGFX_MMIOREG_CAM_ADDR1_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR1                                                                  0x006f\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR1_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR2                                                                        0x0070\n#define mmGFX_MMIOREG_CAM_ADDR2_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR2                                                                  0x0071\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR2_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR3                                                                        0x0072\n#define mmGFX_MMIOREG_CAM_ADDR3_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR3                                                                  0x0073\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR3_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR4                                                                        0x0074\n#define mmGFX_MMIOREG_CAM_ADDR4_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR4                                                                  0x0075\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR4_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR5                                                                        0x0076\n#define mmGFX_MMIOREG_CAM_ADDR5_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR5                                                                  0x0077\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR5_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR6                                                                        0x0078\n#define mmGFX_MMIOREG_CAM_ADDR6_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR6                                                                  0x0079\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR6_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_ADDR7                                                                        0x007a\n#define mmGFX_MMIOREG_CAM_ADDR7_BASE_IDX                                                               1\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR7                                                                  0x007b\n#define mmGFX_MMIOREG_CAM_REMAP_ADDR7_BASE_IDX                                                         1\n#define mmGFX_MMIOREG_CAM_CNTL                                                                         0x007c\n#define mmGFX_MMIOREG_CAM_CNTL_BASE_IDX                                                                1\n#define mmGFX_MMIOREG_CAM_ZERO_CPL                                                                     0x007d\n#define mmGFX_MMIOREG_CAM_ZERO_CPL_BASE_IDX                                                            1\n#define mmGFX_MMIOREG_CAM_ONE_CPL                                                                      0x007e\n#define mmGFX_MMIOREG_CAM_ONE_CPL_BASE_IDX                                                             1\n#define mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL                                                             0x007f\n#define mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL_BASE_IDX                                                    1\n\n\n\n\n#define mmSYSHUB_INDEX                                                                                 0x0008\n#define mmSYSHUB_INDEX_BASE_IDX                                                                        0\n#define mmSYSHUB_DATA                                                                                  0x0009\n#define mmSYSHUB_DATA_BASE_IDX                                                                         0\n\n\n\n\n#define mmRCC_BIF_STRAP0                                                                               0x0000\n#define mmRCC_BIF_STRAP0_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP1                                                                               0x0001\n#define mmRCC_BIF_STRAP1_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP2                                                                               0x0002\n#define mmRCC_BIF_STRAP2_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP3                                                                               0x0003\n#define mmRCC_BIF_STRAP3_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP4                                                                               0x0004\n#define mmRCC_BIF_STRAP4_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP5                                                                               0x0005\n#define mmRCC_BIF_STRAP5_BASE_IDX                                                                      2\n#define mmRCC_BIF_STRAP6                                                                               0x0006\n#define mmRCC_BIF_STRAP6_BASE_IDX                                                                      2\n#define mmRCC_DEV0_PORT_STRAP0                                                                         0x0007\n#define mmRCC_DEV0_PORT_STRAP0_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP1                                                                         0x0008\n#define mmRCC_DEV0_PORT_STRAP1_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP2                                                                         0x0009\n#define mmRCC_DEV0_PORT_STRAP2_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP3                                                                         0x000a\n#define mmRCC_DEV0_PORT_STRAP3_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP4                                                                         0x000b\n#define mmRCC_DEV0_PORT_STRAP4_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP5                                                                         0x000c\n#define mmRCC_DEV0_PORT_STRAP5_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP6                                                                         0x000d\n#define mmRCC_DEV0_PORT_STRAP6_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP7                                                                         0x000e\n#define mmRCC_DEV0_PORT_STRAP7_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP8                                                                         0x000f\n#define mmRCC_DEV0_PORT_STRAP8_BASE_IDX                                                                2\n#define mmRCC_DEV0_PORT_STRAP9                                                                         0x0010\n#define mmRCC_DEV0_PORT_STRAP9_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP0                                                                         0x0011\n#define mmRCC_DEV0_EPF0_STRAP0_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP1                                                                         0x0012\n#define mmRCC_DEV0_EPF0_STRAP1_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP13                                                                        0x0013\n#define mmRCC_DEV0_EPF0_STRAP13_BASE_IDX                                                               2\n#define mmRCC_DEV0_EPF0_STRAP2                                                                         0x0014\n#define mmRCC_DEV0_EPF0_STRAP2_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP3                                                                         0x0015\n#define mmRCC_DEV0_EPF0_STRAP3_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP4                                                                         0x0016\n#define mmRCC_DEV0_EPF0_STRAP4_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP5                                                                         0x0017\n#define mmRCC_DEV0_EPF0_STRAP5_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP8                                                                         0x0018\n#define mmRCC_DEV0_EPF0_STRAP8_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF0_STRAP9                                                                         0x0019\n#define mmRCC_DEV0_EPF0_STRAP9_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP0                                                                         0x001a\n#define mmRCC_DEV0_EPF1_STRAP0_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP10                                                                        0x001b\n#define mmRCC_DEV0_EPF1_STRAP10_BASE_IDX                                                               2\n#define mmRCC_DEV0_EPF1_STRAP11                                                                        0x001c\n#define mmRCC_DEV0_EPF1_STRAP11_BASE_IDX                                                               2\n#define mmRCC_DEV0_EPF1_STRAP12                                                                        0x001d\n#define mmRCC_DEV0_EPF1_STRAP12_BASE_IDX                                                               2\n#define mmRCC_DEV0_EPF1_STRAP13                                                                        0x001e\n#define mmRCC_DEV0_EPF1_STRAP13_BASE_IDX                                                               2\n#define mmRCC_DEV0_EPF1_STRAP2                                                                         0x001f\n#define mmRCC_DEV0_EPF1_STRAP2_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP3                                                                         0x0020\n#define mmRCC_DEV0_EPF1_STRAP3_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP4                                                                         0x0021\n#define mmRCC_DEV0_EPF1_STRAP4_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP5                                                                         0x0022\n#define mmRCC_DEV0_EPF1_STRAP5_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP6                                                                         0x0023\n#define mmRCC_DEV0_EPF1_STRAP6_BASE_IDX                                                                2\n#define mmRCC_DEV0_EPF1_STRAP7                                                                         0x0024\n#define mmRCC_DEV0_EPF1_STRAP7_BASE_IDX                                                                2\n\n\n\n\n#define mmEP_PCIE_SCRATCH                                                                              0x0025\n#define mmEP_PCIE_SCRATCH_BASE_IDX                                                                     2\n#define mmEP_PCIE_CNTL                                                                                 0x0027\n#define mmEP_PCIE_CNTL_BASE_IDX                                                                        2\n#define mmEP_PCIE_INT_CNTL                                                                             0x0028\n#define mmEP_PCIE_INT_CNTL_BASE_IDX                                                                    2\n#define mmEP_PCIE_INT_STATUS                                                                           0x0029\n#define mmEP_PCIE_INT_STATUS_BASE_IDX                                                                  2\n#define mmEP_PCIE_RX_CNTL2                                                                             0x002a\n#define mmEP_PCIE_RX_CNTL2_BASE_IDX                                                                    2\n#define mmEP_PCIE_BUS_CNTL                                                                             0x002b\n#define mmEP_PCIE_BUS_CNTL_BASE_IDX                                                                    2\n#define mmEP_PCIE_CFG_CNTL                                                                             0x002c\n#define mmEP_PCIE_CFG_CNTL_BASE_IDX                                                                    2\n#define mmEP_PCIE_TX_LTR_CNTL                                                                          0x002e\n#define mmEP_PCIE_TX_LTR_CNTL_BASE_IDX                                                                 2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0                                                             0x002f\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1                                                             0x002f\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2                                                             0x002f\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3                                                             0x002f\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4                                                             0x0030\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5                                                             0x0030\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6                                                             0x0030\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6_BASE_IDX                                                    2\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7                                                             0x0030\n#define mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7_BASE_IDX                                                    2\n#define mmEP_PCIE_STRAP_MISC                                                                           0x0031\n#define mmEP_PCIE_STRAP_MISC_BASE_IDX                                                                  2\n#define mmEP_PCIE_STRAP_MISC2                                                                          0x0032\n#define mmEP_PCIE_STRAP_MISC2_BASE_IDX                                                                 2\n#define mmEP_PCIE_F0_DPA_CAP                                                                           0x0034\n#define mmEP_PCIE_F0_DPA_CAP_BASE_IDX                                                                  2\n#define mmEP_PCIE_F0_DPA_LATENCY_INDICATOR                                                             0x0035\n#define mmEP_PCIE_F0_DPA_LATENCY_INDICATOR_BASE_IDX                                                    2\n#define mmEP_PCIE_F0_DPA_CNTL                                                                          0x0035\n#define mmEP_PCIE_F0_DPA_CNTL_BASE_IDX                                                                 2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0                                                             0x0035\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1                                                             0x0036\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2                                                             0x0036\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3                                                             0x0036\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4                                                             0x0036\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5                                                             0x0037\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6                                                             0x0037\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6_BASE_IDX                                                    2\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7                                                             0x0037\n#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7_BASE_IDX                                                    2\n#define mmEP_PCIE_PME_CONTROL                                                                          0x0037\n#define mmEP_PCIE_PME_CONTROL_BASE_IDX                                                                 2\n#define mmEP_PCIEP_RESERVED                                                                            0x0038\n#define mmEP_PCIEP_RESERVED_BASE_IDX                                                                   2\n#define mmEP_PCIE_TX_CNTL                                                                              0x003a\n#define mmEP_PCIE_TX_CNTL_BASE_IDX                                                                     2\n#define mmEP_PCIE_TX_REQUESTER_ID                                                                      0x003b\n#define mmEP_PCIE_TX_REQUESTER_ID_BASE_IDX                                                             2\n#define mmEP_PCIE_ERR_CNTL                                                                             0x003c\n#define mmEP_PCIE_ERR_CNTL_BASE_IDX                                                                    2\n#define mmEP_PCIE_RX_CNTL                                                                              0x003d\n#define mmEP_PCIE_RX_CNTL_BASE_IDX                                                                     2\n#define mmEP_PCIE_LC_SPEED_CNTL                                                                        0x003e\n#define mmEP_PCIE_LC_SPEED_CNTL_BASE_IDX                                                               2\n\n\n\n\n#define mmDN_PCIE_RESERVED                                                                             0x0040\n#define mmDN_PCIE_RESERVED_BASE_IDX                                                                    2\n#define mmDN_PCIE_SCRATCH                                                                              0x0041\n#define mmDN_PCIE_SCRATCH_BASE_IDX                                                                     2\n#define mmDN_PCIE_CNTL                                                                                 0x0043\n#define mmDN_PCIE_CNTL_BASE_IDX                                                                        2\n#define mmDN_PCIE_CONFIG_CNTL                                                                          0x0044\n#define mmDN_PCIE_CONFIG_CNTL_BASE_IDX                                                                 2\n#define mmDN_PCIE_RX_CNTL2                                                                             0x0045\n#define mmDN_PCIE_RX_CNTL2_BASE_IDX                                                                    2\n#define mmDN_PCIE_BUS_CNTL                                                                             0x0046\n#define mmDN_PCIE_BUS_CNTL_BASE_IDX                                                                    2\n#define mmDN_PCIE_CFG_CNTL                                                                             0x0047\n#define mmDN_PCIE_CFG_CNTL_BASE_IDX                                                                    2\n#define mmDN_PCIE_STRAP_F0                                                                             0x0048\n#define mmDN_PCIE_STRAP_F0_BASE_IDX                                                                    2\n#define mmDN_PCIE_STRAP_MISC                                                                           0x0049\n#define mmDN_PCIE_STRAP_MISC_BASE_IDX                                                                  2\n#define mmDN_PCIE_STRAP_MISC2                                                                          0x004a\n#define mmDN_PCIE_STRAP_MISC2_BASE_IDX                                                                 2\n\n\n\n\n#define mmPCIE_ERR_CNTL                                                                                0x004f\n#define mmPCIE_ERR_CNTL_BASE_IDX                                                                       2\n#define mmPCIE_RX_CNTL                                                                                 0x0050\n#define mmPCIE_RX_CNTL_BASE_IDX                                                                        2\n#define mmPCIE_LC_SPEED_CNTL                                                                           0x0051\n#define mmPCIE_LC_SPEED_CNTL_BASE_IDX                                                                  2\n#define mmPCIE_LC_CNTL2                                                                                0x0052\n#define mmPCIE_LC_CNTL2_BASE_IDX                                                                       2\n#define mmPCIEP_STRAP_MISC                                                                             0x0053\n#define mmPCIEP_STRAP_MISC_BASE_IDX                                                                    2\n#define mmLTR_MSG_INFO_FROM_EP                                                                         0x0054\n#define mmLTR_MSG_INFO_FROM_EP_BASE_IDX                                                                2\n\n\n\n\n#define mmRCC_DEV0_EPF0_RCC_ERR_LOG                                                                    0x0085\n#define mmRCC_DEV0_EPF0_RCC_ERR_LOG_BASE_IDX                                                           2\n#define mmRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN                                                           0x00c0\n#define mmRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN_BASE_IDX                                                  2\n#define mmRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE                                                             0x00c3\n#define mmRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE_BASE_IDX                                                    2\n#define mmRCC_DEV0_EPF0_RCC_CONFIG_RESERVED                                                            0x00c4\n#define mmRCC_DEV0_EPF0_RCC_CONFIG_RESERVED_BASE_IDX                                                   2\n#define mmRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER                                                        0x00c5\n#define mmRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_ERR_INT_CNTL                                                                             0x0086\n#define mmRCC_ERR_INT_CNTL_BASE_IDX                                                                    2\n#define mmRCC_BACO_CNTL_MISC                                                                           0x0087\n#define mmRCC_BACO_CNTL_MISC_BASE_IDX                                                                  2\n#define mmRCC_RESET_EN                                                                                 0x0088\n#define mmRCC_RESET_EN_BASE_IDX                                                                        2\n#define mmRCC_VDM_SUPPORT                                                                              0x0089\n#define mmRCC_VDM_SUPPORT_BASE_IDX                                                                     2\n#define mmRCC_MARGIN_PARAM_CNTL0                                                                       0x008a\n#define mmRCC_MARGIN_PARAM_CNTL0_BASE_IDX                                                              2\n#define mmRCC_MARGIN_PARAM_CNTL1                                                                       0x008b\n#define mmRCC_MARGIN_PARAM_CNTL1_BASE_IDX                                                              2\n#define mmRCC_GPUIOV_REGION                                                                            0x008c\n#define mmRCC_GPUIOV_REGION_BASE_IDX                                                                   2\n#define mmRCC_PEER_REG_RANGE0                                                                          0x00be\n#define mmRCC_PEER_REG_RANGE0_BASE_IDX                                                                 2\n#define mmRCC_PEER_REG_RANGE1                                                                          0x00bf\n#define mmRCC_PEER_REG_RANGE1_BASE_IDX                                                                 2\n#define mmRCC_BUS_CNTL                                                                                 0x00c1\n#define mmRCC_BUS_CNTL_BASE_IDX                                                                        2\n#define mmRCC_CONFIG_CNTL                                                                              0x00c2\n#define mmRCC_CONFIG_CNTL_BASE_IDX                                                                     2\n#define mmRCC_CONFIG_F0_BASE                                                                           0x00c6\n#define mmRCC_CONFIG_F0_BASE_BASE_IDX                                                                  2\n#define mmRCC_CONFIG_APER_SIZE                                                                         0x00c7\n#define mmRCC_CONFIG_APER_SIZE_BASE_IDX                                                                2\n#define mmRCC_CONFIG_REG_APER_SIZE                                                                     0x00c8\n#define mmRCC_CONFIG_REG_APER_SIZE_BASE_IDX                                                            2\n#define mmRCC_XDMA_LO                                                                                  0x00c9\n#define mmRCC_XDMA_LO_BASE_IDX                                                                         2\n#define mmRCC_XDMA_HI                                                                                  0x00ca\n#define mmRCC_XDMA_HI_BASE_IDX                                                                         2\n#define mmRCC_FEATURES_CONTROL_MISC                                                                    0x00cb\n#define mmRCC_FEATURES_CONTROL_MISC_BASE_IDX                                                           2\n#define mmRCC_BUSNUM_CNTL1                                                                             0x00cc\n#define mmRCC_BUSNUM_CNTL1_BASE_IDX                                                                    2\n#define mmRCC_BUSNUM_LIST0                                                                             0x00cd\n#define mmRCC_BUSNUM_LIST0_BASE_IDX                                                                    2\n#define mmRCC_BUSNUM_LIST1                                                                             0x00ce\n#define mmRCC_BUSNUM_LIST1_BASE_IDX                                                                    2\n#define mmRCC_BUSNUM_CNTL2                                                                             0x00cf\n#define mmRCC_BUSNUM_CNTL2_BASE_IDX                                                                    2\n#define mmRCC_CAPTURE_HOST_BUSNUM                                                                      0x00d0\n#define mmRCC_CAPTURE_HOST_BUSNUM_BASE_IDX                                                             2\n#define mmRCC_HOST_BUSNUM                                                                              0x00d1\n#define mmRCC_HOST_BUSNUM_BASE_IDX                                                                     2\n#define mmRCC_PEER0_FB_OFFSET_HI                                                                       0x00d2\n#define mmRCC_PEER0_FB_OFFSET_HI_BASE_IDX                                                              2\n#define mmRCC_PEER0_FB_OFFSET_LO                                                                       0x00d3\n#define mmRCC_PEER0_FB_OFFSET_LO_BASE_IDX                                                              2\n#define mmRCC_PEER1_FB_OFFSET_HI                                                                       0x00d4\n#define mmRCC_PEER1_FB_OFFSET_HI_BASE_IDX                                                              2\n#define mmRCC_PEER1_FB_OFFSET_LO                                                                       0x00d5\n#define mmRCC_PEER1_FB_OFFSET_LO_BASE_IDX                                                              2\n#define mmRCC_PEER2_FB_OFFSET_HI                                                                       0x00d6\n#define mmRCC_PEER2_FB_OFFSET_HI_BASE_IDX                                                              2\n#define mmRCC_PEER2_FB_OFFSET_LO                                                                       0x00d7\n#define mmRCC_PEER2_FB_OFFSET_LO_BASE_IDX                                                              2\n#define mmRCC_PEER3_FB_OFFSET_HI                                                                       0x00d8\n#define mmRCC_PEER3_FB_OFFSET_HI_BASE_IDX                                                              2\n#define mmRCC_PEER3_FB_OFFSET_LO                                                                       0x00d9\n#define mmRCC_PEER3_FB_OFFSET_LO_BASE_IDX                                                              2\n#define mmRCC_DEVFUNCNUM_LIST0                                                                         0x00da\n#define mmRCC_DEVFUNCNUM_LIST0_BASE_IDX                                                                2\n#define mmRCC_DEVFUNCNUM_LIST1                                                                         0x00db\n#define mmRCC_DEVFUNCNUM_LIST1_BASE_IDX                                                                2\n#define mmRCC_DEV0_LINK_CNTL                                                                           0x00dd\n#define mmRCC_DEV0_LINK_CNTL_BASE_IDX                                                                  2\n#define mmRCC_CMN_LINK_CNTL                                                                            0x00de\n#define mmRCC_CMN_LINK_CNTL_BASE_IDX                                                                   2\n#define mmRCC_EP_REQUESTERID_RESTORE                                                                   0x00df\n#define mmRCC_EP_REQUESTERID_RESTORE_BASE_IDX                                                          2\n#define mmRCC_LTR_LSWITCH_CNTL                                                                         0x00e0\n#define mmRCC_LTR_LSWITCH_CNTL_BASE_IDX                                                                2\n#define mmRCC_MH_ARB_CNTL                                                                              0x00e1\n#define mmRCC_MH_ARB_CNTL_BASE_IDX                                                                     2\n\n\n\n\n#define mmCC_BIF_BX_STRAP0                                                                             0x00e2\n#define mmCC_BIF_BX_STRAP0_BASE_IDX                                                                    2\n#define mmCC_BIF_BX_PINSTRAP0                                                                          0x00e4\n#define mmCC_BIF_BX_PINSTRAP0_BASE_IDX                                                                 2\n#define mmBIF_MM_INDACCESS_CNTL                                                                        0x00e6\n#define mmBIF_MM_INDACCESS_CNTL_BASE_IDX                                                               2\n#define mmBUS_CNTL                                                                                     0x00e7\n#define mmBUS_CNTL_BASE_IDX                                                                            2\n#define mmBIF_SCRATCH0                                                                                 0x00e8\n#define mmBIF_SCRATCH0_BASE_IDX                                                                        2\n#define mmBIF_SCRATCH1                                                                                 0x00e9\n#define mmBIF_SCRATCH1_BASE_IDX                                                                        2\n#define mmBX_RESET_EN                                                                                  0x00ed\n#define mmBX_RESET_EN_BASE_IDX                                                                         2\n#define mmMM_CFGREGS_CNTL                                                                              0x00ee\n#define mmMM_CFGREGS_CNTL_BASE_IDX                                                                     2\n#define mmBX_RESET_CNTL                                                                                0x00f0\n#define mmBX_RESET_CNTL_BASE_IDX                                                                       2\n#define mmINTERRUPT_CNTL                                                                               0x00f1\n#define mmINTERRUPT_CNTL_BASE_IDX                                                                      2\n#define mmINTERRUPT_CNTL2                                                                              0x00f2\n#define mmINTERRUPT_CNTL2_BASE_IDX                                                                     2\n#define mmCLKREQB_PAD_CNTL                                                                             0x00f8\n#define mmCLKREQB_PAD_CNTL_BASE_IDX                                                                    2\n#define mmBIF_FEATURES_CONTROL_MISC                                                                    0x00fb\n#define mmBIF_FEATURES_CONTROL_MISC_BASE_IDX                                                           2\n#define mmBIF_DOORBELL_CNTL                                                                            0x00fc\n#define mmBIF_DOORBELL_CNTL_BASE_IDX                                                                   2\n#define mmBIF_DOORBELL_INT_CNTL                                                                        0x00fd\n#define mmBIF_DOORBELL_INT_CNTL_BASE_IDX                                                               2\n#define mmBIF_FB_EN                                                                                    0x00ff\n#define mmBIF_FB_EN_BASE_IDX                                                                           2\n#define mmBIF_INTR_CNTL                                                                                0x0100\n#define mmBIF_INTR_CNTL_BASE_IDX                                                                       2\n#define mmBIF_MST_TRANS_PENDING_VF                                                                     0x0109\n#define mmBIF_MST_TRANS_PENDING_VF_BASE_IDX                                                            2\n#define mmBIF_SLV_TRANS_PENDING_VF                                                                     0x010a\n#define mmBIF_SLV_TRANS_PENDING_VF_BASE_IDX                                                            2\n#define mmBACO_CNTL                                                                                    0x010b\n#define mmBACO_CNTL_BASE_IDX                                                                           2\n#define mmBIF_BACO_EXIT_TIME0                                                                          0x010c\n#define mmBIF_BACO_EXIT_TIME0_BASE_IDX                                                                 2\n#define mmBIF_BACO_EXIT_TIMER1                                                                         0x010d\n#define mmBIF_BACO_EXIT_TIMER1_BASE_IDX                                                                2\n#define mmBIF_BACO_EXIT_TIMER2                                                                         0x010e\n#define mmBIF_BACO_EXIT_TIMER2_BASE_IDX                                                                2\n#define mmBIF_BACO_EXIT_TIMER3                                                                         0x010f\n#define mmBIF_BACO_EXIT_TIMER3_BASE_IDX                                                                2\n#define mmBIF_BACO_EXIT_TIMER4                                                                         0x0110\n#define mmBIF_BACO_EXIT_TIMER4_BASE_IDX                                                                2\n#define mmMEM_TYPE_CNTL                                                                                0x0111\n#define mmMEM_TYPE_CNTL_BASE_IDX                                                                       2\n#define mmNBIF_GFX_ADDR_LUT_CNTL                                                                       0x0113\n#define mmNBIF_GFX_ADDR_LUT_CNTL_BASE_IDX                                                              2\n#define mmNBIF_GFX_ADDR_LUT_0                                                                          0x0114\n#define mmNBIF_GFX_ADDR_LUT_0_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_1                                                                          0x0115\n#define mmNBIF_GFX_ADDR_LUT_1_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_2                                                                          0x0116\n#define mmNBIF_GFX_ADDR_LUT_2_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_3                                                                          0x0117\n#define mmNBIF_GFX_ADDR_LUT_3_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_4                                                                          0x0118\n#define mmNBIF_GFX_ADDR_LUT_4_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_5                                                                          0x0119\n#define mmNBIF_GFX_ADDR_LUT_5_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_6                                                                          0x011a\n#define mmNBIF_GFX_ADDR_LUT_6_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_7                                                                          0x011b\n#define mmNBIF_GFX_ADDR_LUT_7_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_8                                                                          0x011c\n#define mmNBIF_GFX_ADDR_LUT_8_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_9                                                                          0x011d\n#define mmNBIF_GFX_ADDR_LUT_9_BASE_IDX                                                                 2\n#define mmNBIF_GFX_ADDR_LUT_10                                                                         0x011e\n#define mmNBIF_GFX_ADDR_LUT_10_BASE_IDX                                                                2\n#define mmNBIF_GFX_ADDR_LUT_11                                                                         0x011f\n#define mmNBIF_GFX_ADDR_LUT_11_BASE_IDX                                                                2\n#define mmNBIF_GFX_ADDR_LUT_12                                                                         0x0120\n#define mmNBIF_GFX_ADDR_LUT_12_BASE_IDX                                                                2\n#define mmNBIF_GFX_ADDR_LUT_13                                                                         0x0121\n#define mmNBIF_GFX_ADDR_LUT_13_BASE_IDX                                                                2\n#define mmNBIF_GFX_ADDR_LUT_14                                                                         0x0122\n#define mmNBIF_GFX_ADDR_LUT_14_BASE_IDX                                                                2\n#define mmNBIF_GFX_ADDR_LUT_15                                                                         0x0123\n#define mmNBIF_GFX_ADDR_LUT_15_BASE_IDX                                                                2\n#define mmREMAP_HDP_MEM_FLUSH_CNTL                                                                     0x012d\n#define mmREMAP_HDP_MEM_FLUSH_CNTL_BASE_IDX                                                            2\n#define mmREMAP_HDP_REG_FLUSH_CNTL                                                                     0x012e\n#define mmREMAP_HDP_REG_FLUSH_CNTL_BASE_IDX                                                            2\n#define mmBIF_RB_CNTL                                                                                  0x012f\n#define mmBIF_RB_CNTL_BASE_IDX                                                                         2\n#define mmBIF_RB_BASE                                                                                  0x0130\n#define mmBIF_RB_BASE_BASE_IDX                                                                         2\n#define mmBIF_RB_RPTR                                                                                  0x0131\n#define mmBIF_RB_RPTR_BASE_IDX                                                                         2\n#define mmBIF_RB_WPTR                                                                                  0x0132\n#define mmBIF_RB_WPTR_BASE_IDX                                                                         2\n#define mmBIF_RB_WPTR_ADDR_HI                                                                          0x0133\n#define mmBIF_RB_WPTR_ADDR_HI_BASE_IDX                                                                 2\n#define mmBIF_RB_WPTR_ADDR_LO                                                                          0x0134\n#define mmBIF_RB_WPTR_ADDR_LO_BASE_IDX                                                                 2\n#define mmMAILBOX_INDEX                                                                                0x0135\n#define mmMAILBOX_INDEX_BASE_IDX                                                                       2\n#define mmBIF_MP1_INTR_CTRL                                                                            0x0142\n#define mmBIF_MP1_INTR_CTRL_BASE_IDX                                                                   2\n#define mmBIF_UVD_GPUIOV_CFG_SIZE                                                                      0x0143\n#define mmBIF_UVD_GPUIOV_CFG_SIZE_BASE_IDX                                                             2\n#define mmBIF_VCE_GPUIOV_CFG_SIZE                                                                      0x0144\n#define mmBIF_VCE_GPUIOV_CFG_SIZE_BASE_IDX                                                             2\n#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE                                                                 0x0145\n#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE_BASE_IDX                                                        2\n#define mmBIF_PERSTB_PAD_CNTL                                                                          0x0148\n#define mmBIF_PERSTB_PAD_CNTL_BASE_IDX                                                                 2\n#define mmBIF_PX_EN_PAD_CNTL                                                                           0x0149\n#define mmBIF_PX_EN_PAD_CNTL_BASE_IDX                                                                  2\n#define mmBIF_REFPADKIN_PAD_CNTL                                                                       0x014a\n#define mmBIF_REFPADKIN_PAD_CNTL_BASE_IDX                                                              2\n#define mmBIF_CLKREQB_PAD_CNTL                                                                         0x014b\n#define mmBIF_CLKREQB_PAD_CNTL_BASE_IDX                                                                2\n#define mmBIF_PWRBRK_PAD_CNTL                                                                          0x014c\n#define mmBIF_PWRBRK_PAD_CNTL_BASE_IDX                                                                 2\n#define mmBIF_WAKEB_PAD_CNTL                                                                           0x014d\n#define mmBIF_WAKEB_PAD_CNTL_BASE_IDX                                                                  2\n#define mmBIF_VAUX_PRESENT_PAD_CNTL                                                                    0x014e\n#define mmBIF_VAUX_PRESENT_PAD_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define mmBIF_BX_PF_BIF_BME_STATUS                                                                     0x00eb\n#define mmBIF_BX_PF_BIF_BME_STATUS_BASE_IDX                                                            2\n#define mmBIF_BX_PF_BIF_ATOMIC_ERR_LOG                                                                 0x00ec\n#define mmBIF_BX_PF_BIF_ATOMIC_ERR_LOG_BASE_IDX                                                        2\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                               0x00f3\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                                      2\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                                0x00f4\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                                       2\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL                                                    0x00f5\n#define mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                           2\n#define mmBIF_BX_PF_HDP_REG_COHERENCY_FLUSH_CNTL                                                       0x00f6\n#define mmBIF_BX_PF_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_PF_HDP_MEM_COHERENCY_FLUSH_CNTL                                                       0x00f7\n#define mmBIF_BX_PF_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_PF_GPU_HDP_FLUSH_REQ                                                                  0x0106\n#define mmBIF_BX_PF_GPU_HDP_FLUSH_REQ_BASE_IDX                                                         2\n#define mmBIF_BX_PF_GPU_HDP_FLUSH_DONE                                                                 0x0107\n#define mmBIF_BX_PF_GPU_HDP_FLUSH_DONE_BASE_IDX                                                        2\n#define mmBIF_BX_PF_BIF_TRANS_PENDING                                                                  0x0108\n#define mmBIF_BX_PF_BIF_TRANS_PENDING_BASE_IDX                                                         2\n#define mmBIF_BX_PF_NBIF_GFX_ADDR_LUT_BYPASS                                                           0x0112\n#define mmBIF_BX_PF_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                                  2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW0                                                             0x0136\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW1                                                             0x0137\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW2                                                             0x0138\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW3                                                             0x0139\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW0                                                             0x013a\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW1                                                             0x013b\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW2                                                             0x013c\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW3                                                             0x013d\n#define mmBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                                    2\n#define mmBIF_BX_PF_MAILBOX_CONTROL                                                                    0x013e\n#define mmBIF_BX_PF_MAILBOX_CONTROL_BASE_IDX                                                           2\n#define mmBIF_BX_PF_MAILBOX_INT_CNTL                                                                   0x013f\n#define mmBIF_BX_PF_MAILBOX_INT_CNTL_BASE_IDX                                                          2\n#define mmBIF_BX_PF_BIF_VMHV_MAILBOX                                                                   0x0140\n#define mmBIF_BX_PF_BIF_VMHV_MAILBOX_BASE_IDX                                                          2\n\n\n\n\n#define mmA2S_CNTL_CL0                                                                                 0x0190\n#define mmA2S_CNTL_CL0_BASE_IDX                                                                        2\n#define mmA2S_CNTL_CL1                                                                                 0x0191\n#define mmA2S_CNTL_CL1_BASE_IDX                                                                        2\n#define mmA2S_CNTL3_CL0                                                                                0x01a0\n#define mmA2S_CNTL3_CL0_BASE_IDX                                                                       2\n#define mmA2S_CNTL3_CL1                                                                                0x01a1\n#define mmA2S_CNTL3_CL1_BASE_IDX                                                                       2\n#define mmA2S_CNTL_SW0                                                                                 0x01b0\n#define mmA2S_CNTL_SW0_BASE_IDX                                                                        2\n#define mmA2S_CNTL_SW1                                                                                 0x01b1\n#define mmA2S_CNTL_SW1_BASE_IDX                                                                        2\n#define mmA2S_CNTL_SW2                                                                                 0x01b2\n#define mmA2S_CNTL_SW2_BASE_IDX                                                                        2\n#define mmA2S_CPLBUF_ALLOC_CNTL                                                                        0x01bc\n#define mmA2S_CPLBUF_ALLOC_CNTL_BASE_IDX                                                               2\n#define mmA2S_TAG_ALLOC_0                                                                              0x01bd\n#define mmA2S_TAG_ALLOC_0_BASE_IDX                                                                     2\n#define mmA2S_TAG_ALLOC_1                                                                              0x01be\n#define mmA2S_TAG_ALLOC_1_BASE_IDX                                                                     2\n#define mmA2S_MISC_CNTL                                                                                0x01c1\n#define mmA2S_MISC_CNTL_BASE_IDX                                                                       2\n#define mmNGDC_SDP_PORT_CTRL                                                                           0x01c2\n#define mmNGDC_SDP_PORT_CTRL_BASE_IDX                                                                  2\n#define mmSHUB_REGS_IF_CTL                                                                             0x01c3\n#define mmSHUB_REGS_IF_CTL_BASE_IDX                                                                    2\n#define mmNGDC_MGCG_CTRL                                                                               0x01ca\n#define mmNGDC_MGCG_CTRL_BASE_IDX                                                                      2\n#define mmNGDC_RESERVED_0                                                                              0x01cb\n#define mmNGDC_RESERVED_0_BASE_IDX                                                                     2\n#define mmNGDC_RESERVED_1                                                                              0x01cc\n#define mmNGDC_RESERVED_1_BASE_IDX                                                                     2\n#define mmNGDC_SDP_PORT_CTRL_SOCCLK                                                                    0x01cd\n#define mmNGDC_SDP_PORT_CTRL_SOCCLK_BASE_IDX                                                           2\n#define mmBIF_SDMA0_DOORBELL_RANGE                                                                     0x01d0\n#define mmBIF_SDMA0_DOORBELL_RANGE_BASE_IDX                                                            2\n#define mmBIF_SDMA1_DOORBELL_RANGE                                                                     0x01d1\n#define mmBIF_SDMA1_DOORBELL_RANGE_BASE_IDX                                                            2\n#define mmBIF_IH_DOORBELL_RANGE                                                                        0x01d2\n#define mmBIF_IH_DOORBELL_RANGE_BASE_IDX                                                               2\n#define mmBIF_MMSCH0_DOORBELL_RANGE                                                                    0x01d3\n#define mmBIF_MMSCH0_DOORBELL_RANGE_BASE_IDX                                                           2\n#define mmBIF_ACV_DOORBELL_RANGE                                                                       0x01d4\n#define mmBIF_ACV_DOORBELL_RANGE_BASE_IDX                                                              2\n#define mmBIF_DOORBELL_FENCE_CNTL                                                                      0x01de\n#define mmBIF_DOORBELL_FENCE_CNTL_BASE_IDX                                                             2\n#define mmS2A_MISC_CNTL                                                                                0x01df\n#define mmS2A_MISC_CNTL_BASE_IDX                                                                       2\n#define mmNGDC_PG_MISC_CTRL                                                                            0x01f0\n#define mmNGDC_PG_MISC_CTRL_BASE_IDX                                                                   2\n#define mmNGDC_PGMST_CTRL                                                                              0x01f1\n#define mmNGDC_PGMST_CTRL_BASE_IDX                                                                     2\n#define mmNGDC_PGSLV_CTRL                                                                              0x01f2\n#define mmNGDC_PGSLV_CTRL_BASE_IDX                                                                     2\n\n\n\n\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO                                                          0x0400\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI                                                          0x0401\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA                                                         0x0402\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                                3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL                                                          0x0403\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO                                                          0x0404\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI                                                          0x0405\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA                                                         0x0406\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                                3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL                                                          0x0407\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO                                                          0x0408\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI                                                          0x0409\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA                                                         0x040a\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                                3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL                                                          0x040b\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO                                                          0x040c\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI                                                          0x040d\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA                                                         0x040e\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                                3\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL                                                          0x040f\n#define mmRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL_BASE_IDX                                                 3\n#define mmRCC_DEV0_EPF0_GFXMSIX_PBA                                                                    0x0800\n#define mmRCC_DEV0_EPF0_GFXMSIX_PBA_BASE_IDX                                                           3\n\n\n\n\n#define cfgPSWUSCFG0_0_VENDOR_ID                                                                        0x0000\n#define cfgPSWUSCFG0_0_DEVICE_ID                                                                        0x0002\n#define cfgPSWUSCFG0_0_COMMAND                                                                          0x0004\n#define cfgPSWUSCFG0_0_STATUS                                                                           0x0006\n#define cfgPSWUSCFG0_0_REVISION_ID                                                                      0x0008\n#define cfgPSWUSCFG0_0_PROG_INTERFACE                                                                   0x0009\n#define cfgPSWUSCFG0_0_SUB_CLASS                                                                        0x000a\n#define cfgPSWUSCFG0_0_BASE_CLASS                                                                       0x000b\n#define cfgPSWUSCFG0_0_CACHE_LINE                                                                       0x000c\n#define cfgPSWUSCFG0_0_LATENCY                                                                          0x000d\n#define cfgPSWUSCFG0_0_HEADER                                                                           0x000e\n#define cfgPSWUSCFG0_0_BIST                                                                             0x000f\n#define cfgPSWUSCFG0_0_SUB_BUS_NUMBER_LATENCY                                                           0x0018\n#define cfgPSWUSCFG0_0_IO_BASE_LIMIT                                                                    0x001c\n#define cfgPSWUSCFG0_0_SECONDARY_STATUS                                                                 0x001e\n#define cfgPSWUSCFG0_0_MEM_BASE_LIMIT                                                                   0x0020\n#define cfgPSWUSCFG0_0_PREF_BASE_LIMIT                                                                  0x0024\n#define cfgPSWUSCFG0_0_PREF_BASE_UPPER                                                                  0x0028\n#define cfgPSWUSCFG0_0_PREF_LIMIT_UPPER                                                                 0x002c\n#define cfgPSWUSCFG0_0_IO_BASE_LIMIT_HI                                                                 0x0030\n#define cfgPSWUSCFG0_0_CAP_PTR                                                                          0x0034\n#define cfgPSWUSCFG0_0_ROM_BASE_ADDR                                                                    0x0038\n#define cfgPSWUSCFG0_0_INTERRUPT_LINE                                                                   0x003c\n#define cfgPSWUSCFG0_0_INTERRUPT_PIN                                                                    0x003d\n#define cfgPSWUSCFG0_0_IRQ_BRIDGE_CNTL                                                                  0x003e\n#define cfgPSWUSCFG0_0_EXT_BRIDGE_CNTL                                                                  0x0040\n#define cfgPSWUSCFG0_0_VENDOR_CAP_LIST                                                                  0x0048\n#define cfgPSWUSCFG0_0_ADAPTER_ID_W                                                                     0x004c\n#define cfgPSWUSCFG0_0_PMI_CAP_LIST                                                                     0x0050\n#define cfgPSWUSCFG0_0_PMI_CAP                                                                          0x0052\n#define cfgPSWUSCFG0_0_PMI_STATUS_CNTL                                                                  0x0054\n#define cfgPSWUSCFG0_0_PCIE_CAP_LIST                                                                    0x0058\n#define cfgPSWUSCFG0_0_PCIE_CAP                                                                         0x005a\n#define cfgPSWUSCFG0_0_DEVICE_CAP                                                                       0x005c\n#define cfgPSWUSCFG0_0_DEVICE_CNTL                                                                      0x0060\n#define cfgPSWUSCFG0_0_DEVICE_STATUS                                                                    0x0062\n#define cfgPSWUSCFG0_0_LINK_CAP                                                                         0x0064\n#define cfgPSWUSCFG0_0_LINK_CNTL                                                                        0x0068\n#define cfgPSWUSCFG0_0_LINK_STATUS                                                                      0x006a\n#define cfgPSWUSCFG0_0_DEVICE_CAP2                                                                      0x007c\n#define cfgPSWUSCFG0_0_DEVICE_CNTL2                                                                     0x0080\n#define cfgPSWUSCFG0_0_DEVICE_STATUS2                                                                   0x0082\n#define cfgPSWUSCFG0_0_LINK_CAP2                                                                        0x0084\n#define cfgPSWUSCFG0_0_LINK_CNTL2                                                                       0x0088\n#define cfgPSWUSCFG0_0_LINK_STATUS2                                                                     0x008a\n#define cfgPSWUSCFG0_0_MSI_CAP_LIST                                                                     0x00a0\n#define cfgPSWUSCFG0_0_MSI_MSG_CNTL                                                                     0x00a2\n#define cfgPSWUSCFG0_0_MSI_MSG_ADDR_LO                                                                  0x00a4\n#define cfgPSWUSCFG0_0_MSI_MSG_ADDR_HI                                                                  0x00a8\n#define cfgPSWUSCFG0_0_MSI_MSG_DATA                                                                     0x00a8\n#define cfgPSWUSCFG0_0_MSI_MSG_DATA_64                                                                  0x00ac\n#define cfgPSWUSCFG0_0_SSID_CAP_LIST                                                                    0x00c0\n#define cfgPSWUSCFG0_0_SSID_CAP                                                                         0x00c4\n#define cfgPSWUSCFG0_0_MSI_MAP_CAP_LIST                                                                 0x00c8\n#define cfgPSWUSCFG0_0_MSI_MAP_CAP                                                                      0x00ca\n#define cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                                0x0100\n#define cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC_HDR                                                         0x0104\n#define cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC1                                                            0x0108\n#define cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC2                                                            0x010c\n#define cfgPSWUSCFG0_0_PCIE_VC_ENH_CAP_LIST                                                             0x0110\n#define cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG1                                                            0x0114\n#define cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG2                                                            0x0118\n#define cfgPSWUSCFG0_0_PCIE_PORT_VC_CNTL                                                                0x011c\n#define cfgPSWUSCFG0_0_PCIE_PORT_VC_STATUS                                                              0x011e\n#define cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_CAP                                                            0x0120\n#define cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_CNTL                                                           0x0124\n#define cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_STATUS                                                         0x012a\n#define cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_CAP                                                            0x012c\n#define cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_CNTL                                                           0x0130\n#define cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_STATUS                                                         0x0136\n#define cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                                 0x0140\n#define cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_DW1                                                          0x0144\n#define cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_DW2                                                          0x0148\n#define cfgPSWUSCFG0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                                    0x0150\n#define cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_STATUS                                                           0x0154\n#define cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_MASK                                                             0x0158\n#define cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_SEVERITY                                                         0x015c\n#define cfgPSWUSCFG0_0_PCIE_CORR_ERR_STATUS                                                             0x0160\n#define cfgPSWUSCFG0_0_PCIE_CORR_ERR_MASK                                                               0x0164\n#define cfgPSWUSCFG0_0_PCIE_ADV_ERR_CAP_CNTL                                                            0x0168\n#define cfgPSWUSCFG0_0_PCIE_HDR_LOG0                                                                    0x016c\n#define cfgPSWUSCFG0_0_PCIE_HDR_LOG1                                                                    0x0170\n#define cfgPSWUSCFG0_0_PCIE_HDR_LOG2                                                                    0x0174\n#define cfgPSWUSCFG0_0_PCIE_HDR_LOG3                                                                    0x0178\n#define cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG0                                                             0x0188\n#define cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG1                                                             0x018c\n#define cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG2                                                             0x0190\n#define cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG3                                                             0x0194\n#define cfgPSWUSCFG0_0_PCIE_SECONDARY_ENH_CAP_LIST                                                      0x0270\n#define cfgPSWUSCFG0_0_PCIE_LINK_CNTL3                                                                  0x0274\n#define cfgPSWUSCFG0_0_PCIE_LANE_ERROR_STATUS                                                           0x0278\n#define cfgPSWUSCFG0_0_PCIE_LANE_0_EQUALIZATION_CNTL                                                    0x027c\n#define cfgPSWUSCFG0_0_PCIE_LANE_1_EQUALIZATION_CNTL                                                    0x027e\n#define cfgPSWUSCFG0_0_PCIE_LANE_2_EQUALIZATION_CNTL                                                    0x0280\n#define cfgPSWUSCFG0_0_PCIE_LANE_3_EQUALIZATION_CNTL                                                    0x0282\n#define cfgPSWUSCFG0_0_PCIE_LANE_4_EQUALIZATION_CNTL                                                    0x0284\n#define cfgPSWUSCFG0_0_PCIE_LANE_5_EQUALIZATION_CNTL                                                    0x0286\n#define cfgPSWUSCFG0_0_PCIE_LANE_6_EQUALIZATION_CNTL                                                    0x0288\n#define cfgPSWUSCFG0_0_PCIE_LANE_7_EQUALIZATION_CNTL                                                    0x028a\n#define cfgPSWUSCFG0_0_PCIE_LANE_8_EQUALIZATION_CNTL                                                    0x028c\n#define cfgPSWUSCFG0_0_PCIE_LANE_9_EQUALIZATION_CNTL                                                    0x028e\n#define cfgPSWUSCFG0_0_PCIE_LANE_10_EQUALIZATION_CNTL                                                   0x0290\n#define cfgPSWUSCFG0_0_PCIE_LANE_11_EQUALIZATION_CNTL                                                   0x0292\n#define cfgPSWUSCFG0_0_PCIE_LANE_12_EQUALIZATION_CNTL                                                   0x0294\n#define cfgPSWUSCFG0_0_PCIE_LANE_13_EQUALIZATION_CNTL                                                   0x0296\n#define cfgPSWUSCFG0_0_PCIE_LANE_14_EQUALIZATION_CNTL                                                   0x0298\n#define cfgPSWUSCFG0_0_PCIE_LANE_15_EQUALIZATION_CNTL                                                   0x029a\n#define cfgPSWUSCFG0_0_PCIE_ACS_ENH_CAP_LIST                                                            0x02a0\n#define cfgPSWUSCFG0_0_PCIE_ACS_CAP                                                                     0x02a4\n#define cfgPSWUSCFG0_0_PCIE_ACS_CNTL                                                                    0x02a6\n#define cfgPSWUSCFG0_0_PCIE_MC_ENH_CAP_LIST                                                             0x02f0\n#define cfgPSWUSCFG0_0_PCIE_MC_CAP                                                                      0x02f4\n#define cfgPSWUSCFG0_0_PCIE_MC_CNTL                                                                     0x02f6\n#define cfgPSWUSCFG0_0_PCIE_MC_ADDR0                                                                    0x02f8\n#define cfgPSWUSCFG0_0_PCIE_MC_ADDR1                                                                    0x02fc\n#define cfgPSWUSCFG0_0_PCIE_MC_RCV0                                                                     0x0300\n#define cfgPSWUSCFG0_0_PCIE_MC_RCV1                                                                     0x0304\n#define cfgPSWUSCFG0_0_PCIE_MC_BLOCK_ALL0                                                               0x0308\n#define cfgPSWUSCFG0_0_PCIE_MC_BLOCK_ALL1                                                               0x030c\n#define cfgPSWUSCFG0_0_PCIE_MC_BLOCK_UNTRANSLATED_0                                                     0x0310\n#define cfgPSWUSCFG0_0_PCIE_MC_BLOCK_UNTRANSLATED_1                                                     0x0314\n#define cfgPSWUSCFG0_0_PCIE_MC_OVERLAY_BAR0                                                             0x0318\n#define cfgPSWUSCFG0_0_PCIE_MC_OVERLAY_BAR1                                                             0x031c\n#define cfgPSWUSCFG0_0_PCIE_LTR_ENH_CAP_LIST                                                            0x0320\n#define cfgPSWUSCFG0_0_PCIE_LTR_CAP                                                                     0x0324\n#define cfgPSWUSCFG0_0_PCIE_ARI_ENH_CAP_LIST                                                            0x0328\n#define cfgPSWUSCFG0_0_PCIE_ARI_CAP                                                                     0x032c\n#define cfgPSWUSCFG0_0_PCIE_ARI_CNTL                                                                    0x032e\n#define cfgPSWUSCFG0_0_PCIE_L1_PM_SUB_CAP_LIST                                                          0x0370\n#define cfgPSWUSCFG0_0_PCIE_L1_PM_SUB_CAP                                                               0x0374\n#define cfgPSWUSCFG0_0_PCIE_L1_PM_SUB_CNTL                                                              0x0378\n#define cfgPSWUSCFG0_0_PCIE_L1_PM_SUB_CNTL2                                                             0x037c\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_LIST                                                                0x03c4\n#define cfgPSWUSCFG0_0_PCIE_ESM_HEADER_1                                                                0x03c8\n#define cfgPSWUSCFG0_0_PCIE_ESM_HEADER_2                                                                0x03cc\n#define cfgPSWUSCFG0_0_PCIE_ESM_STATUS                                                                  0x03ce\n#define cfgPSWUSCFG0_0_PCIE_ESM_CTRL                                                                    0x03d0\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_1                                                                   0x03d4\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_2                                                                   0x03d8\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_3                                                                   0x03dc\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_4                                                                   0x03e0\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_5                                                                   0x03e4\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_6                                                                   0x03e8\n#define cfgPSWUSCFG0_0_PCIE_ESM_CAP_7                                                                   0x03ec\n#define cfgPSWUSCFG0_0_PCIE_DLF_ENH_CAP_LIST                                                            0x0400\n#define cfgPSWUSCFG0_0_DATA_LINK_FEATURE_CAP                                                            0x0404\n#define cfgPSWUSCFG0_0_DATA_LINK_FEATURE_STATUS                                                         0x0408\n#define cfgPSWUSCFG0_0_PCIE_PHY_16GT_ENH_CAP_LIST                                                       0x0410\n#define cfgPSWUSCFG0_0_LINK_CAP_16GT                                                                    0x0414\n#define cfgPSWUSCFG0_0_LINK_CNTL_16GT                                                                   0x0418\n#define cfgPSWUSCFG0_0_LINK_STATUS_16GT                                                                 0x041c\n#define cfgPSWUSCFG0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT                                                0x0420\n#define cfgPSWUSCFG0_0_RTM1_PARITY_MISMATCH_STATUS_16GT                                                 0x0424\n#define cfgPSWUSCFG0_0_RTM2_PARITY_MISMATCH_STATUS_16GT                                                 0x0428\n#define cfgPSWUSCFG0_0_LANE_0_EQUALIZATION_CNTL_16GT                                                    0x0430\n#define cfgPSWUSCFG0_0_LANE_1_EQUALIZATION_CNTL_16GT                                                    0x0431\n#define cfgPSWUSCFG0_0_LANE_2_EQUALIZATION_CNTL_16GT                                                    0x0432\n#define cfgPSWUSCFG0_0_LANE_3_EQUALIZATION_CNTL_16GT                                                    0x0433\n#define cfgPSWUSCFG0_0_LANE_4_EQUALIZATION_CNTL_16GT                                                    0x0434\n#define cfgPSWUSCFG0_0_LANE_5_EQUALIZATION_CNTL_16GT                                                    0x0435\n#define cfgPSWUSCFG0_0_LANE_6_EQUALIZATION_CNTL_16GT                                                    0x0436\n#define cfgPSWUSCFG0_0_LANE_7_EQUALIZATION_CNTL_16GT                                                    0x0437\n#define cfgPSWUSCFG0_0_LANE_8_EQUALIZATION_CNTL_16GT                                                    0x0438\n#define cfgPSWUSCFG0_0_LANE_9_EQUALIZATION_CNTL_16GT                                                    0x0439\n#define cfgPSWUSCFG0_0_LANE_10_EQUALIZATION_CNTL_16GT                                                   0x043a\n#define cfgPSWUSCFG0_0_LANE_11_EQUALIZATION_CNTL_16GT                                                   0x043b\n#define cfgPSWUSCFG0_0_LANE_12_EQUALIZATION_CNTL_16GT                                                   0x043c\n#define cfgPSWUSCFG0_0_LANE_13_EQUALIZATION_CNTL_16GT                                                   0x043d\n#define cfgPSWUSCFG0_0_LANE_14_EQUALIZATION_CNTL_16GT                                                   0x043e\n#define cfgPSWUSCFG0_0_LANE_15_EQUALIZATION_CNTL_16GT                                                   0x043f\n#define cfgPSWUSCFG0_0_PCIE_MARGINING_ENH_CAP_LIST                                                      0x0440\n#define cfgPSWUSCFG0_0_MARGINING_PORT_CAP                                                               0x0444\n#define cfgPSWUSCFG0_0_MARGINING_PORT_STATUS                                                            0x0446\n#define cfgPSWUSCFG0_0_LANE_0_MARGINING_LANE_CNTL                                                       0x0448\n#define cfgPSWUSCFG0_0_LANE_0_MARGINING_LANE_STATUS                                                     0x044a\n#define cfgPSWUSCFG0_0_LANE_1_MARGINING_LANE_CNTL                                                       0x044c\n#define cfgPSWUSCFG0_0_LANE_1_MARGINING_LANE_STATUS                                                     0x044e\n#define cfgPSWUSCFG0_0_LANE_2_MARGINING_LANE_CNTL                                                       0x0450\n#define cfgPSWUSCFG0_0_LANE_2_MARGINING_LANE_STATUS                                                     0x0452\n#define cfgPSWUSCFG0_0_LANE_3_MARGINING_LANE_CNTL                                                       0x0454\n#define cfgPSWUSCFG0_0_LANE_3_MARGINING_LANE_STATUS                                                     0x0456\n#define cfgPSWUSCFG0_0_LANE_4_MARGINING_LANE_CNTL                                                       0x0458\n#define cfgPSWUSCFG0_0_LANE_4_MARGINING_LANE_STATUS                                                     0x045a\n#define cfgPSWUSCFG0_0_LANE_5_MARGINING_LANE_CNTL                                                       0x045c\n#define cfgPSWUSCFG0_0_LANE_5_MARGINING_LANE_STATUS                                                     0x045e\n#define cfgPSWUSCFG0_0_LANE_6_MARGINING_LANE_CNTL                                                       0x0460\n#define cfgPSWUSCFG0_0_LANE_6_MARGINING_LANE_STATUS                                                     0x0462\n#define cfgPSWUSCFG0_0_LANE_7_MARGINING_LANE_CNTL                                                       0x0464\n#define cfgPSWUSCFG0_0_LANE_7_MARGINING_LANE_STATUS                                                     0x0466\n#define cfgPSWUSCFG0_0_LANE_8_MARGINING_LANE_CNTL                                                       0x0468\n#define cfgPSWUSCFG0_0_LANE_8_MARGINING_LANE_STATUS                                                     0x046a\n#define cfgPSWUSCFG0_0_LANE_9_MARGINING_LANE_CNTL                                                       0x046c\n#define cfgPSWUSCFG0_0_LANE_9_MARGINING_LANE_STATUS                                                     0x046e\n#define cfgPSWUSCFG0_0_LANE_10_MARGINING_LANE_CNTL                                                      0x0470\n#define cfgPSWUSCFG0_0_LANE_10_MARGINING_LANE_STATUS                                                    0x0472\n#define cfgPSWUSCFG0_0_LANE_11_MARGINING_LANE_CNTL                                                      0x0474\n#define cfgPSWUSCFG0_0_LANE_11_MARGINING_LANE_STATUS                                                    0x0476\n#define cfgPSWUSCFG0_0_LANE_12_MARGINING_LANE_CNTL                                                      0x0478\n#define cfgPSWUSCFG0_0_LANE_12_MARGINING_LANE_STATUS                                                    0x047a\n#define cfgPSWUSCFG0_0_LANE_13_MARGINING_LANE_CNTL                                                      0x047c\n#define cfgPSWUSCFG0_0_LANE_13_MARGINING_LANE_STATUS                                                    0x047e\n#define cfgPSWUSCFG0_0_LANE_14_MARGINING_LANE_CNTL                                                      0x0480\n#define cfgPSWUSCFG0_0_LANE_14_MARGINING_LANE_STATUS                                                    0x0482\n#define cfgPSWUSCFG0_0_LANE_15_MARGINING_LANE_CNTL                                                      0x0484\n#define cfgPSWUSCFG0_0_LANE_15_MARGINING_LANE_STATUS                                                    0x0486\n#define cfgPSWUSCFG0_0_PCIE_CCIX_CAP_LIST                                                               0x0488\n#define cfgPSWUSCFG0_0_PCIE_CCIX_HEADER_1                                                               0x048c\n#define cfgPSWUSCFG0_0_PCIE_CCIX_HEADER_2                                                               0x0490\n#define cfgPSWUSCFG0_0_PCIE_CCIX_CAP                                                                    0x0492\n#define cfgPSWUSCFG0_0_PCIE_CCIX_ESM_REQD_CAP                                                           0x0494\n#define cfgPSWUSCFG0_0_PCIE_CCIX_ESM_OPTL_CAP                                                           0x0498\n#define cfgPSWUSCFG0_0_PCIE_CCIX_ESM_STATUS                                                             0x049c\n#define cfgPSWUSCFG0_0_PCIE_CCIX_ESM_CNTL                                                               0x04a0\n#define cfgPSWUSCFG0_0_ESM_LANE_0_EQUALIZATION_CNTL_20GT                                                0x04a4\n#define cfgPSWUSCFG0_0_ESM_LANE_1_EQUALIZATION_CNTL_20GT                                                0x04a5\n#define cfgPSWUSCFG0_0_ESM_LANE_2_EQUALIZATION_CNTL_20GT                                                0x04a6\n#define cfgPSWUSCFG0_0_ESM_LANE_3_EQUALIZATION_CNTL_20GT                                                0x04a7\n#define cfgPSWUSCFG0_0_ESM_LANE_4_EQUALIZATION_CNTL_20GT                                                0x04a8\n#define cfgPSWUSCFG0_0_ESM_LANE_5_EQUALIZATION_CNTL_20GT                                                0x04a9\n#define cfgPSWUSCFG0_0_ESM_LANE_6_EQUALIZATION_CNTL_20GT                                                0x04aa\n#define cfgPSWUSCFG0_0_ESM_LANE_7_EQUALIZATION_CNTL_20GT                                                0x04ab\n#define cfgPSWUSCFG0_0_ESM_LANE_8_EQUALIZATION_CNTL_20GT                                                0x04ac\n#define cfgPSWUSCFG0_0_ESM_LANE_9_EQUALIZATION_CNTL_20GT                                                0x04ad\n#define cfgPSWUSCFG0_0_ESM_LANE_10_EQUALIZATION_CNTL_20GT                                               0x04ae\n#define cfgPSWUSCFG0_0_ESM_LANE_11_EQUALIZATION_CNTL_20GT                                               0x04af\n#define cfgPSWUSCFG0_0_ESM_LANE_12_EQUALIZATION_CNTL_20GT                                               0x04b0\n#define cfgPSWUSCFG0_0_ESM_LANE_13_EQUALIZATION_CNTL_20GT                                               0x04b1\n#define cfgPSWUSCFG0_0_ESM_LANE_14_EQUALIZATION_CNTL_20GT                                               0x04b2\n#define cfgPSWUSCFG0_0_ESM_LANE_15_EQUALIZATION_CNTL_20GT                                               0x04b3\n#define cfgPSWUSCFG0_0_ESM_LANE_0_EQUALIZATION_CNTL_25GT                                                0x04b4\n#define cfgPSWUSCFG0_0_ESM_LANE_1_EQUALIZATION_CNTL_25GT                                                0x04b5\n#define cfgPSWUSCFG0_0_ESM_LANE_2_EQUALIZATION_CNTL_25GT                                                0x04b6\n#define cfgPSWUSCFG0_0_ESM_LANE_3_EQUALIZATION_CNTL_25GT                                                0x04b7\n#define cfgPSWUSCFG0_0_ESM_LANE_4_EQUALIZATION_CNTL_25GT                                                0x04b8\n#define cfgPSWUSCFG0_0_ESM_LANE_5_EQUALIZATION_CNTL_25GT                                                0x04b9\n#define cfgPSWUSCFG0_0_ESM_LANE_6_EQUALIZATION_CNTL_25GT                                                0x04ba\n#define cfgPSWUSCFG0_0_ESM_LANE_7_EQUALIZATION_CNTL_25GT                                                0x04bb\n#define cfgPSWUSCFG0_0_ESM_LANE_8_EQUALIZATION_CNTL_25GT                                                0x04bc\n#define cfgPSWUSCFG0_0_ESM_LANE_9_EQUALIZATION_CNTL_25GT                                                0x04bd\n#define cfgPSWUSCFG0_0_ESM_LANE_10_EQUALIZATION_CNTL_25GT                                               0x04be\n#define cfgPSWUSCFG0_0_ESM_LANE_11_EQUALIZATION_CNTL_25GT                                               0x04bf\n#define cfgPSWUSCFG0_0_ESM_LANE_12_EQUALIZATION_CNTL_25GT                                               0x04c0\n#define cfgPSWUSCFG0_0_ESM_LANE_13_EQUALIZATION_CNTL_25GT                                               0x04c1\n#define cfgPSWUSCFG0_0_ESM_LANE_14_EQUALIZATION_CNTL_25GT                                               0x04c2\n#define cfgPSWUSCFG0_0_ESM_LANE_15_EQUALIZATION_CNTL_25GT                                               0x04c3\n#define cfgPSWUSCFG0_0_PCIE_CCIX_TRANS_CAP                                                              0x04c4\n#define cfgPSWUSCFG0_0_PCIE_CCIX_TRANS_CNTL                                                             0x04c8\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_0_VENDOR_ID                                                                0x0000\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_ID                                                                0x0002\n#define cfgBIF_CFG_DEV0_EPF0_0_COMMAND                                                                  0x0004\n#define cfgBIF_CFG_DEV0_EPF0_0_STATUS                                                                   0x0006\n#define cfgBIF_CFG_DEV0_EPF0_0_REVISION_ID                                                              0x0008\n#define cfgBIF_CFG_DEV0_EPF0_0_PROG_INTERFACE                                                           0x0009\n#define cfgBIF_CFG_DEV0_EPF0_0_SUB_CLASS                                                                0x000a\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_CLASS                                                               0x000b\n#define cfgBIF_CFG_DEV0_EPF0_0_CACHE_LINE                                                               0x000c\n#define cfgBIF_CFG_DEV0_EPF0_0_LATENCY                                                                  0x000d\n#define cfgBIF_CFG_DEV0_EPF0_0_HEADER                                                                   0x000e\n#define cfgBIF_CFG_DEV0_EPF0_0_BIST                                                                     0x000f\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_1                                                              0x0010\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_2                                                              0x0014\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_3                                                              0x0018\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_4                                                              0x001c\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_5                                                              0x0020\n#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_6                                                              0x0024\n#define cfgBIF_CFG_DEV0_EPF0_0_CARDBUS_CIS_PTR                                                          0x0028\n#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTER_ID                                                               0x002c\n#define cfgBIF_CFG_DEV0_EPF0_0_ROM_BASE_ADDR                                                            0x0030\n#define cfgBIF_CFG_DEV0_EPF0_0_CAP_PTR                                                                  0x0034\n#define cfgBIF_CFG_DEV0_EPF0_0_INTERRUPT_LINE                                                           0x003c\n#define cfgBIF_CFG_DEV0_EPF0_0_INTERRUPT_PIN                                                            0x003d\n#define cfgBIF_CFG_DEV0_EPF0_0_MIN_GRANT                                                                0x003e\n#define cfgBIF_CFG_DEV0_EPF0_0_MAX_LATENCY                                                              0x003f\n#define cfgBIF_CFG_DEV0_EPF0_0_VENDOR_CAP_LIST                                                          0x0048\n#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTER_ID_W                                                             0x004c\n#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP_LIST                                                             0x0050\n#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP                                                                  0x0052\n#define cfgBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTL                                                          0x0054\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP_LIST                                                            0x0064\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP                                                                 0x0066\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP                                                               0x0068\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL                                                              0x006c\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS                                                            0x006e\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP                                                                 0x0070\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL                                                                0x0074\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS                                                              0x0076\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2                                                              0x0088\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL2                                                             0x008c\n#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2                                                           0x008e\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP2                                                                0x0090\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL2                                                               0x0094\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS2                                                             0x0096\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_CAP_LIST                                                             0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTL                                                             0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_LO                                                          0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_HI                                                          0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA                                                             0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK                                                                 0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64                                                          0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK_64                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64                                                           0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_CAP_LIST                                                            0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTL                                                            0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_TABLE                                                               0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_PBA                                                                 0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0x0100\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR                                                 0x0104\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC1                                                    0x0108\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC2                                                    0x010c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_LIST                                                     0x0110\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG1                                                    0x0114\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG2                                                    0x0118\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CNTL                                                        0x011c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_STATUS                                                      0x011e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CAP                                                    0x0120\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CNTL                                                   0x0124\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_STATUS                                                 0x012a\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CAP                                                    0x012c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CNTL                                                   0x0130\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_STATUS                                                 0x0136\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                         0x0140\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW1                                                  0x0144\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW2                                                  0x0148\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0x0150\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_STATUS                                                   0x0154\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_MASK                                                     0x0158\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_SEVERITY                                                 0x015c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_STATUS                                                     0x0160\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_MASK                                                       0x0164\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_CAP_CNTL                                                    0x0168\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG0                                                            0x016c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG1                                                            0x0170\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG2                                                            0x0174\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG3                                                            0x0178\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG0                                                     0x0188\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG1                                                     0x018c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG2                                                     0x0190\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG3                                                     0x0194\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR_ENH_CAP_LIST                                                    0x0200\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CAP                                                            0x0204\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CNTL                                                           0x0208\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CAP                                                            0x020c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CNTL                                                           0x0210\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CAP                                                            0x0214\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CNTL                                                           0x0218\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CAP                                                            0x021c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CNTL                                                           0x0220\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CAP                                                            0x0224\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CNTL                                                           0x0228\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CAP                                                            0x022c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CNTL                                                           0x0230\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0x0240\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT                                              0x0244\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA                                                     0x0248\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_CAP                                                      0x024c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_LIST                                                    0x0250\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP                                                             0x0254\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_LATENCY_INDICATOR                                               0x0258\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS                                                          0x025c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL                                                            0x025e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0x0260\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0x0261\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0x0262\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0x0263\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0x0264\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0x0265\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0x0266\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0x0267\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST                                              0x0270\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LINK_CNTL3                                                          0x0274\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_ERROR_STATUS                                                   0x0278\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL                                            0x027c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL                                            0x027e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL                                            0x0280\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL                                            0x0282\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL                                            0x0284\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL                                            0x0286\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL                                            0x0288\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL                                            0x028a\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL                                            0x028c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL                                            0x028e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL                                           0x0290\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL                                           0x0292\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL                                           0x0294\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL                                           0x0296\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL                                           0x0298\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL                                           0x029a\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_LIST                                                    0x02a0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP                                                             0x02a4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTL                                                            0x02a6\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_LIST                                                    0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP                                                             0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTL                                                            0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_ENH_CAP_LIST                                               0x02c0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_CNTL                                                       0x02c4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_STATUS                                                     0x02c6\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY                                          0x02c8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC                                             0x02cc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_LIST                                                  0x02d0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP                                                           0x02d4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTL                                                          0x02d6\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_LIST                                                     0x02f0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP                                                              0x02f4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTL                                                             0x02f6\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR0                                                            0x02f8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR1                                                            0x02fc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV0                                                             0x0300\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV1                                                             0x0304\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL0                                                       0x0308\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL1                                                       0x030c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_0                                             0x0310\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_1                                             0x0314\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LTR_ENH_CAP_LIST                                                    0x0320\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_LTR_CAP                                                             0x0324\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_ENH_CAP_LIST                                                    0x0328\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CAP                                                             0x032c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CNTL                                                            0x032e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_ENH_CAP_LIST                                                  0x0330\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CAP                                                           0x0334\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CONTROL                                                       0x0338\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_STATUS                                                        0x033a\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_INITIAL_VFS                                                   0x033c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_TOTAL_VFS                                                     0x033e\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_NUM_VFS                                                       0x0340\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FUNC_DEP_LINK                                                 0x0342\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FIRST_VF_OFFSET                                               0x0344\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_STRIDE                                                     0x0346\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_DEVICE_ID                                                  0x034a\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE                                           0x034c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE                                              0x0350\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_0                                                0x0354\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_1                                                0x0358\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_2                                                0x035c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_3                                                0x0360\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_4                                                0x0364\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_5                                                0x0368\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                               0x036c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_REQR_ENH_CAP_LIST                                               0x0370\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_REQR_CAP                                                        0x0374\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_REQR_CNTL                                                       0x0378\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DLF_ENH_CAP_LIST                                                    0x0400\n#define cfgBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_CAP                                                    0x0404\n#define cfgBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_STATUS                                                 0x0408\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST                                               0x0410\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP_16GT                                                            0x0414\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL_16GT                                                           0x0418\n#define cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS_16GT                                                         0x041c\n#define cfgBIF_CFG_DEV0_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT                                        0x0420\n#define cfgBIF_CFG_DEV0_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT                                         0x0424\n#define cfgBIF_CFG_DEV0_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT                                         0x0428\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT                                            0x0430\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT                                            0x0431\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT                                            0x0432\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT                                            0x0433\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT                                            0x0434\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT                                            0x0435\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT                                            0x0436\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT                                            0x0437\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT                                            0x0438\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT                                            0x0439\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT                                           0x043a\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT                                           0x043b\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT                                           0x043c\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT                                           0x043d\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT                                           0x043e\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT                                           0x043f\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST                                              0x0440\n#define cfgBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_CAP                                                       0x0444\n#define cfgBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_STATUS                                                    0x0446\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_CNTL                                               0x0448\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_STATUS                                             0x044a\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_CNTL                                               0x044c\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_STATUS                                             0x044e\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_CNTL                                               0x0450\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_STATUS                                             0x0452\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_CNTL                                               0x0454\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_STATUS                                             0x0456\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_CNTL                                               0x0458\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_STATUS                                             0x045a\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_CNTL                                               0x045c\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_STATUS                                             0x045e\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_CNTL                                               0x0460\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_STATUS                                             0x0462\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_CNTL                                               0x0464\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_STATUS                                             0x0466\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_CNTL                                               0x0468\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_STATUS                                             0x046a\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_CNTL                                               0x046c\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_STATUS                                             0x046e\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_CNTL                                              0x0470\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_STATUS                                            0x0472\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_CNTL                                              0x0474\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_STATUS                                            0x0476\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_CNTL                                              0x0478\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_STATUS                                            0x047a\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_CNTL                                              0x047c\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_STATUS                                            0x047e\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_CNTL                                              0x0480\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_STATUS                                            0x0482\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_CNTL                                              0x0484\n#define cfgBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_STATUS                                            0x0486\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST                                          0x04c0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CAP                                                  0x04c4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CNTL                                                 0x04c8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CAP                                                  0x04cc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CNTL                                                 0x04d0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CAP                                                  0x04d4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CNTL                                                 0x04d8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CAP                                                  0x04dc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CNTL                                                 0x04e0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CAP                                                  0x04e4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CNTL                                                 0x04e8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CAP                                                  0x04ec\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CNTL                                                 0x04f0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                                 0x0500\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                          0x0504\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                             0x0508\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE                              0x050c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS                              0x0510\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                            0x0514\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0                            0x0518\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1                            0x051c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2                            0x0520\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                                  0x0524\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                                 0x0528\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                                  0x052c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION                                   0x0530\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE                     0x0534\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                   0x0538\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                   0x053c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                   0x0540\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                   0x0544\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                   0x0548\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                   0x054c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                   0x0550\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                   0x0554\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                   0x0558\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                   0x055c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                                  0x0560\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                                  0x0564\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                                  0x0568\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                                  0x056c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                                  0x0570\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                                  0x0574\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB                                  0x0578\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB                                  0x057c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB                                  0x0580\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB                                  0x0584\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB                                  0x0588\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB                                  0x058c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB                                  0x0590\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB                                  0x0594\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB                                  0x0598\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB                                  0x059c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB                                  0x05a0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB                                  0x05a4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB                                  0x05a8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB                                  0x05ac\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB                                  0x05b0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0                               0x05c0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1                               0x05c4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2                               0x05c8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3                               0x05cc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4                               0x05d0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5                               0x05d4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6                               0x05d8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7                               0x05dc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8                               0x05e0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0                               0x05f0\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1                               0x05f4\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2                               0x05f8\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3                               0x05fc\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4                               0x0600\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5                               0x0604\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6                               0x0608\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7                               0x060c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8                               0x0610\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0                               0x0620\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1                               0x0624\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2                               0x0628\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3                               0x062c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4                               0x0630\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5                               0x0634\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6                               0x0638\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7                               0x063c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8                               0x0640\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0                              0x0650\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1                              0x0654\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2                              0x0658\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3                              0x065c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4                              0x0660\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5                              0x0664\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6                              0x0668\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7                              0x066c\n#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8                              0x0670\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF1_0_VENDOR_ID                                                                0x0000\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_ID                                                                0x0002\n#define cfgBIF_CFG_DEV0_EPF1_0_COMMAND                                                                  0x0004\n#define cfgBIF_CFG_DEV0_EPF1_0_STATUS                                                                   0x0006\n#define cfgBIF_CFG_DEV0_EPF1_0_REVISION_ID                                                              0x0008\n#define cfgBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE                                                           0x0009\n#define cfgBIF_CFG_DEV0_EPF1_0_SUB_CLASS                                                                0x000a\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_CLASS                                                               0x000b\n#define cfgBIF_CFG_DEV0_EPF1_0_CACHE_LINE                                                               0x000c\n#define cfgBIF_CFG_DEV0_EPF1_0_LATENCY                                                                  0x000d\n#define cfgBIF_CFG_DEV0_EPF1_0_HEADER                                                                   0x000e\n#define cfgBIF_CFG_DEV0_EPF1_0_BIST                                                                     0x000f\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1                                                              0x0010\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2                                                              0x0014\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3                                                              0x0018\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4                                                              0x001c\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5                                                              0x0020\n#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6                                                              0x0024\n#define cfgBIF_CFG_DEV0_EPF1_0_CARDBUS_CIS_PTR                                                          0x0028\n#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID                                                               0x002c\n#define cfgBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR                                                            0x0030\n#define cfgBIF_CFG_DEV0_EPF1_0_CAP_PTR                                                                  0x0034\n#define cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE                                                           0x003c\n#define cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN                                                            0x003d\n#define cfgBIF_CFG_DEV0_EPF1_0_MIN_GRANT                                                                0x003e\n#define cfgBIF_CFG_DEV0_EPF1_0_MAX_LATENCY                                                              0x003f\n#define cfgBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST                                                          0x0048\n#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W                                                             0x004c\n#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST                                                             0x0050\n#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP                                                                  0x0052\n#define cfgBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL                                                          0x0054\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST                                                            0x0064\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP                                                                 0x0066\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP                                                               0x0068\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL                                                              0x006c\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS                                                            0x006e\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP                                                                 0x0070\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL                                                                0x0074\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS                                                              0x0076\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2                                                              0x0088\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2                                                             0x008c\n#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2                                                           0x008e\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP2                                                                0x0090\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL2                                                               0x0094\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS2                                                             0x0096\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST                                                             0x00a0\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL                                                             0x00a2\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO                                                          0x00a4\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI                                                          0x00a8\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA                                                             0x00a8\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK                                                                 0x00ac\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64                                                          0x00ac\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_64                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64                                                           0x00b4\n#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST                                                            0x00c0\n#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL                                                            0x00c2\n#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_TABLE                                                               0x00c4\n#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_PBA                                                                 0x00c8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0x0100\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR                                                 0x0104\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1                                                    0x0108\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2                                                    0x010c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC_ENH_CAP_LIST                                                     0x0110\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CAP_REG1                                                    0x0114\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CAP_REG2                                                    0x0118\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CNTL                                                        0x011c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_STATUS                                                      0x011e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_CAP                                                    0x0120\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_CNTL                                                   0x0124\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_STATUS                                                 0x012a\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_CAP                                                    0x012c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_CNTL                                                   0x0130\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_STATUS                                                 0x0136\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                         0x0140\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW1                                                  0x0144\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW2                                                  0x0148\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0x0150\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS                                                   0x0154\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK                                                     0x0158\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY                                                 0x015c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS                                                     0x0160\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK                                                       0x0164\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL                                                    0x0168\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0                                                            0x016c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1                                                            0x0170\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2                                                            0x0174\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3                                                            0x0178\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0                                                     0x0188\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1                                                     0x018c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2                                                     0x0190\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3                                                     0x0194\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST                                                    0x0200\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP                                                            0x0204\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL                                                           0x0208\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP                                                            0x020c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL                                                           0x0210\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP                                                            0x0214\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL                                                           0x0218\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP                                                            0x021c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL                                                           0x0220\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP                                                            0x0224\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL                                                           0x0228\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP                                                            0x022c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL                                                           0x0230\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0x0240\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT                                              0x0244\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA                                                     0x0248\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP                                                      0x024c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST                                                    0x0250\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP                                                             0x0254\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR                                               0x0258\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS                                                          0x025c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL                                                            0x025e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0x0260\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0x0261\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0x0262\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0x0263\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0x0264\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0x0265\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0x0266\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0x0267\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SECONDARY_ENH_CAP_LIST                                              0x0270\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LINK_CNTL3                                                          0x0274\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_ERROR_STATUS                                                   0x0278\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_0_EQUALIZATION_CNTL                                            0x027c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_1_EQUALIZATION_CNTL                                            0x027e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_2_EQUALIZATION_CNTL                                            0x0280\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_3_EQUALIZATION_CNTL                                            0x0282\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_4_EQUALIZATION_CNTL                                            0x0284\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_5_EQUALIZATION_CNTL                                            0x0286\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_6_EQUALIZATION_CNTL                                            0x0288\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_7_EQUALIZATION_CNTL                                            0x028a\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_8_EQUALIZATION_CNTL                                            0x028c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_9_EQUALIZATION_CNTL                                            0x028e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_10_EQUALIZATION_CNTL                                           0x0290\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_11_EQUALIZATION_CNTL                                           0x0292\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_12_EQUALIZATION_CNTL                                           0x0294\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_13_EQUALIZATION_CNTL                                           0x0296\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_14_EQUALIZATION_CNTL                                           0x0298\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_15_EQUALIZATION_CNTL                                           0x029a\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST                                                    0x02a0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP                                                             0x02a4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL                                                            0x02a6\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_ENH_CAP_LIST                                                    0x02b0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CAP                                                             0x02b4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CNTL                                                            0x02b6\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_ENH_CAP_LIST                                               0x02c0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_CNTL                                                       0x02c4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_STATUS                                                     0x02c6\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY                                          0x02c8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC                                             0x02cc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST                                                  0x02d0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP                                                           0x02d4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL                                                          0x02d6\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_LIST                                                     0x02f0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP                                                              0x02f4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTL                                                             0x02f6\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR0                                                            0x02f8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR1                                                            0x02fc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV0                                                             0x0300\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV1                                                             0x0304\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL0                                                       0x0308\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL1                                                       0x030c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_0                                             0x0310\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_1                                             0x0314\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_ENH_CAP_LIST                                                    0x0320\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_CAP                                                             0x0324\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST                                                    0x0328\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP                                                             0x032c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL                                                            0x032e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_ENH_CAP_LIST                                                  0x0330\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CAP                                                           0x0334\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CONTROL                                                       0x0338\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_STATUS                                                        0x033a\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_INITIAL_VFS                                                   0x033c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_TOTAL_VFS                                                     0x033e\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_NUM_VFS                                                       0x0340\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FUNC_DEP_LINK                                                 0x0342\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FIRST_VF_OFFSET                                               0x0344\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_STRIDE                                                     0x0346\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_DEVICE_ID                                                  0x034a\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE                                           0x034c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE                                              0x0350\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_0                                                0x0354\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_1                                                0x0358\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_2                                                0x035c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_3                                                0x0360\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_4                                                0x0364\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_5                                                0x0368\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                               0x036c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_ENH_CAP_LIST                                               0x0370\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_CAP                                                        0x0374\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_CNTL                                                       0x0378\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DLF_ENH_CAP_LIST                                                    0x0400\n#define cfgBIF_CFG_DEV0_EPF1_0_DATA_LINK_FEATURE_CAP                                                    0x0404\n#define cfgBIF_CFG_DEV0_EPF1_0_DATA_LINK_FEATURE_STATUS                                                 0x0408\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PHY_16GT_ENH_CAP_LIST                                               0x0410\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP_16GT                                                            0x0414\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL_16GT                                                           0x0418\n#define cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS_16GT                                                         0x041c\n#define cfgBIF_CFG_DEV0_EPF1_0_LOCAL_PARITY_MISMATCH_STATUS_16GT                                        0x0420\n#define cfgBIF_CFG_DEV0_EPF1_0_RTM1_PARITY_MISMATCH_STATUS_16GT                                         0x0424\n#define cfgBIF_CFG_DEV0_EPF1_0_RTM2_PARITY_MISMATCH_STATUS_16GT                                         0x0428\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_0_EQUALIZATION_CNTL_16GT                                            0x0430\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_1_EQUALIZATION_CNTL_16GT                                            0x0431\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_2_EQUALIZATION_CNTL_16GT                                            0x0432\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_3_EQUALIZATION_CNTL_16GT                                            0x0433\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_4_EQUALIZATION_CNTL_16GT                                            0x0434\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_5_EQUALIZATION_CNTL_16GT                                            0x0435\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_6_EQUALIZATION_CNTL_16GT                                            0x0436\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_7_EQUALIZATION_CNTL_16GT                                            0x0437\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_8_EQUALIZATION_CNTL_16GT                                            0x0438\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_9_EQUALIZATION_CNTL_16GT                                            0x0439\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_10_EQUALIZATION_CNTL_16GT                                           0x043a\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_11_EQUALIZATION_CNTL_16GT                                           0x043b\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_12_EQUALIZATION_CNTL_16GT                                           0x043c\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_13_EQUALIZATION_CNTL_16GT                                           0x043d\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_14_EQUALIZATION_CNTL_16GT                                           0x043e\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_15_EQUALIZATION_CNTL_16GT                                           0x043f\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MARGINING_ENH_CAP_LIST                                              0x0440\n#define cfgBIF_CFG_DEV0_EPF1_0_MARGINING_PORT_CAP                                                       0x0444\n#define cfgBIF_CFG_DEV0_EPF1_0_MARGINING_PORT_STATUS                                                    0x0446\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_0_MARGINING_LANE_CNTL                                               0x0448\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_0_MARGINING_LANE_STATUS                                             0x044a\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_1_MARGINING_LANE_CNTL                                               0x044c\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_1_MARGINING_LANE_STATUS                                             0x044e\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_2_MARGINING_LANE_CNTL                                               0x0450\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_2_MARGINING_LANE_STATUS                                             0x0452\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_3_MARGINING_LANE_CNTL                                               0x0454\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_3_MARGINING_LANE_STATUS                                             0x0456\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_4_MARGINING_LANE_CNTL                                               0x0458\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_4_MARGINING_LANE_STATUS                                             0x045a\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_5_MARGINING_LANE_CNTL                                               0x045c\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_5_MARGINING_LANE_STATUS                                             0x045e\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_6_MARGINING_LANE_CNTL                                               0x0460\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_6_MARGINING_LANE_STATUS                                             0x0462\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_7_MARGINING_LANE_CNTL                                               0x0464\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_7_MARGINING_LANE_STATUS                                             0x0466\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_8_MARGINING_LANE_CNTL                                               0x0468\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_8_MARGINING_LANE_STATUS                                             0x046a\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_9_MARGINING_LANE_CNTL                                               0x046c\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_9_MARGINING_LANE_STATUS                                             0x046e\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_10_MARGINING_LANE_CNTL                                              0x0470\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_10_MARGINING_LANE_STATUS                                            0x0472\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_11_MARGINING_LANE_CNTL                                              0x0474\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_11_MARGINING_LANE_STATUS                                            0x0476\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_12_MARGINING_LANE_CNTL                                              0x0478\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_12_MARGINING_LANE_STATUS                                            0x047a\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_13_MARGINING_LANE_CNTL                                              0x047c\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_13_MARGINING_LANE_STATUS                                            0x047e\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_14_MARGINING_LANE_CNTL                                              0x0480\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_14_MARGINING_LANE_STATUS                                            0x0482\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_15_MARGINING_LANE_CNTL                                              0x0484\n#define cfgBIF_CFG_DEV0_EPF1_0_LANE_15_MARGINING_LANE_STATUS                                            0x0486\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST                                          0x04c0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CAP                                                  0x04c4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CNTL                                                 0x04c8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CAP                                                  0x04cc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CNTL                                                 0x04d0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CAP                                                  0x04d4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CNTL                                                 0x04d8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CAP                                                  0x04dc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CNTL                                                 0x04e0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CAP                                                  0x04e4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CNTL                                                 0x04e8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CAP                                                  0x04ec\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CNTL                                                 0x04f0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                                 0x0500\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                          0x0504\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                             0x0508\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE                              0x050c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS                              0x0510\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                            0x0514\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0                            0x0518\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1                            0x051c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2                            0x0520\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                                  0x0524\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                                 0x0528\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                                  0x052c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION                                   0x0530\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE                     0x0534\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                   0x0538\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                   0x053c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                   0x0540\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                   0x0544\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                   0x0548\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                   0x054c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                   0x0550\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                   0x0554\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                   0x0558\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                   0x055c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                                  0x0560\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                                  0x0564\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                                  0x0568\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                                  0x056c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                                  0x0570\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                                  0x0574\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB                                  0x0578\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB                                  0x057c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB                                  0x0580\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB                                  0x0584\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB                                  0x0588\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB                                  0x058c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB                                  0x0590\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB                                  0x0594\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB                                  0x0598\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB                                  0x059c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB                                  0x05a0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB                                  0x05a4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB                                  0x05a8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB                                  0x05ac\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB                                  0x05b0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0                               0x05c0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1                               0x05c4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2                               0x05c8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3                               0x05cc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4                               0x05d0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5                               0x05d4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6                               0x05d8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7                               0x05dc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8                               0x05e0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0                               0x05f0\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1                               0x05f4\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2                               0x05f8\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3                               0x05fc\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4                               0x0600\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5                               0x0604\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6                               0x0608\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7                               0x060c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8                               0x0610\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0                               0x0620\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1                               0x0624\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2                               0x0628\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3                               0x062c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4                               0x0630\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5                               0x0634\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6                               0x0638\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7                               0x063c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8                               0x0640\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0                              0x0650\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1                              0x0654\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2                              0x0658\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3                              0x065c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4                              0x0660\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5                              0x0664\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6                              0x0668\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7                              0x066c\n#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8                              0x0670\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF2_0_VENDOR_ID                                                                0x0000\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_ID                                                                0x0002\n#define cfgBIF_CFG_DEV0_EPF2_0_COMMAND                                                                  0x0004\n#define cfgBIF_CFG_DEV0_EPF2_0_STATUS                                                                   0x0006\n#define cfgBIF_CFG_DEV0_EPF2_0_REVISION_ID                                                              0x0008\n#define cfgBIF_CFG_DEV0_EPF2_0_PROG_INTERFACE                                                           0x0009\n#define cfgBIF_CFG_DEV0_EPF2_0_SUB_CLASS                                                                0x000a\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_CLASS                                                               0x000b\n#define cfgBIF_CFG_DEV0_EPF2_0_CACHE_LINE                                                               0x000c\n#define cfgBIF_CFG_DEV0_EPF2_0_LATENCY                                                                  0x000d\n#define cfgBIF_CFG_DEV0_EPF2_0_HEADER                                                                   0x000e\n#define cfgBIF_CFG_DEV0_EPF2_0_BIST                                                                     0x000f\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_1                                                              0x0010\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_2                                                              0x0014\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_3                                                              0x0018\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_4                                                              0x001c\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_5                                                              0x0020\n#define cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_6                                                              0x0024\n#define cfgBIF_CFG_DEV0_EPF2_0_CARDBUS_CIS_PTR                                                          0x0028\n#define cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID                                                               0x002c\n#define cfgBIF_CFG_DEV0_EPF2_0_ROM_BASE_ADDR                                                            0x0030\n#define cfgBIF_CFG_DEV0_EPF2_0_CAP_PTR                                                                  0x0034\n#define cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_LINE                                                           0x003c\n#define cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_PIN                                                            0x003d\n#define cfgBIF_CFG_DEV0_EPF2_0_MIN_GRANT                                                                0x003e\n#define cfgBIF_CFG_DEV0_EPF2_0_MAX_LATENCY                                                              0x003f\n#define cfgBIF_CFG_DEV0_EPF2_0_VENDOR_CAP_LIST                                                          0x0048\n#define cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID_W                                                             0x004c\n#define cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP_LIST                                                             0x0050\n#define cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP                                                                  0x0052\n#define cfgBIF_CFG_DEV0_EPF2_0_PMI_STATUS_CNTL                                                          0x0054\n#define cfgBIF_CFG_DEV0_EPF2_0_SBRN                                                                     0x0060\n#define cfgBIF_CFG_DEV0_EPF2_0_FLADJ                                                                    0x0061\n#define cfgBIF_CFG_DEV0_EPF2_0_DBESL_DBESLD                                                             0x0062\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP_LIST                                                            0x0064\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP                                                                 0x0066\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP                                                               0x0068\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL                                                              0x006c\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS                                                            0x006e\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP                                                                 0x0070\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL                                                                0x0074\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS                                                              0x0076\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP2                                                              0x0088\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL2                                                             0x008c\n#define cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS2                                                           0x008e\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP2                                                                0x0090\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL2                                                               0x0094\n#define cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS2                                                             0x0096\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_CAP_LIST                                                             0x00a0\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_CNTL                                                             0x00a2\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_LO                                                          0x00a4\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_HI                                                          0x00a8\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA                                                             0x00a8\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK                                                                 0x00ac\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA_64                                                          0x00ac\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK_64                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING_64                                                           0x00b4\n#define cfgBIF_CFG_DEV0_EPF2_0_MSIX_CAP_LIST                                                            0x00c0\n#define cfgBIF_CFG_DEV0_EPF2_0_MSIX_MSG_CNTL                                                            0x00c2\n#define cfgBIF_CFG_DEV0_EPF2_0_MSIX_TABLE                                                               0x00c4\n#define cfgBIF_CFG_DEV0_EPF2_0_MSIX_PBA                                                                 0x00c8\n#define cfgBIF_CFG_DEV0_EPF2_0_SATA_CAP_0                                                               0x00d0\n#define cfgBIF_CFG_DEV0_EPF2_0_SATA_CAP_1                                                               0x00d4\n#define cfgBIF_CFG_DEV0_EPF2_0_SATA_IDP_INDEX                                                           0x00d8\n#define cfgBIF_CFG_DEV0_EPF2_0_SATA_IDP_DATA                                                            0x00dc\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0x0100\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR                                                 0x0104\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC1                                                    0x0108\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC2                                                    0x010c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0x0150\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_STATUS                                                   0x0154\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_MASK                                                     0x0158\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_SEVERITY                                                 0x015c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_STATUS                                                     0x0160\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_MASK                                                       0x0164\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_CAP_CNTL                                                    0x0168\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG0                                                            0x016c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG1                                                            0x0170\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG2                                                            0x0174\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG3                                                            0x0178\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG0                                                     0x0188\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG1                                                     0x018c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG2                                                     0x0190\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG3                                                     0x0194\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR_ENH_CAP_LIST                                                    0x0200\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CAP                                                            0x0204\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CNTL                                                           0x0208\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CAP                                                            0x020c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CNTL                                                           0x0210\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CAP                                                            0x0214\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CNTL                                                           0x0218\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CAP                                                            0x021c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CNTL                                                           0x0220\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CAP                                                            0x0224\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CNTL                                                           0x0228\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CAP                                                            0x022c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CNTL                                                           0x0230\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0x0240\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT                                              0x0244\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA                                                     0x0248\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_CAP                                                      0x024c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_ENH_CAP_LIST                                                    0x0250\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CAP                                                             0x0254\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_LATENCY_INDICATOR                                               0x0258\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_STATUS                                                          0x025c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CNTL                                                            0x025e\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0x0260\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0x0261\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0x0262\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0x0263\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0x0264\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0x0265\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0x0266\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0x0267\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_ENH_CAP_LIST                                                    0x02a0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CAP                                                             0x02a4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CNTL                                                            0x02a6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_ENH_CAP_LIST                                                  0x02d0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CAP                                                           0x02d4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CNTL                                                          0x02d6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_ENH_CAP_LIST                                                    0x0328\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CAP                                                             0x032c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CNTL                                                            0x032e\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_REQR_ENH_CAP_LIST                                               0x0370\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_REQR_CAP                                                        0x0374\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_REQR_CNTL                                                       0x0378\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_0                                                      0x037c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_1                                                      0x037e\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_2                                                      0x0380\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_3                                                      0x0382\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_4                                                      0x0384\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_5                                                      0x0386\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_6                                                      0x0388\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_7                                                      0x038a\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_8                                                      0x038c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_9                                                      0x038e\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_10                                                     0x0390\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_11                                                     0x0392\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_12                                                     0x0394\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_13                                                     0x0396\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_14                                                     0x0398\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_15                                                     0x039a\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_16                                                     0x039c\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_17                                                     0x039e\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_18                                                     0x03a0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_19                                                     0x03a2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_20                                                     0x03a4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_21                                                     0x03a6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_22                                                     0x03a8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_23                                                     0x03aa\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_24                                                     0x03ac\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_25                                                     0x03ae\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_26                                                     0x03b0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_27                                                     0x03b2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_28                                                     0x03b4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_29                                                     0x03b6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_30                                                     0x03b8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_31                                                     0x03ba\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_32                                                     0x03bc\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_33                                                     0x03be\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_34                                                     0x03c0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_35                                                     0x03c2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_36                                                     0x03c4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_37                                                     0x03c6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_38                                                     0x03c8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_39                                                     0x03ca\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_40                                                     0x03cc\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_41                                                     0x03ce\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_42                                                     0x03d0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_43                                                     0x03d2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_44                                                     0x03d4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_45                                                     0x03d6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_46                                                     0x03d8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_47                                                     0x03da\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_48                                                     0x03dc\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_49                                                     0x03de\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_50                                                     0x03e0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_51                                                     0x03e2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_52                                                     0x03e4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_53                                                     0x03e6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_54                                                     0x03e8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_55                                                     0x03ea\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_56                                                     0x03ec\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_57                                                     0x03ee\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_58                                                     0x03f0\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_59                                                     0x03f2\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_60                                                     0x03f4\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_61                                                     0x03f6\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_62                                                     0x03f8\n#define cfgBIF_CFG_DEV0_EPF2_0_PCIE_TPH_ST_TABLE_63                                                     0x03fa\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF3_0_VENDOR_ID                                                                0x0000\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_ID                                                                0x0002\n#define cfgBIF_CFG_DEV0_EPF3_0_COMMAND                                                                  0x0004\n#define cfgBIF_CFG_DEV0_EPF3_0_STATUS                                                                   0x0006\n#define cfgBIF_CFG_DEV0_EPF3_0_REVISION_ID                                                              0x0008\n#define cfgBIF_CFG_DEV0_EPF3_0_PROG_INTERFACE                                                           0x0009\n#define cfgBIF_CFG_DEV0_EPF3_0_SUB_CLASS                                                                0x000a\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_CLASS                                                               0x000b\n#define cfgBIF_CFG_DEV0_EPF3_0_CACHE_LINE                                                               0x000c\n#define cfgBIF_CFG_DEV0_EPF3_0_LATENCY                                                                  0x000d\n#define cfgBIF_CFG_DEV0_EPF3_0_HEADER                                                                   0x000e\n#define cfgBIF_CFG_DEV0_EPF3_0_BIST                                                                     0x000f\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_1                                                              0x0010\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_2                                                              0x0014\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_3                                                              0x0018\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_4                                                              0x001c\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_5                                                              0x0020\n#define cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_6                                                              0x0024\n#define cfgBIF_CFG_DEV0_EPF3_0_CARDBUS_CIS_PTR                                                          0x0028\n#define cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID                                                               0x002c\n#define cfgBIF_CFG_DEV0_EPF3_0_ROM_BASE_ADDR                                                            0x0030\n#define cfgBIF_CFG_DEV0_EPF3_0_CAP_PTR                                                                  0x0034\n#define cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_LINE                                                           0x003c\n#define cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_PIN                                                            0x003d\n#define cfgBIF_CFG_DEV0_EPF3_0_MIN_GRANT                                                                0x003e\n#define cfgBIF_CFG_DEV0_EPF3_0_MAX_LATENCY                                                              0x003f\n#define cfgBIF_CFG_DEV0_EPF3_0_VENDOR_CAP_LIST                                                          0x0048\n#define cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID_W                                                             0x004c\n#define cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP_LIST                                                             0x0050\n#define cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP                                                                  0x0052\n#define cfgBIF_CFG_DEV0_EPF3_0_PMI_STATUS_CNTL                                                          0x0054\n#define cfgBIF_CFG_DEV0_EPF3_0_SBRN                                                                     0x0060\n#define cfgBIF_CFG_DEV0_EPF3_0_FLADJ                                                                    0x0061\n#define cfgBIF_CFG_DEV0_EPF3_0_DBESL_DBESLD                                                             0x0062\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP_LIST                                                            0x0064\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP                                                                 0x0066\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP                                                               0x0068\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL                                                              0x006c\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS                                                            0x006e\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP                                                                 0x0070\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL                                                                0x0074\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS                                                              0x0076\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP2                                                              0x0088\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL2                                                             0x008c\n#define cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS2                                                           0x008e\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP2                                                                0x0090\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL2                                                               0x0094\n#define cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS2                                                             0x0096\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_CAP_LIST                                                             0x00a0\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_CNTL                                                             0x00a2\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_LO                                                          0x00a4\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_HI                                                          0x00a8\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA                                                             0x00a8\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK                                                                 0x00ac\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA_64                                                          0x00ac\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK_64                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING                                                              0x00b0\n#define cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING_64                                                           0x00b4\n#define cfgBIF_CFG_DEV0_EPF3_0_MSIX_CAP_LIST                                                            0x00c0\n#define cfgBIF_CFG_DEV0_EPF3_0_MSIX_MSG_CNTL                                                            0x00c2\n#define cfgBIF_CFG_DEV0_EPF3_0_MSIX_TABLE                                                               0x00c4\n#define cfgBIF_CFG_DEV0_EPF3_0_MSIX_PBA                                                                 0x00c8\n#define cfgBIF_CFG_DEV0_EPF3_0_SATA_CAP_0                                                               0x00d0\n#define cfgBIF_CFG_DEV0_EPF3_0_SATA_CAP_1                                                               0x00d4\n#define cfgBIF_CFG_DEV0_EPF3_0_SATA_IDP_INDEX                                                           0x00d8\n#define cfgBIF_CFG_DEV0_EPF3_0_SATA_IDP_DATA                                                            0x00dc\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0x0100\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_HDR                                                 0x0104\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC1                                                    0x0108\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC2                                                    0x010c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0x0150\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_STATUS                                                   0x0154\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_MASK                                                     0x0158\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_SEVERITY                                                 0x015c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_STATUS                                                     0x0160\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_MASK                                                       0x0164\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_CAP_CNTL                                                    0x0168\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG0                                                            0x016c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG1                                                            0x0170\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG2                                                            0x0174\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG3                                                            0x0178\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG0                                                     0x0188\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG1                                                     0x018c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG2                                                     0x0190\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG3                                                     0x0194\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR_ENH_CAP_LIST                                                    0x0200\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CAP                                                            0x0204\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CNTL                                                           0x0208\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CAP                                                            0x020c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CNTL                                                           0x0210\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CAP                                                            0x0214\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CNTL                                                           0x0218\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CAP                                                            0x021c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CNTL                                                           0x0220\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CAP                                                            0x0224\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CNTL                                                           0x0228\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CAP                                                            0x022c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CNTL                                                           0x0230\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0x0240\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA_SELECT                                              0x0244\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA                                                     0x0248\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_CAP                                                      0x024c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_ENH_CAP_LIST                                                    0x0250\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CAP                                                             0x0254\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_LATENCY_INDICATOR                                               0x0258\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_STATUS                                                          0x025c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CNTL                                                            0x025e\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0x0260\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0x0261\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0x0262\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0x0263\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0x0264\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0x0265\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0x0266\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0x0267\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_ENH_CAP_LIST                                                    0x02a0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CAP                                                             0x02a4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CNTL                                                            0x02a6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_ENH_CAP_LIST                                                  0x02d0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CAP                                                           0x02d4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CNTL                                                          0x02d6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_ENH_CAP_LIST                                                    0x0328\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CAP                                                             0x032c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CNTL                                                            0x032e\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_REQR_ENH_CAP_LIST                                               0x0370\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_REQR_CAP                                                        0x0374\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_REQR_CNTL                                                       0x0378\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_0                                                      0x037c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_1                                                      0x037e\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_2                                                      0x0380\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_3                                                      0x0382\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_4                                                      0x0384\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_5                                                      0x0386\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_6                                                      0x0388\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_7                                                      0x038a\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_8                                                      0x038c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_9                                                      0x038e\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_10                                                     0x0390\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_11                                                     0x0392\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_12                                                     0x0394\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_13                                                     0x0396\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_14                                                     0x0398\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_15                                                     0x039a\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_16                                                     0x039c\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_17                                                     0x039e\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_18                                                     0x03a0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_19                                                     0x03a2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_20                                                     0x03a4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_21                                                     0x03a6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_22                                                     0x03a8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_23                                                     0x03aa\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_24                                                     0x03ac\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_25                                                     0x03ae\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_26                                                     0x03b0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_27                                                     0x03b2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_28                                                     0x03b4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_29                                                     0x03b6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_30                                                     0x03b8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_31                                                     0x03ba\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_32                                                     0x03bc\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_33                                                     0x03be\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_34                                                     0x03c0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_35                                                     0x03c2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_36                                                     0x03c4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_37                                                     0x03c6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_38                                                     0x03c8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_39                                                     0x03ca\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_40                                                     0x03cc\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_41                                                     0x03ce\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_42                                                     0x03d0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_43                                                     0x03d2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_44                                                     0x03d4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_45                                                     0x03d6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_46                                                     0x03d8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_47                                                     0x03da\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_48                                                     0x03dc\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_49                                                     0x03de\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_50                                                     0x03e0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_51                                                     0x03e2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_52                                                     0x03e4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_53                                                     0x03e6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_54                                                     0x03e8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_55                                                     0x03ea\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_56                                                     0x03ec\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_57                                                     0x03ee\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_58                                                     0x03f0\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_59                                                     0x03f2\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_60                                                     0x03f4\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_61                                                     0x03f6\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_62                                                     0x03f8\n#define cfgBIF_CFG_DEV0_EPF3_0_PCIE_TPH_ST_TABLE_63                                                     0x03fa\n\n\n\n\n#define cfgBIF_CFG_DEV0_SWDS0_VENDOR_ID                                                                 0x0000\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_ID                                                                 0x0002\n#define cfgBIF_CFG_DEV0_SWDS0_COMMAND                                                                   0x0004\n#define cfgBIF_CFG_DEV0_SWDS0_STATUS                                                                    0x0006\n#define cfgBIF_CFG_DEV0_SWDS0_REVISION_ID                                                               0x0008\n#define cfgBIF_CFG_DEV0_SWDS0_PROG_INTERFACE                                                            0x0009\n#define cfgBIF_CFG_DEV0_SWDS0_SUB_CLASS                                                                 0x000a\n#define cfgBIF_CFG_DEV0_SWDS0_BASE_CLASS                                                                0x000b\n#define cfgBIF_CFG_DEV0_SWDS0_CACHE_LINE                                                                0x000c\n#define cfgBIF_CFG_DEV0_SWDS0_LATENCY                                                                   0x000d\n#define cfgBIF_CFG_DEV0_SWDS0_HEADER                                                                    0x000e\n#define cfgBIF_CFG_DEV0_SWDS0_BIST                                                                      0x000f\n#define cfgBIF_CFG_DEV0_SWDS0_BASE_ADDR_1                                                               0x0010\n#define cfgBIF_CFG_DEV0_SWDS0_BASE_ADDR_2                                                               0x0014\n#define cfgBIF_CFG_DEV0_SWDS0_SUB_BUS_NUMBER_LATENCY                                                    0x0018\n#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_LIMIT                                                             0x001c\n#define cfgBIF_CFG_DEV0_SWDS0_SECONDARY_STATUS                                                          0x001e\n#define cfgBIF_CFG_DEV0_SWDS0_MEM_BASE_LIMIT                                                            0x0020\n#define cfgBIF_CFG_DEV0_SWDS0_PREF_BASE_LIMIT                                                           0x0024\n#define cfgBIF_CFG_DEV0_SWDS0_PREF_BASE_UPPER                                                           0x0028\n#define cfgBIF_CFG_DEV0_SWDS0_PREF_LIMIT_UPPER                                                          0x002c\n#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_LIMIT_HI                                                          0x0030\n#define cfgBIF_CFG_DEV0_SWDS0_CAP_PTR                                                                   0x0034\n#define cfgBIF_CFG_DEV0_SWDS0_ROM_BASE_ADDR                                                             0x0038\n#define cfgBIF_CFG_DEV0_SWDS0_INTERRUPT_LINE                                                            0x003c\n#define cfgBIF_CFG_DEV0_SWDS0_INTERRUPT_PIN                                                             0x003d\n#define cfgBIF_CFG_DEV0_SWDS0_IRQ_BRIDGE_CNTL                                                           0x003e\n#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP_LIST                                                              0x0050\n#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP                                                                   0x0052\n#define cfgBIF_CFG_DEV0_SWDS0_PMI_STATUS_CNTL                                                           0x0054\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP_LIST                                                             0x0058\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP                                                                  0x005a\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP                                                                0x005c\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTL                                                               0x0060\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS                                                             0x0062\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CAP                                                                  0x0064\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CNTL                                                                 0x0068\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_STATUS                                                               0x006a\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_CAP                                                                  0x006c\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_CNTL                                                                 0x0070\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_STATUS                                                               0x0072\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP2                                                               0x007c\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTL2                                                              0x0080\n#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS2                                                            0x0082\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CAP2                                                                 0x0084\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CNTL2                                                                0x0088\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_STATUS2                                                              0x008a\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_CAP2                                                                 0x008c\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_CNTL2                                                                0x0090\n#define cfgBIF_CFG_DEV0_SWDS0_SLOT_STATUS2                                                              0x0092\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_CAP_LIST                                                              0x00a0\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_CNTL                                                              0x00a2\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDR_LO                                                           0x00a4\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDR_HI                                                           0x00a8\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA                                                              0x00a8\n#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA_64                                                           0x00ac\n#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP_LIST                                                             0x00c0\n#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP                                                                  0x00c4\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                         0x0100\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOR_SPECIFIC_HDR                                                  0x0104\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOR_SPECIFIC1                                                     0x0108\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOR_SPECIFIC2                                                     0x010c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC_ENH_CAP_LIST                                                      0x0110\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_PORT_VC_CAP_REG1                                                     0x0114\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_PORT_VC_CAP_REG2                                                     0x0118\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_PORT_VC_CNTL                                                         0x011c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_PORT_VC_STATUS                                                       0x011e\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_RESOURCE_CAP                                                     0x0120\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_RESOURCE_CNTL                                                    0x0124\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_RESOURCE_STATUS                                                  0x012a\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_RESOURCE_CAP                                                     0x012c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_RESOURCE_CNTL                                                    0x0130\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_RESOURCE_STATUS                                                  0x0136\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                          0x0140\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SERIAL_NUM_DW1                                                   0x0144\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SERIAL_NUM_DW2                                                   0x0148\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                             0x0150\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCORR_ERR_STATUS                                                    0x0154\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCORR_ERR_MASK                                                      0x0158\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCORR_ERR_SEVERITY                                                  0x015c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CORR_ERR_STATUS                                                      0x0160\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CORR_ERR_MASK                                                        0x0164\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_ERR_CAP_CNTL                                                     0x0168\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDR_LOG0                                                             0x016c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDR_LOG1                                                             0x0170\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDR_LOG2                                                             0x0174\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDR_LOG3                                                             0x0178\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TLP_PREFIX_LOG0                                                      0x0188\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TLP_PREFIX_LOG1                                                      0x018c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TLP_PREFIX_LOG2                                                      0x0190\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TLP_PREFIX_LOG3                                                      0x0194\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_SECONDARY_ENH_CAP_LIST                                               0x0270\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LINK_CNTL3                                                           0x0274\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_ERROR_STATUS                                                    0x0278\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_0_EQUALIZATION_CNTL                                             0x027c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_1_EQUALIZATION_CNTL                                             0x027e\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_2_EQUALIZATION_CNTL                                             0x0280\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_3_EQUALIZATION_CNTL                                             0x0282\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_4_EQUALIZATION_CNTL                                             0x0284\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_5_EQUALIZATION_CNTL                                             0x0286\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_6_EQUALIZATION_CNTL                                             0x0288\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_7_EQUALIZATION_CNTL                                             0x028a\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_8_EQUALIZATION_CNTL                                             0x028c\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_9_EQUALIZATION_CNTL                                             0x028e\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_10_EQUALIZATION_CNTL                                            0x0290\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_11_EQUALIZATION_CNTL                                            0x0292\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_12_EQUALIZATION_CNTL                                            0x0294\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_13_EQUALIZATION_CNTL                                            0x0296\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_14_EQUALIZATION_CNTL                                            0x0298\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_LANE_15_EQUALIZATION_CNTL                                            0x029a\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_ENH_CAP_LIST                                                     0x02a0\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CAP                                                              0x02a4\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CNTL                                                             0x02a6\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DLF_ENH_CAP_LIST                                                     0x0400\n#define cfgBIF_CFG_DEV0_SWDS0_DATA_LINK_FEATURE_CAP                                                     0x0404\n#define cfgBIF_CFG_DEV0_SWDS0_DATA_LINK_FEATURE_STATUS                                                  0x0408\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_PHY_16GT_ENH_CAP_LIST                                                0x0410\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CAP_16GT                                                             0x0414\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_CNTL_16GT                                                            0x0418\n#define cfgBIF_CFG_DEV0_SWDS0_LINK_STATUS_16GT                                                          0x041c\n#define cfgBIF_CFG_DEV0_SWDS0_LOCAL_PARITY_MISMATCH_STATUS_16GT                                         0x0420\n#define cfgBIF_CFG_DEV0_SWDS0_RTM1_PARITY_MISMATCH_STATUS_16GT                                          0x0424\n#define cfgBIF_CFG_DEV0_SWDS0_RTM2_PARITY_MISMATCH_STATUS_16GT                                          0x0428\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_0_EQUALIZATION_CNTL_16GT                                             0x0430\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_1_EQUALIZATION_CNTL_16GT                                             0x0431\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_2_EQUALIZATION_CNTL_16GT                                             0x0432\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_3_EQUALIZATION_CNTL_16GT                                             0x0433\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_4_EQUALIZATION_CNTL_16GT                                             0x0434\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_5_EQUALIZATION_CNTL_16GT                                             0x0435\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_6_EQUALIZATION_CNTL_16GT                                             0x0436\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_7_EQUALIZATION_CNTL_16GT                                             0x0437\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_8_EQUALIZATION_CNTL_16GT                                             0x0438\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_9_EQUALIZATION_CNTL_16GT                                             0x0439\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_10_EQUALIZATION_CNTL_16GT                                            0x043a\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_11_EQUALIZATION_CNTL_16GT                                            0x043b\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_12_EQUALIZATION_CNTL_16GT                                            0x043c\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_13_EQUALIZATION_CNTL_16GT                                            0x043d\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_14_EQUALIZATION_CNTL_16GT                                            0x043e\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_15_EQUALIZATION_CNTL_16GT                                            0x043f\n#define cfgBIF_CFG_DEV0_SWDS0_PCIE_MARGINING_ENH_CAP_LIST                                               0x0440\n#define cfgBIF_CFG_DEV0_SWDS0_MARGINING_PORT_CAP                                                        0x0444\n#define cfgBIF_CFG_DEV0_SWDS0_MARGINING_PORT_STATUS                                                     0x0446\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_0_MARGINING_LANE_CNTL                                                0x0448\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_0_MARGINING_LANE_STATUS                                              0x044a\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_1_MARGINING_LANE_CNTL                                                0x044c\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_1_MARGINING_LANE_STATUS                                              0x044e\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_2_MARGINING_LANE_CNTL                                                0x0450\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_2_MARGINING_LANE_STATUS                                              0x0452\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_3_MARGINING_LANE_CNTL                                                0x0454\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_3_MARGINING_LANE_STATUS                                              0x0456\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_4_MARGINING_LANE_CNTL                                                0x0458\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_4_MARGINING_LANE_STATUS                                              0x045a\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_5_MARGINING_LANE_CNTL                                                0x045c\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_5_MARGINING_LANE_STATUS                                              0x045e\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_6_MARGINING_LANE_CNTL                                                0x0460\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_6_MARGINING_LANE_STATUS                                              0x0462\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_7_MARGINING_LANE_CNTL                                                0x0464\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_7_MARGINING_LANE_STATUS                                              0x0466\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_8_MARGINING_LANE_CNTL                                                0x0468\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_8_MARGINING_LANE_STATUS                                              0x046a\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_9_MARGINING_LANE_CNTL                                                0x046c\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_9_MARGINING_LANE_STATUS                                              0x046e\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_10_MARGINING_LANE_CNTL                                               0x0470\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_10_MARGINING_LANE_STATUS                                             0x0472\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_11_MARGINING_LANE_CNTL                                               0x0474\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_11_MARGINING_LANE_STATUS                                             0x0476\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_12_MARGINING_LANE_CNTL                                               0x0478\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_12_MARGINING_LANE_STATUS                                             0x047a\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_13_MARGINING_LANE_CNTL                                               0x047c\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_13_MARGINING_LANE_STATUS                                             0x047e\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_14_MARGINING_LANE_CNTL                                               0x0480\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_14_MARGINING_LANE_STATUS                                             0x0482\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_15_MARGINING_LANE_CNTL                                               0x0484\n#define cfgBIF_CFG_DEV0_SWDS0_LANE_15_MARGINING_LANE_STATUS                                             0x0486\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_VENDOR_ID                                                            0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_ID                                                            0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_COMMAND                                                              0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_STATUS                                                               0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_REVISION_ID                                                          0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PROG_INTERFACE                                                       0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SUB_CLASS                                                            0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_CLASS                                                           0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CACHE_LINE                                                           0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LATENCY                                                              0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_HEADER                                                               0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BIST                                                                 0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_1                                                          0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_2                                                          0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_3                                                          0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_4                                                          0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_5                                                          0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_6                                                          0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CARDBUS_CIS_PTR                                                      0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_ADAPTER_ID                                                           0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_ROM_BASE_ADDR                                                        0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CAP_PTR                                                              0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTERRUPT_LINE                                                       0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTERRUPT_PIN                                                        0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MIN_GRANT                                                            0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MAX_LATENCY                                                          0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP_LIST                                                        0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP                                                             0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP                                                           0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTL                                                          0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS                                                        0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CAP                                                             0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CNTL                                                            0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_STATUS                                                          0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP2                                                          0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTL2                                                         0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS2                                                       0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CAP2                                                            0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CNTL2                                                           0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_STATUS2                                                         0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_CAP_LIST                                                         0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_CNTL                                                         0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDR_LO                                                      0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDR_HI                                                      0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA                                                         0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK                                                             0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA_64                                                      0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK_64                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING                                                          0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING_64                                                       0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_CAP_LIST                                                        0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_MSG_CNTL                                                        0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_TABLE                                                           0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_PBA                                                             0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC_HDR                                             0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC1                                                0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC2                                                0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_STATUS                                               0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_MASK                                                 0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_SEVERITY                                             0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CORR_ERR_STATUS                                                 0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CORR_ERR_MASK                                                   0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_ERR_CAP_CNTL                                                0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG0                                                        0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG1                                                        0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG2                                                        0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG3                                                        0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG0                                                 0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG1                                                 0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG2                                                 0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG3                                                 0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_ENH_CAP_LIST                                                0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CAP                                                         0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CNTL                                                        0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_ENH_CAP_LIST                                                0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_CAP                                                         0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_CNTL                                                        0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_VENDOR_ID                                                           0x0000\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_ID                                                           0x0002\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_COMMAND                                                             0x0004\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_STATUS                                                              0x0006\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_REVISION_ID                                                         0x0008\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PROG_INTERFACE                                                      0x0009\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_SUB_CLASS                                                           0x000a\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_CLASS                                                          0x000b\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_CACHE_LINE                                                          0x000c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LATENCY                                                             0x000d\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_HEADER                                                              0x000e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BIST                                                                0x000f\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_1                                                         0x0010\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_2                                                         0x0014\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_3                                                         0x0018\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_4                                                         0x001c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_5                                                         0x0020\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_BASE_ADDR_6                                                         0x0024\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_CARDBUS_CIS_PTR                                                     0x0028\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_ADAPTER_ID                                                          0x002c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_ROM_BASE_ADDR                                                       0x0030\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_CAP_PTR                                                             0x0034\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_INTERRUPT_LINE                                                      0x003c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_INTERRUPT_PIN                                                       0x003d\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MIN_GRANT                                                           0x003e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MAX_LATENCY                                                         0x003f\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_CAP_LIST                                                       0x0064\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_CAP                                                            0x0066\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_CAP                                                          0x0068\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_CNTL                                                         0x006c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_STATUS                                                       0x006e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_CAP                                                            0x0070\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_CNTL                                                           0x0074\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_STATUS                                                         0x0076\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_CAP2                                                         0x0088\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_CNTL2                                                        0x008c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_DEVICE_STATUS2                                                      0x008e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_CAP2                                                           0x0090\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_CNTL2                                                          0x0094\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_LINK_STATUS2                                                        0x0096\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_CAP_LIST                                                        0x00a0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MSG_CNTL                                                        0x00a2\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MSG_ADDR_LO                                                     0x00a4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MSG_ADDR_HI                                                     0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MSG_DATA                                                        0x00a8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MASK                                                            0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MSG_DATA_64                                                     0x00ac\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_MASK_64                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_PENDING                                                         0x00b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSI_PENDING_64                                                      0x00b4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSIX_CAP_LIST                                                       0x00c0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSIX_MSG_CNTL                                                       0x00c2\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSIX_TABLE                                                          0x00c4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_MSIX_PBA                                                            0x00c8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0x0100\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_VENDOR_SPECIFIC_HDR                                            0x0104\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_VENDOR_SPECIFIC1                                               0x0108\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_VENDOR_SPECIFIC2                                               0x010c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0x0150\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_UNCORR_ERR_STATUS                                              0x0154\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_UNCORR_ERR_MASK                                                0x0158\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_UNCORR_ERR_SEVERITY                                            0x015c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_CORR_ERR_STATUS                                                0x0160\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_CORR_ERR_MASK                                                  0x0164\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ADV_ERR_CAP_CNTL                                               0x0168\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_HDR_LOG0                                                       0x016c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_HDR_LOG1                                                       0x0170\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_HDR_LOG2                                                       0x0174\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_HDR_LOG3                                                       0x0178\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_TLP_PREFIX_LOG0                                                0x0188\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_TLP_PREFIX_LOG1                                                0x018c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_TLP_PREFIX_LOG2                                                0x0190\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_TLP_PREFIX_LOG3                                                0x0194\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ATS_ENH_CAP_LIST                                               0x02b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ATS_CAP                                                        0x02b4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ATS_CNTL                                                       0x02b6\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ARI_ENH_CAP_LIST                                               0x0328\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ARI_CAP                                                        0x032c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_0_PCIE_ARI_CNTL                                                       0x032e\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF0_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF0_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF0_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF1_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF1_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF1_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF2_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF2_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF2_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF3_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF3_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF3_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF4_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF4_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF4_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF5_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF5_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF5_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF6_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF6_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF6_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF7_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF7_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF7_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF8_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF8_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF8_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF8_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF8_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX                                                                0x0000\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_DATA                                                                 0x0001\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_DATA_BASE_IDX                                                        0\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI                                                             0x0006\n#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI_BASE_IDX                                                    0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF9_RCC_ERR_LOG                                                                0x0085\n#define mmRCC_DEV0_EPF0_VF9_RCC_ERR_LOG_BASE_IDX                                                       2\n#define mmRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN                                                       0x00c0\n#define mmRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE                                                         0x00c3\n#define mmRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE_BASE_IDX                                                2\n#define mmRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED                                                        0x00c4\n#define mmRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER                                                    0x00c5\n#define mmRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                           2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS                                                          0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS_BASE_IDX                                                 2\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG                                                      0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                            2\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL                                         0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                2\n#define mmBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL                                            0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                   2\n#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ                                                       0x0106\n#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE                                                      0x0107\n#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING                                                       0x0108\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF9_NBIF_GFX_ADDR_LUT_BYPASS                                                0x0112\n#define mmBIF_BX_DEV0_EPF0_VF9_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                       2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0                                                  0x0136\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1                                                  0x0137\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2                                                  0x0138\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3                                                  0x0139\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0                                                  0x013a\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1                                                  0x013b\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2                                                  0x013c\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3                                                  0x013d\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                         2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL                                                         0x013e\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL                                                        0x013f\n#define mmBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX                                                        0x0140\n#define mmBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX_BASE_IDX                                               2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO                                                      0x0400\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI                                                      0x0401\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA                                                     0x0402\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL                                                      0x0403\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO                                                      0x0404\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI                                                      0x0405\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA                                                     0x0406\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL                                                      0x0407\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO                                                      0x0408\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI                                                      0x0409\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA                                                     0x040a\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL                                                      0x040b\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO                                                      0x040c\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI                                                      0x040d\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA                                                     0x040e\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL                                                      0x040f\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL_BASE_IDX                                             3\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_PBA                                                                0x0800\n#define mmRCC_DEV0_EPF0_VF9_GFXMSIX_PBA_BASE_IDX                                                       3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF10_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF10_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF10_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF10_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF10_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF11_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF11_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF11_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF11_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF11_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF12_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF12_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF12_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF12_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF12_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF13_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF13_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF13_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF13_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF13_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF14_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF14_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF14_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF14_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF14_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF15_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF15_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF15_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF15_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF15_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF16_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF16_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF16_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF16_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF16_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF16_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF16_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF16_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF16_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF16_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF16_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF16_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF16_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF16_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF16_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF16_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF16_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF16_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF16_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF16_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF17_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF17_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF17_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF17_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF17_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF17_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF17_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF17_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF17_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF17_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF17_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF17_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF17_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF17_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF17_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF17_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF17_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF17_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF17_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF17_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF18_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF18_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF18_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF18_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF18_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF18_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF18_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF18_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF18_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF18_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF18_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF18_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF18_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF18_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF18_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF18_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF18_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF18_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF18_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF18_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF19_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF19_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF19_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF19_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF19_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF19_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF19_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF19_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF19_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF19_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF19_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF19_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF19_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF19_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF19_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF19_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF19_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF19_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF19_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF19_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF20_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF20_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF20_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF20_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF20_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF20_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF20_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF20_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF20_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF20_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF20_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF20_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF20_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF20_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF20_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF20_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF20_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF20_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF20_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF20_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF21_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF21_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF21_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF21_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF21_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF21_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF21_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF21_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF21_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF21_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF21_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF21_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF21_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF21_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF21_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF21_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF21_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF21_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF21_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF21_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF22_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF22_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF22_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF22_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF22_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF22_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF22_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF22_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF22_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF22_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF22_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF22_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF22_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF22_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF22_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF22_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF22_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF22_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF22_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF22_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF23_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF23_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF23_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF23_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF23_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF23_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF23_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF23_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF23_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF23_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF23_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF23_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF23_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF23_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF23_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF23_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF23_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF23_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF23_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF23_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF24_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF24_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF24_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF24_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF24_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF24_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF24_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF24_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF24_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF24_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF24_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF24_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF24_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF24_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF24_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF24_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF24_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF24_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF24_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF24_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF25_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF25_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF25_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF25_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF25_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF25_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF25_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF25_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF25_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF25_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF25_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF25_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF25_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF25_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF25_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF25_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF25_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF25_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF25_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF25_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF26_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF26_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF26_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF26_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF26_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF26_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF26_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF26_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF26_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF26_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF26_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF26_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF26_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF26_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF26_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF26_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF26_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF26_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF26_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF26_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF27_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF27_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF27_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF27_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF27_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF27_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF27_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF27_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF27_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF27_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF27_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF27_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF27_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF27_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF27_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF27_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF27_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF27_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF27_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF27_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF28_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF28_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF28_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF28_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF28_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF28_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF28_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF28_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF28_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF28_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF28_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF28_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF28_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF28_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF28_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF28_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF28_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF28_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF28_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF28_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF29_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF29_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF29_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF29_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF29_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF29_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF29_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF29_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF29_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF29_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF29_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF29_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF29_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF29_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF29_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF29_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF29_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF29_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF29_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF29_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_INDEX                                                               0x0000\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_INDEX_BASE_IDX                                                      0\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_DATA                                                                0x0001\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_DATA_BASE_IDX                                                       0\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_INDEX_HI                                                            0x0006\n#define mmBIF_BX_DEV0_EPF0_VF30_MM_INDEX_HI_BASE_IDX                                                   0\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF30_RCC_ERR_LOG                                                               0x0085\n#define mmRCC_DEV0_EPF0_VF30_RCC_ERR_LOG_BASE_IDX                                                      2\n#define mmRCC_DEV0_EPF0_VF30_RCC_DOORBELL_APER_EN                                                      0x00c0\n#define mmRCC_DEV0_EPF0_VF30_RCC_DOORBELL_APER_EN_BASE_IDX                                             2\n#define mmRCC_DEV0_EPF0_VF30_RCC_CONFIG_MEMSIZE                                                        0x00c3\n#define mmRCC_DEV0_EPF0_VF30_RCC_CONFIG_MEMSIZE_BASE_IDX                                               2\n#define mmRCC_DEV0_EPF0_VF30_RCC_CONFIG_RESERVED                                                       0x00c4\n#define mmRCC_DEV0_EPF0_VF30_RCC_CONFIG_RESERVED_BASE_IDX                                              2\n#define mmRCC_DEV0_EPF0_VF30_RCC_IOV_FUNC_IDENTIFIER                                                   0x00c5\n#define mmRCC_DEV0_EPF0_VF30_RCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                          2\n\n\n\n\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_BME_STATUS                                                         0x00eb\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_BME_STATUS_BASE_IDX                                                2\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_ATOMIC_ERR_LOG                                                     0x00ec\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_ATOMIC_ERR_LOG_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0x00f3\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                          2\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0x00f4\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                           2\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_CNTL                                        0x00f5\n#define mmBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                               2\n#define mmBIF_BX_DEV0_EPF0_VF30_HDP_REG_COHERENCY_FLUSH_CNTL                                           0x00f6\n#define mmBIF_BX_DEV0_EPF0_VF30_HDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF30_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0x00f7\n#define mmBIF_BX_DEV0_EPF0_VF30_HDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                  2\n#define mmBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_REQ                                                      0x0106\n#define mmBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_REQ_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_DONE                                                     0x0107\n#define mmBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_DONE_BASE_IDX                                            2\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_TRANS_PENDING                                                      0x0108\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_TRANS_PENDING_BASE_IDX                                             2\n#define mmBIF_BX_DEV0_EPF0_VF30_NBIF_GFX_ADDR_LUT_BYPASS                                               0x0112\n#define mmBIF_BX_DEV0_EPF0_VF30_NBIF_GFX_ADDR_LUT_BYPASS_BASE_IDX                                      2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW0                                                 0x0136\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW1                                                 0x0137\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW2                                                 0x0138\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW3                                                 0x0139\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW0                                                 0x013a\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW1                                                 0x013b\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW2                                                 0x013c\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW3                                                 0x013d\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                        2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_CONTROL                                                        0x013e\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_CONTROL_BASE_IDX                                               2\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_INT_CNTL                                                       0x013f\n#define mmBIF_BX_DEV0_EPF0_VF30_MAILBOX_INT_CNTL_BASE_IDX                                              2\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_VMHV_MAILBOX                                                       0x0140\n#define mmBIF_BX_DEV0_EPF0_VF30_BIF_VMHV_MAILBOX_BASE_IDX                                              2\n\n\n\n\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_LO                                                     0x0400\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_HI                                                     0x0401\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_MSG_DATA                                                    0x0402\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_CONTROL                                                     0x0403\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_LO                                                     0x0404\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_HI                                                     0x0405\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_MSG_DATA                                                    0x0406\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_CONTROL                                                     0x0407\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_LO                                                     0x0408\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_HI                                                     0x0409\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_MSG_DATA                                                    0x040a\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_CONTROL                                                     0x040b\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_LO                                                     0x040c\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_LO_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_HI                                                     0x040d\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_HI_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_MSG_DATA                                                    0x040e\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_MSG_DATA_BASE_IDX                                           3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_CONTROL                                                     0x040f\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_CONTROL_BASE_IDX                                            3\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_PBA                                                               0x0800\n#define mmRCC_DEV0_EPF0_VF30_GFXMSIX_PBA_BASE_IDX                                                      3\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF0_MM_INDEX                                                                0xd0000000\n#define cfgBIF_BX_DEV0_EPF0_VF0_MM_DATA                                                                 0xd0000004\n#define cfgBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI                                                             0xd0000018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF0_RCC_ERR_LOG                                                                0xd0003694\n#define cfgRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN                                                       0xd0003780\n#define cfgRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE                                                         0xd000378c\n#define cfgRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED                                                        0xd0003790\n#define cfgRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0003794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS                                                          0xd000382c\n#define cfgBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG                                                      0xd0003830\n#define cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd000384c\n#define cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0003850\n#define cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0003854\n#define cfgBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0003858\n#define cfgBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd000385c\n#define cfgBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ                                                       0xd0003898\n#define cfgBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE                                                      0xd000389c\n#define cfgBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING                                                       0xd00038a0\n#define cfgBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd00038c8\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0003958\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1                                                  0xd000395c\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0003960\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0003964\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0003968\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1                                                  0xd000396c\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0003970\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0003974\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL                                                         0xd0003978\n#define cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL                                                        0xd000397c\n#define cfgBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX                                                        0xd0003980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO                                                      0xd0042000\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI                                                      0xd0042004\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA                                                     0xd0042008\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL                                                      0xd004200c\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO                                                      0xd0042010\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI                                                      0xd0042014\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA                                                     0xd0042018\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL                                                      0xd004201c\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO                                                      0xd0042020\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI                                                      0xd0042024\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA                                                     0xd0042028\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL                                                      0xd004202c\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO                                                      0xd0042030\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI                                                      0xd0042034\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA                                                     0xd0042038\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL                                                      0xd004203c\n#define cfgRCC_DEV0_EPF0_VF0_GFXMSIX_PBA                                                                0xd0043000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF1_MM_INDEX                                                                0xd0080000\n#define cfgBIF_BX_DEV0_EPF0_VF1_MM_DATA                                                                 0xd0080004\n#define cfgBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI                                                             0xd0080018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF1_RCC_ERR_LOG                                                                0xd0083694\n#define cfgRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN                                                       0xd0083780\n#define cfgRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE                                                         0xd008378c\n#define cfgRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED                                                        0xd0083790\n#define cfgRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0083794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS                                                          0xd008382c\n#define cfgBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG                                                      0xd0083830\n#define cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd008384c\n#define cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0083850\n#define cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0083854\n#define cfgBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0083858\n#define cfgBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd008385c\n#define cfgBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ                                                       0xd0083898\n#define cfgBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE                                                      0xd008389c\n#define cfgBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING                                                       0xd00838a0\n#define cfgBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd00838c8\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0083958\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1                                                  0xd008395c\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0083960\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0083964\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0083968\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1                                                  0xd008396c\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0083970\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0083974\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL                                                         0xd0083978\n#define cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL                                                        0xd008397c\n#define cfgBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX                                                        0xd0083980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO                                                      0xd00c2000\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI                                                      0xd00c2004\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA                                                     0xd00c2008\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL                                                      0xd00c200c\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO                                                      0xd00c2010\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI                                                      0xd00c2014\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA                                                     0xd00c2018\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL                                                      0xd00c201c\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO                                                      0xd00c2020\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI                                                      0xd00c2024\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA                                                     0xd00c2028\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL                                                      0xd00c202c\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO                                                      0xd00c2030\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI                                                      0xd00c2034\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA                                                     0xd00c2038\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL                                                      0xd00c203c\n#define cfgRCC_DEV0_EPF0_VF1_GFXMSIX_PBA                                                                0xd00c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF2_MM_INDEX                                                                0xd0100000\n#define cfgBIF_BX_DEV0_EPF0_VF2_MM_DATA                                                                 0xd0100004\n#define cfgBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI                                                             0xd0100018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF2_RCC_ERR_LOG                                                                0xd0103694\n#define cfgRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN                                                       0xd0103780\n#define cfgRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE                                                         0xd010378c\n#define cfgRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED                                                        0xd0103790\n#define cfgRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0103794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS                                                          0xd010382c\n#define cfgBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG                                                      0xd0103830\n#define cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd010384c\n#define cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0103850\n#define cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0103854\n#define cfgBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0103858\n#define cfgBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd010385c\n#define cfgBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ                                                       0xd0103898\n#define cfgBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE                                                      0xd010389c\n#define cfgBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING                                                       0xd01038a0\n#define cfgBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd01038c8\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0103958\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1                                                  0xd010395c\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0103960\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0103964\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0103968\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1                                                  0xd010396c\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0103970\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0103974\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL                                                         0xd0103978\n#define cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL                                                        0xd010397c\n#define cfgBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX                                                        0xd0103980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO                                                      0xd0142000\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI                                                      0xd0142004\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA                                                     0xd0142008\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL                                                      0xd014200c\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO                                                      0xd0142010\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI                                                      0xd0142014\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA                                                     0xd0142018\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL                                                      0xd014201c\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO                                                      0xd0142020\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI                                                      0xd0142024\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA                                                     0xd0142028\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL                                                      0xd014202c\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO                                                      0xd0142030\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI                                                      0xd0142034\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA                                                     0xd0142038\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL                                                      0xd014203c\n#define cfgRCC_DEV0_EPF0_VF2_GFXMSIX_PBA                                                                0xd0143000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF3_MM_INDEX                                                                0xd0180000\n#define cfgBIF_BX_DEV0_EPF0_VF3_MM_DATA                                                                 0xd0180004\n#define cfgBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI                                                             0xd0180018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF3_RCC_ERR_LOG                                                                0xd0183694\n#define cfgRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN                                                       0xd0183780\n#define cfgRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE                                                         0xd018378c\n#define cfgRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED                                                        0xd0183790\n#define cfgRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0183794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS                                                          0xd018382c\n#define cfgBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG                                                      0xd0183830\n#define cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd018384c\n#define cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0183850\n#define cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0183854\n#define cfgBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0183858\n#define cfgBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd018385c\n#define cfgBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ                                                       0xd0183898\n#define cfgBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE                                                      0xd018389c\n#define cfgBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING                                                       0xd01838a0\n#define cfgBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd01838c8\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0183958\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1                                                  0xd018395c\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0183960\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0183964\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0183968\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1                                                  0xd018396c\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0183970\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0183974\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL                                                         0xd0183978\n#define cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL                                                        0xd018397c\n#define cfgBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX                                                        0xd0183980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO                                                      0xd01c2000\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI                                                      0xd01c2004\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA                                                     0xd01c2008\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL                                                      0xd01c200c\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO                                                      0xd01c2010\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI                                                      0xd01c2014\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA                                                     0xd01c2018\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL                                                      0xd01c201c\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO                                                      0xd01c2020\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI                                                      0xd01c2024\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA                                                     0xd01c2028\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL                                                      0xd01c202c\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO                                                      0xd01c2030\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI                                                      0xd01c2034\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA                                                     0xd01c2038\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL                                                      0xd01c203c\n#define cfgRCC_DEV0_EPF0_VF3_GFXMSIX_PBA                                                                0xd01c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF4_MM_INDEX                                                                0xd0200000\n#define cfgBIF_BX_DEV0_EPF0_VF4_MM_DATA                                                                 0xd0200004\n#define cfgBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI                                                             0xd0200018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF4_RCC_ERR_LOG                                                                0xd0203694\n#define cfgRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN                                                       0xd0203780\n#define cfgRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE                                                         0xd020378c\n#define cfgRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED                                                        0xd0203790\n#define cfgRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0203794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS                                                          0xd020382c\n#define cfgBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG                                                      0xd0203830\n#define cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd020384c\n#define cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0203850\n#define cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0203854\n#define cfgBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0203858\n#define cfgBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd020385c\n#define cfgBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ                                                       0xd0203898\n#define cfgBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE                                                      0xd020389c\n#define cfgBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING                                                       0xd02038a0\n#define cfgBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd02038c8\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0203958\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1                                                  0xd020395c\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0203960\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0203964\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0203968\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1                                                  0xd020396c\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0203970\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0203974\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL                                                         0xd0203978\n#define cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL                                                        0xd020397c\n#define cfgBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX                                                        0xd0203980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO                                                      0xd0242000\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI                                                      0xd0242004\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA                                                     0xd0242008\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL                                                      0xd024200c\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO                                                      0xd0242010\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI                                                      0xd0242014\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA                                                     0xd0242018\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL                                                      0xd024201c\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO                                                      0xd0242020\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI                                                      0xd0242024\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA                                                     0xd0242028\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL                                                      0xd024202c\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO                                                      0xd0242030\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI                                                      0xd0242034\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA                                                     0xd0242038\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL                                                      0xd024203c\n#define cfgRCC_DEV0_EPF0_VF4_GFXMSIX_PBA                                                                0xd0243000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF5_MM_INDEX                                                                0xd0280000\n#define cfgBIF_BX_DEV0_EPF0_VF5_MM_DATA                                                                 0xd0280004\n#define cfgBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI                                                             0xd0280018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF5_RCC_ERR_LOG                                                                0xd0283694\n#define cfgRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN                                                       0xd0283780\n#define cfgRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE                                                         0xd028378c\n#define cfgRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED                                                        0xd0283790\n#define cfgRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0283794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS                                                          0xd028382c\n#define cfgBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG                                                      0xd0283830\n#define cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd028384c\n#define cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0283850\n#define cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0283854\n#define cfgBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0283858\n#define cfgBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd028385c\n#define cfgBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ                                                       0xd0283898\n#define cfgBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE                                                      0xd028389c\n#define cfgBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING                                                       0xd02838a0\n#define cfgBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd02838c8\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0283958\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1                                                  0xd028395c\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0283960\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0283964\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0283968\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1                                                  0xd028396c\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0283970\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0283974\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL                                                         0xd0283978\n#define cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL                                                        0xd028397c\n#define cfgBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX                                                        0xd0283980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO                                                      0xd02c2000\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI                                                      0xd02c2004\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA                                                     0xd02c2008\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL                                                      0xd02c200c\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO                                                      0xd02c2010\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI                                                      0xd02c2014\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA                                                     0xd02c2018\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL                                                      0xd02c201c\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO                                                      0xd02c2020\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI                                                      0xd02c2024\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA                                                     0xd02c2028\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL                                                      0xd02c202c\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO                                                      0xd02c2030\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI                                                      0xd02c2034\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA                                                     0xd02c2038\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL                                                      0xd02c203c\n#define cfgRCC_DEV0_EPF0_VF5_GFXMSIX_PBA                                                                0xd02c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF6_MM_INDEX                                                                0xd0300000\n#define cfgBIF_BX_DEV0_EPF0_VF6_MM_DATA                                                                 0xd0300004\n#define cfgBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI                                                             0xd0300018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF6_RCC_ERR_LOG                                                                0xd0303694\n#define cfgRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN                                                       0xd0303780\n#define cfgRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE                                                         0xd030378c\n#define cfgRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED                                                        0xd0303790\n#define cfgRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0303794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS                                                          0xd030382c\n#define cfgBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG                                                      0xd0303830\n#define cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd030384c\n#define cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0303850\n#define cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0303854\n#define cfgBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0303858\n#define cfgBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd030385c\n#define cfgBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ                                                       0xd0303898\n#define cfgBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE                                                      0xd030389c\n#define cfgBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING                                                       0xd03038a0\n#define cfgBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd03038c8\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0303958\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1                                                  0xd030395c\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0303960\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0303964\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0303968\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1                                                  0xd030396c\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0303970\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0303974\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL                                                         0xd0303978\n#define cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL                                                        0xd030397c\n#define cfgBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX                                                        0xd0303980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO                                                      0xd0342000\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI                                                      0xd0342004\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA                                                     0xd0342008\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL                                                      0xd034200c\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO                                                      0xd0342010\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI                                                      0xd0342014\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA                                                     0xd0342018\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL                                                      0xd034201c\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO                                                      0xd0342020\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI                                                      0xd0342024\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA                                                     0xd0342028\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL                                                      0xd034202c\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO                                                      0xd0342030\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI                                                      0xd0342034\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA                                                     0xd0342038\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL                                                      0xd034203c\n#define cfgRCC_DEV0_EPF0_VF6_GFXMSIX_PBA                                                                0xd0343000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF7_MM_INDEX                                                                0xd0380000\n#define cfgBIF_BX_DEV0_EPF0_VF7_MM_DATA                                                                 0xd0380004\n#define cfgBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI                                                             0xd0380018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF7_RCC_ERR_LOG                                                                0xd0383694\n#define cfgRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN                                                       0xd0383780\n#define cfgRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE                                                         0xd038378c\n#define cfgRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED                                                        0xd0383790\n#define cfgRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0383794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS                                                          0xd038382c\n#define cfgBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG                                                      0xd0383830\n#define cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd038384c\n#define cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0383850\n#define cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0383854\n#define cfgBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0383858\n#define cfgBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd038385c\n#define cfgBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ                                                       0xd0383898\n#define cfgBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE                                                      0xd038389c\n#define cfgBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING                                                       0xd03838a0\n#define cfgBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd03838c8\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0383958\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1                                                  0xd038395c\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0383960\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0383964\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0383968\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1                                                  0xd038396c\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0383970\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0383974\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL                                                         0xd0383978\n#define cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL                                                        0xd038397c\n#define cfgBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX                                                        0xd0383980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO                                                      0xd03c2000\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI                                                      0xd03c2004\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA                                                     0xd03c2008\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL                                                      0xd03c200c\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO                                                      0xd03c2010\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI                                                      0xd03c2014\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA                                                     0xd03c2018\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL                                                      0xd03c201c\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO                                                      0xd03c2020\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI                                                      0xd03c2024\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA                                                     0xd03c2028\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL                                                      0xd03c202c\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO                                                      0xd03c2030\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI                                                      0xd03c2034\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA                                                     0xd03c2038\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL                                                      0xd03c203c\n#define cfgRCC_DEV0_EPF0_VF7_GFXMSIX_PBA                                                                0xd03c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF8_MM_INDEX                                                                0xd0400000\n#define cfgBIF_BX_DEV0_EPF0_VF8_MM_DATA                                                                 0xd0400004\n#define cfgBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI                                                             0xd0400018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF8_RCC_ERR_LOG                                                                0xd0403694\n#define cfgRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN                                                       0xd0403780\n#define cfgRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE                                                         0xd040378c\n#define cfgRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED                                                        0xd0403790\n#define cfgRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0403794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS                                                          0xd040382c\n#define cfgBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG                                                      0xd0403830\n#define cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd040384c\n#define cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0403850\n#define cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0403854\n#define cfgBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0403858\n#define cfgBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd040385c\n#define cfgBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ                                                       0xd0403898\n#define cfgBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE                                                      0xd040389c\n#define cfgBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING                                                       0xd04038a0\n#define cfgBIF_BX_DEV0_EPF0_VF8_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd04038c8\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0403958\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1                                                  0xd040395c\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0403960\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0403964\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0403968\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1                                                  0xd040396c\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0403970\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0403974\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL                                                         0xd0403978\n#define cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL                                                        0xd040397c\n#define cfgBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX                                                        0xd0403980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO                                                      0xd0442000\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI                                                      0xd0442004\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA                                                     0xd0442008\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL                                                      0xd044200c\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO                                                      0xd0442010\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI                                                      0xd0442014\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA                                                     0xd0442018\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL                                                      0xd044201c\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO                                                      0xd0442020\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI                                                      0xd0442024\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA                                                     0xd0442028\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL                                                      0xd044202c\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO                                                      0xd0442030\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI                                                      0xd0442034\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA                                                     0xd0442038\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL                                                      0xd044203c\n#define cfgRCC_DEV0_EPF0_VF8_GFXMSIX_PBA                                                                0xd0443000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF9_MM_INDEX                                                                0xd0480000\n#define cfgBIF_BX_DEV0_EPF0_VF9_MM_DATA                                                                 0xd0480004\n#define cfgBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI                                                             0xd0480018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF9_RCC_ERR_LOG                                                                0xd0483694\n#define cfgRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN                                                       0xd0483780\n#define cfgRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE                                                         0xd048378c\n#define cfgRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED                                                        0xd0483790\n#define cfgRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER                                                    0xd0483794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS                                                          0xd048382c\n#define cfgBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG                                                      0xd0483830\n#define cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                    0xd048384c\n#define cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                     0xd0483850\n#define cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL                                         0xd0483854\n#define cfgBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL                                            0xd0483858\n#define cfgBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL                                            0xd048385c\n#define cfgBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ                                                       0xd0483898\n#define cfgBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE                                                      0xd048389c\n#define cfgBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING                                                       0xd04838a0\n#define cfgBIF_BX_DEV0_EPF0_VF9_NBIF_GFX_ADDR_LUT_BYPASS                                                0xd04838c8\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0                                                  0xd0483958\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1                                                  0xd048395c\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2                                                  0xd0483960\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3                                                  0xd0483964\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0                                                  0xd0483968\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1                                                  0xd048396c\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2                                                  0xd0483970\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3                                                  0xd0483974\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL                                                         0xd0483978\n#define cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL                                                        0xd048397c\n#define cfgBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX                                                        0xd0483980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO                                                      0xd04c2000\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI                                                      0xd04c2004\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA                                                     0xd04c2008\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL                                                      0xd04c200c\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO                                                      0xd04c2010\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI                                                      0xd04c2014\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA                                                     0xd04c2018\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL                                                      0xd04c201c\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO                                                      0xd04c2020\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI                                                      0xd04c2024\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA                                                     0xd04c2028\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL                                                      0xd04c202c\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO                                                      0xd04c2030\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI                                                      0xd04c2034\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA                                                     0xd04c2038\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL                                                      0xd04c203c\n#define cfgRCC_DEV0_EPF0_VF9_GFXMSIX_PBA                                                                0xd04c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF10_MM_INDEX                                                               0xd0500000\n#define cfgBIF_BX_DEV0_EPF0_VF10_MM_DATA                                                                0xd0500004\n#define cfgBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI                                                            0xd0500018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF10_RCC_ERR_LOG                                                               0xd0503694\n#define cfgRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN                                                      0xd0503780\n#define cfgRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE                                                        0xd050378c\n#define cfgRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED                                                       0xd0503790\n#define cfgRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0503794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS                                                         0xd050382c\n#define cfgBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG                                                     0xd0503830\n#define cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd050384c\n#define cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0503850\n#define cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0503854\n#define cfgBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0503858\n#define cfgBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd050385c\n#define cfgBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ                                                      0xd0503898\n#define cfgBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE                                                     0xd050389c\n#define cfgBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING                                                      0xd05038a0\n#define cfgBIF_BX_DEV0_EPF0_VF10_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd05038c8\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0503958\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1                                                 0xd050395c\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0503960\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0503964\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0503968\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1                                                 0xd050396c\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0503970\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0503974\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL                                                        0xd0503978\n#define cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL                                                       0xd050397c\n#define cfgBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX                                                       0xd0503980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO                                                     0xd0542000\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI                                                     0xd0542004\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA                                                    0xd0542008\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL                                                     0xd054200c\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO                                                     0xd0542010\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI                                                     0xd0542014\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA                                                    0xd0542018\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL                                                     0xd054201c\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO                                                     0xd0542020\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI                                                     0xd0542024\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA                                                    0xd0542028\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL                                                     0xd054202c\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO                                                     0xd0542030\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI                                                     0xd0542034\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA                                                    0xd0542038\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL                                                     0xd054203c\n#define cfgRCC_DEV0_EPF0_VF10_GFXMSIX_PBA                                                               0xd0543000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF11_MM_INDEX                                                               0xd0580000\n#define cfgBIF_BX_DEV0_EPF0_VF11_MM_DATA                                                                0xd0580004\n#define cfgBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI                                                            0xd0580018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF11_RCC_ERR_LOG                                                               0xd0583694\n#define cfgRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN                                                      0xd0583780\n#define cfgRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE                                                        0xd058378c\n#define cfgRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED                                                       0xd0583790\n#define cfgRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0583794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS                                                         0xd058382c\n#define cfgBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG                                                     0xd0583830\n#define cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd058384c\n#define cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0583850\n#define cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0583854\n#define cfgBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0583858\n#define cfgBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd058385c\n#define cfgBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ                                                      0xd0583898\n#define cfgBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE                                                     0xd058389c\n#define cfgBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING                                                      0xd05838a0\n#define cfgBIF_BX_DEV0_EPF0_VF11_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd05838c8\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0583958\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1                                                 0xd058395c\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0583960\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0583964\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0583968\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1                                                 0xd058396c\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0583970\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0583974\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL                                                        0xd0583978\n#define cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL                                                       0xd058397c\n#define cfgBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX                                                       0xd0583980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO                                                     0xd05c2000\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI                                                     0xd05c2004\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA                                                    0xd05c2008\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL                                                     0xd05c200c\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO                                                     0xd05c2010\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI                                                     0xd05c2014\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA                                                    0xd05c2018\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL                                                     0xd05c201c\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO                                                     0xd05c2020\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI                                                     0xd05c2024\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA                                                    0xd05c2028\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL                                                     0xd05c202c\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO                                                     0xd05c2030\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI                                                     0xd05c2034\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA                                                    0xd05c2038\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL                                                     0xd05c203c\n#define cfgRCC_DEV0_EPF0_VF11_GFXMSIX_PBA                                                               0xd05c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF12_MM_INDEX                                                               0xd0600000\n#define cfgBIF_BX_DEV0_EPF0_VF12_MM_DATA                                                                0xd0600004\n#define cfgBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI                                                            0xd0600018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF12_RCC_ERR_LOG                                                               0xd0603694\n#define cfgRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN                                                      0xd0603780\n#define cfgRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE                                                        0xd060378c\n#define cfgRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED                                                       0xd0603790\n#define cfgRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0603794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS                                                         0xd060382c\n#define cfgBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG                                                     0xd0603830\n#define cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd060384c\n#define cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0603850\n#define cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0603854\n#define cfgBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0603858\n#define cfgBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd060385c\n#define cfgBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ                                                      0xd0603898\n#define cfgBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE                                                     0xd060389c\n#define cfgBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING                                                      0xd06038a0\n#define cfgBIF_BX_DEV0_EPF0_VF12_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd06038c8\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0603958\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1                                                 0xd060395c\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0603960\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0603964\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0603968\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1                                                 0xd060396c\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0603970\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0603974\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL                                                        0xd0603978\n#define cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL                                                       0xd060397c\n#define cfgBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX                                                       0xd0603980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO                                                     0xd0642000\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI                                                     0xd0642004\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA                                                    0xd0642008\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL                                                     0xd064200c\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO                                                     0xd0642010\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI                                                     0xd0642014\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA                                                    0xd0642018\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL                                                     0xd064201c\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO                                                     0xd0642020\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI                                                     0xd0642024\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA                                                    0xd0642028\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL                                                     0xd064202c\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO                                                     0xd0642030\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI                                                     0xd0642034\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA                                                    0xd0642038\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL                                                     0xd064203c\n#define cfgRCC_DEV0_EPF0_VF12_GFXMSIX_PBA                                                               0xd0643000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF13_MM_INDEX                                                               0xd0680000\n#define cfgBIF_BX_DEV0_EPF0_VF13_MM_DATA                                                                0xd0680004\n#define cfgBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI                                                            0xd0680018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF13_RCC_ERR_LOG                                                               0xd0683694\n#define cfgRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN                                                      0xd0683780\n#define cfgRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE                                                        0xd068378c\n#define cfgRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED                                                       0xd0683790\n#define cfgRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0683794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS                                                         0xd068382c\n#define cfgBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG                                                     0xd0683830\n#define cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd068384c\n#define cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0683850\n#define cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0683854\n#define cfgBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0683858\n#define cfgBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd068385c\n#define cfgBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ                                                      0xd0683898\n#define cfgBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE                                                     0xd068389c\n#define cfgBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING                                                      0xd06838a0\n#define cfgBIF_BX_DEV0_EPF0_VF13_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd06838c8\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0683958\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1                                                 0xd068395c\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0683960\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0683964\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0683968\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1                                                 0xd068396c\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0683970\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0683974\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL                                                        0xd0683978\n#define cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL                                                       0xd068397c\n#define cfgBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX                                                       0xd0683980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO                                                     0xd06c2000\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI                                                     0xd06c2004\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA                                                    0xd06c2008\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL                                                     0xd06c200c\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO                                                     0xd06c2010\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI                                                     0xd06c2014\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA                                                    0xd06c2018\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL                                                     0xd06c201c\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO                                                     0xd06c2020\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI                                                     0xd06c2024\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA                                                    0xd06c2028\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL                                                     0xd06c202c\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO                                                     0xd06c2030\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI                                                     0xd06c2034\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA                                                    0xd06c2038\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL                                                     0xd06c203c\n#define cfgRCC_DEV0_EPF0_VF13_GFXMSIX_PBA                                                               0xd06c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF14_MM_INDEX                                                               0xd0700000\n#define cfgBIF_BX_DEV0_EPF0_VF14_MM_DATA                                                                0xd0700004\n#define cfgBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI                                                            0xd0700018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF14_RCC_ERR_LOG                                                               0xd0703694\n#define cfgRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN                                                      0xd0703780\n#define cfgRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE                                                        0xd070378c\n#define cfgRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED                                                       0xd0703790\n#define cfgRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0703794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS                                                         0xd070382c\n#define cfgBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG                                                     0xd0703830\n#define cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd070384c\n#define cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0703850\n#define cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0703854\n#define cfgBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0703858\n#define cfgBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd070385c\n#define cfgBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ                                                      0xd0703898\n#define cfgBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE                                                     0xd070389c\n#define cfgBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING                                                      0xd07038a0\n#define cfgBIF_BX_DEV0_EPF0_VF14_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd07038c8\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0703958\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1                                                 0xd070395c\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0703960\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0703964\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0703968\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1                                                 0xd070396c\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0703970\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0703974\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL                                                        0xd0703978\n#define cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL                                                       0xd070397c\n#define cfgBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX                                                       0xd0703980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO                                                     0xd0742000\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI                                                     0xd0742004\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA                                                    0xd0742008\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL                                                     0xd074200c\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO                                                     0xd0742010\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI                                                     0xd0742014\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA                                                    0xd0742018\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL                                                     0xd074201c\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO                                                     0xd0742020\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI                                                     0xd0742024\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA                                                    0xd0742028\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL                                                     0xd074202c\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO                                                     0xd0742030\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI                                                     0xd0742034\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA                                                    0xd0742038\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL                                                     0xd074203c\n#define cfgRCC_DEV0_EPF0_VF14_GFXMSIX_PBA                                                               0xd0743000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF15_MM_INDEX                                                               0xd0780000\n#define cfgBIF_BX_DEV0_EPF0_VF15_MM_DATA                                                                0xd0780004\n#define cfgBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI                                                            0xd0780018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF15_RCC_ERR_LOG                                                               0xd0783694\n#define cfgRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN                                                      0xd0783780\n#define cfgRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE                                                        0xd078378c\n#define cfgRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED                                                       0xd0783790\n#define cfgRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0783794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS                                                         0xd078382c\n#define cfgBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG                                                     0xd0783830\n#define cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd078384c\n#define cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0783850\n#define cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0783854\n#define cfgBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0783858\n#define cfgBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd078385c\n#define cfgBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ                                                      0xd0783898\n#define cfgBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE                                                     0xd078389c\n#define cfgBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING                                                      0xd07838a0\n#define cfgBIF_BX_DEV0_EPF0_VF15_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd07838c8\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0783958\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1                                                 0xd078395c\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0783960\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0783964\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0783968\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1                                                 0xd078396c\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0783970\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0783974\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL                                                        0xd0783978\n#define cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL                                                       0xd078397c\n#define cfgBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX                                                       0xd0783980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO                                                     0xd07c2000\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI                                                     0xd07c2004\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA                                                    0xd07c2008\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL                                                     0xd07c200c\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO                                                     0xd07c2010\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI                                                     0xd07c2014\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA                                                    0xd07c2018\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL                                                     0xd07c201c\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO                                                     0xd07c2020\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI                                                     0xd07c2024\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA                                                    0xd07c2028\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL                                                     0xd07c202c\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO                                                     0xd07c2030\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI                                                     0xd07c2034\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA                                                    0xd07c2038\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL                                                     0xd07c203c\n#define cfgRCC_DEV0_EPF0_VF15_GFXMSIX_PBA                                                               0xd07c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF16_MM_INDEX                                                               0xd0800000\n#define cfgBIF_BX_DEV0_EPF0_VF16_MM_DATA                                                                0xd0800004\n#define cfgBIF_BX_DEV0_EPF0_VF16_MM_INDEX_HI                                                            0xd0800018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF16_RCC_ERR_LOG                                                               0xd0803694\n#define cfgRCC_DEV0_EPF0_VF16_RCC_DOORBELL_APER_EN                                                      0xd0803780\n#define cfgRCC_DEV0_EPF0_VF16_RCC_CONFIG_MEMSIZE                                                        0xd080378c\n#define cfgRCC_DEV0_EPF0_VF16_RCC_CONFIG_RESERVED                                                       0xd0803790\n#define cfgRCC_DEV0_EPF0_VF16_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0803794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF16_BIF_BME_STATUS                                                         0xd080382c\n#define cfgBIF_BX_DEV0_EPF0_VF16_BIF_ATOMIC_ERR_LOG                                                     0xd0803830\n#define cfgBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd080384c\n#define cfgBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0803850\n#define cfgBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0803854\n#define cfgBIF_BX_DEV0_EPF0_VF16_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0803858\n#define cfgBIF_BX_DEV0_EPF0_VF16_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd080385c\n#define cfgBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_REQ                                                      0xd0803898\n#define cfgBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_DONE                                                     0xd080389c\n#define cfgBIF_BX_DEV0_EPF0_VF16_BIF_TRANS_PENDING                                                      0xd08038a0\n#define cfgBIF_BX_DEV0_EPF0_VF16_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd08038c8\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0803958\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW1                                                 0xd080395c\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0803960\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0803964\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0803968\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW1                                                 0xd080396c\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0803970\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0803974\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_CONTROL                                                        0xd0803978\n#define cfgBIF_BX_DEV0_EPF0_VF16_MAILBOX_INT_CNTL                                                       0xd080397c\n#define cfgBIF_BX_DEV0_EPF0_VF16_BIF_VMHV_MAILBOX                                                       0xd0803980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_LO                                                     0xd0842000\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_HI                                                     0xd0842004\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_MSG_DATA                                                    0xd0842008\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_CONTROL                                                     0xd084200c\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_LO                                                     0xd0842010\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_HI                                                     0xd0842014\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_MSG_DATA                                                    0xd0842018\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_CONTROL                                                     0xd084201c\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_LO                                                     0xd0842020\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_HI                                                     0xd0842024\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_MSG_DATA                                                    0xd0842028\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_CONTROL                                                     0xd084202c\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_LO                                                     0xd0842030\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_HI                                                     0xd0842034\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_MSG_DATA                                                    0xd0842038\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_CONTROL                                                     0xd084203c\n#define cfgRCC_DEV0_EPF0_VF16_GFXMSIX_PBA                                                               0xd0843000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF17_MM_INDEX                                                               0xd0880000\n#define cfgBIF_BX_DEV0_EPF0_VF17_MM_DATA                                                                0xd0880004\n#define cfgBIF_BX_DEV0_EPF0_VF17_MM_INDEX_HI                                                            0xd0880018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF17_RCC_ERR_LOG                                                               0xd0883694\n#define cfgRCC_DEV0_EPF0_VF17_RCC_DOORBELL_APER_EN                                                      0xd0883780\n#define cfgRCC_DEV0_EPF0_VF17_RCC_CONFIG_MEMSIZE                                                        0xd088378c\n#define cfgRCC_DEV0_EPF0_VF17_RCC_CONFIG_RESERVED                                                       0xd0883790\n#define cfgRCC_DEV0_EPF0_VF17_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0883794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF17_BIF_BME_STATUS                                                         0xd088382c\n#define cfgBIF_BX_DEV0_EPF0_VF17_BIF_ATOMIC_ERR_LOG                                                     0xd0883830\n#define cfgBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd088384c\n#define cfgBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0883850\n#define cfgBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0883854\n#define cfgBIF_BX_DEV0_EPF0_VF17_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0883858\n#define cfgBIF_BX_DEV0_EPF0_VF17_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd088385c\n#define cfgBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_REQ                                                      0xd0883898\n#define cfgBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_DONE                                                     0xd088389c\n#define cfgBIF_BX_DEV0_EPF0_VF17_BIF_TRANS_PENDING                                                      0xd08838a0\n#define cfgBIF_BX_DEV0_EPF0_VF17_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd08838c8\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0883958\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW1                                                 0xd088395c\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0883960\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0883964\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0883968\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW1                                                 0xd088396c\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0883970\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0883974\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_CONTROL                                                        0xd0883978\n#define cfgBIF_BX_DEV0_EPF0_VF17_MAILBOX_INT_CNTL                                                       0xd088397c\n#define cfgBIF_BX_DEV0_EPF0_VF17_BIF_VMHV_MAILBOX                                                       0xd0883980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_LO                                                     0xd08c2000\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_HI                                                     0xd08c2004\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_MSG_DATA                                                    0xd08c2008\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_CONTROL                                                     0xd08c200c\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_LO                                                     0xd08c2010\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_HI                                                     0xd08c2014\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_MSG_DATA                                                    0xd08c2018\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_CONTROL                                                     0xd08c201c\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_LO                                                     0xd08c2020\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_HI                                                     0xd08c2024\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_MSG_DATA                                                    0xd08c2028\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_CONTROL                                                     0xd08c202c\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_LO                                                     0xd08c2030\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_HI                                                     0xd08c2034\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_MSG_DATA                                                    0xd08c2038\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_CONTROL                                                     0xd08c203c\n#define cfgRCC_DEV0_EPF0_VF17_GFXMSIX_PBA                                                               0xd08c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF18_MM_INDEX                                                               0xd0900000\n#define cfgBIF_BX_DEV0_EPF0_VF18_MM_DATA                                                                0xd0900004\n#define cfgBIF_BX_DEV0_EPF0_VF18_MM_INDEX_HI                                                            0xd0900018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF18_RCC_ERR_LOG                                                               0xd0903694\n#define cfgRCC_DEV0_EPF0_VF18_RCC_DOORBELL_APER_EN                                                      0xd0903780\n#define cfgRCC_DEV0_EPF0_VF18_RCC_CONFIG_MEMSIZE                                                        0xd090378c\n#define cfgRCC_DEV0_EPF0_VF18_RCC_CONFIG_RESERVED                                                       0xd0903790\n#define cfgRCC_DEV0_EPF0_VF18_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0903794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF18_BIF_BME_STATUS                                                         0xd090382c\n#define cfgBIF_BX_DEV0_EPF0_VF18_BIF_ATOMIC_ERR_LOG                                                     0xd0903830\n#define cfgBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd090384c\n#define cfgBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0903850\n#define cfgBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0903854\n#define cfgBIF_BX_DEV0_EPF0_VF18_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0903858\n#define cfgBIF_BX_DEV0_EPF0_VF18_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd090385c\n#define cfgBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_REQ                                                      0xd0903898\n#define cfgBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_DONE                                                     0xd090389c\n#define cfgBIF_BX_DEV0_EPF0_VF18_BIF_TRANS_PENDING                                                      0xd09038a0\n#define cfgBIF_BX_DEV0_EPF0_VF18_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd09038c8\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0903958\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW1                                                 0xd090395c\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0903960\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0903964\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0903968\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW1                                                 0xd090396c\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0903970\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0903974\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_CONTROL                                                        0xd0903978\n#define cfgBIF_BX_DEV0_EPF0_VF18_MAILBOX_INT_CNTL                                                       0xd090397c\n#define cfgBIF_BX_DEV0_EPF0_VF18_BIF_VMHV_MAILBOX                                                       0xd0903980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_LO                                                     0xd0942000\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_HI                                                     0xd0942004\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_MSG_DATA                                                    0xd0942008\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_CONTROL                                                     0xd094200c\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_LO                                                     0xd0942010\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_HI                                                     0xd0942014\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_MSG_DATA                                                    0xd0942018\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_CONTROL                                                     0xd094201c\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_LO                                                     0xd0942020\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_HI                                                     0xd0942024\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_MSG_DATA                                                    0xd0942028\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_CONTROL                                                     0xd094202c\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_LO                                                     0xd0942030\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_HI                                                     0xd0942034\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_MSG_DATA                                                    0xd0942038\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_CONTROL                                                     0xd094203c\n#define cfgRCC_DEV0_EPF0_VF18_GFXMSIX_PBA                                                               0xd0943000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF19_MM_INDEX                                                               0xd0980000\n#define cfgBIF_BX_DEV0_EPF0_VF19_MM_DATA                                                                0xd0980004\n#define cfgBIF_BX_DEV0_EPF0_VF19_MM_INDEX_HI                                                            0xd0980018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF19_RCC_ERR_LOG                                                               0xd0983694\n#define cfgRCC_DEV0_EPF0_VF19_RCC_DOORBELL_APER_EN                                                      0xd0983780\n#define cfgRCC_DEV0_EPF0_VF19_RCC_CONFIG_MEMSIZE                                                        0xd098378c\n#define cfgRCC_DEV0_EPF0_VF19_RCC_CONFIG_RESERVED                                                       0xd0983790\n#define cfgRCC_DEV0_EPF0_VF19_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0983794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF19_BIF_BME_STATUS                                                         0xd098382c\n#define cfgBIF_BX_DEV0_EPF0_VF19_BIF_ATOMIC_ERR_LOG                                                     0xd0983830\n#define cfgBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd098384c\n#define cfgBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0983850\n#define cfgBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0983854\n#define cfgBIF_BX_DEV0_EPF0_VF19_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0983858\n#define cfgBIF_BX_DEV0_EPF0_VF19_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd098385c\n#define cfgBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_REQ                                                      0xd0983898\n#define cfgBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_DONE                                                     0xd098389c\n#define cfgBIF_BX_DEV0_EPF0_VF19_BIF_TRANS_PENDING                                                      0xd09838a0\n#define cfgBIF_BX_DEV0_EPF0_VF19_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd09838c8\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0983958\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW1                                                 0xd098395c\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0983960\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0983964\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0983968\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW1                                                 0xd098396c\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0983970\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0983974\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_CONTROL                                                        0xd0983978\n#define cfgBIF_BX_DEV0_EPF0_VF19_MAILBOX_INT_CNTL                                                       0xd098397c\n#define cfgBIF_BX_DEV0_EPF0_VF19_BIF_VMHV_MAILBOX                                                       0xd0983980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_LO                                                     0xd09c2000\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_HI                                                     0xd09c2004\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_MSG_DATA                                                    0xd09c2008\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_CONTROL                                                     0xd09c200c\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_LO                                                     0xd09c2010\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_HI                                                     0xd09c2014\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_MSG_DATA                                                    0xd09c2018\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_CONTROL                                                     0xd09c201c\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_LO                                                     0xd09c2020\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_HI                                                     0xd09c2024\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_MSG_DATA                                                    0xd09c2028\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_CONTROL                                                     0xd09c202c\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_LO                                                     0xd09c2030\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_HI                                                     0xd09c2034\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_MSG_DATA                                                    0xd09c2038\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_CONTROL                                                     0xd09c203c\n#define cfgRCC_DEV0_EPF0_VF19_GFXMSIX_PBA                                                               0xd09c3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF20_MM_INDEX                                                               0xd0a00000\n#define cfgBIF_BX_DEV0_EPF0_VF20_MM_DATA                                                                0xd0a00004\n#define cfgBIF_BX_DEV0_EPF0_VF20_MM_INDEX_HI                                                            0xd0a00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF20_RCC_ERR_LOG                                                               0xd0a03694\n#define cfgRCC_DEV0_EPF0_VF20_RCC_DOORBELL_APER_EN                                                      0xd0a03780\n#define cfgRCC_DEV0_EPF0_VF20_RCC_CONFIG_MEMSIZE                                                        0xd0a0378c\n#define cfgRCC_DEV0_EPF0_VF20_RCC_CONFIG_RESERVED                                                       0xd0a03790\n#define cfgRCC_DEV0_EPF0_VF20_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0a03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF20_BIF_BME_STATUS                                                         0xd0a0382c\n#define cfgBIF_BX_DEV0_EPF0_VF20_BIF_ATOMIC_ERR_LOG                                                     0xd0a03830\n#define cfgBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0a0384c\n#define cfgBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0a03850\n#define cfgBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0a03854\n#define cfgBIF_BX_DEV0_EPF0_VF20_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0a03858\n#define cfgBIF_BX_DEV0_EPF0_VF20_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0a0385c\n#define cfgBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_REQ                                                      0xd0a03898\n#define cfgBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_DONE                                                     0xd0a0389c\n#define cfgBIF_BX_DEV0_EPF0_VF20_BIF_TRANS_PENDING                                                      0xd0a038a0\n#define cfgBIF_BX_DEV0_EPF0_VF20_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0a038c8\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0a03958\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0a0395c\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0a03960\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0a03964\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0a03968\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0a0396c\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0a03970\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0a03974\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_CONTROL                                                        0xd0a03978\n#define cfgBIF_BX_DEV0_EPF0_VF20_MAILBOX_INT_CNTL                                                       0xd0a0397c\n#define cfgBIF_BX_DEV0_EPF0_VF20_BIF_VMHV_MAILBOX                                                       0xd0a03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_LO                                                     0xd0a42000\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_HI                                                     0xd0a42004\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_MSG_DATA                                                    0xd0a42008\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_CONTROL                                                     0xd0a4200c\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_LO                                                     0xd0a42010\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_HI                                                     0xd0a42014\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_MSG_DATA                                                    0xd0a42018\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_CONTROL                                                     0xd0a4201c\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_LO                                                     0xd0a42020\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_HI                                                     0xd0a42024\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_MSG_DATA                                                    0xd0a42028\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_CONTROL                                                     0xd0a4202c\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_LO                                                     0xd0a42030\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_HI                                                     0xd0a42034\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_MSG_DATA                                                    0xd0a42038\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_CONTROL                                                     0xd0a4203c\n#define cfgRCC_DEV0_EPF0_VF20_GFXMSIX_PBA                                                               0xd0a43000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF21_MM_INDEX                                                               0xd0a80000\n#define cfgBIF_BX_DEV0_EPF0_VF21_MM_DATA                                                                0xd0a80004\n#define cfgBIF_BX_DEV0_EPF0_VF21_MM_INDEX_HI                                                            0xd0a80018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF21_RCC_ERR_LOG                                                               0xd0a83694\n#define cfgRCC_DEV0_EPF0_VF21_RCC_DOORBELL_APER_EN                                                      0xd0a83780\n#define cfgRCC_DEV0_EPF0_VF21_RCC_CONFIG_MEMSIZE                                                        0xd0a8378c\n#define cfgRCC_DEV0_EPF0_VF21_RCC_CONFIG_RESERVED                                                       0xd0a83790\n#define cfgRCC_DEV0_EPF0_VF21_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0a83794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF21_BIF_BME_STATUS                                                         0xd0a8382c\n#define cfgBIF_BX_DEV0_EPF0_VF21_BIF_ATOMIC_ERR_LOG                                                     0xd0a83830\n#define cfgBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0a8384c\n#define cfgBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0a83850\n#define cfgBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0a83854\n#define cfgBIF_BX_DEV0_EPF0_VF21_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0a83858\n#define cfgBIF_BX_DEV0_EPF0_VF21_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0a8385c\n#define cfgBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_REQ                                                      0xd0a83898\n#define cfgBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_DONE                                                     0xd0a8389c\n#define cfgBIF_BX_DEV0_EPF0_VF21_BIF_TRANS_PENDING                                                      0xd0a838a0\n#define cfgBIF_BX_DEV0_EPF0_VF21_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0a838c8\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0a83958\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0a8395c\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0a83960\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0a83964\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0a83968\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0a8396c\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0a83970\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0a83974\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_CONTROL                                                        0xd0a83978\n#define cfgBIF_BX_DEV0_EPF0_VF21_MAILBOX_INT_CNTL                                                       0xd0a8397c\n#define cfgBIF_BX_DEV0_EPF0_VF21_BIF_VMHV_MAILBOX                                                       0xd0a83980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_LO                                                     0xd0ac2000\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_HI                                                     0xd0ac2004\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_MSG_DATA                                                    0xd0ac2008\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_CONTROL                                                     0xd0ac200c\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_LO                                                     0xd0ac2010\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_HI                                                     0xd0ac2014\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_MSG_DATA                                                    0xd0ac2018\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_CONTROL                                                     0xd0ac201c\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_LO                                                     0xd0ac2020\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_HI                                                     0xd0ac2024\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_MSG_DATA                                                    0xd0ac2028\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_CONTROL                                                     0xd0ac202c\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_LO                                                     0xd0ac2030\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_HI                                                     0xd0ac2034\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_MSG_DATA                                                    0xd0ac2038\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_CONTROL                                                     0xd0ac203c\n#define cfgRCC_DEV0_EPF0_VF21_GFXMSIX_PBA                                                               0xd0ac3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF22_MM_INDEX                                                               0xd0b00000\n#define cfgBIF_BX_DEV0_EPF0_VF22_MM_DATA                                                                0xd0b00004\n#define cfgBIF_BX_DEV0_EPF0_VF22_MM_INDEX_HI                                                            0xd0b00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF22_RCC_ERR_LOG                                                               0xd0b03694\n#define cfgRCC_DEV0_EPF0_VF22_RCC_DOORBELL_APER_EN                                                      0xd0b03780\n#define cfgRCC_DEV0_EPF0_VF22_RCC_CONFIG_MEMSIZE                                                        0xd0b0378c\n#define cfgRCC_DEV0_EPF0_VF22_RCC_CONFIG_RESERVED                                                       0xd0b03790\n#define cfgRCC_DEV0_EPF0_VF22_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0b03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF22_BIF_BME_STATUS                                                         0xd0b0382c\n#define cfgBIF_BX_DEV0_EPF0_VF22_BIF_ATOMIC_ERR_LOG                                                     0xd0b03830\n#define cfgBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0b0384c\n#define cfgBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0b03850\n#define cfgBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0b03854\n#define cfgBIF_BX_DEV0_EPF0_VF22_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0b03858\n#define cfgBIF_BX_DEV0_EPF0_VF22_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0b0385c\n#define cfgBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_REQ                                                      0xd0b03898\n#define cfgBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_DONE                                                     0xd0b0389c\n#define cfgBIF_BX_DEV0_EPF0_VF22_BIF_TRANS_PENDING                                                      0xd0b038a0\n#define cfgBIF_BX_DEV0_EPF0_VF22_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0b038c8\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0b03958\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0b0395c\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0b03960\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0b03964\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0b03968\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0b0396c\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0b03970\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0b03974\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_CONTROL                                                        0xd0b03978\n#define cfgBIF_BX_DEV0_EPF0_VF22_MAILBOX_INT_CNTL                                                       0xd0b0397c\n#define cfgBIF_BX_DEV0_EPF0_VF22_BIF_VMHV_MAILBOX                                                       0xd0b03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_LO                                                     0xd0b42000\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_HI                                                     0xd0b42004\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_MSG_DATA                                                    0xd0b42008\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_CONTROL                                                     0xd0b4200c\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_LO                                                     0xd0b42010\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_HI                                                     0xd0b42014\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_MSG_DATA                                                    0xd0b42018\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_CONTROL                                                     0xd0b4201c\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_LO                                                     0xd0b42020\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_HI                                                     0xd0b42024\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_MSG_DATA                                                    0xd0b42028\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_CONTROL                                                     0xd0b4202c\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_LO                                                     0xd0b42030\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_HI                                                     0xd0b42034\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_MSG_DATA                                                    0xd0b42038\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_CONTROL                                                     0xd0b4203c\n#define cfgRCC_DEV0_EPF0_VF22_GFXMSIX_PBA                                                               0xd0b43000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF23_MM_INDEX                                                               0xd0b80000\n#define cfgBIF_BX_DEV0_EPF0_VF23_MM_DATA                                                                0xd0b80004\n#define cfgBIF_BX_DEV0_EPF0_VF23_MM_INDEX_HI                                                            0xd0b80018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF23_RCC_ERR_LOG                                                               0xd0b83694\n#define cfgRCC_DEV0_EPF0_VF23_RCC_DOORBELL_APER_EN                                                      0xd0b83780\n#define cfgRCC_DEV0_EPF0_VF23_RCC_CONFIG_MEMSIZE                                                        0xd0b8378c\n#define cfgRCC_DEV0_EPF0_VF23_RCC_CONFIG_RESERVED                                                       0xd0b83790\n#define cfgRCC_DEV0_EPF0_VF23_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0b83794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF23_BIF_BME_STATUS                                                         0xd0b8382c\n#define cfgBIF_BX_DEV0_EPF0_VF23_BIF_ATOMIC_ERR_LOG                                                     0xd0b83830\n#define cfgBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0b8384c\n#define cfgBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0b83850\n#define cfgBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0b83854\n#define cfgBIF_BX_DEV0_EPF0_VF23_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0b83858\n#define cfgBIF_BX_DEV0_EPF0_VF23_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0b8385c\n#define cfgBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_REQ                                                      0xd0b83898\n#define cfgBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_DONE                                                     0xd0b8389c\n#define cfgBIF_BX_DEV0_EPF0_VF23_BIF_TRANS_PENDING                                                      0xd0b838a0\n#define cfgBIF_BX_DEV0_EPF0_VF23_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0b838c8\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0b83958\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0b8395c\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0b83960\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0b83964\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0b83968\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0b8396c\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0b83970\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0b83974\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_CONTROL                                                        0xd0b83978\n#define cfgBIF_BX_DEV0_EPF0_VF23_MAILBOX_INT_CNTL                                                       0xd0b8397c\n#define cfgBIF_BX_DEV0_EPF0_VF23_BIF_VMHV_MAILBOX                                                       0xd0b83980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_LO                                                     0xd0bc2000\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_HI                                                     0xd0bc2004\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_MSG_DATA                                                    0xd0bc2008\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_CONTROL                                                     0xd0bc200c\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_LO                                                     0xd0bc2010\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_HI                                                     0xd0bc2014\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_MSG_DATA                                                    0xd0bc2018\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_CONTROL                                                     0xd0bc201c\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_LO                                                     0xd0bc2020\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_HI                                                     0xd0bc2024\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_MSG_DATA                                                    0xd0bc2028\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_CONTROL                                                     0xd0bc202c\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_LO                                                     0xd0bc2030\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_HI                                                     0xd0bc2034\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_MSG_DATA                                                    0xd0bc2038\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_CONTROL                                                     0xd0bc203c\n#define cfgRCC_DEV0_EPF0_VF23_GFXMSIX_PBA                                                               0xd0bc3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF24_MM_INDEX                                                               0xd0c00000\n#define cfgBIF_BX_DEV0_EPF0_VF24_MM_DATA                                                                0xd0c00004\n#define cfgBIF_BX_DEV0_EPF0_VF24_MM_INDEX_HI                                                            0xd0c00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF24_RCC_ERR_LOG                                                               0xd0c03694\n#define cfgRCC_DEV0_EPF0_VF24_RCC_DOORBELL_APER_EN                                                      0xd0c03780\n#define cfgRCC_DEV0_EPF0_VF24_RCC_CONFIG_MEMSIZE                                                        0xd0c0378c\n#define cfgRCC_DEV0_EPF0_VF24_RCC_CONFIG_RESERVED                                                       0xd0c03790\n#define cfgRCC_DEV0_EPF0_VF24_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0c03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF24_BIF_BME_STATUS                                                         0xd0c0382c\n#define cfgBIF_BX_DEV0_EPF0_VF24_BIF_ATOMIC_ERR_LOG                                                     0xd0c03830\n#define cfgBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0c0384c\n#define cfgBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0c03850\n#define cfgBIF_BX_DEV0_EPF0_VF24_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0c03854\n#define cfgBIF_BX_DEV0_EPF0_VF24_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0c03858\n#define cfgBIF_BX_DEV0_EPF0_VF24_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0c0385c\n#define cfgBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_REQ                                                      0xd0c03898\n#define cfgBIF_BX_DEV0_EPF0_VF24_GPU_HDP_FLUSH_DONE                                                     0xd0c0389c\n#define cfgBIF_BX_DEV0_EPF0_VF24_BIF_TRANS_PENDING                                                      0xd0c038a0\n#define cfgBIF_BX_DEV0_EPF0_VF24_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0c038c8\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0c03958\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0c0395c\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0c03960\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0c03964\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0c03968\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0c0396c\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0c03970\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0c03974\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_CONTROL                                                        0xd0c03978\n#define cfgBIF_BX_DEV0_EPF0_VF24_MAILBOX_INT_CNTL                                                       0xd0c0397c\n#define cfgBIF_BX_DEV0_EPF0_VF24_BIF_VMHV_MAILBOX                                                       0xd0c03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_LO                                                     0xd0c42000\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_ADDR_HI                                                     0xd0c42004\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_MSG_DATA                                                    0xd0c42008\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT0_CONTROL                                                     0xd0c4200c\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_LO                                                     0xd0c42010\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_ADDR_HI                                                     0xd0c42014\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_MSG_DATA                                                    0xd0c42018\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT1_CONTROL                                                     0xd0c4201c\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_LO                                                     0xd0c42020\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_ADDR_HI                                                     0xd0c42024\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_MSG_DATA                                                    0xd0c42028\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT2_CONTROL                                                     0xd0c4202c\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_LO                                                     0xd0c42030\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_ADDR_HI                                                     0xd0c42034\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_MSG_DATA                                                    0xd0c42038\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_VECT3_CONTROL                                                     0xd0c4203c\n#define cfgRCC_DEV0_EPF0_VF24_GFXMSIX_PBA                                                               0xd0c43000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF25_MM_INDEX                                                               0xd0c80000\n#define cfgBIF_BX_DEV0_EPF0_VF25_MM_DATA                                                                0xd0c80004\n#define cfgBIF_BX_DEV0_EPF0_VF25_MM_INDEX_HI                                                            0xd0c80018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF25_RCC_ERR_LOG                                                               0xd0c83694\n#define cfgRCC_DEV0_EPF0_VF25_RCC_DOORBELL_APER_EN                                                      0xd0c83780\n#define cfgRCC_DEV0_EPF0_VF25_RCC_CONFIG_MEMSIZE                                                        0xd0c8378c\n#define cfgRCC_DEV0_EPF0_VF25_RCC_CONFIG_RESERVED                                                       0xd0c83790\n#define cfgRCC_DEV0_EPF0_VF25_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0c83794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF25_BIF_BME_STATUS                                                         0xd0c8382c\n#define cfgBIF_BX_DEV0_EPF0_VF25_BIF_ATOMIC_ERR_LOG                                                     0xd0c83830\n#define cfgBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0c8384c\n#define cfgBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0c83850\n#define cfgBIF_BX_DEV0_EPF0_VF25_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0c83854\n#define cfgBIF_BX_DEV0_EPF0_VF25_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0c83858\n#define cfgBIF_BX_DEV0_EPF0_VF25_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0c8385c\n#define cfgBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_REQ                                                      0xd0c83898\n#define cfgBIF_BX_DEV0_EPF0_VF25_GPU_HDP_FLUSH_DONE                                                     0xd0c8389c\n#define cfgBIF_BX_DEV0_EPF0_VF25_BIF_TRANS_PENDING                                                      0xd0c838a0\n#define cfgBIF_BX_DEV0_EPF0_VF25_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0c838c8\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0c83958\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0c8395c\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0c83960\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0c83964\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0c83968\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0c8396c\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0c83970\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0c83974\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_CONTROL                                                        0xd0c83978\n#define cfgBIF_BX_DEV0_EPF0_VF25_MAILBOX_INT_CNTL                                                       0xd0c8397c\n#define cfgBIF_BX_DEV0_EPF0_VF25_BIF_VMHV_MAILBOX                                                       0xd0c83980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_LO                                                     0xd0cc2000\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_ADDR_HI                                                     0xd0cc2004\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_MSG_DATA                                                    0xd0cc2008\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT0_CONTROL                                                     0xd0cc200c\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_LO                                                     0xd0cc2010\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_ADDR_HI                                                     0xd0cc2014\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_MSG_DATA                                                    0xd0cc2018\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT1_CONTROL                                                     0xd0cc201c\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_LO                                                     0xd0cc2020\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_ADDR_HI                                                     0xd0cc2024\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_MSG_DATA                                                    0xd0cc2028\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT2_CONTROL                                                     0xd0cc202c\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_LO                                                     0xd0cc2030\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_ADDR_HI                                                     0xd0cc2034\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_MSG_DATA                                                    0xd0cc2038\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_VECT3_CONTROL                                                     0xd0cc203c\n#define cfgRCC_DEV0_EPF0_VF25_GFXMSIX_PBA                                                               0xd0cc3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF26_MM_INDEX                                                               0xd0d00000\n#define cfgBIF_BX_DEV0_EPF0_VF26_MM_DATA                                                                0xd0d00004\n#define cfgBIF_BX_DEV0_EPF0_VF26_MM_INDEX_HI                                                            0xd0d00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF26_RCC_ERR_LOG                                                               0xd0d03694\n#define cfgRCC_DEV0_EPF0_VF26_RCC_DOORBELL_APER_EN                                                      0xd0d03780\n#define cfgRCC_DEV0_EPF0_VF26_RCC_CONFIG_MEMSIZE                                                        0xd0d0378c\n#define cfgRCC_DEV0_EPF0_VF26_RCC_CONFIG_RESERVED                                                       0xd0d03790\n#define cfgRCC_DEV0_EPF0_VF26_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0d03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF26_BIF_BME_STATUS                                                         0xd0d0382c\n#define cfgBIF_BX_DEV0_EPF0_VF26_BIF_ATOMIC_ERR_LOG                                                     0xd0d03830\n#define cfgBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0d0384c\n#define cfgBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0d03850\n#define cfgBIF_BX_DEV0_EPF0_VF26_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0d03854\n#define cfgBIF_BX_DEV0_EPF0_VF26_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0d03858\n#define cfgBIF_BX_DEV0_EPF0_VF26_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0d0385c\n#define cfgBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_REQ                                                      0xd0d03898\n#define cfgBIF_BX_DEV0_EPF0_VF26_GPU_HDP_FLUSH_DONE                                                     0xd0d0389c\n#define cfgBIF_BX_DEV0_EPF0_VF26_BIF_TRANS_PENDING                                                      0xd0d038a0\n#define cfgBIF_BX_DEV0_EPF0_VF26_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0d038c8\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0d03958\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0d0395c\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0d03960\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0d03964\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0d03968\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0d0396c\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0d03970\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0d03974\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_CONTROL                                                        0xd0d03978\n#define cfgBIF_BX_DEV0_EPF0_VF26_MAILBOX_INT_CNTL                                                       0xd0d0397c\n#define cfgBIF_BX_DEV0_EPF0_VF26_BIF_VMHV_MAILBOX                                                       0xd0d03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_LO                                                     0xd0d42000\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_ADDR_HI                                                     0xd0d42004\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_MSG_DATA                                                    0xd0d42008\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT0_CONTROL                                                     0xd0d4200c\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_LO                                                     0xd0d42010\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_ADDR_HI                                                     0xd0d42014\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_MSG_DATA                                                    0xd0d42018\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT1_CONTROL                                                     0xd0d4201c\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_LO                                                     0xd0d42020\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_ADDR_HI                                                     0xd0d42024\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_MSG_DATA                                                    0xd0d42028\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT2_CONTROL                                                     0xd0d4202c\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_LO                                                     0xd0d42030\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_ADDR_HI                                                     0xd0d42034\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_MSG_DATA                                                    0xd0d42038\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_VECT3_CONTROL                                                     0xd0d4203c\n#define cfgRCC_DEV0_EPF0_VF26_GFXMSIX_PBA                                                               0xd0d43000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF27_MM_INDEX                                                               0xd0d80000\n#define cfgBIF_BX_DEV0_EPF0_VF27_MM_DATA                                                                0xd0d80004\n#define cfgBIF_BX_DEV0_EPF0_VF27_MM_INDEX_HI                                                            0xd0d80018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF27_RCC_ERR_LOG                                                               0xd0d83694\n#define cfgRCC_DEV0_EPF0_VF27_RCC_DOORBELL_APER_EN                                                      0xd0d83780\n#define cfgRCC_DEV0_EPF0_VF27_RCC_CONFIG_MEMSIZE                                                        0xd0d8378c\n#define cfgRCC_DEV0_EPF0_VF27_RCC_CONFIG_RESERVED                                                       0xd0d83790\n#define cfgRCC_DEV0_EPF0_VF27_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0d83794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF27_BIF_BME_STATUS                                                         0xd0d8382c\n#define cfgBIF_BX_DEV0_EPF0_VF27_BIF_ATOMIC_ERR_LOG                                                     0xd0d83830\n#define cfgBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0d8384c\n#define cfgBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0d83850\n#define cfgBIF_BX_DEV0_EPF0_VF27_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0d83854\n#define cfgBIF_BX_DEV0_EPF0_VF27_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0d83858\n#define cfgBIF_BX_DEV0_EPF0_VF27_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0d8385c\n#define cfgBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_REQ                                                      0xd0d83898\n#define cfgBIF_BX_DEV0_EPF0_VF27_GPU_HDP_FLUSH_DONE                                                     0xd0d8389c\n#define cfgBIF_BX_DEV0_EPF0_VF27_BIF_TRANS_PENDING                                                      0xd0d838a0\n#define cfgBIF_BX_DEV0_EPF0_VF27_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0d838c8\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0d83958\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0d8395c\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0d83960\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0d83964\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0d83968\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0d8396c\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0d83970\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0d83974\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_CONTROL                                                        0xd0d83978\n#define cfgBIF_BX_DEV0_EPF0_VF27_MAILBOX_INT_CNTL                                                       0xd0d8397c\n#define cfgBIF_BX_DEV0_EPF0_VF27_BIF_VMHV_MAILBOX                                                       0xd0d83980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_LO                                                     0xd0dc2000\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_ADDR_HI                                                     0xd0dc2004\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_MSG_DATA                                                    0xd0dc2008\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT0_CONTROL                                                     0xd0dc200c\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_LO                                                     0xd0dc2010\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_ADDR_HI                                                     0xd0dc2014\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_MSG_DATA                                                    0xd0dc2018\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT1_CONTROL                                                     0xd0dc201c\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_LO                                                     0xd0dc2020\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_ADDR_HI                                                     0xd0dc2024\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_MSG_DATA                                                    0xd0dc2028\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT2_CONTROL                                                     0xd0dc202c\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_LO                                                     0xd0dc2030\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_ADDR_HI                                                     0xd0dc2034\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_MSG_DATA                                                    0xd0dc2038\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_VECT3_CONTROL                                                     0xd0dc203c\n#define cfgRCC_DEV0_EPF0_VF27_GFXMSIX_PBA                                                               0xd0dc3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF28_MM_INDEX                                                               0xd0e00000\n#define cfgBIF_BX_DEV0_EPF0_VF28_MM_DATA                                                                0xd0e00004\n#define cfgBIF_BX_DEV0_EPF0_VF28_MM_INDEX_HI                                                            0xd0e00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF28_RCC_ERR_LOG                                                               0xd0e03694\n#define cfgRCC_DEV0_EPF0_VF28_RCC_DOORBELL_APER_EN                                                      0xd0e03780\n#define cfgRCC_DEV0_EPF0_VF28_RCC_CONFIG_MEMSIZE                                                        0xd0e0378c\n#define cfgRCC_DEV0_EPF0_VF28_RCC_CONFIG_RESERVED                                                       0xd0e03790\n#define cfgRCC_DEV0_EPF0_VF28_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0e03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF28_BIF_BME_STATUS                                                         0xd0e0382c\n#define cfgBIF_BX_DEV0_EPF0_VF28_BIF_ATOMIC_ERR_LOG                                                     0xd0e03830\n#define cfgBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0e0384c\n#define cfgBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0e03850\n#define cfgBIF_BX_DEV0_EPF0_VF28_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0e03854\n#define cfgBIF_BX_DEV0_EPF0_VF28_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0e03858\n#define cfgBIF_BX_DEV0_EPF0_VF28_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0e0385c\n#define cfgBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_REQ                                                      0xd0e03898\n#define cfgBIF_BX_DEV0_EPF0_VF28_GPU_HDP_FLUSH_DONE                                                     0xd0e0389c\n#define cfgBIF_BX_DEV0_EPF0_VF28_BIF_TRANS_PENDING                                                      0xd0e038a0\n#define cfgBIF_BX_DEV0_EPF0_VF28_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0e038c8\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0e03958\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0e0395c\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0e03960\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0e03964\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0e03968\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0e0396c\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0e03970\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0e03974\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_CONTROL                                                        0xd0e03978\n#define cfgBIF_BX_DEV0_EPF0_VF28_MAILBOX_INT_CNTL                                                       0xd0e0397c\n#define cfgBIF_BX_DEV0_EPF0_VF28_BIF_VMHV_MAILBOX                                                       0xd0e03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_LO                                                     0xd0e42000\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_ADDR_HI                                                     0xd0e42004\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_MSG_DATA                                                    0xd0e42008\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT0_CONTROL                                                     0xd0e4200c\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_LO                                                     0xd0e42010\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_ADDR_HI                                                     0xd0e42014\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_MSG_DATA                                                    0xd0e42018\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT1_CONTROL                                                     0xd0e4201c\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_LO                                                     0xd0e42020\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_ADDR_HI                                                     0xd0e42024\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_MSG_DATA                                                    0xd0e42028\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT2_CONTROL                                                     0xd0e4202c\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_LO                                                     0xd0e42030\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_ADDR_HI                                                     0xd0e42034\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_MSG_DATA                                                    0xd0e42038\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_VECT3_CONTROL                                                     0xd0e4203c\n#define cfgRCC_DEV0_EPF0_VF28_GFXMSIX_PBA                                                               0xd0e43000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF29_MM_INDEX                                                               0xd0e80000\n#define cfgBIF_BX_DEV0_EPF0_VF29_MM_DATA                                                                0xd0e80004\n#define cfgBIF_BX_DEV0_EPF0_VF29_MM_INDEX_HI                                                            0xd0e80018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF29_RCC_ERR_LOG                                                               0xd0e83694\n#define cfgRCC_DEV0_EPF0_VF29_RCC_DOORBELL_APER_EN                                                      0xd0e83780\n#define cfgRCC_DEV0_EPF0_VF29_RCC_CONFIG_MEMSIZE                                                        0xd0e8378c\n#define cfgRCC_DEV0_EPF0_VF29_RCC_CONFIG_RESERVED                                                       0xd0e83790\n#define cfgRCC_DEV0_EPF0_VF29_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0e83794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF29_BIF_BME_STATUS                                                         0xd0e8382c\n#define cfgBIF_BX_DEV0_EPF0_VF29_BIF_ATOMIC_ERR_LOG                                                     0xd0e83830\n#define cfgBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0e8384c\n#define cfgBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0e83850\n#define cfgBIF_BX_DEV0_EPF0_VF29_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0e83854\n#define cfgBIF_BX_DEV0_EPF0_VF29_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0e83858\n#define cfgBIF_BX_DEV0_EPF0_VF29_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0e8385c\n#define cfgBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_REQ                                                      0xd0e83898\n#define cfgBIF_BX_DEV0_EPF0_VF29_GPU_HDP_FLUSH_DONE                                                     0xd0e8389c\n#define cfgBIF_BX_DEV0_EPF0_VF29_BIF_TRANS_PENDING                                                      0xd0e838a0\n#define cfgBIF_BX_DEV0_EPF0_VF29_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0e838c8\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0e83958\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0e8395c\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0e83960\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0e83964\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0e83968\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0e8396c\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0e83970\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0e83974\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_CONTROL                                                        0xd0e83978\n#define cfgBIF_BX_DEV0_EPF0_VF29_MAILBOX_INT_CNTL                                                       0xd0e8397c\n#define cfgBIF_BX_DEV0_EPF0_VF29_BIF_VMHV_MAILBOX                                                       0xd0e83980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_LO                                                     0xd0ec2000\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_ADDR_HI                                                     0xd0ec2004\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_MSG_DATA                                                    0xd0ec2008\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT0_CONTROL                                                     0xd0ec200c\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_LO                                                     0xd0ec2010\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_ADDR_HI                                                     0xd0ec2014\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_MSG_DATA                                                    0xd0ec2018\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT1_CONTROL                                                     0xd0ec201c\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_LO                                                     0xd0ec2020\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_ADDR_HI                                                     0xd0ec2024\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_MSG_DATA                                                    0xd0ec2028\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT2_CONTROL                                                     0xd0ec202c\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_LO                                                     0xd0ec2030\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_ADDR_HI                                                     0xd0ec2034\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_MSG_DATA                                                    0xd0ec2038\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_VECT3_CONTROL                                                     0xd0ec203c\n#define cfgRCC_DEV0_EPF0_VF29_GFXMSIX_PBA                                                               0xd0ec3000\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF30_MM_INDEX                                                               0xd0f00000\n#define cfgBIF_BX_DEV0_EPF0_VF30_MM_DATA                                                                0xd0f00004\n#define cfgBIF_BX_DEV0_EPF0_VF30_MM_INDEX_HI                                                            0xd0f00018\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF30_RCC_ERR_LOG                                                               0xd0f03694\n#define cfgRCC_DEV0_EPF0_VF30_RCC_DOORBELL_APER_EN                                                      0xd0f03780\n#define cfgRCC_DEV0_EPF0_VF30_RCC_CONFIG_MEMSIZE                                                        0xd0f0378c\n#define cfgRCC_DEV0_EPF0_VF30_RCC_CONFIG_RESERVED                                                       0xd0f03790\n#define cfgRCC_DEV0_EPF0_VF30_RCC_IOV_FUNC_IDENTIFIER                                                   0xd0f03794\n\n\n\n\n#define cfgBIF_BX_DEV0_EPF0_VF30_BIF_BME_STATUS                                                         0xd0f0382c\n#define cfgBIF_BX_DEV0_EPF0_VF30_BIF_ATOMIC_ERR_LOG                                                     0xd0f03830\n#define cfgBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                   0xd0f0384c\n#define cfgBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                    0xd0f03850\n#define cfgBIF_BX_DEV0_EPF0_VF30_DOORBELL_SELFRING_GPA_APER_CNTL                                        0xd0f03854\n#define cfgBIF_BX_DEV0_EPF0_VF30_HDP_REG_COHERENCY_FLUSH_CNTL                                           0xd0f03858\n#define cfgBIF_BX_DEV0_EPF0_VF30_HDP_MEM_COHERENCY_FLUSH_CNTL                                           0xd0f0385c\n#define cfgBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_REQ                                                      0xd0f03898\n#define cfgBIF_BX_DEV0_EPF0_VF30_GPU_HDP_FLUSH_DONE                                                     0xd0f0389c\n#define cfgBIF_BX_DEV0_EPF0_VF30_BIF_TRANS_PENDING                                                      0xd0f038a0\n#define cfgBIF_BX_DEV0_EPF0_VF30_NBIF_GFX_ADDR_LUT_BYPASS                                               0xd0f038c8\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW0                                                 0xd0f03958\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW1                                                 0xd0f0395c\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW2                                                 0xd0f03960\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_TRN_DW3                                                 0xd0f03964\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW0                                                 0xd0f03968\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW1                                                 0xd0f0396c\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW2                                                 0xd0f03970\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_MSGBUF_RCV_DW3                                                 0xd0f03974\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_CONTROL                                                        0xd0f03978\n#define cfgBIF_BX_DEV0_EPF0_VF30_MAILBOX_INT_CNTL                                                       0xd0f0397c\n#define cfgBIF_BX_DEV0_EPF0_VF30_BIF_VMHV_MAILBOX                                                       0xd0f03980\n\n\n\n\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_LO                                                     0xd0f42000\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_ADDR_HI                                                     0xd0f42004\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_MSG_DATA                                                    0xd0f42008\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT0_CONTROL                                                     0xd0f4200c\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_LO                                                     0xd0f42010\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_ADDR_HI                                                     0xd0f42014\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_MSG_DATA                                                    0xd0f42018\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT1_CONTROL                                                     0xd0f4201c\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_LO                                                     0xd0f42020\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_ADDR_HI                                                     0xd0f42024\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_MSG_DATA                                                    0xd0f42028\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT2_CONTROL                                                     0xd0f4202c\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_LO                                                     0xd0f42030\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_ADDR_HI                                                     0xd0f42034\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_MSG_DATA                                                    0xd0f42038\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_VECT3_CONTROL                                                     0xd0f4203c\n#define cfgRCC_DEV0_EPF0_VF30_GFXMSIX_PBA                                                               0xd0f43000\n\n\n\n\n#define cfgPSWUSCFG0_1_VENDOR_ID                                                                        0xfffe00000000\n#define cfgPSWUSCFG0_1_DEVICE_ID                                                                        0xfffe00000002\n#define cfgPSWUSCFG0_1_COMMAND                                                                          0xfffe00000004\n#define cfgPSWUSCFG0_1_STATUS                                                                           0xfffe00000006\n#define cfgPSWUSCFG0_1_REVISION_ID                                                                      0xfffe00000008\n#define cfgPSWUSCFG0_1_PROG_INTERFACE                                                                   0xfffe00000009\n#define cfgPSWUSCFG0_1_SUB_CLASS                                                                        0xfffe0000000a\n#define cfgPSWUSCFG0_1_BASE_CLASS                                                                       0xfffe0000000b\n#define cfgPSWUSCFG0_1_CACHE_LINE                                                                       0xfffe0000000c\n#define cfgPSWUSCFG0_1_LATENCY                                                                          0xfffe0000000d\n#define cfgPSWUSCFG0_1_HEADER                                                                           0xfffe0000000e\n#define cfgPSWUSCFG0_1_BIST                                                                             0xfffe0000000f\n#define cfgPSWUSCFG0_1_SUB_BUS_NUMBER_LATENCY                                                           0xfffe00000018\n#define cfgPSWUSCFG0_1_IO_BASE_LIMIT                                                                    0xfffe0000001c\n#define cfgPSWUSCFG0_1_SECONDARY_STATUS                                                                 0xfffe0000001e\n#define cfgPSWUSCFG0_1_MEM_BASE_LIMIT                                                                   0xfffe00000020\n#define cfgPSWUSCFG0_1_PREF_BASE_LIMIT                                                                  0xfffe00000024\n#define cfgPSWUSCFG0_1_PREF_BASE_UPPER                                                                  0xfffe00000028\n#define cfgPSWUSCFG0_1_PREF_LIMIT_UPPER                                                                 0xfffe0000002c\n#define cfgPSWUSCFG0_1_IO_BASE_LIMIT_HI                                                                 0xfffe00000030\n#define cfgPSWUSCFG0_1_CAP_PTR                                                                          0xfffe00000034\n#define cfgPSWUSCFG0_1_ROM_BASE_ADDR                                                                    0xfffe00000038\n#define cfgPSWUSCFG0_1_INTERRUPT_LINE                                                                   0xfffe0000003c\n#define cfgPSWUSCFG0_1_INTERRUPT_PIN                                                                    0xfffe0000003d\n#define cfgPSWUSCFG0_1_IRQ_BRIDGE_CNTL                                                                  0xfffe0000003e\n#define cfgPSWUSCFG0_1_EXT_BRIDGE_CNTL                                                                  0xfffe00000040\n#define cfgPSWUSCFG0_1_VENDOR_CAP_LIST                                                                  0xfffe00000048\n#define cfgPSWUSCFG0_1_ADAPTER_ID_W                                                                     0xfffe0000004c\n#define cfgPSWUSCFG0_1_PMI_CAP_LIST                                                                     0xfffe00000050\n#define cfgPSWUSCFG0_1_PMI_CAP                                                                          0xfffe00000052\n#define cfgPSWUSCFG0_1_PMI_STATUS_CNTL                                                                  0xfffe00000054\n#define cfgPSWUSCFG0_1_PCIE_CAP_LIST                                                                    0xfffe00000058\n#define cfgPSWUSCFG0_1_PCIE_CAP                                                                         0xfffe0000005a\n#define cfgPSWUSCFG0_1_DEVICE_CAP                                                                       0xfffe0000005c\n#define cfgPSWUSCFG0_1_DEVICE_CNTL                                                                      0xfffe00000060\n#define cfgPSWUSCFG0_1_DEVICE_STATUS                                                                    0xfffe00000062\n#define cfgPSWUSCFG0_1_LINK_CAP                                                                         0xfffe00000064\n#define cfgPSWUSCFG0_1_LINK_CNTL                                                                        0xfffe00000068\n#define cfgPSWUSCFG0_1_LINK_STATUS                                                                      0xfffe0000006a\n#define cfgPSWUSCFG0_1_DEVICE_CAP2                                                                      0xfffe0000007c\n#define cfgPSWUSCFG0_1_DEVICE_CNTL2                                                                     0xfffe00000080\n#define cfgPSWUSCFG0_1_DEVICE_STATUS2                                                                   0xfffe00000082\n#define cfgPSWUSCFG0_1_LINK_CAP2                                                                        0xfffe00000084\n#define cfgPSWUSCFG0_1_LINK_CNTL2                                                                       0xfffe00000088\n#define cfgPSWUSCFG0_1_LINK_STATUS2                                                                     0xfffe0000008a\n#define cfgPSWUSCFG0_1_MSI_CAP_LIST                                                                     0xfffe000000a0\n#define cfgPSWUSCFG0_1_MSI_MSG_CNTL                                                                     0xfffe000000a2\n#define cfgPSWUSCFG0_1_MSI_MSG_ADDR_LO                                                                  0xfffe000000a4\n#define cfgPSWUSCFG0_1_MSI_MSG_ADDR_HI                                                                  0xfffe000000a8\n#define cfgPSWUSCFG0_1_MSI_MSG_DATA                                                                     0xfffe000000a8\n#define cfgPSWUSCFG0_1_MSI_MSG_DATA_64                                                                  0xfffe000000ac\n#define cfgPSWUSCFG0_1_SSID_CAP_LIST                                                                    0xfffe000000c0\n#define cfgPSWUSCFG0_1_SSID_CAP                                                                         0xfffe000000c4\n#define cfgPSWUSCFG0_1_MSI_MAP_CAP_LIST                                                                 0xfffe000000c8\n#define cfgPSWUSCFG0_1_MSI_MAP_CAP                                                                      0xfffe000000ca\n#define cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                                0xfffe00000100\n#define cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC_HDR                                                         0xfffe00000104\n#define cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC1                                                            0xfffe00000108\n#define cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC2                                                            0xfffe0000010c\n#define cfgPSWUSCFG0_1_PCIE_VC_ENH_CAP_LIST                                                             0xfffe00000110\n#define cfgPSWUSCFG0_1_PCIE_PORT_VC_CAP_REG1                                                            0xfffe00000114\n#define cfgPSWUSCFG0_1_PCIE_PORT_VC_CAP_REG2                                                            0xfffe00000118\n#define cfgPSWUSCFG0_1_PCIE_PORT_VC_CNTL                                                                0xfffe0000011c\n#define cfgPSWUSCFG0_1_PCIE_PORT_VC_STATUS                                                              0xfffe0000011e\n#define cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_CAP                                                            0xfffe00000120\n#define cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_CNTL                                                           0xfffe00000124\n#define cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_STATUS                                                         0xfffe0000012a\n#define cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_CAP                                                            0xfffe0000012c\n#define cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_CNTL                                                           0xfffe00000130\n#define cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_STATUS                                                         0xfffe00000136\n#define cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                                 0xfffe00000140\n#define cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_DW1                                                          0xfffe00000144\n#define cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_DW2                                                          0xfffe00000148\n#define cfgPSWUSCFG0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                                    0xfffe00000150\n#define cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_STATUS                                                           0xfffe00000154\n#define cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_MASK                                                             0xfffe00000158\n#define cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_SEVERITY                                                         0xfffe0000015c\n#define cfgPSWUSCFG0_1_PCIE_CORR_ERR_STATUS                                                             0xfffe00000160\n#define cfgPSWUSCFG0_1_PCIE_CORR_ERR_MASK                                                               0xfffe00000164\n#define cfgPSWUSCFG0_1_PCIE_ADV_ERR_CAP_CNTL                                                            0xfffe00000168\n#define cfgPSWUSCFG0_1_PCIE_HDR_LOG0                                                                    0xfffe0000016c\n#define cfgPSWUSCFG0_1_PCIE_HDR_LOG1                                                                    0xfffe00000170\n#define cfgPSWUSCFG0_1_PCIE_HDR_LOG2                                                                    0xfffe00000174\n#define cfgPSWUSCFG0_1_PCIE_HDR_LOG3                                                                    0xfffe00000178\n#define cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG0                                                             0xfffe00000188\n#define cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG1                                                             0xfffe0000018c\n#define cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG2                                                             0xfffe00000190\n#define cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG3                                                             0xfffe00000194\n#define cfgPSWUSCFG0_1_PCIE_SECONDARY_ENH_CAP_LIST                                                      0xfffe00000270\n#define cfgPSWUSCFG0_1_PCIE_LINK_CNTL3                                                                  0xfffe00000274\n#define cfgPSWUSCFG0_1_PCIE_LANE_ERROR_STATUS                                                           0xfffe00000278\n#define cfgPSWUSCFG0_1_PCIE_LANE_0_EQUALIZATION_CNTL                                                    0xfffe0000027c\n#define cfgPSWUSCFG0_1_PCIE_LANE_1_EQUALIZATION_CNTL                                                    0xfffe0000027e\n#define cfgPSWUSCFG0_1_PCIE_LANE_2_EQUALIZATION_CNTL                                                    0xfffe00000280\n#define cfgPSWUSCFG0_1_PCIE_LANE_3_EQUALIZATION_CNTL                                                    0xfffe00000282\n#define cfgPSWUSCFG0_1_PCIE_LANE_4_EQUALIZATION_CNTL                                                    0xfffe00000284\n#define cfgPSWUSCFG0_1_PCIE_LANE_5_EQUALIZATION_CNTL                                                    0xfffe00000286\n#define cfgPSWUSCFG0_1_PCIE_LANE_6_EQUALIZATION_CNTL                                                    0xfffe00000288\n#define cfgPSWUSCFG0_1_PCIE_LANE_7_EQUALIZATION_CNTL                                                    0xfffe0000028a\n#define cfgPSWUSCFG0_1_PCIE_LANE_8_EQUALIZATION_CNTL                                                    0xfffe0000028c\n#define cfgPSWUSCFG0_1_PCIE_LANE_9_EQUALIZATION_CNTL                                                    0xfffe0000028e\n#define cfgPSWUSCFG0_1_PCIE_LANE_10_EQUALIZATION_CNTL                                                   0xfffe00000290\n#define cfgPSWUSCFG0_1_PCIE_LANE_11_EQUALIZATION_CNTL                                                   0xfffe00000292\n#define cfgPSWUSCFG0_1_PCIE_LANE_12_EQUALIZATION_CNTL                                                   0xfffe00000294\n#define cfgPSWUSCFG0_1_PCIE_LANE_13_EQUALIZATION_CNTL                                                   0xfffe00000296\n#define cfgPSWUSCFG0_1_PCIE_LANE_14_EQUALIZATION_CNTL                                                   0xfffe00000298\n#define cfgPSWUSCFG0_1_PCIE_LANE_15_EQUALIZATION_CNTL                                                   0xfffe0000029a\n#define cfgPSWUSCFG0_1_PCIE_ACS_ENH_CAP_LIST                                                            0xfffe000002a0\n#define cfgPSWUSCFG0_1_PCIE_ACS_CAP                                                                     0xfffe000002a4\n#define cfgPSWUSCFG0_1_PCIE_ACS_CNTL                                                                    0xfffe000002a6\n#define cfgPSWUSCFG0_1_PCIE_MC_ENH_CAP_LIST                                                             0xfffe000002f0\n#define cfgPSWUSCFG0_1_PCIE_MC_CAP                                                                      0xfffe000002f4\n#define cfgPSWUSCFG0_1_PCIE_MC_CNTL                                                                     0xfffe000002f6\n#define cfgPSWUSCFG0_1_PCIE_MC_ADDR0                                                                    0xfffe000002f8\n#define cfgPSWUSCFG0_1_PCIE_MC_ADDR1                                                                    0xfffe000002fc\n#define cfgPSWUSCFG0_1_PCIE_MC_RCV0                                                                     0xfffe00000300\n#define cfgPSWUSCFG0_1_PCIE_MC_RCV1                                                                     0xfffe00000304\n#define cfgPSWUSCFG0_1_PCIE_MC_BLOCK_ALL0                                                               0xfffe00000308\n#define cfgPSWUSCFG0_1_PCIE_MC_BLOCK_ALL1                                                               0xfffe0000030c\n#define cfgPSWUSCFG0_1_PCIE_MC_BLOCK_UNTRANSLATED_0                                                     0xfffe00000310\n#define cfgPSWUSCFG0_1_PCIE_MC_BLOCK_UNTRANSLATED_1                                                     0xfffe00000314\n#define cfgPSWUSCFG0_1_PCIE_MC_OVERLAY_BAR0                                                             0xfffe00000318\n#define cfgPSWUSCFG0_1_PCIE_MC_OVERLAY_BAR1                                                             0xfffe0000031c\n#define cfgPSWUSCFG0_1_PCIE_LTR_ENH_CAP_LIST                                                            0xfffe00000320\n#define cfgPSWUSCFG0_1_PCIE_LTR_CAP                                                                     0xfffe00000324\n#define cfgPSWUSCFG0_1_PCIE_ARI_ENH_CAP_LIST                                                            0xfffe00000328\n#define cfgPSWUSCFG0_1_PCIE_ARI_CAP                                                                     0xfffe0000032c\n#define cfgPSWUSCFG0_1_PCIE_ARI_CNTL                                                                    0xfffe0000032e\n#define cfgPSWUSCFG0_1_PCIE_L1_PM_SUB_CAP_LIST                                                          0xfffe00000370\n#define cfgPSWUSCFG0_1_PCIE_L1_PM_SUB_CAP                                                               0xfffe00000374\n#define cfgPSWUSCFG0_1_PCIE_L1_PM_SUB_CNTL                                                              0xfffe00000378\n#define cfgPSWUSCFG0_1_PCIE_L1_PM_SUB_CNTL2                                                             0xfffe0000037c\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_LIST                                                                0xfffe000003c4\n#define cfgPSWUSCFG0_1_PCIE_ESM_HEADER_1                                                                0xfffe000003c8\n#define cfgPSWUSCFG0_1_PCIE_ESM_HEADER_2                                                                0xfffe000003cc\n#define cfgPSWUSCFG0_1_PCIE_ESM_STATUS                                                                  0xfffe000003ce\n#define cfgPSWUSCFG0_1_PCIE_ESM_CTRL                                                                    0xfffe000003d0\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_1                                                                   0xfffe000003d4\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_2                                                                   0xfffe000003d8\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_3                                                                   0xfffe000003dc\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_4                                                                   0xfffe000003e0\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_5                                                                   0xfffe000003e4\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_6                                                                   0xfffe000003e8\n#define cfgPSWUSCFG0_1_PCIE_ESM_CAP_7                                                                   0xfffe000003ec\n#define cfgPSWUSCFG0_1_PCIE_DLF_ENH_CAP_LIST                                                            0xfffe00000400\n#define cfgPSWUSCFG0_1_DATA_LINK_FEATURE_CAP                                                            0xfffe00000404\n#define cfgPSWUSCFG0_1_DATA_LINK_FEATURE_STATUS                                                         0xfffe00000408\n#define cfgPSWUSCFG0_1_PCIE_PHY_16GT_ENH_CAP_LIST                                                       0xfffe00000410\n#define cfgPSWUSCFG0_1_LINK_CAP_16GT                                                                    0xfffe00000414\n#define cfgPSWUSCFG0_1_LINK_CNTL_16GT                                                                   0xfffe00000418\n#define cfgPSWUSCFG0_1_LINK_STATUS_16GT                                                                 0xfffe0000041c\n#define cfgPSWUSCFG0_1_LOCAL_PARITY_MISMATCH_STATUS_16GT                                                0xfffe00000420\n#define cfgPSWUSCFG0_1_RTM1_PARITY_MISMATCH_STATUS_16GT                                                 0xfffe00000424\n#define cfgPSWUSCFG0_1_RTM2_PARITY_MISMATCH_STATUS_16GT                                                 0xfffe00000428\n#define cfgPSWUSCFG0_1_LANE_0_EQUALIZATION_CNTL_16GT                                                    0xfffe00000430\n#define cfgPSWUSCFG0_1_LANE_1_EQUALIZATION_CNTL_16GT                                                    0xfffe00000431\n#define cfgPSWUSCFG0_1_LANE_2_EQUALIZATION_CNTL_16GT                                                    0xfffe00000432\n#define cfgPSWUSCFG0_1_LANE_3_EQUALIZATION_CNTL_16GT                                                    0xfffe00000433\n#define cfgPSWUSCFG0_1_LANE_4_EQUALIZATION_CNTL_16GT                                                    0xfffe00000434\n#define cfgPSWUSCFG0_1_LANE_5_EQUALIZATION_CNTL_16GT                                                    0xfffe00000435\n#define cfgPSWUSCFG0_1_LANE_6_EQUALIZATION_CNTL_16GT                                                    0xfffe00000436\n#define cfgPSWUSCFG0_1_LANE_7_EQUALIZATION_CNTL_16GT                                                    0xfffe00000437\n#define cfgPSWUSCFG0_1_LANE_8_EQUALIZATION_CNTL_16GT                                                    0xfffe00000438\n#define cfgPSWUSCFG0_1_LANE_9_EQUALIZATION_CNTL_16GT                                                    0xfffe00000439\n#define cfgPSWUSCFG0_1_LANE_10_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043a\n#define cfgPSWUSCFG0_1_LANE_11_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043b\n#define cfgPSWUSCFG0_1_LANE_12_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043c\n#define cfgPSWUSCFG0_1_LANE_13_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043d\n#define cfgPSWUSCFG0_1_LANE_14_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043e\n#define cfgPSWUSCFG0_1_LANE_15_EQUALIZATION_CNTL_16GT                                                   0xfffe0000043f\n#define cfgPSWUSCFG0_1_PCIE_MARGINING_ENH_CAP_LIST                                                      0xfffe00000440\n#define cfgPSWUSCFG0_1_MARGINING_PORT_CAP                                                               0xfffe00000444\n#define cfgPSWUSCFG0_1_MARGINING_PORT_STATUS                                                            0xfffe00000446\n#define cfgPSWUSCFG0_1_LANE_0_MARGINING_LANE_CNTL                                                       0xfffe00000448\n#define cfgPSWUSCFG0_1_LANE_0_MARGINING_LANE_STATUS                                                     0xfffe0000044a\n#define cfgPSWUSCFG0_1_LANE_1_MARGINING_LANE_CNTL                                                       0xfffe0000044c\n#define cfgPSWUSCFG0_1_LANE_1_MARGINING_LANE_STATUS                                                     0xfffe0000044e\n#define cfgPSWUSCFG0_1_LANE_2_MARGINING_LANE_CNTL                                                       0xfffe00000450\n#define cfgPSWUSCFG0_1_LANE_2_MARGINING_LANE_STATUS                                                     0xfffe00000452\n#define cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_CNTL                                                       0xfffe00000454\n#define cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_STATUS                                                     0xfffe00000456\n#define cfgPSWUSCFG0_1_LANE_4_MARGINING_LANE_CNTL                                                       0xfffe00000458\n#define cfgPSWUSCFG0_1_LANE_4_MARGINING_LANE_STATUS                                                     0xfffe0000045a\n#define cfgPSWUSCFG0_1_LANE_5_MARGINING_LANE_CNTL                                                       0xfffe0000045c\n#define cfgPSWUSCFG0_1_LANE_5_MARGINING_LANE_STATUS                                                     0xfffe0000045e\n#define cfgPSWUSCFG0_1_LANE_6_MARGINING_LANE_CNTL                                                       0xfffe00000460\n#define cfgPSWUSCFG0_1_LANE_6_MARGINING_LANE_STATUS                                                     0xfffe00000462\n#define cfgPSWUSCFG0_1_LANE_7_MARGINING_LANE_CNTL                                                       0xfffe00000464\n#define cfgPSWUSCFG0_1_LANE_7_MARGINING_LANE_STATUS                                                     0xfffe00000466\n#define cfgPSWUSCFG0_1_LANE_8_MARGINING_LANE_CNTL                                                       0xfffe00000468\n#define cfgPSWUSCFG0_1_LANE_8_MARGINING_LANE_STATUS                                                     0xfffe0000046a\n#define cfgPSWUSCFG0_1_LANE_9_MARGINING_LANE_CNTL                                                       0xfffe0000046c\n#define cfgPSWUSCFG0_1_LANE_9_MARGINING_LANE_STATUS                                                     0xfffe0000046e\n#define cfgPSWUSCFG0_1_LANE_10_MARGINING_LANE_CNTL                                                      0xfffe00000470\n#define cfgPSWUSCFG0_1_LANE_10_MARGINING_LANE_STATUS                                                    0xfffe00000472\n#define cfgPSWUSCFG0_1_LANE_11_MARGINING_LANE_CNTL                                                      0xfffe00000474\n#define cfgPSWUSCFG0_1_LANE_11_MARGINING_LANE_STATUS                                                    0xfffe00000476\n#define cfgPSWUSCFG0_1_LANE_12_MARGINING_LANE_CNTL                                                      0xfffe00000478\n#define cfgPSWUSCFG0_1_LANE_12_MARGINING_LANE_STATUS                                                    0xfffe0000047a\n#define cfgPSWUSCFG0_1_LANE_13_MARGINING_LANE_CNTL                                                      0xfffe0000047c\n#define cfgPSWUSCFG0_1_LANE_13_MARGINING_LANE_STATUS                                                    0xfffe0000047e\n#define cfgPSWUSCFG0_1_LANE_14_MARGINING_LANE_CNTL                                                      0xfffe00000480\n#define cfgPSWUSCFG0_1_LANE_14_MARGINING_LANE_STATUS                                                    0xfffe00000482\n#define cfgPSWUSCFG0_1_LANE_15_MARGINING_LANE_CNTL                                                      0xfffe00000484\n#define cfgPSWUSCFG0_1_LANE_15_MARGINING_LANE_STATUS                                                    0xfffe00000486\n#define cfgPSWUSCFG0_1_PCIE_CCIX_CAP_LIST                                                               0xfffe00000488\n#define cfgPSWUSCFG0_1_PCIE_CCIX_HEADER_1                                                               0xfffe0000048c\n#define cfgPSWUSCFG0_1_PCIE_CCIX_HEADER_2                                                               0xfffe00000490\n#define cfgPSWUSCFG0_1_PCIE_CCIX_CAP                                                                    0xfffe00000492\n#define cfgPSWUSCFG0_1_PCIE_CCIX_ESM_REQD_CAP                                                           0xfffe00000494\n#define cfgPSWUSCFG0_1_PCIE_CCIX_ESM_OPTL_CAP                                                           0xfffe00000498\n#define cfgPSWUSCFG0_1_PCIE_CCIX_ESM_STATUS                                                             0xfffe0000049c\n#define cfgPSWUSCFG0_1_PCIE_CCIX_ESM_CNTL                                                               0xfffe000004a0\n#define cfgPSWUSCFG0_1_ESM_LANE_0_EQUALIZATION_CNTL_20GT                                                0xfffe000004a4\n#define cfgPSWUSCFG0_1_ESM_LANE_1_EQUALIZATION_CNTL_20GT                                                0xfffe000004a5\n#define cfgPSWUSCFG0_1_ESM_LANE_2_EQUALIZATION_CNTL_20GT                                                0xfffe000004a6\n#define cfgPSWUSCFG0_1_ESM_LANE_3_EQUALIZATION_CNTL_20GT                                                0xfffe000004a7\n#define cfgPSWUSCFG0_1_ESM_LANE_4_EQUALIZATION_CNTL_20GT                                                0xfffe000004a8\n#define cfgPSWUSCFG0_1_ESM_LANE_5_EQUALIZATION_CNTL_20GT                                                0xfffe000004a9\n#define cfgPSWUSCFG0_1_ESM_LANE_6_EQUALIZATION_CNTL_20GT                                                0xfffe000004aa\n#define cfgPSWUSCFG0_1_ESM_LANE_7_EQUALIZATION_CNTL_20GT                                                0xfffe000004ab\n#define cfgPSWUSCFG0_1_ESM_LANE_8_EQUALIZATION_CNTL_20GT                                                0xfffe000004ac\n#define cfgPSWUSCFG0_1_ESM_LANE_9_EQUALIZATION_CNTL_20GT                                                0xfffe000004ad\n#define cfgPSWUSCFG0_1_ESM_LANE_10_EQUALIZATION_CNTL_20GT                                               0xfffe000004ae\n#define cfgPSWUSCFG0_1_ESM_LANE_11_EQUALIZATION_CNTL_20GT                                               0xfffe000004af\n#define cfgPSWUSCFG0_1_ESM_LANE_12_EQUALIZATION_CNTL_20GT                                               0xfffe000004b0\n#define cfgPSWUSCFG0_1_ESM_LANE_13_EQUALIZATION_CNTL_20GT                                               0xfffe000004b1\n#define cfgPSWUSCFG0_1_ESM_LANE_14_EQUALIZATION_CNTL_20GT                                               0xfffe000004b2\n#define cfgPSWUSCFG0_1_ESM_LANE_15_EQUALIZATION_CNTL_20GT                                               0xfffe000004b3\n#define cfgPSWUSCFG0_1_ESM_LANE_0_EQUALIZATION_CNTL_25GT                                                0xfffe000004b4\n#define cfgPSWUSCFG0_1_ESM_LANE_1_EQUALIZATION_CNTL_25GT                                                0xfffe000004b5\n#define cfgPSWUSCFG0_1_ESM_LANE_2_EQUALIZATION_CNTL_25GT                                                0xfffe000004b6\n#define cfgPSWUSCFG0_1_ESM_LANE_3_EQUALIZATION_CNTL_25GT                                                0xfffe000004b7\n#define cfgPSWUSCFG0_1_ESM_LANE_4_EQUALIZATION_CNTL_25GT                                                0xfffe000004b8\n#define cfgPSWUSCFG0_1_ESM_LANE_5_EQUALIZATION_CNTL_25GT                                                0xfffe000004b9\n#define cfgPSWUSCFG0_1_ESM_LANE_6_EQUALIZATION_CNTL_25GT                                                0xfffe000004ba\n#define cfgPSWUSCFG0_1_ESM_LANE_7_EQUALIZATION_CNTL_25GT                                                0xfffe000004bb\n#define cfgPSWUSCFG0_1_ESM_LANE_8_EQUALIZATION_CNTL_25GT                                                0xfffe000004bc\n#define cfgPSWUSCFG0_1_ESM_LANE_9_EQUALIZATION_CNTL_25GT                                                0xfffe000004bd\n#define cfgPSWUSCFG0_1_ESM_LANE_10_EQUALIZATION_CNTL_25GT                                               0xfffe000004be\n#define cfgPSWUSCFG0_1_ESM_LANE_11_EQUALIZATION_CNTL_25GT                                               0xfffe000004bf\n#define cfgPSWUSCFG0_1_ESM_LANE_12_EQUALIZATION_CNTL_25GT                                               0xfffe000004c0\n#define cfgPSWUSCFG0_1_ESM_LANE_13_EQUALIZATION_CNTL_25GT                                               0xfffe000004c1\n#define cfgPSWUSCFG0_1_ESM_LANE_14_EQUALIZATION_CNTL_25GT                                               0xfffe000004c2\n#define cfgPSWUSCFG0_1_ESM_LANE_15_EQUALIZATION_CNTL_25GT                                               0xfffe000004c3\n#define cfgPSWUSCFG0_1_PCIE_CCIX_TRANS_CAP                                                              0xfffe000004c4\n#define cfgPSWUSCFG0_1_PCIE_CCIX_TRANS_CNTL                                                             0xfffe000004c8\n\n\n\n\n#define cfgBIF_BX_PF0_MM_INDEX                                                                          0x0000\n#define cfgBIF_BX_PF0_MM_DATA                                                                           0x0004\n#define cfgBIF_BX_PF0_MM_INDEX_HI                                                                       0x0018\n\n\n\n\n#define cfgSUM_INDEX                                                                                    0x1000e0\n#define cfgSUM_DATA                                                                                     0x1000e4\n\n\n\n\n#define cfgBIF_CFG_DEV0_SWDS1_VENDOR_ID                                                                 0xfffe10100000\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_ID                                                                 0xfffe10100002\n#define cfgBIF_CFG_DEV0_SWDS1_COMMAND                                                                   0xfffe10100004\n#define cfgBIF_CFG_DEV0_SWDS1_STATUS                                                                    0xfffe10100006\n#define cfgBIF_CFG_DEV0_SWDS1_REVISION_ID                                                               0xfffe10100008\n#define cfgBIF_CFG_DEV0_SWDS1_PROG_INTERFACE                                                            0xfffe10100009\n#define cfgBIF_CFG_DEV0_SWDS1_SUB_CLASS                                                                 0xfffe1010000a\n#define cfgBIF_CFG_DEV0_SWDS1_BASE_CLASS                                                                0xfffe1010000b\n#define cfgBIF_CFG_DEV0_SWDS1_CACHE_LINE                                                                0xfffe1010000c\n#define cfgBIF_CFG_DEV0_SWDS1_LATENCY                                                                   0xfffe1010000d\n#define cfgBIF_CFG_DEV0_SWDS1_HEADER                                                                    0xfffe1010000e\n#define cfgBIF_CFG_DEV0_SWDS1_BIST                                                                      0xfffe1010000f\n#define cfgBIF_CFG_DEV0_SWDS1_BASE_ADDR_1                                                               0xfffe10100010\n#define cfgBIF_CFG_DEV0_SWDS1_BASE_ADDR_2                                                               0xfffe10100014\n#define cfgBIF_CFG_DEV0_SWDS1_SUB_BUS_NUMBER_LATENCY                                                    0xfffe10100018\n#define cfgBIF_CFG_DEV0_SWDS1_IO_BASE_LIMIT                                                             0xfffe1010001c\n#define cfgBIF_CFG_DEV0_SWDS1_SECONDARY_STATUS                                                          0xfffe1010001e\n#define cfgBIF_CFG_DEV0_SWDS1_MEM_BASE_LIMIT                                                            0xfffe10100020\n#define cfgBIF_CFG_DEV0_SWDS1_PREF_BASE_LIMIT                                                           0xfffe10100024\n#define cfgBIF_CFG_DEV0_SWDS1_PREF_BASE_UPPER                                                           0xfffe10100028\n#define cfgBIF_CFG_DEV0_SWDS1_PREF_LIMIT_UPPER                                                          0xfffe1010002c\n#define cfgBIF_CFG_DEV0_SWDS1_IO_BASE_LIMIT_HI                                                          0xfffe10100030\n#define cfgBIF_CFG_DEV0_SWDS1_CAP_PTR                                                                   0xfffe10100034\n#define cfgBIF_CFG_DEV0_SWDS1_ROM_BASE_ADDR                                                             0xfffe10100038\n#define cfgBIF_CFG_DEV0_SWDS1_INTERRUPT_LINE                                                            0xfffe1010003c\n#define cfgBIF_CFG_DEV0_SWDS1_INTERRUPT_PIN                                                             0xfffe1010003d\n#define cfgBIF_CFG_DEV0_SWDS1_IRQ_BRIDGE_CNTL                                                           0xfffe1010003e\n#define cfgBIF_CFG_DEV0_SWDS1_PMI_CAP_LIST                                                              0xfffe10100050\n#define cfgBIF_CFG_DEV0_SWDS1_PMI_CAP                                                                   0xfffe10100052\n#define cfgBIF_CFG_DEV0_SWDS1_PMI_STATUS_CNTL                                                           0xfffe10100054\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_CAP_LIST                                                             0xfffe10100058\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_CAP                                                                  0xfffe1010005a\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_CAP                                                                0xfffe1010005c\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_CNTL                                                               0xfffe10100060\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_STATUS                                                             0xfffe10100062\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CAP                                                                  0xfffe10100064\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CNTL                                                                 0xfffe10100068\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_STATUS                                                               0xfffe1010006a\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_CAP                                                                  0xfffe1010006c\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_CNTL                                                                 0xfffe10100070\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_STATUS                                                               0xfffe10100072\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_CAP2                                                               0xfffe1010007c\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_CNTL2                                                              0xfffe10100080\n#define cfgBIF_CFG_DEV0_SWDS1_DEVICE_STATUS2                                                            0xfffe10100082\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CAP2                                                                 0xfffe10100084\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CNTL2                                                                0xfffe10100088\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_STATUS2                                                              0xfffe1010008a\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_CAP2                                                                 0xfffe1010008c\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_CNTL2                                                                0xfffe10100090\n#define cfgBIF_CFG_DEV0_SWDS1_SLOT_STATUS2                                                              0xfffe10100092\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_CAP_LIST                                                              0xfffe101000a0\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_MSG_CNTL                                                              0xfffe101000a2\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_MSG_ADDR_LO                                                           0xfffe101000a4\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_MSG_ADDR_HI                                                           0xfffe101000a8\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_MSG_DATA                                                              0xfffe101000a8\n#define cfgBIF_CFG_DEV0_SWDS1_MSI_MSG_DATA_64                                                           0xfffe101000ac\n#define cfgBIF_CFG_DEV0_SWDS1_SSID_CAP_LIST                                                             0xfffe101000c0\n#define cfgBIF_CFG_DEV0_SWDS1_SSID_CAP                                                                  0xfffe101000c4\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                         0xfffe10100100\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VENDOR_SPECIFIC_HDR                                                  0xfffe10100104\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VENDOR_SPECIFIC1                                                     0xfffe10100108\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VENDOR_SPECIFIC2                                                     0xfffe1010010c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC_ENH_CAP_LIST                                                      0xfffe10100110\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_PORT_VC_CAP_REG1                                                     0xfffe10100114\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_PORT_VC_CAP_REG2                                                     0xfffe10100118\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_PORT_VC_CNTL                                                         0xfffe1010011c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_PORT_VC_STATUS                                                       0xfffe1010011e\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC0_RESOURCE_CAP                                                     0xfffe10100120\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC0_RESOURCE_CNTL                                                    0xfffe10100124\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC0_RESOURCE_STATUS                                                  0xfffe1010012a\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC1_RESOURCE_CAP                                                     0xfffe1010012c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC1_RESOURCE_CNTL                                                    0xfffe10100130\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_VC1_RESOURCE_STATUS                                                  0xfffe10100136\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                          0xfffe10100140\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_DEV_SERIAL_NUM_DW1                                                   0xfffe10100144\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_DEV_SERIAL_NUM_DW2                                                   0xfffe10100148\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                             0xfffe10100150\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_UNCORR_ERR_STATUS                                                    0xfffe10100154\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_UNCORR_ERR_MASK                                                      0xfffe10100158\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_UNCORR_ERR_SEVERITY                                                  0xfffe1010015c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_CORR_ERR_STATUS                                                      0xfffe10100160\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_CORR_ERR_MASK                                                        0xfffe10100164\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_ADV_ERR_CAP_CNTL                                                     0xfffe10100168\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_HDR_LOG0                                                             0xfffe1010016c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_HDR_LOG1                                                             0xfffe10100170\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_HDR_LOG2                                                             0xfffe10100174\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_HDR_LOG3                                                             0xfffe10100178\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_TLP_PREFIX_LOG0                                                      0xfffe10100188\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_TLP_PREFIX_LOG1                                                      0xfffe1010018c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_TLP_PREFIX_LOG2                                                      0xfffe10100190\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_TLP_PREFIX_LOG3                                                      0xfffe10100194\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_SECONDARY_ENH_CAP_LIST                                               0xfffe10100270\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LINK_CNTL3                                                           0xfffe10100274\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_ERROR_STATUS                                                    0xfffe10100278\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_0_EQUALIZATION_CNTL                                             0xfffe1010027c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_1_EQUALIZATION_CNTL                                             0xfffe1010027e\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_2_EQUALIZATION_CNTL                                             0xfffe10100280\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_3_EQUALIZATION_CNTL                                             0xfffe10100282\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_4_EQUALIZATION_CNTL                                             0xfffe10100284\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_5_EQUALIZATION_CNTL                                             0xfffe10100286\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_6_EQUALIZATION_CNTL                                             0xfffe10100288\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_7_EQUALIZATION_CNTL                                             0xfffe1010028a\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_8_EQUALIZATION_CNTL                                             0xfffe1010028c\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_9_EQUALIZATION_CNTL                                             0xfffe1010028e\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_10_EQUALIZATION_CNTL                                            0xfffe10100290\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_11_EQUALIZATION_CNTL                                            0xfffe10100292\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_12_EQUALIZATION_CNTL                                            0xfffe10100294\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_13_EQUALIZATION_CNTL                                            0xfffe10100296\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_14_EQUALIZATION_CNTL                                            0xfffe10100298\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_LANE_15_EQUALIZATION_CNTL                                            0xfffe1010029a\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_ACS_ENH_CAP_LIST                                                     0xfffe101002a0\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_ACS_CAP                                                              0xfffe101002a4\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_ACS_CNTL                                                             0xfffe101002a6\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_DLF_ENH_CAP_LIST                                                     0xfffe10100400\n#define cfgBIF_CFG_DEV0_SWDS1_DATA_LINK_FEATURE_CAP                                                     0xfffe10100404\n#define cfgBIF_CFG_DEV0_SWDS1_DATA_LINK_FEATURE_STATUS                                                  0xfffe10100408\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_PHY_16GT_ENH_CAP_LIST                                                0xfffe10100410\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CAP_16GT                                                             0xfffe10100414\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_CNTL_16GT                                                            0xfffe10100418\n#define cfgBIF_CFG_DEV0_SWDS1_LINK_STATUS_16GT                                                          0xfffe1010041c\n#define cfgBIF_CFG_DEV0_SWDS1_LOCAL_PARITY_MISMATCH_STATUS_16GT                                         0xfffe10100420\n#define cfgBIF_CFG_DEV0_SWDS1_RTM1_PARITY_MISMATCH_STATUS_16GT                                          0xfffe10100424\n#define cfgBIF_CFG_DEV0_SWDS1_RTM2_PARITY_MISMATCH_STATUS_16GT                                          0xfffe10100428\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_0_EQUALIZATION_CNTL_16GT                                             0xfffe10100430\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_1_EQUALIZATION_CNTL_16GT                                             0xfffe10100431\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_2_EQUALIZATION_CNTL_16GT                                             0xfffe10100432\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_3_EQUALIZATION_CNTL_16GT                                             0xfffe10100433\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_4_EQUALIZATION_CNTL_16GT                                             0xfffe10100434\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_5_EQUALIZATION_CNTL_16GT                                             0xfffe10100435\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_6_EQUALIZATION_CNTL_16GT                                             0xfffe10100436\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_7_EQUALIZATION_CNTL_16GT                                             0xfffe10100437\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_8_EQUALIZATION_CNTL_16GT                                             0xfffe10100438\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_9_EQUALIZATION_CNTL_16GT                                             0xfffe10100439\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_10_EQUALIZATION_CNTL_16GT                                            0xfffe1010043a\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_11_EQUALIZATION_CNTL_16GT                                            0xfffe1010043b\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_12_EQUALIZATION_CNTL_16GT                                            0xfffe1010043c\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_13_EQUALIZATION_CNTL_16GT                                            0xfffe1010043d\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_14_EQUALIZATION_CNTL_16GT                                            0xfffe1010043e\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_15_EQUALIZATION_CNTL_16GT                                            0xfffe1010043f\n#define cfgBIF_CFG_DEV0_SWDS1_PCIE_MARGINING_ENH_CAP_LIST                                               0xfffe10100440\n#define cfgBIF_CFG_DEV0_SWDS1_MARGINING_PORT_CAP                                                        0xfffe10100444\n#define cfgBIF_CFG_DEV0_SWDS1_MARGINING_PORT_STATUS                                                     0xfffe10100446\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_0_MARGINING_LANE_CNTL                                                0xfffe10100448\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_0_MARGINING_LANE_STATUS                                              0xfffe1010044a\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_1_MARGINING_LANE_CNTL                                                0xfffe1010044c\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_1_MARGINING_LANE_STATUS                                              0xfffe1010044e\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_2_MARGINING_LANE_CNTL                                                0xfffe10100450\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_2_MARGINING_LANE_STATUS                                              0xfffe10100452\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_3_MARGINING_LANE_CNTL                                                0xfffe10100454\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_3_MARGINING_LANE_STATUS                                              0xfffe10100456\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_4_MARGINING_LANE_CNTL                                                0xfffe10100458\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_4_MARGINING_LANE_STATUS                                              0xfffe1010045a\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_5_MARGINING_LANE_CNTL                                                0xfffe1010045c\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_5_MARGINING_LANE_STATUS                                              0xfffe1010045e\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_6_MARGINING_LANE_CNTL                                                0xfffe10100460\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_6_MARGINING_LANE_STATUS                                              0xfffe10100462\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_7_MARGINING_LANE_CNTL                                                0xfffe10100464\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_7_MARGINING_LANE_STATUS                                              0xfffe10100466\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_8_MARGINING_LANE_CNTL                                                0xfffe10100468\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_8_MARGINING_LANE_STATUS                                              0xfffe1010046a\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_9_MARGINING_LANE_CNTL                                                0xfffe1010046c\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_9_MARGINING_LANE_STATUS                                              0xfffe1010046e\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_10_MARGINING_LANE_CNTL                                               0xfffe10100470\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_10_MARGINING_LANE_STATUS                                             0xfffe10100472\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_11_MARGINING_LANE_CNTL                                               0xfffe10100474\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_11_MARGINING_LANE_STATUS                                             0xfffe10100476\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_12_MARGINING_LANE_CNTL                                               0xfffe10100478\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_12_MARGINING_LANE_STATUS                                             0xfffe1010047a\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_13_MARGINING_LANE_CNTL                                               0xfffe1010047c\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_13_MARGINING_LANE_STATUS                                             0xfffe1010047e\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_14_MARGINING_LANE_CNTL                                               0xfffe10100480\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_14_MARGINING_LANE_STATUS                                             0xfffe10100482\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_15_MARGINING_LANE_CNTL                                               0xfffe10100484\n#define cfgBIF_CFG_DEV0_SWDS1_LANE_15_MARGINING_LANE_STATUS                                             0xfffe10100486\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_1_VENDOR_ID                                                                0xfffe10200000\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_ID                                                                0xfffe10200002\n#define cfgBIF_CFG_DEV0_EPF0_1_COMMAND                                                                  0xfffe10200004\n#define cfgBIF_CFG_DEV0_EPF0_1_STATUS                                                                   0xfffe10200006\n#define cfgBIF_CFG_DEV0_EPF0_1_REVISION_ID                                                              0xfffe10200008\n#define cfgBIF_CFG_DEV0_EPF0_1_PROG_INTERFACE                                                           0xfffe10200009\n#define cfgBIF_CFG_DEV0_EPF0_1_SUB_CLASS                                                                0xfffe1020000a\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_CLASS                                                               0xfffe1020000b\n#define cfgBIF_CFG_DEV0_EPF0_1_CACHE_LINE                                                               0xfffe1020000c\n#define cfgBIF_CFG_DEV0_EPF0_1_LATENCY                                                                  0xfffe1020000d\n#define cfgBIF_CFG_DEV0_EPF0_1_HEADER                                                                   0xfffe1020000e\n#define cfgBIF_CFG_DEV0_EPF0_1_BIST                                                                     0xfffe1020000f\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_1                                                              0xfffe10200010\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_2                                                              0xfffe10200014\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_3                                                              0xfffe10200018\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_4                                                              0xfffe1020001c\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_5                                                              0xfffe10200020\n#define cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_6                                                              0xfffe10200024\n#define cfgBIF_CFG_DEV0_EPF0_1_CARDBUS_CIS_PTR                                                          0xfffe10200028\n#define cfgBIF_CFG_DEV0_EPF0_1_ADAPTER_ID                                                               0xfffe1020002c\n#define cfgBIF_CFG_DEV0_EPF0_1_ROM_BASE_ADDR                                                            0xfffe10200030\n#define cfgBIF_CFG_DEV0_EPF0_1_CAP_PTR                                                                  0xfffe10200034\n#define cfgBIF_CFG_DEV0_EPF0_1_INTERRUPT_LINE                                                           0xfffe1020003c\n#define cfgBIF_CFG_DEV0_EPF0_1_INTERRUPT_PIN                                                            0xfffe1020003d\n#define cfgBIF_CFG_DEV0_EPF0_1_MIN_GRANT                                                                0xfffe1020003e\n#define cfgBIF_CFG_DEV0_EPF0_1_MAX_LATENCY                                                              0xfffe1020003f\n#define cfgBIF_CFG_DEV0_EPF0_1_VENDOR_CAP_LIST                                                          0xfffe10200048\n#define cfgBIF_CFG_DEV0_EPF0_1_ADAPTER_ID_W                                                             0xfffe1020004c\n#define cfgBIF_CFG_DEV0_EPF0_1_PMI_CAP_LIST                                                             0xfffe10200050\n#define cfgBIF_CFG_DEV0_EPF0_1_PMI_CAP                                                                  0xfffe10200052\n#define cfgBIF_CFG_DEV0_EPF0_1_PMI_STATUS_CNTL                                                          0xfffe10200054\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_CAP_LIST                                                            0xfffe10200064\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_CAP                                                                 0xfffe10200066\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CAP                                                               0xfffe10200068\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CNTL                                                              0xfffe1020006c\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS                                                            0xfffe1020006e\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP                                                                 0xfffe10200070\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL                                                                0xfffe10200074\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS                                                              0xfffe10200076\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CAP2                                                              0xfffe10200088\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CNTL2                                                             0xfffe1020008c\n#define cfgBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS2                                                           0xfffe1020008e\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP2                                                                0xfffe10200090\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL2                                                               0xfffe10200094\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS2                                                             0xfffe10200096\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_CAP_LIST                                                             0xfffe102000a0\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_CNTL                                                             0xfffe102000a2\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDR_LO                                                          0xfffe102000a4\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDR_HI                                                          0xfffe102000a8\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA                                                             0xfffe102000a8\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MASK                                                                 0xfffe102000ac\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA_64                                                          0xfffe102000ac\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_MASK_64                                                              0xfffe102000b0\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_PENDING                                                              0xfffe102000b0\n#define cfgBIF_CFG_DEV0_EPF0_1_MSI_PENDING_64                                                           0xfffe102000b4\n#define cfgBIF_CFG_DEV0_EPF0_1_MSIX_CAP_LIST                                                            0xfffe102000c0\n#define cfgBIF_CFG_DEV0_EPF0_1_MSIX_MSG_CNTL                                                            0xfffe102000c2\n#define cfgBIF_CFG_DEV0_EPF0_1_MSIX_TABLE                                                               0xfffe102000c4\n#define cfgBIF_CFG_DEV0_EPF0_1_MSIX_PBA                                                                 0xfffe102000c8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0xfffe10200100\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR                                                 0xfffe10200104\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC1                                                    0xfffe10200108\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC2                                                    0xfffe1020010c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC_ENH_CAP_LIST                                                     0xfffe10200110\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CAP_REG1                                                    0xfffe10200114\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CAP_REG2                                                    0xfffe10200118\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CNTL                                                        0xfffe1020011c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_STATUS                                                      0xfffe1020011e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_CAP                                                    0xfffe10200120\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_CNTL                                                   0xfffe10200124\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_STATUS                                                 0xfffe1020012a\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_CAP                                                    0xfffe1020012c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_CNTL                                                   0xfffe10200130\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_STATUS                                                 0xfffe10200136\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                         0xfffe10200140\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_DW1                                                  0xfffe10200144\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_DW2                                                  0xfffe10200148\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0xfffe10200150\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_STATUS                                                   0xfffe10200154\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_MASK                                                     0xfffe10200158\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_SEVERITY                                                 0xfffe1020015c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_CORR_ERR_STATUS                                                     0xfffe10200160\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_CORR_ERR_MASK                                                       0xfffe10200164\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ADV_ERR_CAP_CNTL                                                    0xfffe10200168\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG0                                                            0xfffe1020016c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG1                                                            0xfffe10200170\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG2                                                            0xfffe10200174\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG3                                                            0xfffe10200178\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG0                                                     0xfffe10200188\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG1                                                     0xfffe1020018c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG2                                                     0xfffe10200190\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG3                                                     0xfffe10200194\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR_ENH_CAP_LIST                                                    0xfffe10200200\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR1_CAP                                                            0xfffe10200204\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR1_CNTL                                                           0xfffe10200208\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR2_CAP                                                            0xfffe1020020c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR2_CNTL                                                           0xfffe10200210\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR3_CAP                                                            0xfffe10200214\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR3_CNTL                                                           0xfffe10200218\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR4_CAP                                                            0xfffe1020021c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR4_CNTL                                                           0xfffe10200220\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR5_CAP                                                            0xfffe10200224\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR5_CNTL                                                           0xfffe10200228\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR6_CAP                                                            0xfffe1020022c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR6_CNTL                                                           0xfffe10200230\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0xfffe10200240\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_DATA_SELECT                                              0xfffe10200244\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_DATA                                                     0xfffe10200248\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_CAP                                                      0xfffe1020024c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_ENH_CAP_LIST                                                    0xfffe10200250\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CAP                                                             0xfffe10200254\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_LATENCY_INDICATOR                                               0xfffe10200258\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_STATUS                                                          0xfffe1020025c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CNTL                                                            0xfffe1020025e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0xfffe10200260\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0xfffe10200261\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0xfffe10200262\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0xfffe10200263\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0xfffe10200264\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0xfffe10200265\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0xfffe10200266\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0xfffe10200267\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SECONDARY_ENH_CAP_LIST                                              0xfffe10200270\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LINK_CNTL3                                                          0xfffe10200274\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_ERROR_STATUS                                                   0xfffe10200278\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_0_EQUALIZATION_CNTL                                            0xfffe1020027c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_1_EQUALIZATION_CNTL                                            0xfffe1020027e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_2_EQUALIZATION_CNTL                                            0xfffe10200280\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_3_EQUALIZATION_CNTL                                            0xfffe10200282\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_4_EQUALIZATION_CNTL                                            0xfffe10200284\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_5_EQUALIZATION_CNTL                                            0xfffe10200286\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_6_EQUALIZATION_CNTL                                            0xfffe10200288\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_7_EQUALIZATION_CNTL                                            0xfffe1020028a\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_8_EQUALIZATION_CNTL                                            0xfffe1020028c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_9_EQUALIZATION_CNTL                                            0xfffe1020028e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_10_EQUALIZATION_CNTL                                           0xfffe10200290\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_11_EQUALIZATION_CNTL                                           0xfffe10200292\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_12_EQUALIZATION_CNTL                                           0xfffe10200294\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_13_EQUALIZATION_CNTL                                           0xfffe10200296\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_14_EQUALIZATION_CNTL                                           0xfffe10200298\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_15_EQUALIZATION_CNTL                                           0xfffe1020029a\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_ENH_CAP_LIST                                                    0xfffe102002a0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CAP                                                             0xfffe102002a4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CNTL                                                            0xfffe102002a6\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ATS_ENH_CAP_LIST                                                    0xfffe102002b0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ATS_CAP                                                             0xfffe102002b4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ATS_CNTL                                                            0xfffe102002b6\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_REQ_ENH_CAP_LIST                                               0xfffe102002c0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_REQ_CNTL                                                       0xfffe102002c4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_REQ_STATUS                                                     0xfffe102002c6\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_OUTSTAND_PAGE_REQ_CAPACITY                                          0xfffe102002c8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_OUTSTAND_PAGE_REQ_ALLOC                                             0xfffe102002cc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_ENH_CAP_LIST                                                  0xfffe102002d0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CAP                                                           0xfffe102002d4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CNTL                                                          0xfffe102002d6\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ENH_CAP_LIST                                                     0xfffe102002f0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_CAP                                                              0xfffe102002f4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_CNTL                                                             0xfffe102002f6\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDR0                                                            0xfffe102002f8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDR1                                                            0xfffe102002fc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_RCV0                                                             0xfffe10200300\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_RCV1                                                             0xfffe10200304\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_ALL0                                                       0xfffe10200308\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_ALL1                                                       0xfffe1020030c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_UNTRANSLATED_0                                             0xfffe10200310\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_UNTRANSLATED_1                                             0xfffe10200314\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LTR_ENH_CAP_LIST                                                    0xfffe10200320\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_LTR_CAP                                                             0xfffe10200324\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_ENH_CAP_LIST                                                    0xfffe10200328\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_CAP                                                             0xfffe1020032c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_CNTL                                                            0xfffe1020032e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_ENH_CAP_LIST                                                  0xfffe10200330\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_CAP                                                           0xfffe10200334\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_CONTROL                                                       0xfffe10200338\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_STATUS                                                        0xfffe1020033a\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_INITIAL_VFS                                                   0xfffe1020033c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_TOTAL_VFS                                                     0xfffe1020033e\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_NUM_VFS                                                       0xfffe10200340\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_FUNC_DEP_LINK                                                 0xfffe10200342\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_FIRST_VF_OFFSET                                               0xfffe10200344\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_STRIDE                                                     0xfffe10200346\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_DEVICE_ID                                                  0xfffe1020034a\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE                                           0xfffe1020034c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_SYSTEM_PAGE_SIZE                                              0xfffe10200350\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_0                                                0xfffe10200354\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_1                                                0xfffe10200358\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_2                                                0xfffe1020035c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_3                                                0xfffe10200360\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_4                                                0xfffe10200364\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_5                                                0xfffe10200368\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                               0xfffe1020036c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TPH_REQR_ENH_CAP_LIST                                               0xfffe10200370\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TPH_REQR_CAP                                                        0xfffe10200374\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_TPH_REQR_CNTL                                                       0xfffe10200378\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_DLF_ENH_CAP_LIST                                                    0xfffe10200400\n#define cfgBIF_CFG_DEV0_EPF0_1_DATA_LINK_FEATURE_CAP                                                    0xfffe10200404\n#define cfgBIF_CFG_DEV0_EPF0_1_DATA_LINK_FEATURE_STATUS                                                 0xfffe10200408\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_PHY_16GT_ENH_CAP_LIST                                               0xfffe10200410\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP_16GT                                                            0xfffe10200414\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL_16GT                                                           0xfffe10200418\n#define cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS_16GT                                                         0xfffe1020041c\n#define cfgBIF_CFG_DEV0_EPF0_1_LOCAL_PARITY_MISMATCH_STATUS_16GT                                        0xfffe10200420\n#define cfgBIF_CFG_DEV0_EPF0_1_RTM1_PARITY_MISMATCH_STATUS_16GT                                         0xfffe10200424\n#define cfgBIF_CFG_DEV0_EPF0_1_RTM2_PARITY_MISMATCH_STATUS_16GT                                         0xfffe10200428\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_0_EQUALIZATION_CNTL_16GT                                            0xfffe10200430\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_1_EQUALIZATION_CNTL_16GT                                            0xfffe10200431\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_2_EQUALIZATION_CNTL_16GT                                            0xfffe10200432\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_3_EQUALIZATION_CNTL_16GT                                            0xfffe10200433\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_4_EQUALIZATION_CNTL_16GT                                            0xfffe10200434\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_5_EQUALIZATION_CNTL_16GT                                            0xfffe10200435\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_6_EQUALIZATION_CNTL_16GT                                            0xfffe10200436\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_7_EQUALIZATION_CNTL_16GT                                            0xfffe10200437\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_8_EQUALIZATION_CNTL_16GT                                            0xfffe10200438\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_9_EQUALIZATION_CNTL_16GT                                            0xfffe10200439\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_10_EQUALIZATION_CNTL_16GT                                           0xfffe1020043a\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_11_EQUALIZATION_CNTL_16GT                                           0xfffe1020043b\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_12_EQUALIZATION_CNTL_16GT                                           0xfffe1020043c\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_13_EQUALIZATION_CNTL_16GT                                           0xfffe1020043d\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_14_EQUALIZATION_CNTL_16GT                                           0xfffe1020043e\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_15_EQUALIZATION_CNTL_16GT                                           0xfffe1020043f\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_MARGINING_ENH_CAP_LIST                                              0xfffe10200440\n#define cfgBIF_CFG_DEV0_EPF0_1_MARGINING_PORT_CAP                                                       0xfffe10200444\n#define cfgBIF_CFG_DEV0_EPF0_1_MARGINING_PORT_STATUS                                                    0xfffe10200446\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_0_MARGINING_LANE_CNTL                                               0xfffe10200448\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_0_MARGINING_LANE_STATUS                                             0xfffe1020044a\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_1_MARGINING_LANE_CNTL                                               0xfffe1020044c\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_1_MARGINING_LANE_STATUS                                             0xfffe1020044e\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_2_MARGINING_LANE_CNTL                                               0xfffe10200450\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_2_MARGINING_LANE_STATUS                                             0xfffe10200452\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_3_MARGINING_LANE_CNTL                                               0xfffe10200454\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_3_MARGINING_LANE_STATUS                                             0xfffe10200456\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_4_MARGINING_LANE_CNTL                                               0xfffe10200458\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_4_MARGINING_LANE_STATUS                                             0xfffe1020045a\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_5_MARGINING_LANE_CNTL                                               0xfffe1020045c\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_5_MARGINING_LANE_STATUS                                             0xfffe1020045e\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_6_MARGINING_LANE_CNTL                                               0xfffe10200460\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_6_MARGINING_LANE_STATUS                                             0xfffe10200462\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_7_MARGINING_LANE_CNTL                                               0xfffe10200464\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_7_MARGINING_LANE_STATUS                                             0xfffe10200466\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_8_MARGINING_LANE_CNTL                                               0xfffe10200468\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_8_MARGINING_LANE_STATUS                                             0xfffe1020046a\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_9_MARGINING_LANE_CNTL                                               0xfffe1020046c\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_9_MARGINING_LANE_STATUS                                             0xfffe1020046e\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_10_MARGINING_LANE_CNTL                                              0xfffe10200470\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_10_MARGINING_LANE_STATUS                                            0xfffe10200472\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_11_MARGINING_LANE_CNTL                                              0xfffe10200474\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_11_MARGINING_LANE_STATUS                                            0xfffe10200476\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_12_MARGINING_LANE_CNTL                                              0xfffe10200478\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_12_MARGINING_LANE_STATUS                                            0xfffe1020047a\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_13_MARGINING_LANE_CNTL                                              0xfffe1020047c\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_13_MARGINING_LANE_STATUS                                            0xfffe1020047e\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_14_MARGINING_LANE_CNTL                                              0xfffe10200480\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_14_MARGINING_LANE_STATUS                                            0xfffe10200482\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_15_MARGINING_LANE_CNTL                                              0xfffe10200484\n#define cfgBIF_CFG_DEV0_EPF0_1_LANE_15_MARGINING_LANE_STATUS                                            0xfffe10200486\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST                                          0xfffe102004c0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR1_CAP                                                  0xfffe102004c4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR1_CNTL                                                 0xfffe102004c8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR2_CAP                                                  0xfffe102004cc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR2_CNTL                                                 0xfffe102004d0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR3_CAP                                                  0xfffe102004d4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR3_CNTL                                                 0xfffe102004d8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR4_CAP                                                  0xfffe102004dc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR4_CNTL                                                 0xfffe102004e0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR5_CAP                                                  0xfffe102004e4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR5_CNTL                                                 0xfffe102004e8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR6_CAP                                                  0xfffe102004ec\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR6_CNTL                                                 0xfffe102004f0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                                 0xfffe10200500\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                          0xfffe10200504\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                             0xfffe10200508\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE                              0xfffe1020050c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS                              0xfffe10200510\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                            0xfffe10200514\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0                            0xfffe10200518\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1                            0xfffe1020051c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2                            0xfffe10200520\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                                  0xfffe10200524\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                                 0xfffe10200528\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                                  0xfffe1020052c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION                                   0xfffe10200530\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE                     0xfffe10200534\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                   0xfffe10200538\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                   0xfffe1020053c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                   0xfffe10200540\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                   0xfffe10200544\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                   0xfffe10200548\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                   0xfffe1020054c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                   0xfffe10200550\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                   0xfffe10200554\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                   0xfffe10200558\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                   0xfffe1020055c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                                  0xfffe10200560\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                                  0xfffe10200564\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                                  0xfffe10200568\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                                  0xfffe1020056c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                                  0xfffe10200570\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                                  0xfffe10200574\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB                                  0xfffe10200578\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB                                  0xfffe1020057c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB                                  0xfffe10200580\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB                                  0xfffe10200584\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB                                  0xfffe10200588\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB                                  0xfffe1020058c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB                                  0xfffe10200590\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB                                  0xfffe10200594\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB                                  0xfffe10200598\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB                                  0xfffe1020059c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB                                  0xfffe102005a0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB                                  0xfffe102005a4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB                                  0xfffe102005a8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB                                  0xfffe102005ac\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB                                  0xfffe102005b0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0                               0xfffe102005c0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1                               0xfffe102005c4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2                               0xfffe102005c8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3                               0xfffe102005cc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4                               0xfffe102005d0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5                               0xfffe102005d4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6                               0xfffe102005d8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7                               0xfffe102005dc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8                               0xfffe102005e0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0                               0xfffe102005f0\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1                               0xfffe102005f4\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2                               0xfffe102005f8\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3                               0xfffe102005fc\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4                               0xfffe10200600\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5                               0xfffe10200604\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6                               0xfffe10200608\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7                               0xfffe1020060c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8                               0xfffe10200610\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0                               0xfffe10200620\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1                               0xfffe10200624\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2                               0xfffe10200628\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3                               0xfffe1020062c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4                               0xfffe10200630\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5                               0xfffe10200634\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6                               0xfffe10200638\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7                               0xfffe1020063c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8                               0xfffe10200640\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0                              0xfffe10200650\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1                              0xfffe10200654\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2                              0xfffe10200658\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3                              0xfffe1020065c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4                              0xfffe10200660\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5                              0xfffe10200664\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6                              0xfffe10200668\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7                              0xfffe1020066c\n#define cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8                              0xfffe10200670\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF1_1_VENDOR_ID                                                                0xfffe10201000\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_ID                                                                0xfffe10201002\n#define cfgBIF_CFG_DEV0_EPF1_1_COMMAND                                                                  0xfffe10201004\n#define cfgBIF_CFG_DEV0_EPF1_1_STATUS                                                                   0xfffe10201006\n#define cfgBIF_CFG_DEV0_EPF1_1_REVISION_ID                                                              0xfffe10201008\n#define cfgBIF_CFG_DEV0_EPF1_1_PROG_INTERFACE                                                           0xfffe10201009\n#define cfgBIF_CFG_DEV0_EPF1_1_SUB_CLASS                                                                0xfffe1020100a\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_CLASS                                                               0xfffe1020100b\n#define cfgBIF_CFG_DEV0_EPF1_1_CACHE_LINE                                                               0xfffe1020100c\n#define cfgBIF_CFG_DEV0_EPF1_1_LATENCY                                                                  0xfffe1020100d\n#define cfgBIF_CFG_DEV0_EPF1_1_HEADER                                                                   0xfffe1020100e\n#define cfgBIF_CFG_DEV0_EPF1_1_BIST                                                                     0xfffe1020100f\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_1                                                              0xfffe10201010\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_2                                                              0xfffe10201014\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_3                                                              0xfffe10201018\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_4                                                              0xfffe1020101c\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_5                                                              0xfffe10201020\n#define cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_6                                                              0xfffe10201024\n#define cfgBIF_CFG_DEV0_EPF1_1_CARDBUS_CIS_PTR                                                          0xfffe10201028\n#define cfgBIF_CFG_DEV0_EPF1_1_ADAPTER_ID                                                               0xfffe1020102c\n#define cfgBIF_CFG_DEV0_EPF1_1_ROM_BASE_ADDR                                                            0xfffe10201030\n#define cfgBIF_CFG_DEV0_EPF1_1_CAP_PTR                                                                  0xfffe10201034\n#define cfgBIF_CFG_DEV0_EPF1_1_INTERRUPT_LINE                                                           0xfffe1020103c\n#define cfgBIF_CFG_DEV0_EPF1_1_INTERRUPT_PIN                                                            0xfffe1020103d\n#define cfgBIF_CFG_DEV0_EPF1_1_MIN_GRANT                                                                0xfffe1020103e\n#define cfgBIF_CFG_DEV0_EPF1_1_MAX_LATENCY                                                              0xfffe1020103f\n#define cfgBIF_CFG_DEV0_EPF1_1_VENDOR_CAP_LIST                                                          0xfffe10201048\n#define cfgBIF_CFG_DEV0_EPF1_1_ADAPTER_ID_W                                                             0xfffe1020104c\n#define cfgBIF_CFG_DEV0_EPF1_1_PMI_CAP_LIST                                                             0xfffe10201050\n#define cfgBIF_CFG_DEV0_EPF1_1_PMI_CAP                                                                  0xfffe10201052\n#define cfgBIF_CFG_DEV0_EPF1_1_PMI_STATUS_CNTL                                                          0xfffe10201054\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_CAP_LIST                                                            0xfffe10201064\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_CAP                                                                 0xfffe10201066\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CAP                                                               0xfffe10201068\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CNTL                                                              0xfffe1020106c\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS                                                            0xfffe1020106e\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CAP                                                                 0xfffe10201070\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CNTL                                                                0xfffe10201074\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_STATUS                                                              0xfffe10201076\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CAP2                                                              0xfffe10201088\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CNTL2                                                             0xfffe1020108c\n#define cfgBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS2                                                           0xfffe1020108e\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CAP2                                                                0xfffe10201090\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CNTL2                                                               0xfffe10201094\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_STATUS2                                                             0xfffe10201096\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_CAP_LIST                                                             0xfffe102010a0\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_CNTL                                                             0xfffe102010a2\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDR_LO                                                          0xfffe102010a4\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDR_HI                                                          0xfffe102010a8\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA                                                             0xfffe102010a8\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MASK                                                                 0xfffe102010ac\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA_64                                                          0xfffe102010ac\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_MASK_64                                                              0xfffe102010b0\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_PENDING                                                              0xfffe102010b0\n#define cfgBIF_CFG_DEV0_EPF1_1_MSI_PENDING_64                                                           0xfffe102010b4\n#define cfgBIF_CFG_DEV0_EPF1_1_MSIX_CAP_LIST                                                            0xfffe102010c0\n#define cfgBIF_CFG_DEV0_EPF1_1_MSIX_MSG_CNTL                                                            0xfffe102010c2\n#define cfgBIF_CFG_DEV0_EPF1_1_MSIX_TABLE                                                               0xfffe102010c4\n#define cfgBIF_CFG_DEV0_EPF1_1_MSIX_PBA                                                                 0xfffe102010c8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0xfffe10201100\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR                                                 0xfffe10201104\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC1                                                    0xfffe10201108\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC2                                                    0xfffe1020110c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC_ENH_CAP_LIST                                                     0xfffe10201110\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PORT_VC_CAP_REG1                                                    0xfffe10201114\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PORT_VC_CAP_REG2                                                    0xfffe10201118\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PORT_VC_CNTL                                                        0xfffe1020111c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PORT_VC_STATUS                                                      0xfffe1020111e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC0_RESOURCE_CAP                                                    0xfffe10201120\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC0_RESOURCE_CNTL                                                   0xfffe10201124\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC0_RESOURCE_STATUS                                                 0xfffe1020112a\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC1_RESOURCE_CAP                                                    0xfffe1020112c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC1_RESOURCE_CNTL                                                   0xfffe10201130\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VC1_RESOURCE_STATUS                                                 0xfffe10201136\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                         0xfffe10201140\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_DW1                                                  0xfffe10201144\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_DW2                                                  0xfffe10201148\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0xfffe10201150\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_STATUS                                                   0xfffe10201154\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_MASK                                                     0xfffe10201158\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_SEVERITY                                                 0xfffe1020115c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_CORR_ERR_STATUS                                                     0xfffe10201160\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_CORR_ERR_MASK                                                       0xfffe10201164\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ADV_ERR_CAP_CNTL                                                    0xfffe10201168\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG0                                                            0xfffe1020116c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG1                                                            0xfffe10201170\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG2                                                            0xfffe10201174\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG3                                                            0xfffe10201178\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG0                                                     0xfffe10201188\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG1                                                     0xfffe1020118c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG2                                                     0xfffe10201190\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG3                                                     0xfffe10201194\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR_ENH_CAP_LIST                                                    0xfffe10201200\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR1_CAP                                                            0xfffe10201204\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR1_CNTL                                                           0xfffe10201208\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR2_CAP                                                            0xfffe1020120c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR2_CNTL                                                           0xfffe10201210\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR3_CAP                                                            0xfffe10201214\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR3_CNTL                                                           0xfffe10201218\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR4_CAP                                                            0xfffe1020121c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR4_CNTL                                                           0xfffe10201220\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR5_CAP                                                            0xfffe10201224\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR5_CNTL                                                           0xfffe10201228\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR6_CAP                                                            0xfffe1020122c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR6_CNTL                                                           0xfffe10201230\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0xfffe10201240\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_DATA_SELECT                                              0xfffe10201244\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_DATA                                                     0xfffe10201248\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_CAP                                                      0xfffe1020124c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_ENH_CAP_LIST                                                    0xfffe10201250\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CAP                                                             0xfffe10201254\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_LATENCY_INDICATOR                                               0xfffe10201258\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_STATUS                                                          0xfffe1020125c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CNTL                                                            0xfffe1020125e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0xfffe10201260\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0xfffe10201261\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0xfffe10201262\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0xfffe10201263\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0xfffe10201264\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0xfffe10201265\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0xfffe10201266\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0xfffe10201267\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SECONDARY_ENH_CAP_LIST                                              0xfffe10201270\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LINK_CNTL3                                                          0xfffe10201274\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_ERROR_STATUS                                                   0xfffe10201278\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_0_EQUALIZATION_CNTL                                            0xfffe1020127c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_1_EQUALIZATION_CNTL                                            0xfffe1020127e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_2_EQUALIZATION_CNTL                                            0xfffe10201280\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_3_EQUALIZATION_CNTL                                            0xfffe10201282\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_4_EQUALIZATION_CNTL                                            0xfffe10201284\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_5_EQUALIZATION_CNTL                                            0xfffe10201286\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_6_EQUALIZATION_CNTL                                            0xfffe10201288\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_7_EQUALIZATION_CNTL                                            0xfffe1020128a\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_8_EQUALIZATION_CNTL                                            0xfffe1020128c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_9_EQUALIZATION_CNTL                                            0xfffe1020128e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_10_EQUALIZATION_CNTL                                           0xfffe10201290\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_11_EQUALIZATION_CNTL                                           0xfffe10201292\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_12_EQUALIZATION_CNTL                                           0xfffe10201294\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_13_EQUALIZATION_CNTL                                           0xfffe10201296\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_14_EQUALIZATION_CNTL                                           0xfffe10201298\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_15_EQUALIZATION_CNTL                                           0xfffe1020129a\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_ENH_CAP_LIST                                                    0xfffe102012a0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CAP                                                             0xfffe102012a4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CNTL                                                            0xfffe102012a6\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ATS_ENH_CAP_LIST                                                    0xfffe102012b0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ATS_CAP                                                             0xfffe102012b4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ATS_CNTL                                                            0xfffe102012b6\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_REQ_ENH_CAP_LIST                                               0xfffe102012c0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_REQ_CNTL                                                       0xfffe102012c4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_REQ_STATUS                                                     0xfffe102012c6\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_OUTSTAND_PAGE_REQ_CAPACITY                                          0xfffe102012c8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_OUTSTAND_PAGE_REQ_ALLOC                                             0xfffe102012cc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_ENH_CAP_LIST                                                  0xfffe102012d0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CAP                                                           0xfffe102012d4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CNTL                                                          0xfffe102012d6\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ENH_CAP_LIST                                                     0xfffe102012f0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_CAP                                                              0xfffe102012f4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_CNTL                                                             0xfffe102012f6\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDR0                                                            0xfffe102012f8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDR1                                                            0xfffe102012fc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_RCV0                                                             0xfffe10201300\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_RCV1                                                             0xfffe10201304\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_ALL0                                                       0xfffe10201308\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_ALL1                                                       0xfffe1020130c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_UNTRANSLATED_0                                             0xfffe10201310\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_UNTRANSLATED_1                                             0xfffe10201314\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LTR_ENH_CAP_LIST                                                    0xfffe10201320\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_LTR_CAP                                                             0xfffe10201324\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_ENH_CAP_LIST                                                    0xfffe10201328\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_CAP                                                             0xfffe1020132c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_CNTL                                                            0xfffe1020132e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_ENH_CAP_LIST                                                  0xfffe10201330\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_CAP                                                           0xfffe10201334\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_CONTROL                                                       0xfffe10201338\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_STATUS                                                        0xfffe1020133a\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_INITIAL_VFS                                                   0xfffe1020133c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_TOTAL_VFS                                                     0xfffe1020133e\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_NUM_VFS                                                       0xfffe10201340\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_FUNC_DEP_LINK                                                 0xfffe10201342\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_FIRST_VF_OFFSET                                               0xfffe10201344\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_STRIDE                                                     0xfffe10201346\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_DEVICE_ID                                                  0xfffe1020134a\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE                                           0xfffe1020134c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_SYSTEM_PAGE_SIZE                                              0xfffe10201350\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_0                                                0xfffe10201354\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_1                                                0xfffe10201358\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_2                                                0xfffe1020135c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_3                                                0xfffe10201360\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_4                                                0xfffe10201364\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_5                                                0xfffe10201368\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                               0xfffe1020136c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TPH_REQR_ENH_CAP_LIST                                               0xfffe10201370\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TPH_REQR_CAP                                                        0xfffe10201374\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_TPH_REQR_CNTL                                                       0xfffe10201378\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_DLF_ENH_CAP_LIST                                                    0xfffe10201400\n#define cfgBIF_CFG_DEV0_EPF1_1_DATA_LINK_FEATURE_CAP                                                    0xfffe10201404\n#define cfgBIF_CFG_DEV0_EPF1_1_DATA_LINK_FEATURE_STATUS                                                 0xfffe10201408\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_PHY_16GT_ENH_CAP_LIST                                               0xfffe10201410\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CAP_16GT                                                            0xfffe10201414\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_CNTL_16GT                                                           0xfffe10201418\n#define cfgBIF_CFG_DEV0_EPF1_1_LINK_STATUS_16GT                                                         0xfffe1020141c\n#define cfgBIF_CFG_DEV0_EPF1_1_LOCAL_PARITY_MISMATCH_STATUS_16GT                                        0xfffe10201420\n#define cfgBIF_CFG_DEV0_EPF1_1_RTM1_PARITY_MISMATCH_STATUS_16GT                                         0xfffe10201424\n#define cfgBIF_CFG_DEV0_EPF1_1_RTM2_PARITY_MISMATCH_STATUS_16GT                                         0xfffe10201428\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_0_EQUALIZATION_CNTL_16GT                                            0xfffe10201430\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_1_EQUALIZATION_CNTL_16GT                                            0xfffe10201431\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_2_EQUALIZATION_CNTL_16GT                                            0xfffe10201432\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_3_EQUALIZATION_CNTL_16GT                                            0xfffe10201433\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_4_EQUALIZATION_CNTL_16GT                                            0xfffe10201434\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_5_EQUALIZATION_CNTL_16GT                                            0xfffe10201435\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_6_EQUALIZATION_CNTL_16GT                                            0xfffe10201436\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_7_EQUALIZATION_CNTL_16GT                                            0xfffe10201437\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_8_EQUALIZATION_CNTL_16GT                                            0xfffe10201438\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_9_EQUALIZATION_CNTL_16GT                                            0xfffe10201439\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_10_EQUALIZATION_CNTL_16GT                                           0xfffe1020143a\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_11_EQUALIZATION_CNTL_16GT                                           0xfffe1020143b\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_12_EQUALIZATION_CNTL_16GT                                           0xfffe1020143c\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_13_EQUALIZATION_CNTL_16GT                                           0xfffe1020143d\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_14_EQUALIZATION_CNTL_16GT                                           0xfffe1020143e\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_15_EQUALIZATION_CNTL_16GT                                           0xfffe1020143f\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_MARGINING_ENH_CAP_LIST                                              0xfffe10201440\n#define cfgBIF_CFG_DEV0_EPF1_1_MARGINING_PORT_CAP                                                       0xfffe10201444\n#define cfgBIF_CFG_DEV0_EPF1_1_MARGINING_PORT_STATUS                                                    0xfffe10201446\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_0_MARGINING_LANE_CNTL                                               0xfffe10201448\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_0_MARGINING_LANE_STATUS                                             0xfffe1020144a\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_1_MARGINING_LANE_CNTL                                               0xfffe1020144c\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_1_MARGINING_LANE_STATUS                                             0xfffe1020144e\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_2_MARGINING_LANE_CNTL                                               0xfffe10201450\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_2_MARGINING_LANE_STATUS                                             0xfffe10201452\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_3_MARGINING_LANE_CNTL                                               0xfffe10201454\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_3_MARGINING_LANE_STATUS                                             0xfffe10201456\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_4_MARGINING_LANE_CNTL                                               0xfffe10201458\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_4_MARGINING_LANE_STATUS                                             0xfffe1020145a\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_5_MARGINING_LANE_CNTL                                               0xfffe1020145c\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_5_MARGINING_LANE_STATUS                                             0xfffe1020145e\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_6_MARGINING_LANE_CNTL                                               0xfffe10201460\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_6_MARGINING_LANE_STATUS                                             0xfffe10201462\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_7_MARGINING_LANE_CNTL                                               0xfffe10201464\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_7_MARGINING_LANE_STATUS                                             0xfffe10201466\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_8_MARGINING_LANE_CNTL                                               0xfffe10201468\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_8_MARGINING_LANE_STATUS                                             0xfffe1020146a\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_9_MARGINING_LANE_CNTL                                               0xfffe1020146c\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_9_MARGINING_LANE_STATUS                                             0xfffe1020146e\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_10_MARGINING_LANE_CNTL                                              0xfffe10201470\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_10_MARGINING_LANE_STATUS                                            0xfffe10201472\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_11_MARGINING_LANE_CNTL                                              0xfffe10201474\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_11_MARGINING_LANE_STATUS                                            0xfffe10201476\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_12_MARGINING_LANE_CNTL                                              0xfffe10201478\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_12_MARGINING_LANE_STATUS                                            0xfffe1020147a\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_13_MARGINING_LANE_CNTL                                              0xfffe1020147c\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_13_MARGINING_LANE_STATUS                                            0xfffe1020147e\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_14_MARGINING_LANE_CNTL                                              0xfffe10201480\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_14_MARGINING_LANE_STATUS                                            0xfffe10201482\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_15_MARGINING_LANE_CNTL                                              0xfffe10201484\n#define cfgBIF_CFG_DEV0_EPF1_1_LANE_15_MARGINING_LANE_STATUS                                            0xfffe10201486\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST                                          0xfffe102014c0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR1_CAP                                                  0xfffe102014c4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR1_CNTL                                                 0xfffe102014c8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR2_CAP                                                  0xfffe102014cc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR2_CNTL                                                 0xfffe102014d0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR3_CAP                                                  0xfffe102014d4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR3_CNTL                                                 0xfffe102014d8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR4_CAP                                                  0xfffe102014dc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR4_CNTL                                                 0xfffe102014e0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR5_CAP                                                  0xfffe102014e4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR5_CNTL                                                 0xfffe102014e8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR6_CAP                                                  0xfffe102014ec\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR6_CNTL                                                 0xfffe102014f0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                                 0xfffe10201500\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                          0xfffe10201504\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                             0xfffe10201508\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE                              0xfffe1020150c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS                              0xfffe10201510\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                            0xfffe10201514\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0                            0xfffe10201518\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1                            0xfffe1020151c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2                            0xfffe10201520\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                                  0xfffe10201524\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                                 0xfffe10201528\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                                  0xfffe1020152c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION                                   0xfffe10201530\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE                     0xfffe10201534\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                   0xfffe10201538\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                   0xfffe1020153c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                   0xfffe10201540\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                   0xfffe10201544\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                   0xfffe10201548\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                   0xfffe1020154c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                   0xfffe10201550\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                   0xfffe10201554\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                   0xfffe10201558\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                   0xfffe1020155c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                                  0xfffe10201560\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                                  0xfffe10201564\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                                  0xfffe10201568\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                                  0xfffe1020156c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                                  0xfffe10201570\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                                  0xfffe10201574\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB                                  0xfffe10201578\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB                                  0xfffe1020157c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB                                  0xfffe10201580\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB                                  0xfffe10201584\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB                                  0xfffe10201588\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB                                  0xfffe1020158c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB                                  0xfffe10201590\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB                                  0xfffe10201594\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB                                  0xfffe10201598\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB                                  0xfffe1020159c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB                                  0xfffe102015a0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB                                  0xfffe102015a4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB                                  0xfffe102015a8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB                                  0xfffe102015ac\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB                                  0xfffe102015b0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0                               0xfffe102015c0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1                               0xfffe102015c4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2                               0xfffe102015c8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3                               0xfffe102015cc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4                               0xfffe102015d0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5                               0xfffe102015d4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6                               0xfffe102015d8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7                               0xfffe102015dc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8                               0xfffe102015e0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0                               0xfffe102015f0\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1                               0xfffe102015f4\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2                               0xfffe102015f8\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3                               0xfffe102015fc\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4                               0xfffe10201600\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5                               0xfffe10201604\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6                               0xfffe10201608\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7                               0xfffe1020160c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8                               0xfffe10201610\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0                               0xfffe10201620\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1                               0xfffe10201624\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2                               0xfffe10201628\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3                               0xfffe1020162c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4                               0xfffe10201630\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5                               0xfffe10201634\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6                               0xfffe10201638\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7                               0xfffe1020163c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8                               0xfffe10201640\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0                              0xfffe10201650\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1                              0xfffe10201654\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2                              0xfffe10201658\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3                              0xfffe1020165c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4                              0xfffe10201660\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5                              0xfffe10201664\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6                              0xfffe10201668\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7                              0xfffe1020166c\n#define cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8                              0xfffe10201670\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF2_1_VENDOR_ID                                                                0xfffe10202000\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_ID                                                                0xfffe10202002\n#define cfgBIF_CFG_DEV0_EPF2_1_COMMAND                                                                  0xfffe10202004\n#define cfgBIF_CFG_DEV0_EPF2_1_STATUS                                                                   0xfffe10202006\n#define cfgBIF_CFG_DEV0_EPF2_1_REVISION_ID                                                              0xfffe10202008\n#define cfgBIF_CFG_DEV0_EPF2_1_PROG_INTERFACE                                                           0xfffe10202009\n#define cfgBIF_CFG_DEV0_EPF2_1_SUB_CLASS                                                                0xfffe1020200a\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_CLASS                                                               0xfffe1020200b\n#define cfgBIF_CFG_DEV0_EPF2_1_CACHE_LINE                                                               0xfffe1020200c\n#define cfgBIF_CFG_DEV0_EPF2_1_LATENCY                                                                  0xfffe1020200d\n#define cfgBIF_CFG_DEV0_EPF2_1_HEADER                                                                   0xfffe1020200e\n#define cfgBIF_CFG_DEV0_EPF2_1_BIST                                                                     0xfffe1020200f\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_1                                                              0xfffe10202010\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_2                                                              0xfffe10202014\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_3                                                              0xfffe10202018\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_4                                                              0xfffe1020201c\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_5                                                              0xfffe10202020\n#define cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_6                                                              0xfffe10202024\n#define cfgBIF_CFG_DEV0_EPF2_1_CARDBUS_CIS_PTR                                                          0xfffe10202028\n#define cfgBIF_CFG_DEV0_EPF2_1_ADAPTER_ID                                                               0xfffe1020202c\n#define cfgBIF_CFG_DEV0_EPF2_1_ROM_BASE_ADDR                                                            0xfffe10202030\n#define cfgBIF_CFG_DEV0_EPF2_1_CAP_PTR                                                                  0xfffe10202034\n#define cfgBIF_CFG_DEV0_EPF2_1_INTERRUPT_LINE                                                           0xfffe1020203c\n#define cfgBIF_CFG_DEV0_EPF2_1_INTERRUPT_PIN                                                            0xfffe1020203d\n#define cfgBIF_CFG_DEV0_EPF2_1_MIN_GRANT                                                                0xfffe1020203e\n#define cfgBIF_CFG_DEV0_EPF2_1_MAX_LATENCY                                                              0xfffe1020203f\n#define cfgBIF_CFG_DEV0_EPF2_1_VENDOR_CAP_LIST                                                          0xfffe10202048\n#define cfgBIF_CFG_DEV0_EPF2_1_ADAPTER_ID_W                                                             0xfffe1020204c\n#define cfgBIF_CFG_DEV0_EPF2_1_PMI_CAP_LIST                                                             0xfffe10202050\n#define cfgBIF_CFG_DEV0_EPF2_1_PMI_CAP                                                                  0xfffe10202052\n#define cfgBIF_CFG_DEV0_EPF2_1_PMI_STATUS_CNTL                                                          0xfffe10202054\n#define cfgBIF_CFG_DEV0_EPF2_1_SBRN                                                                     0xfffe10202060\n#define cfgBIF_CFG_DEV0_EPF2_1_FLADJ                                                                    0xfffe10202061\n#define cfgBIF_CFG_DEV0_EPF2_1_DBESL_DBESLD                                                             0xfffe10202062\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_CAP_LIST                                                            0xfffe10202064\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_CAP                                                                 0xfffe10202066\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CAP                                                               0xfffe10202068\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CNTL                                                              0xfffe1020206c\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_STATUS                                                            0xfffe1020206e\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_CAP                                                                 0xfffe10202070\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_CNTL                                                                0xfffe10202074\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_STATUS                                                              0xfffe10202076\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CAP2                                                              0xfffe10202088\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CNTL2                                                             0xfffe1020208c\n#define cfgBIF_CFG_DEV0_EPF2_1_DEVICE_STATUS2                                                           0xfffe1020208e\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_CAP2                                                                0xfffe10202090\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_CNTL2                                                               0xfffe10202094\n#define cfgBIF_CFG_DEV0_EPF2_1_LINK_STATUS2                                                             0xfffe10202096\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_CAP_LIST                                                             0xfffe102020a0\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_CNTL                                                             0xfffe102020a2\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_ADDR_LO                                                          0xfffe102020a4\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_ADDR_HI                                                          0xfffe102020a8\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_DATA                                                             0xfffe102020a8\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MASK                                                                 0xfffe102020ac\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_DATA_64                                                          0xfffe102020ac\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_MASK_64                                                              0xfffe102020b0\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_PENDING                                                              0xfffe102020b0\n#define cfgBIF_CFG_DEV0_EPF2_1_MSI_PENDING_64                                                           0xfffe102020b4\n#define cfgBIF_CFG_DEV0_EPF2_1_MSIX_CAP_LIST                                                            0xfffe102020c0\n#define cfgBIF_CFG_DEV0_EPF2_1_MSIX_MSG_CNTL                                                            0xfffe102020c2\n#define cfgBIF_CFG_DEV0_EPF2_1_MSIX_TABLE                                                               0xfffe102020c4\n#define cfgBIF_CFG_DEV0_EPF2_1_MSIX_PBA                                                                 0xfffe102020c8\n#define cfgBIF_CFG_DEV0_EPF2_1_SATA_CAP_0                                                               0xfffe102020d0\n#define cfgBIF_CFG_DEV0_EPF2_1_SATA_CAP_1                                                               0xfffe102020d4\n#define cfgBIF_CFG_DEV0_EPF2_1_SATA_IDP_INDEX                                                           0xfffe102020d8\n#define cfgBIF_CFG_DEV0_EPF2_1_SATA_IDP_DATA                                                            0xfffe102020dc\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0xfffe10202100\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC_HDR                                                 0xfffe10202104\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC1                                                    0xfffe10202108\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC2                                                    0xfffe1020210c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0xfffe10202150\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_STATUS                                                   0xfffe10202154\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_MASK                                                     0xfffe10202158\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_SEVERITY                                                 0xfffe1020215c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_CORR_ERR_STATUS                                                     0xfffe10202160\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_CORR_ERR_MASK                                                       0xfffe10202164\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ADV_ERR_CAP_CNTL                                                    0xfffe10202168\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG0                                                            0xfffe1020216c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG1                                                            0xfffe10202170\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG2                                                            0xfffe10202174\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG3                                                            0xfffe10202178\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG0                                                     0xfffe10202188\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG1                                                     0xfffe1020218c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG2                                                     0xfffe10202190\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG3                                                     0xfffe10202194\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR_ENH_CAP_LIST                                                    0xfffe10202200\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR1_CAP                                                            0xfffe10202204\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR1_CNTL                                                           0xfffe10202208\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR2_CAP                                                            0xfffe1020220c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR2_CNTL                                                           0xfffe10202210\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR3_CAP                                                            0xfffe10202214\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR3_CNTL                                                           0xfffe10202218\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR4_CAP                                                            0xfffe1020221c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR4_CNTL                                                           0xfffe10202220\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR5_CAP                                                            0xfffe10202224\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR5_CNTL                                                           0xfffe10202228\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR6_CAP                                                            0xfffe1020222c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR6_CNTL                                                           0xfffe10202230\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0xfffe10202240\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_DATA_SELECT                                              0xfffe10202244\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_DATA                                                     0xfffe10202248\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_CAP                                                      0xfffe1020224c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_ENH_CAP_LIST                                                    0xfffe10202250\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_CAP                                                             0xfffe10202254\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_LATENCY_INDICATOR                                               0xfffe10202258\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_STATUS                                                          0xfffe1020225c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_CNTL                                                            0xfffe1020225e\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0xfffe10202260\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0xfffe10202261\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0xfffe10202262\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0xfffe10202263\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0xfffe10202264\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0xfffe10202265\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0xfffe10202266\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0xfffe10202267\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_ENH_CAP_LIST                                                    0xfffe102022a0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_CAP                                                             0xfffe102022a4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_CNTL                                                            0xfffe102022a6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_ENH_CAP_LIST                                                  0xfffe102022d0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_CAP                                                           0xfffe102022d4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_CNTL                                                          0xfffe102022d6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_ENH_CAP_LIST                                                    0xfffe10202328\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_CAP                                                             0xfffe1020232c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_CNTL                                                            0xfffe1020232e\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_REQR_ENH_CAP_LIST                                               0xfffe10202370\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_REQR_CAP                                                        0xfffe10202374\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_REQR_CNTL                                                       0xfffe10202378\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_0                                                      0xfffe1020237c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_1                                                      0xfffe1020237e\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_2                                                      0xfffe10202380\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_3                                                      0xfffe10202382\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_4                                                      0xfffe10202384\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_5                                                      0xfffe10202386\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_6                                                      0xfffe10202388\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_7                                                      0xfffe1020238a\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_8                                                      0xfffe1020238c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_9                                                      0xfffe1020238e\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_10                                                     0xfffe10202390\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_11                                                     0xfffe10202392\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_12                                                     0xfffe10202394\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_13                                                     0xfffe10202396\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_14                                                     0xfffe10202398\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_15                                                     0xfffe1020239a\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_16                                                     0xfffe1020239c\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_17                                                     0xfffe1020239e\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_18                                                     0xfffe102023a0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_19                                                     0xfffe102023a2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_20                                                     0xfffe102023a4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_21                                                     0xfffe102023a6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_22                                                     0xfffe102023a8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_23                                                     0xfffe102023aa\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_24                                                     0xfffe102023ac\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_25                                                     0xfffe102023ae\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_26                                                     0xfffe102023b0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_27                                                     0xfffe102023b2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_28                                                     0xfffe102023b4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_29                                                     0xfffe102023b6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_30                                                     0xfffe102023b8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_31                                                     0xfffe102023ba\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_32                                                     0xfffe102023bc\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_33                                                     0xfffe102023be\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_34                                                     0xfffe102023c0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_35                                                     0xfffe102023c2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_36                                                     0xfffe102023c4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_37                                                     0xfffe102023c6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_38                                                     0xfffe102023c8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_39                                                     0xfffe102023ca\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_40                                                     0xfffe102023cc\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_41                                                     0xfffe102023ce\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_42                                                     0xfffe102023d0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_43                                                     0xfffe102023d2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_44                                                     0xfffe102023d4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_45                                                     0xfffe102023d6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_46                                                     0xfffe102023d8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_47                                                     0xfffe102023da\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_48                                                     0xfffe102023dc\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_49                                                     0xfffe102023de\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_50                                                     0xfffe102023e0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_51                                                     0xfffe102023e2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_52                                                     0xfffe102023e4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_53                                                     0xfffe102023e6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_54                                                     0xfffe102023e8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_55                                                     0xfffe102023ea\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_56                                                     0xfffe102023ec\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_57                                                     0xfffe102023ee\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_58                                                     0xfffe102023f0\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_59                                                     0xfffe102023f2\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_60                                                     0xfffe102023f4\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_61                                                     0xfffe102023f6\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_62                                                     0xfffe102023f8\n#define cfgBIF_CFG_DEV0_EPF2_1_PCIE_TPH_ST_TABLE_63                                                     0xfffe102023fa\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF3_1_VENDOR_ID                                                                0xfffe10203000\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_ID                                                                0xfffe10203002\n#define cfgBIF_CFG_DEV0_EPF3_1_COMMAND                                                                  0xfffe10203004\n#define cfgBIF_CFG_DEV0_EPF3_1_STATUS                                                                   0xfffe10203006\n#define cfgBIF_CFG_DEV0_EPF3_1_REVISION_ID                                                              0xfffe10203008\n#define cfgBIF_CFG_DEV0_EPF3_1_PROG_INTERFACE                                                           0xfffe10203009\n#define cfgBIF_CFG_DEV0_EPF3_1_SUB_CLASS                                                                0xfffe1020300a\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_CLASS                                                               0xfffe1020300b\n#define cfgBIF_CFG_DEV0_EPF3_1_CACHE_LINE                                                               0xfffe1020300c\n#define cfgBIF_CFG_DEV0_EPF3_1_LATENCY                                                                  0xfffe1020300d\n#define cfgBIF_CFG_DEV0_EPF3_1_HEADER                                                                   0xfffe1020300e\n#define cfgBIF_CFG_DEV0_EPF3_1_BIST                                                                     0xfffe1020300f\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_1                                                              0xfffe10203010\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_2                                                              0xfffe10203014\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_3                                                              0xfffe10203018\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_4                                                              0xfffe1020301c\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_5                                                              0xfffe10203020\n#define cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_6                                                              0xfffe10203024\n#define cfgBIF_CFG_DEV0_EPF3_1_CARDBUS_CIS_PTR                                                          0xfffe10203028\n#define cfgBIF_CFG_DEV0_EPF3_1_ADAPTER_ID                                                               0xfffe1020302c\n#define cfgBIF_CFG_DEV0_EPF3_1_ROM_BASE_ADDR                                                            0xfffe10203030\n#define cfgBIF_CFG_DEV0_EPF3_1_CAP_PTR                                                                  0xfffe10203034\n#define cfgBIF_CFG_DEV0_EPF3_1_INTERRUPT_LINE                                                           0xfffe1020303c\n#define cfgBIF_CFG_DEV0_EPF3_1_INTERRUPT_PIN                                                            0xfffe1020303d\n#define cfgBIF_CFG_DEV0_EPF3_1_MIN_GRANT                                                                0xfffe1020303e\n#define cfgBIF_CFG_DEV0_EPF3_1_MAX_LATENCY                                                              0xfffe1020303f\n#define cfgBIF_CFG_DEV0_EPF3_1_VENDOR_CAP_LIST                                                          0xfffe10203048\n#define cfgBIF_CFG_DEV0_EPF3_1_ADAPTER_ID_W                                                             0xfffe1020304c\n#define cfgBIF_CFG_DEV0_EPF3_1_PMI_CAP_LIST                                                             0xfffe10203050\n#define cfgBIF_CFG_DEV0_EPF3_1_PMI_CAP                                                                  0xfffe10203052\n#define cfgBIF_CFG_DEV0_EPF3_1_PMI_STATUS_CNTL                                                          0xfffe10203054\n#define cfgBIF_CFG_DEV0_EPF3_1_SBRN                                                                     0xfffe10203060\n#define cfgBIF_CFG_DEV0_EPF3_1_FLADJ                                                                    0xfffe10203061\n#define cfgBIF_CFG_DEV0_EPF3_1_DBESL_DBESLD                                                             0xfffe10203062\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_CAP_LIST                                                            0xfffe10203064\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_CAP                                                                 0xfffe10203066\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CAP                                                               0xfffe10203068\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CNTL                                                              0xfffe1020306c\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_STATUS                                                            0xfffe1020306e\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_CAP                                                                 0xfffe10203070\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_CNTL                                                                0xfffe10203074\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_STATUS                                                              0xfffe10203076\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CAP2                                                              0xfffe10203088\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CNTL2                                                             0xfffe1020308c\n#define cfgBIF_CFG_DEV0_EPF3_1_DEVICE_STATUS2                                                           0xfffe1020308e\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_CAP2                                                                0xfffe10203090\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_CNTL2                                                               0xfffe10203094\n#define cfgBIF_CFG_DEV0_EPF3_1_LINK_STATUS2                                                             0xfffe10203096\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_CAP_LIST                                                             0xfffe102030a0\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_CNTL                                                             0xfffe102030a2\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_ADDR_LO                                                          0xfffe102030a4\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_ADDR_HI                                                          0xfffe102030a8\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_DATA                                                             0xfffe102030a8\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MASK                                                                 0xfffe102030ac\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_DATA_64                                                          0xfffe102030ac\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_MASK_64                                                              0xfffe102030b0\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_PENDING                                                              0xfffe102030b0\n#define cfgBIF_CFG_DEV0_EPF3_1_MSI_PENDING_64                                                           0xfffe102030b4\n#define cfgBIF_CFG_DEV0_EPF3_1_MSIX_CAP_LIST                                                            0xfffe102030c0\n#define cfgBIF_CFG_DEV0_EPF3_1_MSIX_MSG_CNTL                                                            0xfffe102030c2\n#define cfgBIF_CFG_DEV0_EPF3_1_MSIX_TABLE                                                               0xfffe102030c4\n#define cfgBIF_CFG_DEV0_EPF3_1_MSIX_PBA                                                                 0xfffe102030c8\n#define cfgBIF_CFG_DEV0_EPF3_1_SATA_CAP_0                                                               0xfffe102030d0\n#define cfgBIF_CFG_DEV0_EPF3_1_SATA_CAP_1                                                               0xfffe102030d4\n#define cfgBIF_CFG_DEV0_EPF3_1_SATA_IDP_INDEX                                                           0xfffe102030d8\n#define cfgBIF_CFG_DEV0_EPF3_1_SATA_IDP_DATA                                                            0xfffe102030dc\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                        0xfffe10203100\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC_HDR                                                 0xfffe10203104\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC1                                                    0xfffe10203108\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC2                                                    0xfffe1020310c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                            0xfffe10203150\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_STATUS                                                   0xfffe10203154\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_MASK                                                     0xfffe10203158\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_SEVERITY                                                 0xfffe1020315c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_CORR_ERR_STATUS                                                     0xfffe10203160\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_CORR_ERR_MASK                                                       0xfffe10203164\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ADV_ERR_CAP_CNTL                                                    0xfffe10203168\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG0                                                            0xfffe1020316c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG1                                                            0xfffe10203170\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG2                                                            0xfffe10203174\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG3                                                            0xfffe10203178\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG0                                                     0xfffe10203188\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG1                                                     0xfffe1020318c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG2                                                     0xfffe10203190\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG3                                                     0xfffe10203194\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR_ENH_CAP_LIST                                                    0xfffe10203200\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR1_CAP                                                            0xfffe10203204\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR1_CNTL                                                           0xfffe10203208\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR2_CAP                                                            0xfffe1020320c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR2_CNTL                                                           0xfffe10203210\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR3_CAP                                                            0xfffe10203214\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR3_CNTL                                                           0xfffe10203218\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR4_CAP                                                            0xfffe1020321c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR4_CNTL                                                           0xfffe10203220\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR5_CAP                                                            0xfffe10203224\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR5_CNTL                                                           0xfffe10203228\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR6_CAP                                                            0xfffe1020322c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR6_CNTL                                                           0xfffe10203230\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_ENH_CAP_LIST                                             0xfffe10203240\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_DATA_SELECT                                              0xfffe10203244\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_DATA                                                     0xfffe10203248\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_CAP                                                      0xfffe1020324c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_ENH_CAP_LIST                                                    0xfffe10203250\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_CAP                                                             0xfffe10203254\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_LATENCY_INDICATOR                                               0xfffe10203258\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_STATUS                                                          0xfffe1020325c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_CNTL                                                            0xfffe1020325e\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0                                            0xfffe10203260\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1                                            0xfffe10203261\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2                                            0xfffe10203262\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3                                            0xfffe10203263\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4                                            0xfffe10203264\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5                                            0xfffe10203265\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6                                            0xfffe10203266\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7                                            0xfffe10203267\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_ENH_CAP_LIST                                                    0xfffe102032a0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_CAP                                                             0xfffe102032a4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_CNTL                                                            0xfffe102032a6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_ENH_CAP_LIST                                                  0xfffe102032d0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_CAP                                                           0xfffe102032d4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_CNTL                                                          0xfffe102032d6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_ENH_CAP_LIST                                                    0xfffe10203328\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_CAP                                                             0xfffe1020332c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_CNTL                                                            0xfffe1020332e\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_REQR_ENH_CAP_LIST                                               0xfffe10203370\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_REQR_CAP                                                        0xfffe10203374\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_REQR_CNTL                                                       0xfffe10203378\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_0                                                      0xfffe1020337c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_1                                                      0xfffe1020337e\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_2                                                      0xfffe10203380\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_3                                                      0xfffe10203382\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_4                                                      0xfffe10203384\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_5                                                      0xfffe10203386\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_6                                                      0xfffe10203388\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_7                                                      0xfffe1020338a\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_8                                                      0xfffe1020338c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_9                                                      0xfffe1020338e\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_10                                                     0xfffe10203390\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_11                                                     0xfffe10203392\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_12                                                     0xfffe10203394\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_13                                                     0xfffe10203396\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_14                                                     0xfffe10203398\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_15                                                     0xfffe1020339a\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_16                                                     0xfffe1020339c\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_17                                                     0xfffe1020339e\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_18                                                     0xfffe102033a0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_19                                                     0xfffe102033a2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_20                                                     0xfffe102033a4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_21                                                     0xfffe102033a6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_22                                                     0xfffe102033a8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_23                                                     0xfffe102033aa\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_24                                                     0xfffe102033ac\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_25                                                     0xfffe102033ae\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_26                                                     0xfffe102033b0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_27                                                     0xfffe102033b2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_28                                                     0xfffe102033b4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_29                                                     0xfffe102033b6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_30                                                     0xfffe102033b8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_31                                                     0xfffe102033ba\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_32                                                     0xfffe102033bc\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_33                                                     0xfffe102033be\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_34                                                     0xfffe102033c0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_35                                                     0xfffe102033c2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_36                                                     0xfffe102033c4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_37                                                     0xfffe102033c6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_38                                                     0xfffe102033c8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_39                                                     0xfffe102033ca\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_40                                                     0xfffe102033cc\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_41                                                     0xfffe102033ce\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_42                                                     0xfffe102033d0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_43                                                     0xfffe102033d2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_44                                                     0xfffe102033d4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_45                                                     0xfffe102033d6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_46                                                     0xfffe102033d8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_47                                                     0xfffe102033da\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_48                                                     0xfffe102033dc\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_49                                                     0xfffe102033de\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_50                                                     0xfffe102033e0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_51                                                     0xfffe102033e2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_52                                                     0xfffe102033e4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_53                                                     0xfffe102033e6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_54                                                     0xfffe102033e8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_55                                                     0xfffe102033ea\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_56                                                     0xfffe102033ec\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_57                                                     0xfffe102033ee\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_58                                                     0xfffe102033f0\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_59                                                     0xfffe102033f2\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_60                                                     0xfffe102033f4\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_61                                                     0xfffe102033f6\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_62                                                     0xfffe102033f8\n#define cfgBIF_CFG_DEV0_EPF3_1_PCIE_TPH_ST_TABLE_63                                                     0xfffe102033fa\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_VENDOR_ID                                                            0xfffe10300000\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_ID                                                            0xfffe10300002\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_COMMAND                                                              0xfffe10300004\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_STATUS                                                               0xfffe10300006\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_REVISION_ID                                                          0xfffe10300008\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PROG_INTERFACE                                                       0xfffe10300009\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_SUB_CLASS                                                            0xfffe1030000a\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_CLASS                                                           0xfffe1030000b\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_CACHE_LINE                                                           0xfffe1030000c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LATENCY                                                              0xfffe1030000d\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_HEADER                                                               0xfffe1030000e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BIST                                                                 0xfffe1030000f\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_1                                                          0xfffe10300010\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_2                                                          0xfffe10300014\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_3                                                          0xfffe10300018\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_4                                                          0xfffe1030001c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_5                                                          0xfffe10300020\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_6                                                          0xfffe10300024\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_CARDBUS_CIS_PTR                                                      0xfffe10300028\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_ADAPTER_ID                                                           0xfffe1030002c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_ROM_BASE_ADDR                                                        0xfffe10300030\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_CAP_PTR                                                              0xfffe10300034\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_INTERRUPT_LINE                                                       0xfffe1030003c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_INTERRUPT_PIN                                                        0xfffe1030003d\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MIN_GRANT                                                            0xfffe1030003e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MAX_LATENCY                                                          0xfffe1030003f\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP_LIST                                                        0xfffe10300064\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP                                                             0xfffe10300066\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP                                                           0xfffe10300068\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTL                                                          0xfffe1030006c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS                                                        0xfffe1030006e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CAP                                                             0xfffe10300070\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CNTL                                                            0xfffe10300074\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_STATUS                                                          0xfffe10300076\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP2                                                          0xfffe10300088\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTL2                                                         0xfffe1030008c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS2                                                       0xfffe1030008e\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CAP2                                                            0xfffe10300090\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CNTL2                                                           0xfffe10300094\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_STATUS2                                                         0xfffe10300096\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_CAP_LIST                                                         0xfffe103000a0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_CNTL                                                         0xfffe103000a2\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDR_LO                                                      0xfffe103000a4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDR_HI                                                      0xfffe103000a8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA                                                         0xfffe103000a8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK                                                             0xfffe103000ac\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA_64                                                      0xfffe103000ac\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK_64                                                          0xfffe103000b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING                                                          0xfffe103000b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING_64                                                       0xfffe103000b4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_CAP_LIST                                                        0xfffe103000c0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_MSG_CNTL                                                        0xfffe103000c2\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_TABLE                                                           0xfffe103000c4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_PBA                                                             0xfffe103000c8\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10300100\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10300104\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10300108\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030010c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10300150\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10300154\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10300158\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030015c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10300160\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CORR_ERR_MASK                                                   0xfffe10300164\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10300168\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG0                                                        0xfffe1030016c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG1                                                        0xfffe10300170\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG2                                                        0xfffe10300174\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG3                                                        0xfffe10300178\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10300188\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030018c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10300190\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10300194\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103002b0\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_CAP                                                         0xfffe103002b4\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_CNTL                                                        0xfffe103002b6\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10300328\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_CAP                                                         0xfffe1030032c\n#define cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_CNTL                                                        0xfffe1030032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_VENDOR_ID                                                            0xfffe10301000\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_ID                                                            0xfffe10301002\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_COMMAND                                                              0xfffe10301004\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_STATUS                                                               0xfffe10301006\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_REVISION_ID                                                          0xfffe10301008\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PROG_INTERFACE                                                       0xfffe10301009\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_SUB_CLASS                                                            0xfffe1030100a\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_CLASS                                                           0xfffe1030100b\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_CACHE_LINE                                                           0xfffe1030100c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LATENCY                                                              0xfffe1030100d\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_HEADER                                                               0xfffe1030100e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BIST                                                                 0xfffe1030100f\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_1                                                          0xfffe10301010\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_2                                                          0xfffe10301014\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_3                                                          0xfffe10301018\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_4                                                          0xfffe1030101c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_5                                                          0xfffe10301020\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_6                                                          0xfffe10301024\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_CARDBUS_CIS_PTR                                                      0xfffe10301028\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_ADAPTER_ID                                                           0xfffe1030102c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_ROM_BASE_ADDR                                                        0xfffe10301030\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_CAP_PTR                                                              0xfffe10301034\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_INTERRUPT_LINE                                                       0xfffe1030103c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_INTERRUPT_PIN                                                        0xfffe1030103d\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MIN_GRANT                                                            0xfffe1030103e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MAX_LATENCY                                                          0xfffe1030103f\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP_LIST                                                        0xfffe10301064\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP                                                             0xfffe10301066\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP                                                           0xfffe10301068\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTL                                                          0xfffe1030106c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS                                                        0xfffe1030106e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CAP                                                             0xfffe10301070\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CNTL                                                            0xfffe10301074\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_STATUS                                                          0xfffe10301076\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP2                                                          0xfffe10301088\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTL2                                                         0xfffe1030108c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS2                                                       0xfffe1030108e\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CAP2                                                            0xfffe10301090\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CNTL2                                                           0xfffe10301094\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_STATUS2                                                         0xfffe10301096\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_CAP_LIST                                                         0xfffe103010a0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_CNTL                                                         0xfffe103010a2\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDR_LO                                                      0xfffe103010a4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDR_HI                                                      0xfffe103010a8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA                                                         0xfffe103010a8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK                                                             0xfffe103010ac\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA_64                                                      0xfffe103010ac\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK_64                                                          0xfffe103010b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING                                                          0xfffe103010b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING_64                                                       0xfffe103010b4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_CAP_LIST                                                        0xfffe103010c0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_MSG_CNTL                                                        0xfffe103010c2\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_TABLE                                                           0xfffe103010c4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_PBA                                                             0xfffe103010c8\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10301100\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10301104\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10301108\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030110c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10301150\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10301154\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10301158\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030115c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10301160\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CORR_ERR_MASK                                                   0xfffe10301164\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10301168\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG0                                                        0xfffe1030116c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG1                                                        0xfffe10301170\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG2                                                        0xfffe10301174\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG3                                                        0xfffe10301178\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10301188\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030118c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10301190\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10301194\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103012b0\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_CAP                                                         0xfffe103012b4\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_CNTL                                                        0xfffe103012b6\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10301328\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_CAP                                                         0xfffe1030132c\n#define cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_CNTL                                                        0xfffe1030132e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_VENDOR_ID                                                            0xfffe10302000\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_ID                                                            0xfffe10302002\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_COMMAND                                                              0xfffe10302004\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_STATUS                                                               0xfffe10302006\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_REVISION_ID                                                          0xfffe10302008\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PROG_INTERFACE                                                       0xfffe10302009\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_SUB_CLASS                                                            0xfffe1030200a\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_CLASS                                                           0xfffe1030200b\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_CACHE_LINE                                                           0xfffe1030200c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LATENCY                                                              0xfffe1030200d\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_HEADER                                                               0xfffe1030200e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BIST                                                                 0xfffe1030200f\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_1                                                          0xfffe10302010\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_2                                                          0xfffe10302014\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_3                                                          0xfffe10302018\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_4                                                          0xfffe1030201c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_5                                                          0xfffe10302020\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_6                                                          0xfffe10302024\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_CARDBUS_CIS_PTR                                                      0xfffe10302028\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_ADAPTER_ID                                                           0xfffe1030202c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_ROM_BASE_ADDR                                                        0xfffe10302030\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_CAP_PTR                                                              0xfffe10302034\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_INTERRUPT_LINE                                                       0xfffe1030203c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_INTERRUPT_PIN                                                        0xfffe1030203d\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MIN_GRANT                                                            0xfffe1030203e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MAX_LATENCY                                                          0xfffe1030203f\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP_LIST                                                        0xfffe10302064\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP                                                             0xfffe10302066\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP                                                           0xfffe10302068\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTL                                                          0xfffe1030206c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS                                                        0xfffe1030206e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CAP                                                             0xfffe10302070\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CNTL                                                            0xfffe10302074\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_STATUS                                                          0xfffe10302076\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP2                                                          0xfffe10302088\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTL2                                                         0xfffe1030208c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS2                                                       0xfffe1030208e\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CAP2                                                            0xfffe10302090\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CNTL2                                                           0xfffe10302094\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_STATUS2                                                         0xfffe10302096\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_CAP_LIST                                                         0xfffe103020a0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_CNTL                                                         0xfffe103020a2\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDR_LO                                                      0xfffe103020a4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDR_HI                                                      0xfffe103020a8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA                                                         0xfffe103020a8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK                                                             0xfffe103020ac\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA_64                                                      0xfffe103020ac\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK_64                                                          0xfffe103020b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING                                                          0xfffe103020b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING_64                                                       0xfffe103020b4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_CAP_LIST                                                        0xfffe103020c0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_MSG_CNTL                                                        0xfffe103020c2\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_TABLE                                                           0xfffe103020c4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_PBA                                                             0xfffe103020c8\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10302100\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10302104\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10302108\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030210c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10302150\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10302154\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10302158\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030215c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10302160\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CORR_ERR_MASK                                                   0xfffe10302164\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10302168\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG0                                                        0xfffe1030216c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG1                                                        0xfffe10302170\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG2                                                        0xfffe10302174\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG3                                                        0xfffe10302178\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10302188\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030218c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10302190\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10302194\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103022b0\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_CAP                                                         0xfffe103022b4\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_CNTL                                                        0xfffe103022b6\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10302328\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_CAP                                                         0xfffe1030232c\n#define cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_CNTL                                                        0xfffe1030232e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_VENDOR_ID                                                            0xfffe10303000\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_ID                                                            0xfffe10303002\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_COMMAND                                                              0xfffe10303004\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_STATUS                                                               0xfffe10303006\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_REVISION_ID                                                          0xfffe10303008\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PROG_INTERFACE                                                       0xfffe10303009\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_SUB_CLASS                                                            0xfffe1030300a\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_CLASS                                                           0xfffe1030300b\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_CACHE_LINE                                                           0xfffe1030300c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LATENCY                                                              0xfffe1030300d\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_HEADER                                                               0xfffe1030300e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BIST                                                                 0xfffe1030300f\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_1                                                          0xfffe10303010\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_2                                                          0xfffe10303014\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_3                                                          0xfffe10303018\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_4                                                          0xfffe1030301c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_5                                                          0xfffe10303020\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_6                                                          0xfffe10303024\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_CARDBUS_CIS_PTR                                                      0xfffe10303028\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_ADAPTER_ID                                                           0xfffe1030302c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_ROM_BASE_ADDR                                                        0xfffe10303030\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_CAP_PTR                                                              0xfffe10303034\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_INTERRUPT_LINE                                                       0xfffe1030303c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_INTERRUPT_PIN                                                        0xfffe1030303d\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MIN_GRANT                                                            0xfffe1030303e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MAX_LATENCY                                                          0xfffe1030303f\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP_LIST                                                        0xfffe10303064\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP                                                             0xfffe10303066\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP                                                           0xfffe10303068\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTL                                                          0xfffe1030306c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS                                                        0xfffe1030306e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CAP                                                             0xfffe10303070\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CNTL                                                            0xfffe10303074\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_STATUS                                                          0xfffe10303076\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP2                                                          0xfffe10303088\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTL2                                                         0xfffe1030308c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS2                                                       0xfffe1030308e\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CAP2                                                            0xfffe10303090\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CNTL2                                                           0xfffe10303094\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_STATUS2                                                         0xfffe10303096\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_CAP_LIST                                                         0xfffe103030a0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_CNTL                                                         0xfffe103030a2\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDR_LO                                                      0xfffe103030a4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDR_HI                                                      0xfffe103030a8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA                                                         0xfffe103030a8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK                                                             0xfffe103030ac\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA_64                                                      0xfffe103030ac\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK_64                                                          0xfffe103030b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING                                                          0xfffe103030b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING_64                                                       0xfffe103030b4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_CAP_LIST                                                        0xfffe103030c0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_MSG_CNTL                                                        0xfffe103030c2\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_TABLE                                                           0xfffe103030c4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_PBA                                                             0xfffe103030c8\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10303100\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10303104\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10303108\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030310c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10303150\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10303154\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10303158\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030315c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10303160\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CORR_ERR_MASK                                                   0xfffe10303164\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10303168\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG0                                                        0xfffe1030316c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG1                                                        0xfffe10303170\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG2                                                        0xfffe10303174\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG3                                                        0xfffe10303178\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10303188\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030318c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10303190\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10303194\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103032b0\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_CAP                                                         0xfffe103032b4\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_CNTL                                                        0xfffe103032b6\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10303328\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_CAP                                                         0xfffe1030332c\n#define cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_CNTL                                                        0xfffe1030332e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_VENDOR_ID                                                            0xfffe10304000\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_ID                                                            0xfffe10304002\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_COMMAND                                                              0xfffe10304004\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_STATUS                                                               0xfffe10304006\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_REVISION_ID                                                          0xfffe10304008\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PROG_INTERFACE                                                       0xfffe10304009\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_SUB_CLASS                                                            0xfffe1030400a\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_CLASS                                                           0xfffe1030400b\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_CACHE_LINE                                                           0xfffe1030400c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LATENCY                                                              0xfffe1030400d\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_HEADER                                                               0xfffe1030400e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BIST                                                                 0xfffe1030400f\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_1                                                          0xfffe10304010\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_2                                                          0xfffe10304014\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_3                                                          0xfffe10304018\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_4                                                          0xfffe1030401c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_5                                                          0xfffe10304020\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_6                                                          0xfffe10304024\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_CARDBUS_CIS_PTR                                                      0xfffe10304028\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_ADAPTER_ID                                                           0xfffe1030402c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_ROM_BASE_ADDR                                                        0xfffe10304030\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_CAP_PTR                                                              0xfffe10304034\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_INTERRUPT_LINE                                                       0xfffe1030403c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_INTERRUPT_PIN                                                        0xfffe1030403d\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MIN_GRANT                                                            0xfffe1030403e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MAX_LATENCY                                                          0xfffe1030403f\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP_LIST                                                        0xfffe10304064\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP                                                             0xfffe10304066\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP                                                           0xfffe10304068\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTL                                                          0xfffe1030406c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS                                                        0xfffe1030406e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CAP                                                             0xfffe10304070\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CNTL                                                            0xfffe10304074\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_STATUS                                                          0xfffe10304076\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP2                                                          0xfffe10304088\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTL2                                                         0xfffe1030408c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS2                                                       0xfffe1030408e\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CAP2                                                            0xfffe10304090\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CNTL2                                                           0xfffe10304094\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_STATUS2                                                         0xfffe10304096\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_CAP_LIST                                                         0xfffe103040a0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_CNTL                                                         0xfffe103040a2\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDR_LO                                                      0xfffe103040a4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDR_HI                                                      0xfffe103040a8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA                                                         0xfffe103040a8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK                                                             0xfffe103040ac\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA_64                                                      0xfffe103040ac\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK_64                                                          0xfffe103040b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING                                                          0xfffe103040b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING_64                                                       0xfffe103040b4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_CAP_LIST                                                        0xfffe103040c0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_MSG_CNTL                                                        0xfffe103040c2\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_TABLE                                                           0xfffe103040c4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_PBA                                                             0xfffe103040c8\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10304100\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10304104\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10304108\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030410c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10304150\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10304154\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10304158\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030415c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10304160\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CORR_ERR_MASK                                                   0xfffe10304164\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10304168\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG0                                                        0xfffe1030416c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG1                                                        0xfffe10304170\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG2                                                        0xfffe10304174\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG3                                                        0xfffe10304178\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10304188\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030418c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10304190\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10304194\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103042b0\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_CAP                                                         0xfffe103042b4\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_CNTL                                                        0xfffe103042b6\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10304328\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_CAP                                                         0xfffe1030432c\n#define cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_CNTL                                                        0xfffe1030432e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_VENDOR_ID                                                            0xfffe10305000\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_ID                                                            0xfffe10305002\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_COMMAND                                                              0xfffe10305004\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_STATUS                                                               0xfffe10305006\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_REVISION_ID                                                          0xfffe10305008\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PROG_INTERFACE                                                       0xfffe10305009\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_SUB_CLASS                                                            0xfffe1030500a\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_CLASS                                                           0xfffe1030500b\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_CACHE_LINE                                                           0xfffe1030500c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LATENCY                                                              0xfffe1030500d\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_HEADER                                                               0xfffe1030500e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BIST                                                                 0xfffe1030500f\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_1                                                          0xfffe10305010\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_2                                                          0xfffe10305014\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_3                                                          0xfffe10305018\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_4                                                          0xfffe1030501c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_5                                                          0xfffe10305020\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_6                                                          0xfffe10305024\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_CARDBUS_CIS_PTR                                                      0xfffe10305028\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_ADAPTER_ID                                                           0xfffe1030502c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_ROM_BASE_ADDR                                                        0xfffe10305030\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_CAP_PTR                                                              0xfffe10305034\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_INTERRUPT_LINE                                                       0xfffe1030503c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_INTERRUPT_PIN                                                        0xfffe1030503d\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MIN_GRANT                                                            0xfffe1030503e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MAX_LATENCY                                                          0xfffe1030503f\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP_LIST                                                        0xfffe10305064\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP                                                             0xfffe10305066\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP                                                           0xfffe10305068\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTL                                                          0xfffe1030506c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS                                                        0xfffe1030506e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CAP                                                             0xfffe10305070\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CNTL                                                            0xfffe10305074\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_STATUS                                                          0xfffe10305076\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP2                                                          0xfffe10305088\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTL2                                                         0xfffe1030508c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS2                                                       0xfffe1030508e\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CAP2                                                            0xfffe10305090\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CNTL2                                                           0xfffe10305094\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_STATUS2                                                         0xfffe10305096\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_CAP_LIST                                                         0xfffe103050a0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_CNTL                                                         0xfffe103050a2\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDR_LO                                                      0xfffe103050a4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDR_HI                                                      0xfffe103050a8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA                                                         0xfffe103050a8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK                                                             0xfffe103050ac\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA_64                                                      0xfffe103050ac\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK_64                                                          0xfffe103050b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING                                                          0xfffe103050b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING_64                                                       0xfffe103050b4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_CAP_LIST                                                        0xfffe103050c0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_MSG_CNTL                                                        0xfffe103050c2\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_TABLE                                                           0xfffe103050c4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_PBA                                                             0xfffe103050c8\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10305100\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10305104\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10305108\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030510c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10305150\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10305154\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10305158\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030515c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10305160\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CORR_ERR_MASK                                                   0xfffe10305164\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10305168\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG0                                                        0xfffe1030516c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG1                                                        0xfffe10305170\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG2                                                        0xfffe10305174\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG3                                                        0xfffe10305178\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10305188\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030518c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10305190\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10305194\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103052b0\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_CAP                                                         0xfffe103052b4\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_CNTL                                                        0xfffe103052b6\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10305328\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_CAP                                                         0xfffe1030532c\n#define cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_CNTL                                                        0xfffe1030532e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_VENDOR_ID                                                            0xfffe10306000\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_ID                                                            0xfffe10306002\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_COMMAND                                                              0xfffe10306004\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_STATUS                                                               0xfffe10306006\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_REVISION_ID                                                          0xfffe10306008\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PROG_INTERFACE                                                       0xfffe10306009\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_SUB_CLASS                                                            0xfffe1030600a\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_CLASS                                                           0xfffe1030600b\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_CACHE_LINE                                                           0xfffe1030600c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LATENCY                                                              0xfffe1030600d\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_HEADER                                                               0xfffe1030600e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BIST                                                                 0xfffe1030600f\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_1                                                          0xfffe10306010\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_2                                                          0xfffe10306014\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_3                                                          0xfffe10306018\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_4                                                          0xfffe1030601c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_5                                                          0xfffe10306020\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_6                                                          0xfffe10306024\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_CARDBUS_CIS_PTR                                                      0xfffe10306028\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_ADAPTER_ID                                                           0xfffe1030602c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_ROM_BASE_ADDR                                                        0xfffe10306030\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_CAP_PTR                                                              0xfffe10306034\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_INTERRUPT_LINE                                                       0xfffe1030603c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_INTERRUPT_PIN                                                        0xfffe1030603d\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MIN_GRANT                                                            0xfffe1030603e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MAX_LATENCY                                                          0xfffe1030603f\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP_LIST                                                        0xfffe10306064\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP                                                             0xfffe10306066\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP                                                           0xfffe10306068\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTL                                                          0xfffe1030606c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS                                                        0xfffe1030606e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CAP                                                             0xfffe10306070\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CNTL                                                            0xfffe10306074\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_STATUS                                                          0xfffe10306076\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP2                                                          0xfffe10306088\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTL2                                                         0xfffe1030608c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS2                                                       0xfffe1030608e\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CAP2                                                            0xfffe10306090\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CNTL2                                                           0xfffe10306094\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_STATUS2                                                         0xfffe10306096\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_CAP_LIST                                                         0xfffe103060a0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_CNTL                                                         0xfffe103060a2\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDR_LO                                                      0xfffe103060a4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDR_HI                                                      0xfffe103060a8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA                                                         0xfffe103060a8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK                                                             0xfffe103060ac\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA_64                                                      0xfffe103060ac\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK_64                                                          0xfffe103060b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING                                                          0xfffe103060b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING_64                                                       0xfffe103060b4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_CAP_LIST                                                        0xfffe103060c0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_MSG_CNTL                                                        0xfffe103060c2\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_TABLE                                                           0xfffe103060c4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_PBA                                                             0xfffe103060c8\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10306100\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10306104\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10306108\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030610c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10306150\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10306154\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10306158\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030615c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10306160\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CORR_ERR_MASK                                                   0xfffe10306164\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10306168\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG0                                                        0xfffe1030616c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG1                                                        0xfffe10306170\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG2                                                        0xfffe10306174\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG3                                                        0xfffe10306178\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10306188\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030618c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10306190\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10306194\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103062b0\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_CAP                                                         0xfffe103062b4\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_CNTL                                                        0xfffe103062b6\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10306328\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_CAP                                                         0xfffe1030632c\n#define cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_CNTL                                                        0xfffe1030632e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_VENDOR_ID                                                            0xfffe10307000\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_ID                                                            0xfffe10307002\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_COMMAND                                                              0xfffe10307004\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_STATUS                                                               0xfffe10307006\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_REVISION_ID                                                          0xfffe10307008\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PROG_INTERFACE                                                       0xfffe10307009\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_SUB_CLASS                                                            0xfffe1030700a\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_CLASS                                                           0xfffe1030700b\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_CACHE_LINE                                                           0xfffe1030700c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LATENCY                                                              0xfffe1030700d\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_HEADER                                                               0xfffe1030700e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BIST                                                                 0xfffe1030700f\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_1                                                          0xfffe10307010\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_2                                                          0xfffe10307014\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_3                                                          0xfffe10307018\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_4                                                          0xfffe1030701c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_5                                                          0xfffe10307020\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_6                                                          0xfffe10307024\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_CARDBUS_CIS_PTR                                                      0xfffe10307028\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_ADAPTER_ID                                                           0xfffe1030702c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_ROM_BASE_ADDR                                                        0xfffe10307030\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_CAP_PTR                                                              0xfffe10307034\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_INTERRUPT_LINE                                                       0xfffe1030703c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_INTERRUPT_PIN                                                        0xfffe1030703d\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MIN_GRANT                                                            0xfffe1030703e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MAX_LATENCY                                                          0xfffe1030703f\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP_LIST                                                        0xfffe10307064\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP                                                             0xfffe10307066\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP                                                           0xfffe10307068\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTL                                                          0xfffe1030706c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS                                                        0xfffe1030706e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CAP                                                             0xfffe10307070\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CNTL                                                            0xfffe10307074\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_STATUS                                                          0xfffe10307076\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP2                                                          0xfffe10307088\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTL2                                                         0xfffe1030708c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS2                                                       0xfffe1030708e\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CAP2                                                            0xfffe10307090\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CNTL2                                                           0xfffe10307094\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_STATUS2                                                         0xfffe10307096\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_CAP_LIST                                                         0xfffe103070a0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_CNTL                                                         0xfffe103070a2\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDR_LO                                                      0xfffe103070a4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDR_HI                                                      0xfffe103070a8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA                                                         0xfffe103070a8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK                                                             0xfffe103070ac\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA_64                                                      0xfffe103070ac\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK_64                                                          0xfffe103070b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING                                                          0xfffe103070b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING_64                                                       0xfffe103070b4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_CAP_LIST                                                        0xfffe103070c0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_MSG_CNTL                                                        0xfffe103070c2\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_TABLE                                                           0xfffe103070c4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_PBA                                                             0xfffe103070c8\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10307100\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10307104\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10307108\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030710c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10307150\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10307154\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10307158\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030715c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10307160\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CORR_ERR_MASK                                                   0xfffe10307164\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10307168\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG0                                                        0xfffe1030716c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG1                                                        0xfffe10307170\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG2                                                        0xfffe10307174\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG3                                                        0xfffe10307178\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10307188\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030718c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10307190\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10307194\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103072b0\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_CAP                                                         0xfffe103072b4\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_CNTL                                                        0xfffe103072b6\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10307328\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_CAP                                                         0xfffe1030732c\n#define cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_CNTL                                                        0xfffe1030732e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_VENDOR_ID                                                            0xfffe10308000\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_ID                                                            0xfffe10308002\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_COMMAND                                                              0xfffe10308004\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_STATUS                                                               0xfffe10308006\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_REVISION_ID                                                          0xfffe10308008\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PROG_INTERFACE                                                       0xfffe10308009\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_SUB_CLASS                                                            0xfffe1030800a\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_CLASS                                                           0xfffe1030800b\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_CACHE_LINE                                                           0xfffe1030800c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LATENCY                                                              0xfffe1030800d\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_HEADER                                                               0xfffe1030800e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BIST                                                                 0xfffe1030800f\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_1                                                          0xfffe10308010\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_2                                                          0xfffe10308014\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_3                                                          0xfffe10308018\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_4                                                          0xfffe1030801c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_5                                                          0xfffe10308020\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_6                                                          0xfffe10308024\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_CARDBUS_CIS_PTR                                                      0xfffe10308028\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_ADAPTER_ID                                                           0xfffe1030802c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_ROM_BASE_ADDR                                                        0xfffe10308030\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_CAP_PTR                                                              0xfffe10308034\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_INTERRUPT_LINE                                                       0xfffe1030803c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_INTERRUPT_PIN                                                        0xfffe1030803d\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MIN_GRANT                                                            0xfffe1030803e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MAX_LATENCY                                                          0xfffe1030803f\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP_LIST                                                        0xfffe10308064\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP                                                             0xfffe10308066\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP                                                           0xfffe10308068\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTL                                                          0xfffe1030806c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS                                                        0xfffe1030806e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CAP                                                             0xfffe10308070\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CNTL                                                            0xfffe10308074\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_STATUS                                                          0xfffe10308076\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP2                                                          0xfffe10308088\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTL2                                                         0xfffe1030808c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS2                                                       0xfffe1030808e\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CAP2                                                            0xfffe10308090\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CNTL2                                                           0xfffe10308094\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_STATUS2                                                         0xfffe10308096\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_CAP_LIST                                                         0xfffe103080a0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_CNTL                                                         0xfffe103080a2\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDR_LO                                                      0xfffe103080a4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDR_HI                                                      0xfffe103080a8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA                                                         0xfffe103080a8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK                                                             0xfffe103080ac\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA_64                                                      0xfffe103080ac\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK_64                                                          0xfffe103080b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING                                                          0xfffe103080b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING_64                                                       0xfffe103080b4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_CAP_LIST                                                        0xfffe103080c0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_MSG_CNTL                                                        0xfffe103080c2\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_TABLE                                                           0xfffe103080c4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_PBA                                                             0xfffe103080c8\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10308100\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10308104\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10308108\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030810c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10308150\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10308154\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10308158\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030815c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10308160\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CORR_ERR_MASK                                                   0xfffe10308164\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10308168\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG0                                                        0xfffe1030816c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG1                                                        0xfffe10308170\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG2                                                        0xfffe10308174\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG3                                                        0xfffe10308178\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10308188\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030818c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10308190\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10308194\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103082b0\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_CAP                                                         0xfffe103082b4\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_CNTL                                                        0xfffe103082b6\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10308328\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_CAP                                                         0xfffe1030832c\n#define cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_CNTL                                                        0xfffe1030832e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_VENDOR_ID                                                            0xfffe10309000\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_ID                                                            0xfffe10309002\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_COMMAND                                                              0xfffe10309004\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_STATUS                                                               0xfffe10309006\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_REVISION_ID                                                          0xfffe10309008\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PROG_INTERFACE                                                       0xfffe10309009\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_SUB_CLASS                                                            0xfffe1030900a\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_CLASS                                                           0xfffe1030900b\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_CACHE_LINE                                                           0xfffe1030900c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LATENCY                                                              0xfffe1030900d\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_HEADER                                                               0xfffe1030900e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BIST                                                                 0xfffe1030900f\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_1                                                          0xfffe10309010\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_2                                                          0xfffe10309014\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_3                                                          0xfffe10309018\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_4                                                          0xfffe1030901c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_5                                                          0xfffe10309020\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_6                                                          0xfffe10309024\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_CARDBUS_CIS_PTR                                                      0xfffe10309028\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_ADAPTER_ID                                                           0xfffe1030902c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_ROM_BASE_ADDR                                                        0xfffe10309030\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_CAP_PTR                                                              0xfffe10309034\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_INTERRUPT_LINE                                                       0xfffe1030903c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_INTERRUPT_PIN                                                        0xfffe1030903d\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MIN_GRANT                                                            0xfffe1030903e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MAX_LATENCY                                                          0xfffe1030903f\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP_LIST                                                        0xfffe10309064\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP                                                             0xfffe10309066\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP                                                           0xfffe10309068\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTL                                                          0xfffe1030906c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS                                                        0xfffe1030906e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CAP                                                             0xfffe10309070\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CNTL                                                            0xfffe10309074\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_STATUS                                                          0xfffe10309076\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP2                                                          0xfffe10309088\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTL2                                                         0xfffe1030908c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS2                                                       0xfffe1030908e\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CAP2                                                            0xfffe10309090\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CNTL2                                                           0xfffe10309094\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_STATUS2                                                         0xfffe10309096\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_CAP_LIST                                                         0xfffe103090a0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_CNTL                                                         0xfffe103090a2\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDR_LO                                                      0xfffe103090a4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDR_HI                                                      0xfffe103090a8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA                                                         0xfffe103090a8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK                                                             0xfffe103090ac\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA_64                                                      0xfffe103090ac\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK_64                                                          0xfffe103090b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING                                                          0xfffe103090b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING_64                                                       0xfffe103090b4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_CAP_LIST                                                        0xfffe103090c0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_MSG_CNTL                                                        0xfffe103090c2\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_TABLE                                                           0xfffe103090c4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_PBA                                                             0xfffe103090c8\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                    0xfffe10309100\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC_HDR                                             0xfffe10309104\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC1                                                0xfffe10309108\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC2                                                0xfffe1030910c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                        0xfffe10309150\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_STATUS                                               0xfffe10309154\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_MASK                                                 0xfffe10309158\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_SEVERITY                                             0xfffe1030915c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CORR_ERR_STATUS                                                 0xfffe10309160\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CORR_ERR_MASK                                                   0xfffe10309164\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_ERR_CAP_CNTL                                                0xfffe10309168\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG0                                                        0xfffe1030916c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG1                                                        0xfffe10309170\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG2                                                        0xfffe10309174\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG3                                                        0xfffe10309178\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG0                                                 0xfffe10309188\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG1                                                 0xfffe1030918c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG2                                                 0xfffe10309190\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG3                                                 0xfffe10309194\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_ENH_CAP_LIST                                                0xfffe103092b0\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_CAP                                                         0xfffe103092b4\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_CNTL                                                        0xfffe103092b6\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_ENH_CAP_LIST                                                0xfffe10309328\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_CAP                                                         0xfffe1030932c\n#define cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_CNTL                                                        0xfffe1030932e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_VENDOR_ID                                                           0xfffe1030a000\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_ID                                                           0xfffe1030a002\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_COMMAND                                                             0xfffe1030a004\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_STATUS                                                              0xfffe1030a006\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_REVISION_ID                                                         0xfffe1030a008\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PROG_INTERFACE                                                      0xfffe1030a009\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_SUB_CLASS                                                           0xfffe1030a00a\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_CLASS                                                          0xfffe1030a00b\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_CACHE_LINE                                                          0xfffe1030a00c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LATENCY                                                             0xfffe1030a00d\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_HEADER                                                              0xfffe1030a00e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BIST                                                                0xfffe1030a00f\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_1                                                         0xfffe1030a010\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_2                                                         0xfffe1030a014\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_3                                                         0xfffe1030a018\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_4                                                         0xfffe1030a01c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_5                                                         0xfffe1030a020\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_6                                                         0xfffe1030a024\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_CARDBUS_CIS_PTR                                                     0xfffe1030a028\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_ADAPTER_ID                                                          0xfffe1030a02c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_ROM_BASE_ADDR                                                       0xfffe1030a030\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_CAP_PTR                                                             0xfffe1030a034\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_INTERRUPT_LINE                                                      0xfffe1030a03c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_INTERRUPT_PIN                                                       0xfffe1030a03d\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MIN_GRANT                                                           0xfffe1030a03e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MAX_LATENCY                                                         0xfffe1030a03f\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP_LIST                                                       0xfffe1030a064\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP                                                            0xfffe1030a066\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP                                                          0xfffe1030a068\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTL                                                         0xfffe1030a06c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS                                                       0xfffe1030a06e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CAP                                                            0xfffe1030a070\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CNTL                                                           0xfffe1030a074\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_STATUS                                                         0xfffe1030a076\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP2                                                         0xfffe1030a088\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTL2                                                        0xfffe1030a08c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS2                                                      0xfffe1030a08e\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CAP2                                                           0xfffe1030a090\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CNTL2                                                          0xfffe1030a094\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_STATUS2                                                        0xfffe1030a096\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_CAP_LIST                                                        0xfffe1030a0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_CNTL                                                        0xfffe1030a0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDR_LO                                                     0xfffe1030a0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDR_HI                                                     0xfffe1030a0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA                                                        0xfffe1030a0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK                                                            0xfffe1030a0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA_64                                                     0xfffe1030a0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK_64                                                         0xfffe1030a0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING                                                         0xfffe1030a0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING_64                                                      0xfffe1030a0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_CAP_LIST                                                       0xfffe1030a0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_MSG_CNTL                                                       0xfffe1030a0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_TABLE                                                          0xfffe1030a0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_PBA                                                            0xfffe1030a0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030a100\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030a104\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030a108\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030a10c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030a150\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030a154\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030a158\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030a15c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030a160\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030a164\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030a168\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG0                                                       0xfffe1030a16c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG1                                                       0xfffe1030a170\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG2                                                       0xfffe1030a174\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG3                                                       0xfffe1030a178\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030a188\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030a18c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030a190\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030a194\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030a2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_CAP                                                        0xfffe1030a2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_CNTL                                                       0xfffe1030a2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030a328\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_CAP                                                        0xfffe1030a32c\n#define cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_CNTL                                                       0xfffe1030a32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_VENDOR_ID                                                           0xfffe1030b000\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_ID                                                           0xfffe1030b002\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_COMMAND                                                             0xfffe1030b004\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_STATUS                                                              0xfffe1030b006\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_REVISION_ID                                                         0xfffe1030b008\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PROG_INTERFACE                                                      0xfffe1030b009\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_SUB_CLASS                                                           0xfffe1030b00a\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_CLASS                                                          0xfffe1030b00b\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_CACHE_LINE                                                          0xfffe1030b00c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LATENCY                                                             0xfffe1030b00d\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_HEADER                                                              0xfffe1030b00e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BIST                                                                0xfffe1030b00f\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_1                                                         0xfffe1030b010\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_2                                                         0xfffe1030b014\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_3                                                         0xfffe1030b018\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_4                                                         0xfffe1030b01c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_5                                                         0xfffe1030b020\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_6                                                         0xfffe1030b024\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_CARDBUS_CIS_PTR                                                     0xfffe1030b028\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_ADAPTER_ID                                                          0xfffe1030b02c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_ROM_BASE_ADDR                                                       0xfffe1030b030\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_CAP_PTR                                                             0xfffe1030b034\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_INTERRUPT_LINE                                                      0xfffe1030b03c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_INTERRUPT_PIN                                                       0xfffe1030b03d\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MIN_GRANT                                                           0xfffe1030b03e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MAX_LATENCY                                                         0xfffe1030b03f\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP_LIST                                                       0xfffe1030b064\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP                                                            0xfffe1030b066\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP                                                          0xfffe1030b068\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTL                                                         0xfffe1030b06c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS                                                       0xfffe1030b06e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CAP                                                            0xfffe1030b070\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CNTL                                                           0xfffe1030b074\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_STATUS                                                         0xfffe1030b076\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP2                                                         0xfffe1030b088\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTL2                                                        0xfffe1030b08c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS2                                                      0xfffe1030b08e\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CAP2                                                           0xfffe1030b090\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CNTL2                                                          0xfffe1030b094\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_STATUS2                                                        0xfffe1030b096\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_CAP_LIST                                                        0xfffe1030b0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_CNTL                                                        0xfffe1030b0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDR_LO                                                     0xfffe1030b0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDR_HI                                                     0xfffe1030b0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA                                                        0xfffe1030b0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK                                                            0xfffe1030b0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA_64                                                     0xfffe1030b0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK_64                                                         0xfffe1030b0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING                                                         0xfffe1030b0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING_64                                                      0xfffe1030b0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_CAP_LIST                                                       0xfffe1030b0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_MSG_CNTL                                                       0xfffe1030b0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_TABLE                                                          0xfffe1030b0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_PBA                                                            0xfffe1030b0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030b100\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030b104\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030b108\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030b10c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030b150\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030b154\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030b158\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030b15c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030b160\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030b164\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030b168\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG0                                                       0xfffe1030b16c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG1                                                       0xfffe1030b170\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG2                                                       0xfffe1030b174\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG3                                                       0xfffe1030b178\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030b188\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030b18c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030b190\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030b194\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030b2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_CAP                                                        0xfffe1030b2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_CNTL                                                       0xfffe1030b2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030b328\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_CAP                                                        0xfffe1030b32c\n#define cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_CNTL                                                       0xfffe1030b32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_VENDOR_ID                                                           0xfffe1030c000\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_ID                                                           0xfffe1030c002\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_COMMAND                                                             0xfffe1030c004\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_STATUS                                                              0xfffe1030c006\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_REVISION_ID                                                         0xfffe1030c008\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PROG_INTERFACE                                                      0xfffe1030c009\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_SUB_CLASS                                                           0xfffe1030c00a\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_CLASS                                                          0xfffe1030c00b\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_CACHE_LINE                                                          0xfffe1030c00c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LATENCY                                                             0xfffe1030c00d\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_HEADER                                                              0xfffe1030c00e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BIST                                                                0xfffe1030c00f\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_1                                                         0xfffe1030c010\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_2                                                         0xfffe1030c014\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_3                                                         0xfffe1030c018\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_4                                                         0xfffe1030c01c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_5                                                         0xfffe1030c020\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_6                                                         0xfffe1030c024\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_CARDBUS_CIS_PTR                                                     0xfffe1030c028\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_ADAPTER_ID                                                          0xfffe1030c02c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_ROM_BASE_ADDR                                                       0xfffe1030c030\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_CAP_PTR                                                             0xfffe1030c034\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_INTERRUPT_LINE                                                      0xfffe1030c03c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_INTERRUPT_PIN                                                       0xfffe1030c03d\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MIN_GRANT                                                           0xfffe1030c03e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MAX_LATENCY                                                         0xfffe1030c03f\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP_LIST                                                       0xfffe1030c064\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP                                                            0xfffe1030c066\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP                                                          0xfffe1030c068\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTL                                                         0xfffe1030c06c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS                                                       0xfffe1030c06e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CAP                                                            0xfffe1030c070\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CNTL                                                           0xfffe1030c074\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_STATUS                                                         0xfffe1030c076\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP2                                                         0xfffe1030c088\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTL2                                                        0xfffe1030c08c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS2                                                      0xfffe1030c08e\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CAP2                                                           0xfffe1030c090\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CNTL2                                                          0xfffe1030c094\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_STATUS2                                                        0xfffe1030c096\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_CAP_LIST                                                        0xfffe1030c0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_CNTL                                                        0xfffe1030c0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDR_LO                                                     0xfffe1030c0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDR_HI                                                     0xfffe1030c0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA                                                        0xfffe1030c0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK                                                            0xfffe1030c0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA_64                                                     0xfffe1030c0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK_64                                                         0xfffe1030c0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING                                                         0xfffe1030c0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING_64                                                      0xfffe1030c0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_CAP_LIST                                                       0xfffe1030c0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_MSG_CNTL                                                       0xfffe1030c0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_TABLE                                                          0xfffe1030c0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_PBA                                                            0xfffe1030c0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030c100\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030c104\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030c108\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030c10c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030c150\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030c154\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030c158\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030c15c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030c160\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030c164\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030c168\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG0                                                       0xfffe1030c16c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG1                                                       0xfffe1030c170\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG2                                                       0xfffe1030c174\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG3                                                       0xfffe1030c178\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030c188\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030c18c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030c190\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030c194\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030c2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_CAP                                                        0xfffe1030c2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_CNTL                                                       0xfffe1030c2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030c328\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_CAP                                                        0xfffe1030c32c\n#define cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_CNTL                                                       0xfffe1030c32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_VENDOR_ID                                                           0xfffe1030d000\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_ID                                                           0xfffe1030d002\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_COMMAND                                                             0xfffe1030d004\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_STATUS                                                              0xfffe1030d006\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_REVISION_ID                                                         0xfffe1030d008\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PROG_INTERFACE                                                      0xfffe1030d009\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_SUB_CLASS                                                           0xfffe1030d00a\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_CLASS                                                          0xfffe1030d00b\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_CACHE_LINE                                                          0xfffe1030d00c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LATENCY                                                             0xfffe1030d00d\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_HEADER                                                              0xfffe1030d00e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BIST                                                                0xfffe1030d00f\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_1                                                         0xfffe1030d010\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_2                                                         0xfffe1030d014\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_3                                                         0xfffe1030d018\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_4                                                         0xfffe1030d01c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_5                                                         0xfffe1030d020\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_6                                                         0xfffe1030d024\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_CARDBUS_CIS_PTR                                                     0xfffe1030d028\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_ADAPTER_ID                                                          0xfffe1030d02c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_ROM_BASE_ADDR                                                       0xfffe1030d030\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_CAP_PTR                                                             0xfffe1030d034\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_INTERRUPT_LINE                                                      0xfffe1030d03c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_INTERRUPT_PIN                                                       0xfffe1030d03d\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MIN_GRANT                                                           0xfffe1030d03e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MAX_LATENCY                                                         0xfffe1030d03f\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP_LIST                                                       0xfffe1030d064\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP                                                            0xfffe1030d066\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP                                                          0xfffe1030d068\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTL                                                         0xfffe1030d06c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS                                                       0xfffe1030d06e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CAP                                                            0xfffe1030d070\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CNTL                                                           0xfffe1030d074\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_STATUS                                                         0xfffe1030d076\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP2                                                         0xfffe1030d088\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTL2                                                        0xfffe1030d08c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS2                                                      0xfffe1030d08e\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CAP2                                                           0xfffe1030d090\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CNTL2                                                          0xfffe1030d094\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_STATUS2                                                        0xfffe1030d096\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_CAP_LIST                                                        0xfffe1030d0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_CNTL                                                        0xfffe1030d0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDR_LO                                                     0xfffe1030d0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDR_HI                                                     0xfffe1030d0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA                                                        0xfffe1030d0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK                                                            0xfffe1030d0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA_64                                                     0xfffe1030d0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK_64                                                         0xfffe1030d0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING                                                         0xfffe1030d0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING_64                                                      0xfffe1030d0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_CAP_LIST                                                       0xfffe1030d0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_MSG_CNTL                                                       0xfffe1030d0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_TABLE                                                          0xfffe1030d0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_PBA                                                            0xfffe1030d0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030d100\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030d104\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030d108\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030d10c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030d150\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030d154\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030d158\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030d15c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030d160\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030d164\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030d168\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG0                                                       0xfffe1030d16c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG1                                                       0xfffe1030d170\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG2                                                       0xfffe1030d174\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG3                                                       0xfffe1030d178\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030d188\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030d18c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030d190\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030d194\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030d2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_CAP                                                        0xfffe1030d2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_CNTL                                                       0xfffe1030d2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030d328\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_CAP                                                        0xfffe1030d32c\n#define cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_CNTL                                                       0xfffe1030d32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_VENDOR_ID                                                           0xfffe1030e000\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_ID                                                           0xfffe1030e002\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_COMMAND                                                             0xfffe1030e004\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_STATUS                                                              0xfffe1030e006\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_REVISION_ID                                                         0xfffe1030e008\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PROG_INTERFACE                                                      0xfffe1030e009\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_SUB_CLASS                                                           0xfffe1030e00a\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_CLASS                                                          0xfffe1030e00b\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_CACHE_LINE                                                          0xfffe1030e00c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LATENCY                                                             0xfffe1030e00d\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_HEADER                                                              0xfffe1030e00e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BIST                                                                0xfffe1030e00f\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_1                                                         0xfffe1030e010\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_2                                                         0xfffe1030e014\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_3                                                         0xfffe1030e018\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_4                                                         0xfffe1030e01c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_5                                                         0xfffe1030e020\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_6                                                         0xfffe1030e024\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_CARDBUS_CIS_PTR                                                     0xfffe1030e028\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_ADAPTER_ID                                                          0xfffe1030e02c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_ROM_BASE_ADDR                                                       0xfffe1030e030\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_CAP_PTR                                                             0xfffe1030e034\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_INTERRUPT_LINE                                                      0xfffe1030e03c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_INTERRUPT_PIN                                                       0xfffe1030e03d\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MIN_GRANT                                                           0xfffe1030e03e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MAX_LATENCY                                                         0xfffe1030e03f\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP_LIST                                                       0xfffe1030e064\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP                                                            0xfffe1030e066\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP                                                          0xfffe1030e068\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTL                                                         0xfffe1030e06c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS                                                       0xfffe1030e06e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CAP                                                            0xfffe1030e070\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CNTL                                                           0xfffe1030e074\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_STATUS                                                         0xfffe1030e076\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP2                                                         0xfffe1030e088\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTL2                                                        0xfffe1030e08c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS2                                                      0xfffe1030e08e\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CAP2                                                           0xfffe1030e090\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CNTL2                                                          0xfffe1030e094\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_STATUS2                                                        0xfffe1030e096\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_CAP_LIST                                                        0xfffe1030e0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_CNTL                                                        0xfffe1030e0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDR_LO                                                     0xfffe1030e0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDR_HI                                                     0xfffe1030e0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA                                                        0xfffe1030e0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK                                                            0xfffe1030e0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA_64                                                     0xfffe1030e0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK_64                                                         0xfffe1030e0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING                                                         0xfffe1030e0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING_64                                                      0xfffe1030e0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_CAP_LIST                                                       0xfffe1030e0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_MSG_CNTL                                                       0xfffe1030e0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_TABLE                                                          0xfffe1030e0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_PBA                                                            0xfffe1030e0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030e100\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030e104\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030e108\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030e10c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030e150\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030e154\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030e158\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030e15c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030e160\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030e164\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030e168\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG0                                                       0xfffe1030e16c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG1                                                       0xfffe1030e170\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG2                                                       0xfffe1030e174\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG3                                                       0xfffe1030e178\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030e188\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030e18c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030e190\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030e194\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030e2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_CAP                                                        0xfffe1030e2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_CNTL                                                       0xfffe1030e2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030e328\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_CAP                                                        0xfffe1030e32c\n#define cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_CNTL                                                       0xfffe1030e32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_VENDOR_ID                                                           0xfffe1030f000\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_ID                                                           0xfffe1030f002\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_COMMAND                                                             0xfffe1030f004\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_STATUS                                                              0xfffe1030f006\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_REVISION_ID                                                         0xfffe1030f008\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PROG_INTERFACE                                                      0xfffe1030f009\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_SUB_CLASS                                                           0xfffe1030f00a\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_CLASS                                                          0xfffe1030f00b\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_CACHE_LINE                                                          0xfffe1030f00c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LATENCY                                                             0xfffe1030f00d\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_HEADER                                                              0xfffe1030f00e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BIST                                                                0xfffe1030f00f\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_1                                                         0xfffe1030f010\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_2                                                         0xfffe1030f014\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_3                                                         0xfffe1030f018\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_4                                                         0xfffe1030f01c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_5                                                         0xfffe1030f020\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_6                                                         0xfffe1030f024\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_CARDBUS_CIS_PTR                                                     0xfffe1030f028\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_ADAPTER_ID                                                          0xfffe1030f02c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_ROM_BASE_ADDR                                                       0xfffe1030f030\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_CAP_PTR                                                             0xfffe1030f034\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_INTERRUPT_LINE                                                      0xfffe1030f03c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_INTERRUPT_PIN                                                       0xfffe1030f03d\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MIN_GRANT                                                           0xfffe1030f03e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MAX_LATENCY                                                         0xfffe1030f03f\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP_LIST                                                       0xfffe1030f064\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP                                                            0xfffe1030f066\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP                                                          0xfffe1030f068\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTL                                                         0xfffe1030f06c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS                                                       0xfffe1030f06e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CAP                                                            0xfffe1030f070\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CNTL                                                           0xfffe1030f074\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_STATUS                                                         0xfffe1030f076\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP2                                                         0xfffe1030f088\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTL2                                                        0xfffe1030f08c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS2                                                      0xfffe1030f08e\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CAP2                                                           0xfffe1030f090\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CNTL2                                                          0xfffe1030f094\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_STATUS2                                                        0xfffe1030f096\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_CAP_LIST                                                        0xfffe1030f0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_CNTL                                                        0xfffe1030f0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDR_LO                                                     0xfffe1030f0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDR_HI                                                     0xfffe1030f0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA                                                        0xfffe1030f0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK                                                            0xfffe1030f0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA_64                                                     0xfffe1030f0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK_64                                                         0xfffe1030f0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING                                                         0xfffe1030f0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING_64                                                      0xfffe1030f0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_CAP_LIST                                                       0xfffe1030f0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_MSG_CNTL                                                       0xfffe1030f0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_TABLE                                                          0xfffe1030f0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_PBA                                                            0xfffe1030f0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1030f100\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1030f104\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1030f108\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1030f10c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1030f150\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1030f154\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1030f158\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1030f15c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CORR_ERR_STATUS                                                0xfffe1030f160\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CORR_ERR_MASK                                                  0xfffe1030f164\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1030f168\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG0                                                       0xfffe1030f16c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG1                                                       0xfffe1030f170\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG2                                                       0xfffe1030f174\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG3                                                       0xfffe1030f178\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1030f188\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1030f18c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1030f190\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1030f194\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1030f2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_CAP                                                        0xfffe1030f2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_CNTL                                                       0xfffe1030f2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1030f328\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_CAP                                                        0xfffe1030f32c\n#define cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_CNTL                                                       0xfffe1030f32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_VENDOR_ID                                                           0xfffe10310000\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_ID                                                           0xfffe10310002\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_COMMAND                                                             0xfffe10310004\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_STATUS                                                              0xfffe10310006\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_REVISION_ID                                                         0xfffe10310008\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PROG_INTERFACE                                                      0xfffe10310009\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_SUB_CLASS                                                           0xfffe1031000a\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_CLASS                                                          0xfffe1031000b\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_CACHE_LINE                                                          0xfffe1031000c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LATENCY                                                             0xfffe1031000d\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_HEADER                                                              0xfffe1031000e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BIST                                                                0xfffe1031000f\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_1                                                         0xfffe10310010\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_2                                                         0xfffe10310014\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_3                                                         0xfffe10310018\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_4                                                         0xfffe1031001c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_5                                                         0xfffe10310020\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_BASE_ADDR_6                                                         0xfffe10310024\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_CARDBUS_CIS_PTR                                                     0xfffe10310028\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_ADAPTER_ID                                                          0xfffe1031002c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_ROM_BASE_ADDR                                                       0xfffe10310030\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_CAP_PTR                                                             0xfffe10310034\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_INTERRUPT_LINE                                                      0xfffe1031003c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_INTERRUPT_PIN                                                       0xfffe1031003d\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MIN_GRANT                                                           0xfffe1031003e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MAX_LATENCY                                                         0xfffe1031003f\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_CAP_LIST                                                       0xfffe10310064\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_CAP                                                            0xfffe10310066\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_CAP                                                          0xfffe10310068\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_CNTL                                                         0xfffe1031006c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_STATUS                                                       0xfffe1031006e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_CAP                                                            0xfffe10310070\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_CNTL                                                           0xfffe10310074\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_STATUS                                                         0xfffe10310076\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_CAP2                                                         0xfffe10310088\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_CNTL2                                                        0xfffe1031008c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_DEVICE_STATUS2                                                      0xfffe1031008e\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_CAP2                                                           0xfffe10310090\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_CNTL2                                                          0xfffe10310094\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_LINK_STATUS2                                                        0xfffe10310096\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_CAP_LIST                                                        0xfffe103100a0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MSG_CNTL                                                        0xfffe103100a2\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MSG_ADDR_LO                                                     0xfffe103100a4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MSG_ADDR_HI                                                     0xfffe103100a8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MSG_DATA                                                        0xfffe103100a8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MASK                                                            0xfffe103100ac\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MSG_DATA_64                                                     0xfffe103100ac\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_MASK_64                                                         0xfffe103100b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_PENDING                                                         0xfffe103100b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSI_PENDING_64                                                      0xfffe103100b4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSIX_CAP_LIST                                                       0xfffe103100c0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSIX_MSG_CNTL                                                       0xfffe103100c2\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSIX_TABLE                                                          0xfffe103100c4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_MSIX_PBA                                                            0xfffe103100c8\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10310100\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10310104\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10310108\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031010c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10310150\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10310154\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10310158\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031015c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_CORR_ERR_STATUS                                                0xfffe10310160\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_CORR_ERR_MASK                                                  0xfffe10310164\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10310168\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_HDR_LOG0                                                       0xfffe1031016c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_HDR_LOG1                                                       0xfffe10310170\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_HDR_LOG2                                                       0xfffe10310174\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_HDR_LOG3                                                       0xfffe10310178\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10310188\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031018c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10310190\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10310194\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103102b0\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ATS_CAP                                                        0xfffe103102b4\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ATS_CNTL                                                       0xfffe103102b6\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10310328\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ARI_CAP                                                        0xfffe1031032c\n#define cfgBIF_CFG_DEV0_EPF0_VF16_1_PCIE_ARI_CNTL                                                       0xfffe1031032e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_VENDOR_ID                                                           0xfffe10311000\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_ID                                                           0xfffe10311002\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_COMMAND                                                             0xfffe10311004\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_STATUS                                                              0xfffe10311006\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_REVISION_ID                                                         0xfffe10311008\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PROG_INTERFACE                                                      0xfffe10311009\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_SUB_CLASS                                                           0xfffe1031100a\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_CLASS                                                          0xfffe1031100b\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_CACHE_LINE                                                          0xfffe1031100c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LATENCY                                                             0xfffe1031100d\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_HEADER                                                              0xfffe1031100e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BIST                                                                0xfffe1031100f\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_1                                                         0xfffe10311010\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_2                                                         0xfffe10311014\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_3                                                         0xfffe10311018\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_4                                                         0xfffe1031101c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_5                                                         0xfffe10311020\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_BASE_ADDR_6                                                         0xfffe10311024\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_CARDBUS_CIS_PTR                                                     0xfffe10311028\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_ADAPTER_ID                                                          0xfffe1031102c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_ROM_BASE_ADDR                                                       0xfffe10311030\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_CAP_PTR                                                             0xfffe10311034\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_INTERRUPT_LINE                                                      0xfffe1031103c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_INTERRUPT_PIN                                                       0xfffe1031103d\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MIN_GRANT                                                           0xfffe1031103e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MAX_LATENCY                                                         0xfffe1031103f\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_CAP_LIST                                                       0xfffe10311064\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_CAP                                                            0xfffe10311066\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_CAP                                                          0xfffe10311068\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_CNTL                                                         0xfffe1031106c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_STATUS                                                       0xfffe1031106e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_CAP                                                            0xfffe10311070\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_CNTL                                                           0xfffe10311074\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_STATUS                                                         0xfffe10311076\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_CAP2                                                         0xfffe10311088\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_CNTL2                                                        0xfffe1031108c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_DEVICE_STATUS2                                                      0xfffe1031108e\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_CAP2                                                           0xfffe10311090\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_CNTL2                                                          0xfffe10311094\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_LINK_STATUS2                                                        0xfffe10311096\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_CAP_LIST                                                        0xfffe103110a0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MSG_CNTL                                                        0xfffe103110a2\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MSG_ADDR_LO                                                     0xfffe103110a4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MSG_ADDR_HI                                                     0xfffe103110a8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MSG_DATA                                                        0xfffe103110a8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MASK                                                            0xfffe103110ac\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MSG_DATA_64                                                     0xfffe103110ac\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_MASK_64                                                         0xfffe103110b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_PENDING                                                         0xfffe103110b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSI_PENDING_64                                                      0xfffe103110b4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSIX_CAP_LIST                                                       0xfffe103110c0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSIX_MSG_CNTL                                                       0xfffe103110c2\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSIX_TABLE                                                          0xfffe103110c4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_MSIX_PBA                                                            0xfffe103110c8\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10311100\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10311104\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10311108\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031110c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10311150\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10311154\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10311158\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031115c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_CORR_ERR_STATUS                                                0xfffe10311160\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_CORR_ERR_MASK                                                  0xfffe10311164\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10311168\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_HDR_LOG0                                                       0xfffe1031116c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_HDR_LOG1                                                       0xfffe10311170\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_HDR_LOG2                                                       0xfffe10311174\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_HDR_LOG3                                                       0xfffe10311178\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10311188\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031118c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10311190\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10311194\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103112b0\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ATS_CAP                                                        0xfffe103112b4\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ATS_CNTL                                                       0xfffe103112b6\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10311328\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ARI_CAP                                                        0xfffe1031132c\n#define cfgBIF_CFG_DEV0_EPF0_VF17_1_PCIE_ARI_CNTL                                                       0xfffe1031132e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_VENDOR_ID                                                           0xfffe10312000\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_ID                                                           0xfffe10312002\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_COMMAND                                                             0xfffe10312004\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_STATUS                                                              0xfffe10312006\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_REVISION_ID                                                         0xfffe10312008\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PROG_INTERFACE                                                      0xfffe10312009\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_SUB_CLASS                                                           0xfffe1031200a\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_CLASS                                                          0xfffe1031200b\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_CACHE_LINE                                                          0xfffe1031200c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LATENCY                                                             0xfffe1031200d\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_HEADER                                                              0xfffe1031200e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BIST                                                                0xfffe1031200f\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_1                                                         0xfffe10312010\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_2                                                         0xfffe10312014\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_3                                                         0xfffe10312018\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_4                                                         0xfffe1031201c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_5                                                         0xfffe10312020\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_BASE_ADDR_6                                                         0xfffe10312024\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_CARDBUS_CIS_PTR                                                     0xfffe10312028\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_ADAPTER_ID                                                          0xfffe1031202c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_ROM_BASE_ADDR                                                       0xfffe10312030\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_CAP_PTR                                                             0xfffe10312034\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_INTERRUPT_LINE                                                      0xfffe1031203c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_INTERRUPT_PIN                                                       0xfffe1031203d\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MIN_GRANT                                                           0xfffe1031203e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MAX_LATENCY                                                         0xfffe1031203f\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_CAP_LIST                                                       0xfffe10312064\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_CAP                                                            0xfffe10312066\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_CAP                                                          0xfffe10312068\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_CNTL                                                         0xfffe1031206c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_STATUS                                                       0xfffe1031206e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_CAP                                                            0xfffe10312070\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_CNTL                                                           0xfffe10312074\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_STATUS                                                         0xfffe10312076\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_CAP2                                                         0xfffe10312088\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_CNTL2                                                        0xfffe1031208c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_DEVICE_STATUS2                                                      0xfffe1031208e\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_CAP2                                                           0xfffe10312090\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_CNTL2                                                          0xfffe10312094\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_LINK_STATUS2                                                        0xfffe10312096\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_CAP_LIST                                                        0xfffe103120a0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MSG_CNTL                                                        0xfffe103120a2\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MSG_ADDR_LO                                                     0xfffe103120a4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MSG_ADDR_HI                                                     0xfffe103120a8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MSG_DATA                                                        0xfffe103120a8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MASK                                                            0xfffe103120ac\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MSG_DATA_64                                                     0xfffe103120ac\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_MASK_64                                                         0xfffe103120b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_PENDING                                                         0xfffe103120b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSI_PENDING_64                                                      0xfffe103120b4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSIX_CAP_LIST                                                       0xfffe103120c0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSIX_MSG_CNTL                                                       0xfffe103120c2\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSIX_TABLE                                                          0xfffe103120c4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_MSIX_PBA                                                            0xfffe103120c8\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10312100\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10312104\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10312108\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031210c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10312150\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10312154\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10312158\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031215c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_CORR_ERR_STATUS                                                0xfffe10312160\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_CORR_ERR_MASK                                                  0xfffe10312164\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10312168\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_HDR_LOG0                                                       0xfffe1031216c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_HDR_LOG1                                                       0xfffe10312170\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_HDR_LOG2                                                       0xfffe10312174\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_HDR_LOG3                                                       0xfffe10312178\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10312188\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031218c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10312190\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10312194\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103122b0\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ATS_CAP                                                        0xfffe103122b4\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ATS_CNTL                                                       0xfffe103122b6\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10312328\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ARI_CAP                                                        0xfffe1031232c\n#define cfgBIF_CFG_DEV0_EPF0_VF18_1_PCIE_ARI_CNTL                                                       0xfffe1031232e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_VENDOR_ID                                                           0xfffe10313000\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_ID                                                           0xfffe10313002\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_COMMAND                                                             0xfffe10313004\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_STATUS                                                              0xfffe10313006\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_REVISION_ID                                                         0xfffe10313008\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PROG_INTERFACE                                                      0xfffe10313009\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_SUB_CLASS                                                           0xfffe1031300a\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_CLASS                                                          0xfffe1031300b\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_CACHE_LINE                                                          0xfffe1031300c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LATENCY                                                             0xfffe1031300d\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_HEADER                                                              0xfffe1031300e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BIST                                                                0xfffe1031300f\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_1                                                         0xfffe10313010\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_2                                                         0xfffe10313014\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_3                                                         0xfffe10313018\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_4                                                         0xfffe1031301c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_5                                                         0xfffe10313020\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_BASE_ADDR_6                                                         0xfffe10313024\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_CARDBUS_CIS_PTR                                                     0xfffe10313028\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_ADAPTER_ID                                                          0xfffe1031302c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_ROM_BASE_ADDR                                                       0xfffe10313030\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_CAP_PTR                                                             0xfffe10313034\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_INTERRUPT_LINE                                                      0xfffe1031303c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_INTERRUPT_PIN                                                       0xfffe1031303d\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MIN_GRANT                                                           0xfffe1031303e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MAX_LATENCY                                                         0xfffe1031303f\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_CAP_LIST                                                       0xfffe10313064\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_CAP                                                            0xfffe10313066\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_CAP                                                          0xfffe10313068\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_CNTL                                                         0xfffe1031306c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_STATUS                                                       0xfffe1031306e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_CAP                                                            0xfffe10313070\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_CNTL                                                           0xfffe10313074\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_STATUS                                                         0xfffe10313076\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_CAP2                                                         0xfffe10313088\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_CNTL2                                                        0xfffe1031308c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_DEVICE_STATUS2                                                      0xfffe1031308e\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_CAP2                                                           0xfffe10313090\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_CNTL2                                                          0xfffe10313094\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_LINK_STATUS2                                                        0xfffe10313096\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_CAP_LIST                                                        0xfffe103130a0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MSG_CNTL                                                        0xfffe103130a2\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MSG_ADDR_LO                                                     0xfffe103130a4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MSG_ADDR_HI                                                     0xfffe103130a8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MSG_DATA                                                        0xfffe103130a8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MASK                                                            0xfffe103130ac\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MSG_DATA_64                                                     0xfffe103130ac\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_MASK_64                                                         0xfffe103130b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_PENDING                                                         0xfffe103130b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSI_PENDING_64                                                      0xfffe103130b4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSIX_CAP_LIST                                                       0xfffe103130c0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSIX_MSG_CNTL                                                       0xfffe103130c2\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSIX_TABLE                                                          0xfffe103130c4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_MSIX_PBA                                                            0xfffe103130c8\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10313100\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10313104\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10313108\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031310c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10313150\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10313154\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10313158\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031315c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_CORR_ERR_STATUS                                                0xfffe10313160\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_CORR_ERR_MASK                                                  0xfffe10313164\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10313168\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_HDR_LOG0                                                       0xfffe1031316c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_HDR_LOG1                                                       0xfffe10313170\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_HDR_LOG2                                                       0xfffe10313174\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_HDR_LOG3                                                       0xfffe10313178\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10313188\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031318c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10313190\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10313194\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103132b0\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ATS_CAP                                                        0xfffe103132b4\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ATS_CNTL                                                       0xfffe103132b6\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10313328\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ARI_CAP                                                        0xfffe1031332c\n#define cfgBIF_CFG_DEV0_EPF0_VF19_1_PCIE_ARI_CNTL                                                       0xfffe1031332e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_VENDOR_ID                                                           0xfffe10314000\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_ID                                                           0xfffe10314002\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_COMMAND                                                             0xfffe10314004\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_STATUS                                                              0xfffe10314006\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_REVISION_ID                                                         0xfffe10314008\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PROG_INTERFACE                                                      0xfffe10314009\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_SUB_CLASS                                                           0xfffe1031400a\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_CLASS                                                          0xfffe1031400b\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_CACHE_LINE                                                          0xfffe1031400c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LATENCY                                                             0xfffe1031400d\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_HEADER                                                              0xfffe1031400e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BIST                                                                0xfffe1031400f\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_1                                                         0xfffe10314010\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_2                                                         0xfffe10314014\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_3                                                         0xfffe10314018\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_4                                                         0xfffe1031401c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_5                                                         0xfffe10314020\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_BASE_ADDR_6                                                         0xfffe10314024\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_CARDBUS_CIS_PTR                                                     0xfffe10314028\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_ADAPTER_ID                                                          0xfffe1031402c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_ROM_BASE_ADDR                                                       0xfffe10314030\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_CAP_PTR                                                             0xfffe10314034\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_INTERRUPT_LINE                                                      0xfffe1031403c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_INTERRUPT_PIN                                                       0xfffe1031403d\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MIN_GRANT                                                           0xfffe1031403e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MAX_LATENCY                                                         0xfffe1031403f\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_CAP_LIST                                                       0xfffe10314064\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_CAP                                                            0xfffe10314066\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_CAP                                                          0xfffe10314068\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_CNTL                                                         0xfffe1031406c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_STATUS                                                       0xfffe1031406e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_CAP                                                            0xfffe10314070\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_CNTL                                                           0xfffe10314074\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_STATUS                                                         0xfffe10314076\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_CAP2                                                         0xfffe10314088\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_CNTL2                                                        0xfffe1031408c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_DEVICE_STATUS2                                                      0xfffe1031408e\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_CAP2                                                           0xfffe10314090\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_CNTL2                                                          0xfffe10314094\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_LINK_STATUS2                                                        0xfffe10314096\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_CAP_LIST                                                        0xfffe103140a0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MSG_CNTL                                                        0xfffe103140a2\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MSG_ADDR_LO                                                     0xfffe103140a4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MSG_ADDR_HI                                                     0xfffe103140a8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MSG_DATA                                                        0xfffe103140a8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MASK                                                            0xfffe103140ac\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MSG_DATA_64                                                     0xfffe103140ac\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_MASK_64                                                         0xfffe103140b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_PENDING                                                         0xfffe103140b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSI_PENDING_64                                                      0xfffe103140b4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSIX_CAP_LIST                                                       0xfffe103140c0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSIX_MSG_CNTL                                                       0xfffe103140c2\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSIX_TABLE                                                          0xfffe103140c4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_MSIX_PBA                                                            0xfffe103140c8\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10314100\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10314104\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10314108\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031410c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10314150\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10314154\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10314158\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031415c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_CORR_ERR_STATUS                                                0xfffe10314160\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_CORR_ERR_MASK                                                  0xfffe10314164\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10314168\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_HDR_LOG0                                                       0xfffe1031416c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_HDR_LOG1                                                       0xfffe10314170\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_HDR_LOG2                                                       0xfffe10314174\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_HDR_LOG3                                                       0xfffe10314178\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10314188\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031418c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10314190\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10314194\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103142b0\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ATS_CAP                                                        0xfffe103142b4\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ATS_CNTL                                                       0xfffe103142b6\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10314328\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ARI_CAP                                                        0xfffe1031432c\n#define cfgBIF_CFG_DEV0_EPF0_VF20_1_PCIE_ARI_CNTL                                                       0xfffe1031432e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_VENDOR_ID                                                           0xfffe10315000\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_ID                                                           0xfffe10315002\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_COMMAND                                                             0xfffe10315004\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_STATUS                                                              0xfffe10315006\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_REVISION_ID                                                         0xfffe10315008\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PROG_INTERFACE                                                      0xfffe10315009\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_SUB_CLASS                                                           0xfffe1031500a\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_CLASS                                                          0xfffe1031500b\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_CACHE_LINE                                                          0xfffe1031500c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LATENCY                                                             0xfffe1031500d\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_HEADER                                                              0xfffe1031500e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BIST                                                                0xfffe1031500f\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_1                                                         0xfffe10315010\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_2                                                         0xfffe10315014\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_3                                                         0xfffe10315018\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_4                                                         0xfffe1031501c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_5                                                         0xfffe10315020\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_BASE_ADDR_6                                                         0xfffe10315024\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_CARDBUS_CIS_PTR                                                     0xfffe10315028\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_ADAPTER_ID                                                          0xfffe1031502c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_ROM_BASE_ADDR                                                       0xfffe10315030\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_CAP_PTR                                                             0xfffe10315034\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_INTERRUPT_LINE                                                      0xfffe1031503c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_INTERRUPT_PIN                                                       0xfffe1031503d\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MIN_GRANT                                                           0xfffe1031503e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MAX_LATENCY                                                         0xfffe1031503f\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_CAP_LIST                                                       0xfffe10315064\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_CAP                                                            0xfffe10315066\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_CAP                                                          0xfffe10315068\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_CNTL                                                         0xfffe1031506c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_STATUS                                                       0xfffe1031506e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_CAP                                                            0xfffe10315070\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_CNTL                                                           0xfffe10315074\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_STATUS                                                         0xfffe10315076\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_CAP2                                                         0xfffe10315088\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_CNTL2                                                        0xfffe1031508c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_DEVICE_STATUS2                                                      0xfffe1031508e\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_CAP2                                                           0xfffe10315090\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_CNTL2                                                          0xfffe10315094\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_LINK_STATUS2                                                        0xfffe10315096\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_CAP_LIST                                                        0xfffe103150a0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MSG_CNTL                                                        0xfffe103150a2\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MSG_ADDR_LO                                                     0xfffe103150a4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MSG_ADDR_HI                                                     0xfffe103150a8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MSG_DATA                                                        0xfffe103150a8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MASK                                                            0xfffe103150ac\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MSG_DATA_64                                                     0xfffe103150ac\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_MASK_64                                                         0xfffe103150b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_PENDING                                                         0xfffe103150b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSI_PENDING_64                                                      0xfffe103150b4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSIX_CAP_LIST                                                       0xfffe103150c0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSIX_MSG_CNTL                                                       0xfffe103150c2\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSIX_TABLE                                                          0xfffe103150c4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_MSIX_PBA                                                            0xfffe103150c8\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10315100\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10315104\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10315108\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031510c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10315150\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10315154\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10315158\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031515c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_CORR_ERR_STATUS                                                0xfffe10315160\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_CORR_ERR_MASK                                                  0xfffe10315164\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10315168\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_HDR_LOG0                                                       0xfffe1031516c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_HDR_LOG1                                                       0xfffe10315170\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_HDR_LOG2                                                       0xfffe10315174\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_HDR_LOG3                                                       0xfffe10315178\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10315188\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031518c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10315190\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10315194\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103152b0\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ATS_CAP                                                        0xfffe103152b4\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ATS_CNTL                                                       0xfffe103152b6\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10315328\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ARI_CAP                                                        0xfffe1031532c\n#define cfgBIF_CFG_DEV0_EPF0_VF21_1_PCIE_ARI_CNTL                                                       0xfffe1031532e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_VENDOR_ID                                                           0xfffe10316000\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_ID                                                           0xfffe10316002\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_COMMAND                                                             0xfffe10316004\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_STATUS                                                              0xfffe10316006\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_REVISION_ID                                                         0xfffe10316008\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PROG_INTERFACE                                                      0xfffe10316009\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_SUB_CLASS                                                           0xfffe1031600a\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_CLASS                                                          0xfffe1031600b\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_CACHE_LINE                                                          0xfffe1031600c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LATENCY                                                             0xfffe1031600d\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_HEADER                                                              0xfffe1031600e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BIST                                                                0xfffe1031600f\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_1                                                         0xfffe10316010\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_2                                                         0xfffe10316014\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_3                                                         0xfffe10316018\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_4                                                         0xfffe1031601c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_5                                                         0xfffe10316020\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_BASE_ADDR_6                                                         0xfffe10316024\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_CARDBUS_CIS_PTR                                                     0xfffe10316028\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_ADAPTER_ID                                                          0xfffe1031602c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_ROM_BASE_ADDR                                                       0xfffe10316030\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_CAP_PTR                                                             0xfffe10316034\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_INTERRUPT_LINE                                                      0xfffe1031603c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_INTERRUPT_PIN                                                       0xfffe1031603d\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MIN_GRANT                                                           0xfffe1031603e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MAX_LATENCY                                                         0xfffe1031603f\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_CAP_LIST                                                       0xfffe10316064\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_CAP                                                            0xfffe10316066\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_CAP                                                          0xfffe10316068\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_CNTL                                                         0xfffe1031606c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_STATUS                                                       0xfffe1031606e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_CAP                                                            0xfffe10316070\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_CNTL                                                           0xfffe10316074\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_STATUS                                                         0xfffe10316076\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_CAP2                                                         0xfffe10316088\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_CNTL2                                                        0xfffe1031608c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_DEVICE_STATUS2                                                      0xfffe1031608e\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_CAP2                                                           0xfffe10316090\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_CNTL2                                                          0xfffe10316094\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_LINK_STATUS2                                                        0xfffe10316096\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_CAP_LIST                                                        0xfffe103160a0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MSG_CNTL                                                        0xfffe103160a2\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MSG_ADDR_LO                                                     0xfffe103160a4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MSG_ADDR_HI                                                     0xfffe103160a8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MSG_DATA                                                        0xfffe103160a8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MASK                                                            0xfffe103160ac\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MSG_DATA_64                                                     0xfffe103160ac\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_MASK_64                                                         0xfffe103160b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_PENDING                                                         0xfffe103160b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSI_PENDING_64                                                      0xfffe103160b4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSIX_CAP_LIST                                                       0xfffe103160c0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSIX_MSG_CNTL                                                       0xfffe103160c2\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSIX_TABLE                                                          0xfffe103160c4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_MSIX_PBA                                                            0xfffe103160c8\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10316100\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10316104\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10316108\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031610c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10316150\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10316154\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10316158\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031615c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_CORR_ERR_STATUS                                                0xfffe10316160\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_CORR_ERR_MASK                                                  0xfffe10316164\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10316168\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_HDR_LOG0                                                       0xfffe1031616c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_HDR_LOG1                                                       0xfffe10316170\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_HDR_LOG2                                                       0xfffe10316174\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_HDR_LOG3                                                       0xfffe10316178\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10316188\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031618c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10316190\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10316194\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103162b0\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ATS_CAP                                                        0xfffe103162b4\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ATS_CNTL                                                       0xfffe103162b6\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10316328\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ARI_CAP                                                        0xfffe1031632c\n#define cfgBIF_CFG_DEV0_EPF0_VF22_1_PCIE_ARI_CNTL                                                       0xfffe1031632e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_VENDOR_ID                                                           0xfffe10317000\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_ID                                                           0xfffe10317002\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_COMMAND                                                             0xfffe10317004\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_STATUS                                                              0xfffe10317006\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_REVISION_ID                                                         0xfffe10317008\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PROG_INTERFACE                                                      0xfffe10317009\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_SUB_CLASS                                                           0xfffe1031700a\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_CLASS                                                          0xfffe1031700b\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_CACHE_LINE                                                          0xfffe1031700c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LATENCY                                                             0xfffe1031700d\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_HEADER                                                              0xfffe1031700e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BIST                                                                0xfffe1031700f\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_1                                                         0xfffe10317010\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_2                                                         0xfffe10317014\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_3                                                         0xfffe10317018\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_4                                                         0xfffe1031701c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_5                                                         0xfffe10317020\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_BASE_ADDR_6                                                         0xfffe10317024\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_CARDBUS_CIS_PTR                                                     0xfffe10317028\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_ADAPTER_ID                                                          0xfffe1031702c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_ROM_BASE_ADDR                                                       0xfffe10317030\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_CAP_PTR                                                             0xfffe10317034\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_INTERRUPT_LINE                                                      0xfffe1031703c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_INTERRUPT_PIN                                                       0xfffe1031703d\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MIN_GRANT                                                           0xfffe1031703e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MAX_LATENCY                                                         0xfffe1031703f\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_CAP_LIST                                                       0xfffe10317064\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_CAP                                                            0xfffe10317066\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_CAP                                                          0xfffe10317068\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_CNTL                                                         0xfffe1031706c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_STATUS                                                       0xfffe1031706e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_CAP                                                            0xfffe10317070\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_CNTL                                                           0xfffe10317074\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_STATUS                                                         0xfffe10317076\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_CAP2                                                         0xfffe10317088\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_CNTL2                                                        0xfffe1031708c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_DEVICE_STATUS2                                                      0xfffe1031708e\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_CAP2                                                           0xfffe10317090\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_CNTL2                                                          0xfffe10317094\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_LINK_STATUS2                                                        0xfffe10317096\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_CAP_LIST                                                        0xfffe103170a0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MSG_CNTL                                                        0xfffe103170a2\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MSG_ADDR_LO                                                     0xfffe103170a4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MSG_ADDR_HI                                                     0xfffe103170a8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MSG_DATA                                                        0xfffe103170a8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MASK                                                            0xfffe103170ac\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MSG_DATA_64                                                     0xfffe103170ac\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_MASK_64                                                         0xfffe103170b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_PENDING                                                         0xfffe103170b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSI_PENDING_64                                                      0xfffe103170b4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSIX_CAP_LIST                                                       0xfffe103170c0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSIX_MSG_CNTL                                                       0xfffe103170c2\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSIX_TABLE                                                          0xfffe103170c4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_MSIX_PBA                                                            0xfffe103170c8\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10317100\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10317104\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10317108\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031710c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10317150\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10317154\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10317158\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031715c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_CORR_ERR_STATUS                                                0xfffe10317160\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_CORR_ERR_MASK                                                  0xfffe10317164\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10317168\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_HDR_LOG0                                                       0xfffe1031716c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_HDR_LOG1                                                       0xfffe10317170\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_HDR_LOG2                                                       0xfffe10317174\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_HDR_LOG3                                                       0xfffe10317178\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10317188\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031718c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10317190\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10317194\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103172b0\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ATS_CAP                                                        0xfffe103172b4\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ATS_CNTL                                                       0xfffe103172b6\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10317328\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ARI_CAP                                                        0xfffe1031732c\n#define cfgBIF_CFG_DEV0_EPF0_VF23_1_PCIE_ARI_CNTL                                                       0xfffe1031732e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_VENDOR_ID                                                           0xfffe10318000\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_ID                                                           0xfffe10318002\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_COMMAND                                                             0xfffe10318004\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_STATUS                                                              0xfffe10318006\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_REVISION_ID                                                         0xfffe10318008\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PROG_INTERFACE                                                      0xfffe10318009\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_SUB_CLASS                                                           0xfffe1031800a\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_CLASS                                                          0xfffe1031800b\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_CACHE_LINE                                                          0xfffe1031800c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LATENCY                                                             0xfffe1031800d\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_HEADER                                                              0xfffe1031800e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BIST                                                                0xfffe1031800f\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_1                                                         0xfffe10318010\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_2                                                         0xfffe10318014\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_3                                                         0xfffe10318018\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_4                                                         0xfffe1031801c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_5                                                         0xfffe10318020\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_BASE_ADDR_6                                                         0xfffe10318024\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_CARDBUS_CIS_PTR                                                     0xfffe10318028\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_ADAPTER_ID                                                          0xfffe1031802c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_ROM_BASE_ADDR                                                       0xfffe10318030\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_CAP_PTR                                                             0xfffe10318034\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_INTERRUPT_LINE                                                      0xfffe1031803c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_INTERRUPT_PIN                                                       0xfffe1031803d\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MIN_GRANT                                                           0xfffe1031803e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MAX_LATENCY                                                         0xfffe1031803f\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_CAP_LIST                                                       0xfffe10318064\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_CAP                                                            0xfffe10318066\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_CAP                                                          0xfffe10318068\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_CNTL                                                         0xfffe1031806c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_STATUS                                                       0xfffe1031806e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_CAP                                                            0xfffe10318070\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_CNTL                                                           0xfffe10318074\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_STATUS                                                         0xfffe10318076\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_CAP2                                                         0xfffe10318088\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_CNTL2                                                        0xfffe1031808c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_DEVICE_STATUS2                                                      0xfffe1031808e\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_CAP2                                                           0xfffe10318090\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_CNTL2                                                          0xfffe10318094\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_LINK_STATUS2                                                        0xfffe10318096\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_CAP_LIST                                                        0xfffe103180a0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MSG_CNTL                                                        0xfffe103180a2\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MSG_ADDR_LO                                                     0xfffe103180a4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MSG_ADDR_HI                                                     0xfffe103180a8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MSG_DATA                                                        0xfffe103180a8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MASK                                                            0xfffe103180ac\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MSG_DATA_64                                                     0xfffe103180ac\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_MASK_64                                                         0xfffe103180b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_PENDING                                                         0xfffe103180b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSI_PENDING_64                                                      0xfffe103180b4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSIX_CAP_LIST                                                       0xfffe103180c0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSIX_MSG_CNTL                                                       0xfffe103180c2\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSIX_TABLE                                                          0xfffe103180c4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_MSIX_PBA                                                            0xfffe103180c8\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10318100\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10318104\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10318108\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031810c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10318150\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10318154\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10318158\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031815c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_CORR_ERR_STATUS                                                0xfffe10318160\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_CORR_ERR_MASK                                                  0xfffe10318164\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10318168\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_HDR_LOG0                                                       0xfffe1031816c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_HDR_LOG1                                                       0xfffe10318170\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_HDR_LOG2                                                       0xfffe10318174\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_HDR_LOG3                                                       0xfffe10318178\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10318188\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031818c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10318190\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10318194\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103182b0\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ATS_CAP                                                        0xfffe103182b4\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ATS_CNTL                                                       0xfffe103182b6\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10318328\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ARI_CAP                                                        0xfffe1031832c\n#define cfgBIF_CFG_DEV0_EPF0_VF24_1_PCIE_ARI_CNTL                                                       0xfffe1031832e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_VENDOR_ID                                                           0xfffe10319000\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_ID                                                           0xfffe10319002\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_COMMAND                                                             0xfffe10319004\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_STATUS                                                              0xfffe10319006\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_REVISION_ID                                                         0xfffe10319008\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PROG_INTERFACE                                                      0xfffe10319009\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_SUB_CLASS                                                           0xfffe1031900a\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_CLASS                                                          0xfffe1031900b\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_CACHE_LINE                                                          0xfffe1031900c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LATENCY                                                             0xfffe1031900d\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_HEADER                                                              0xfffe1031900e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BIST                                                                0xfffe1031900f\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_1                                                         0xfffe10319010\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_2                                                         0xfffe10319014\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_3                                                         0xfffe10319018\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_4                                                         0xfffe1031901c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_5                                                         0xfffe10319020\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_BASE_ADDR_6                                                         0xfffe10319024\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_CARDBUS_CIS_PTR                                                     0xfffe10319028\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_ADAPTER_ID                                                          0xfffe1031902c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_ROM_BASE_ADDR                                                       0xfffe10319030\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_CAP_PTR                                                             0xfffe10319034\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_INTERRUPT_LINE                                                      0xfffe1031903c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_INTERRUPT_PIN                                                       0xfffe1031903d\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MIN_GRANT                                                           0xfffe1031903e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MAX_LATENCY                                                         0xfffe1031903f\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_CAP_LIST                                                       0xfffe10319064\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_CAP                                                            0xfffe10319066\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_CAP                                                          0xfffe10319068\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_CNTL                                                         0xfffe1031906c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_STATUS                                                       0xfffe1031906e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_CAP                                                            0xfffe10319070\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_CNTL                                                           0xfffe10319074\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_STATUS                                                         0xfffe10319076\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_CAP2                                                         0xfffe10319088\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_CNTL2                                                        0xfffe1031908c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_DEVICE_STATUS2                                                      0xfffe1031908e\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_CAP2                                                           0xfffe10319090\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_CNTL2                                                          0xfffe10319094\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_LINK_STATUS2                                                        0xfffe10319096\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_CAP_LIST                                                        0xfffe103190a0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MSG_CNTL                                                        0xfffe103190a2\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MSG_ADDR_LO                                                     0xfffe103190a4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MSG_ADDR_HI                                                     0xfffe103190a8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MSG_DATA                                                        0xfffe103190a8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MASK                                                            0xfffe103190ac\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MSG_DATA_64                                                     0xfffe103190ac\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_MASK_64                                                         0xfffe103190b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_PENDING                                                         0xfffe103190b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSI_PENDING_64                                                      0xfffe103190b4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSIX_CAP_LIST                                                       0xfffe103190c0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSIX_MSG_CNTL                                                       0xfffe103190c2\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSIX_TABLE                                                          0xfffe103190c4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_MSIX_PBA                                                            0xfffe103190c8\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe10319100\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe10319104\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe10319108\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031910c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe10319150\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe10319154\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_UNCORR_ERR_MASK                                                0xfffe10319158\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031915c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_CORR_ERR_STATUS                                                0xfffe10319160\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_CORR_ERR_MASK                                                  0xfffe10319164\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe10319168\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_HDR_LOG0                                                       0xfffe1031916c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_HDR_LOG1                                                       0xfffe10319170\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_HDR_LOG2                                                       0xfffe10319174\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_HDR_LOG3                                                       0xfffe10319178\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe10319188\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031918c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe10319190\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe10319194\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe103192b0\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ATS_CAP                                                        0xfffe103192b4\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ATS_CNTL                                                       0xfffe103192b6\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe10319328\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ARI_CAP                                                        0xfffe1031932c\n#define cfgBIF_CFG_DEV0_EPF0_VF25_1_PCIE_ARI_CNTL                                                       0xfffe1031932e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_VENDOR_ID                                                           0xfffe1031a000\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_ID                                                           0xfffe1031a002\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_COMMAND                                                             0xfffe1031a004\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_STATUS                                                              0xfffe1031a006\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_REVISION_ID                                                         0xfffe1031a008\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PROG_INTERFACE                                                      0xfffe1031a009\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_SUB_CLASS                                                           0xfffe1031a00a\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_CLASS                                                          0xfffe1031a00b\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_CACHE_LINE                                                          0xfffe1031a00c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LATENCY                                                             0xfffe1031a00d\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_HEADER                                                              0xfffe1031a00e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BIST                                                                0xfffe1031a00f\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_1                                                         0xfffe1031a010\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_2                                                         0xfffe1031a014\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_3                                                         0xfffe1031a018\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_4                                                         0xfffe1031a01c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_5                                                         0xfffe1031a020\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_BASE_ADDR_6                                                         0xfffe1031a024\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_CARDBUS_CIS_PTR                                                     0xfffe1031a028\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_ADAPTER_ID                                                          0xfffe1031a02c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_ROM_BASE_ADDR                                                       0xfffe1031a030\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_CAP_PTR                                                             0xfffe1031a034\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_INTERRUPT_LINE                                                      0xfffe1031a03c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_INTERRUPT_PIN                                                       0xfffe1031a03d\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MIN_GRANT                                                           0xfffe1031a03e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MAX_LATENCY                                                         0xfffe1031a03f\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_CAP_LIST                                                       0xfffe1031a064\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_CAP                                                            0xfffe1031a066\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_CAP                                                          0xfffe1031a068\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_CNTL                                                         0xfffe1031a06c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_STATUS                                                       0xfffe1031a06e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_CAP                                                            0xfffe1031a070\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_CNTL                                                           0xfffe1031a074\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_STATUS                                                         0xfffe1031a076\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_CAP2                                                         0xfffe1031a088\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_CNTL2                                                        0xfffe1031a08c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_DEVICE_STATUS2                                                      0xfffe1031a08e\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_CAP2                                                           0xfffe1031a090\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_CNTL2                                                          0xfffe1031a094\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_LINK_STATUS2                                                        0xfffe1031a096\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_CAP_LIST                                                        0xfffe1031a0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MSG_CNTL                                                        0xfffe1031a0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MSG_ADDR_LO                                                     0xfffe1031a0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MSG_ADDR_HI                                                     0xfffe1031a0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MSG_DATA                                                        0xfffe1031a0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MASK                                                            0xfffe1031a0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MSG_DATA_64                                                     0xfffe1031a0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_MASK_64                                                         0xfffe1031a0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_PENDING                                                         0xfffe1031a0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSI_PENDING_64                                                      0xfffe1031a0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSIX_CAP_LIST                                                       0xfffe1031a0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSIX_MSG_CNTL                                                       0xfffe1031a0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSIX_TABLE                                                          0xfffe1031a0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_MSIX_PBA                                                            0xfffe1031a0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1031a100\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1031a104\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1031a108\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031a10c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1031a150\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1031a154\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1031a158\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031a15c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_CORR_ERR_STATUS                                                0xfffe1031a160\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_CORR_ERR_MASK                                                  0xfffe1031a164\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1031a168\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_HDR_LOG0                                                       0xfffe1031a16c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_HDR_LOG1                                                       0xfffe1031a170\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_HDR_LOG2                                                       0xfffe1031a174\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_HDR_LOG3                                                       0xfffe1031a178\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1031a188\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031a18c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1031a190\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1031a194\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1031a2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ATS_CAP                                                        0xfffe1031a2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ATS_CNTL                                                       0xfffe1031a2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1031a328\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ARI_CAP                                                        0xfffe1031a32c\n#define cfgBIF_CFG_DEV0_EPF0_VF26_1_PCIE_ARI_CNTL                                                       0xfffe1031a32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_VENDOR_ID                                                           0xfffe1031b000\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_ID                                                           0xfffe1031b002\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_COMMAND                                                             0xfffe1031b004\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_STATUS                                                              0xfffe1031b006\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_REVISION_ID                                                         0xfffe1031b008\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PROG_INTERFACE                                                      0xfffe1031b009\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_SUB_CLASS                                                           0xfffe1031b00a\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_CLASS                                                          0xfffe1031b00b\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_CACHE_LINE                                                          0xfffe1031b00c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LATENCY                                                             0xfffe1031b00d\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_HEADER                                                              0xfffe1031b00e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BIST                                                                0xfffe1031b00f\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_1                                                         0xfffe1031b010\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_2                                                         0xfffe1031b014\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_3                                                         0xfffe1031b018\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_4                                                         0xfffe1031b01c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_5                                                         0xfffe1031b020\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_BASE_ADDR_6                                                         0xfffe1031b024\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_CARDBUS_CIS_PTR                                                     0xfffe1031b028\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_ADAPTER_ID                                                          0xfffe1031b02c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_ROM_BASE_ADDR                                                       0xfffe1031b030\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_CAP_PTR                                                             0xfffe1031b034\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_INTERRUPT_LINE                                                      0xfffe1031b03c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_INTERRUPT_PIN                                                       0xfffe1031b03d\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MIN_GRANT                                                           0xfffe1031b03e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MAX_LATENCY                                                         0xfffe1031b03f\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_CAP_LIST                                                       0xfffe1031b064\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_CAP                                                            0xfffe1031b066\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_CAP                                                          0xfffe1031b068\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_CNTL                                                         0xfffe1031b06c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_STATUS                                                       0xfffe1031b06e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_CAP                                                            0xfffe1031b070\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_CNTL                                                           0xfffe1031b074\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_STATUS                                                         0xfffe1031b076\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_CAP2                                                         0xfffe1031b088\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_CNTL2                                                        0xfffe1031b08c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_DEVICE_STATUS2                                                      0xfffe1031b08e\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_CAP2                                                           0xfffe1031b090\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_CNTL2                                                          0xfffe1031b094\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_LINK_STATUS2                                                        0xfffe1031b096\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_CAP_LIST                                                        0xfffe1031b0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MSG_CNTL                                                        0xfffe1031b0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MSG_ADDR_LO                                                     0xfffe1031b0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MSG_ADDR_HI                                                     0xfffe1031b0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MSG_DATA                                                        0xfffe1031b0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MASK                                                            0xfffe1031b0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MSG_DATA_64                                                     0xfffe1031b0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_MASK_64                                                         0xfffe1031b0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_PENDING                                                         0xfffe1031b0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSI_PENDING_64                                                      0xfffe1031b0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSIX_CAP_LIST                                                       0xfffe1031b0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSIX_MSG_CNTL                                                       0xfffe1031b0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSIX_TABLE                                                          0xfffe1031b0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_MSIX_PBA                                                            0xfffe1031b0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1031b100\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1031b104\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1031b108\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031b10c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1031b150\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1031b154\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1031b158\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031b15c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_CORR_ERR_STATUS                                                0xfffe1031b160\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_CORR_ERR_MASK                                                  0xfffe1031b164\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1031b168\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_HDR_LOG0                                                       0xfffe1031b16c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_HDR_LOG1                                                       0xfffe1031b170\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_HDR_LOG2                                                       0xfffe1031b174\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_HDR_LOG3                                                       0xfffe1031b178\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1031b188\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031b18c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1031b190\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1031b194\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1031b2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ATS_CAP                                                        0xfffe1031b2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ATS_CNTL                                                       0xfffe1031b2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1031b328\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ARI_CAP                                                        0xfffe1031b32c\n#define cfgBIF_CFG_DEV0_EPF0_VF27_1_PCIE_ARI_CNTL                                                       0xfffe1031b32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_VENDOR_ID                                                           0xfffe1031c000\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_ID                                                           0xfffe1031c002\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_COMMAND                                                             0xfffe1031c004\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_STATUS                                                              0xfffe1031c006\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_REVISION_ID                                                         0xfffe1031c008\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PROG_INTERFACE                                                      0xfffe1031c009\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_SUB_CLASS                                                           0xfffe1031c00a\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_CLASS                                                          0xfffe1031c00b\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_CACHE_LINE                                                          0xfffe1031c00c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LATENCY                                                             0xfffe1031c00d\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_HEADER                                                              0xfffe1031c00e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BIST                                                                0xfffe1031c00f\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_1                                                         0xfffe1031c010\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_2                                                         0xfffe1031c014\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_3                                                         0xfffe1031c018\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_4                                                         0xfffe1031c01c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_5                                                         0xfffe1031c020\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_BASE_ADDR_6                                                         0xfffe1031c024\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_CARDBUS_CIS_PTR                                                     0xfffe1031c028\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_ADAPTER_ID                                                          0xfffe1031c02c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_ROM_BASE_ADDR                                                       0xfffe1031c030\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_CAP_PTR                                                             0xfffe1031c034\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_INTERRUPT_LINE                                                      0xfffe1031c03c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_INTERRUPT_PIN                                                       0xfffe1031c03d\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MIN_GRANT                                                           0xfffe1031c03e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MAX_LATENCY                                                         0xfffe1031c03f\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_CAP_LIST                                                       0xfffe1031c064\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_CAP                                                            0xfffe1031c066\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_CAP                                                          0xfffe1031c068\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_CNTL                                                         0xfffe1031c06c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_STATUS                                                       0xfffe1031c06e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_CAP                                                            0xfffe1031c070\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_CNTL                                                           0xfffe1031c074\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_STATUS                                                         0xfffe1031c076\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_CAP2                                                         0xfffe1031c088\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_CNTL2                                                        0xfffe1031c08c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_DEVICE_STATUS2                                                      0xfffe1031c08e\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_CAP2                                                           0xfffe1031c090\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_CNTL2                                                          0xfffe1031c094\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_LINK_STATUS2                                                        0xfffe1031c096\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_CAP_LIST                                                        0xfffe1031c0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MSG_CNTL                                                        0xfffe1031c0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MSG_ADDR_LO                                                     0xfffe1031c0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MSG_ADDR_HI                                                     0xfffe1031c0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MSG_DATA                                                        0xfffe1031c0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MASK                                                            0xfffe1031c0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MSG_DATA_64                                                     0xfffe1031c0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_MASK_64                                                         0xfffe1031c0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_PENDING                                                         0xfffe1031c0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSI_PENDING_64                                                      0xfffe1031c0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSIX_CAP_LIST                                                       0xfffe1031c0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSIX_MSG_CNTL                                                       0xfffe1031c0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSIX_TABLE                                                          0xfffe1031c0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_MSIX_PBA                                                            0xfffe1031c0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1031c100\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1031c104\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1031c108\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031c10c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1031c150\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1031c154\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1031c158\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031c15c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_CORR_ERR_STATUS                                                0xfffe1031c160\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_CORR_ERR_MASK                                                  0xfffe1031c164\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1031c168\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_HDR_LOG0                                                       0xfffe1031c16c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_HDR_LOG1                                                       0xfffe1031c170\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_HDR_LOG2                                                       0xfffe1031c174\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_HDR_LOG3                                                       0xfffe1031c178\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1031c188\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031c18c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1031c190\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1031c194\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1031c2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ATS_CAP                                                        0xfffe1031c2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ATS_CNTL                                                       0xfffe1031c2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1031c328\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ARI_CAP                                                        0xfffe1031c32c\n#define cfgBIF_CFG_DEV0_EPF0_VF28_1_PCIE_ARI_CNTL                                                       0xfffe1031c32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_VENDOR_ID                                                           0xfffe1031d000\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_ID                                                           0xfffe1031d002\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_COMMAND                                                             0xfffe1031d004\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_STATUS                                                              0xfffe1031d006\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_REVISION_ID                                                         0xfffe1031d008\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PROG_INTERFACE                                                      0xfffe1031d009\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_SUB_CLASS                                                           0xfffe1031d00a\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_CLASS                                                          0xfffe1031d00b\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_CACHE_LINE                                                          0xfffe1031d00c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LATENCY                                                             0xfffe1031d00d\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_HEADER                                                              0xfffe1031d00e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BIST                                                                0xfffe1031d00f\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_1                                                         0xfffe1031d010\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_2                                                         0xfffe1031d014\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_3                                                         0xfffe1031d018\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_4                                                         0xfffe1031d01c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_5                                                         0xfffe1031d020\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_BASE_ADDR_6                                                         0xfffe1031d024\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_CARDBUS_CIS_PTR                                                     0xfffe1031d028\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_ADAPTER_ID                                                          0xfffe1031d02c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_ROM_BASE_ADDR                                                       0xfffe1031d030\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_CAP_PTR                                                             0xfffe1031d034\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_INTERRUPT_LINE                                                      0xfffe1031d03c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_INTERRUPT_PIN                                                       0xfffe1031d03d\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MIN_GRANT                                                           0xfffe1031d03e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MAX_LATENCY                                                         0xfffe1031d03f\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_CAP_LIST                                                       0xfffe1031d064\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_CAP                                                            0xfffe1031d066\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_CAP                                                          0xfffe1031d068\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_CNTL                                                         0xfffe1031d06c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_STATUS                                                       0xfffe1031d06e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_CAP                                                            0xfffe1031d070\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_CNTL                                                           0xfffe1031d074\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_STATUS                                                         0xfffe1031d076\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_CAP2                                                         0xfffe1031d088\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_CNTL2                                                        0xfffe1031d08c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_DEVICE_STATUS2                                                      0xfffe1031d08e\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_CAP2                                                           0xfffe1031d090\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_CNTL2                                                          0xfffe1031d094\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_LINK_STATUS2                                                        0xfffe1031d096\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_CAP_LIST                                                        0xfffe1031d0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MSG_CNTL                                                        0xfffe1031d0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MSG_ADDR_LO                                                     0xfffe1031d0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MSG_ADDR_HI                                                     0xfffe1031d0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MSG_DATA                                                        0xfffe1031d0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MASK                                                            0xfffe1031d0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MSG_DATA_64                                                     0xfffe1031d0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_MASK_64                                                         0xfffe1031d0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_PENDING                                                         0xfffe1031d0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSI_PENDING_64                                                      0xfffe1031d0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSIX_CAP_LIST                                                       0xfffe1031d0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSIX_MSG_CNTL                                                       0xfffe1031d0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSIX_TABLE                                                          0xfffe1031d0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_MSIX_PBA                                                            0xfffe1031d0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1031d100\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1031d104\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1031d108\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031d10c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1031d150\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1031d154\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1031d158\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031d15c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_CORR_ERR_STATUS                                                0xfffe1031d160\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_CORR_ERR_MASK                                                  0xfffe1031d164\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1031d168\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_HDR_LOG0                                                       0xfffe1031d16c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_HDR_LOG1                                                       0xfffe1031d170\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_HDR_LOG2                                                       0xfffe1031d174\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_HDR_LOG3                                                       0xfffe1031d178\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1031d188\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031d18c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1031d190\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1031d194\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1031d2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ATS_CAP                                                        0xfffe1031d2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ATS_CNTL                                                       0xfffe1031d2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1031d328\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ARI_CAP                                                        0xfffe1031d32c\n#define cfgBIF_CFG_DEV0_EPF0_VF29_1_PCIE_ARI_CNTL                                                       0xfffe1031d32e\n\n\n\n\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_VENDOR_ID                                                           0xfffe1031e000\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_ID                                                           0xfffe1031e002\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_COMMAND                                                             0xfffe1031e004\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_STATUS                                                              0xfffe1031e006\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_REVISION_ID                                                         0xfffe1031e008\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PROG_INTERFACE                                                      0xfffe1031e009\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_SUB_CLASS                                                           0xfffe1031e00a\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_CLASS                                                          0xfffe1031e00b\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_CACHE_LINE                                                          0xfffe1031e00c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LATENCY                                                             0xfffe1031e00d\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_HEADER                                                              0xfffe1031e00e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BIST                                                                0xfffe1031e00f\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_1                                                         0xfffe1031e010\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_2                                                         0xfffe1031e014\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_3                                                         0xfffe1031e018\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_4                                                         0xfffe1031e01c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_5                                                         0xfffe1031e020\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_BASE_ADDR_6                                                         0xfffe1031e024\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_CARDBUS_CIS_PTR                                                     0xfffe1031e028\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_ADAPTER_ID                                                          0xfffe1031e02c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_ROM_BASE_ADDR                                                       0xfffe1031e030\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_CAP_PTR                                                             0xfffe1031e034\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_INTERRUPT_LINE                                                      0xfffe1031e03c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_INTERRUPT_PIN                                                       0xfffe1031e03d\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MIN_GRANT                                                           0xfffe1031e03e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MAX_LATENCY                                                         0xfffe1031e03f\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_CAP_LIST                                                       0xfffe1031e064\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_CAP                                                            0xfffe1031e066\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_CAP                                                          0xfffe1031e068\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_CNTL                                                         0xfffe1031e06c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_STATUS                                                       0xfffe1031e06e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_CAP                                                            0xfffe1031e070\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_CNTL                                                           0xfffe1031e074\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_STATUS                                                         0xfffe1031e076\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_CAP2                                                         0xfffe1031e088\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_CNTL2                                                        0xfffe1031e08c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_DEVICE_STATUS2                                                      0xfffe1031e08e\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_CAP2                                                           0xfffe1031e090\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_CNTL2                                                          0xfffe1031e094\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_LINK_STATUS2                                                        0xfffe1031e096\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_CAP_LIST                                                        0xfffe1031e0a0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MSG_CNTL                                                        0xfffe1031e0a2\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MSG_ADDR_LO                                                     0xfffe1031e0a4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MSG_ADDR_HI                                                     0xfffe1031e0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MSG_DATA                                                        0xfffe1031e0a8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MASK                                                            0xfffe1031e0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MSG_DATA_64                                                     0xfffe1031e0ac\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_MASK_64                                                         0xfffe1031e0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_PENDING                                                         0xfffe1031e0b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSI_PENDING_64                                                      0xfffe1031e0b4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSIX_CAP_LIST                                                       0xfffe1031e0c0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSIX_MSG_CNTL                                                       0xfffe1031e0c2\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSIX_TABLE                                                          0xfffe1031e0c4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_MSIX_PBA                                                            0xfffe1031e0c8\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                   0xfffe1031e100\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_VENDOR_SPECIFIC_HDR                                            0xfffe1031e104\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_VENDOR_SPECIFIC1                                               0xfffe1031e108\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_VENDOR_SPECIFIC2                                               0xfffe1031e10c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST                                       0xfffe1031e150\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_UNCORR_ERR_STATUS                                              0xfffe1031e154\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_UNCORR_ERR_MASK                                                0xfffe1031e158\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_UNCORR_ERR_SEVERITY                                            0xfffe1031e15c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_CORR_ERR_STATUS                                                0xfffe1031e160\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_CORR_ERR_MASK                                                  0xfffe1031e164\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ADV_ERR_CAP_CNTL                                               0xfffe1031e168\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_HDR_LOG0                                                       0xfffe1031e16c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_HDR_LOG1                                                       0xfffe1031e170\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_HDR_LOG2                                                       0xfffe1031e174\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_HDR_LOG3                                                       0xfffe1031e178\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_TLP_PREFIX_LOG0                                                0xfffe1031e188\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_TLP_PREFIX_LOG1                                                0xfffe1031e18c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_TLP_PREFIX_LOG2                                                0xfffe1031e190\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_TLP_PREFIX_LOG3                                                0xfffe1031e194\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ATS_ENH_CAP_LIST                                               0xfffe1031e2b0\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ATS_CAP                                                        0xfffe1031e2b4\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ATS_CNTL                                                       0xfffe1031e2b6\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ARI_ENH_CAP_LIST                                               0xfffe1031e328\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ARI_CAP                                                        0xfffe1031e32c\n#define cfgBIF_CFG_DEV0_EPF0_VF30_1_PCIE_ARI_CNTL                                                       0xfffe1031e32e\n\n\n\n\n#define cfgSHADOW_COMMAND                                                                               0xfffe30000004\n#define cfgSHADOW_BASE_ADDR_1                                                                           0xfffe30000010\n#define cfgSHADOW_BASE_ADDR_2                                                                           0xfffe30000014\n#define cfgSHADOW_SUB_BUS_NUMBER_LATENCY                                                                0xfffe30000018\n#define cfgSHADOW_IO_BASE_LIMIT                                                                         0xfffe3000001c\n#define cfgSHADOW_MEM_BASE_LIMIT                                                                        0xfffe30000020\n#define cfgSHADOW_PREF_BASE_LIMIT                                                                       0xfffe30000024\n#define cfgSHADOW_PREF_BASE_UPPER                                                                       0xfffe30000028\n#define cfgSHADOW_PREF_LIMIT_UPPER                                                                      0xfffe3000002c\n#define cfgSHADOW_IO_BASE_LIMIT_HI                                                                      0xfffe30000030\n#define cfgSHADOW_IRQ_BRIDGE_CNTL                                                                       0xfffe3000003e\n#define cfgSUC_INDEX                                                                                    0xfffe300000e0\n#define cfgSUC_DATA                                                                                     0xfffe300000e4\n\n\n\n\n#define cfgBIF_BX_PF1_MM_INDEX                                                                          0x30300000\n#define cfgBIF_BX_PF1_MM_DATA                                                                           0x30300004\n#define cfgBIF_BX_PF1_MM_INDEX_HI                                                                       0x30300018\n\n\n\n\n#define cfgSYSHUB_INDEX_OVLP                                                                            0x30300020\n#define cfgSYSHUB_DATA_OVLP                                                                             0x30300024\n#define cfgPCIE_INDEX                                                                                   0x30300030\n#define cfgPCIE_DATA                                                                                    0x30300034\n#define cfgPCIE_INDEX2                                                                                  0x30300038\n#define cfgPCIE_DATA2                                                                                   0x3030003c\n#define cfgSBIOS_SCRATCH_0                                                                              0x30300120\n#define cfgSBIOS_SCRATCH_1                                                                              0x30300124\n#define cfgSBIOS_SCRATCH_2                                                                              0x30300128\n#define cfgSBIOS_SCRATCH_3                                                                              0x3030012c\n#define cfgBIOS_SCRATCH_0                                                                               0x30300130\n#define cfgBIOS_SCRATCH_1                                                                               0x30300134\n#define cfgBIOS_SCRATCH_2                                                                               0x30300138\n#define cfgBIOS_SCRATCH_3                                                                               0x3030013c\n#define cfgBIOS_SCRATCH_4                                                                               0x30300140\n#define cfgBIOS_SCRATCH_5                                                                               0x30300144\n#define cfgBIOS_SCRATCH_6                                                                               0x30300148\n#define cfgBIOS_SCRATCH_7                                                                               0x3030014c\n#define cfgBIOS_SCRATCH_8                                                                               0x30300150\n#define cfgBIOS_SCRATCH_9                                                                               0x30300154\n#define cfgBIOS_SCRATCH_10                                                                              0x30300158\n#define cfgBIOS_SCRATCH_11                                                                              0x3030015c\n#define cfgBIOS_SCRATCH_12                                                                              0x30300160\n#define cfgBIOS_SCRATCH_13                                                                              0x30300164\n#define cfgBIOS_SCRATCH_14                                                                              0x30300168\n#define cfgBIOS_SCRATCH_15                                                                              0x3030016c\n#define cfgBIF_RLC_INTR_CNTL                                                                            0x30300180\n#define cfgBIF_VCE_INTR_CNTL                                                                            0x30300184\n#define cfgBIF_UVD_INTR_CNTL                                                                            0x30300188\n#define cfgGFX_MMIOREG_CAM_ADDR0                                                                        0x30300200\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR0                                                                  0x30300204\n#define cfgGFX_MMIOREG_CAM_ADDR1                                                                        0x30300208\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR1                                                                  0x3030020c\n#define cfgGFX_MMIOREG_CAM_ADDR2                                                                        0x30300210\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR2                                                                  0x30300214\n#define cfgGFX_MMIOREG_CAM_ADDR3                                                                        0x30300218\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR3                                                                  0x3030021c\n#define cfgGFX_MMIOREG_CAM_ADDR4                                                                        0x30300220\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR4                                                                  0x30300224\n#define cfgGFX_MMIOREG_CAM_ADDR5                                                                        0x30300228\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR5                                                                  0x3030022c\n#define cfgGFX_MMIOREG_CAM_ADDR6                                                                        0x30300230\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR6                                                                  0x30300234\n#define cfgGFX_MMIOREG_CAM_ADDR7                                                                        0x30300238\n#define cfgGFX_MMIOREG_CAM_REMAP_ADDR7                                                                  0x3030023c\n#define cfgGFX_MMIOREG_CAM_CNTL                                                                         0x30300240\n#define cfgGFX_MMIOREG_CAM_ZERO_CPL                                                                     0x30300244\n#define cfgGFX_MMIOREG_CAM_ONE_CPL                                                                      0x30300248\n#define cfgGFX_MMIOREG_CAM_PROGRAMMABLE_CPL                                                             0x3030024c\n\n\n\n\n#define cfgSYSHUB_INDEX                                                                                 0x30300020\n#define cfgSYSHUB_DATA                                                                                  0x30300024\n\n\n\n\n#define cfgRCC_BIF_STRAP0                                                                               0x30303480\n#define cfgRCC_BIF_STRAP1                                                                               0x30303484\n#define cfgRCC_BIF_STRAP2                                                                               0x30303488\n#define cfgRCC_BIF_STRAP3                                                                               0x3030348c\n#define cfgRCC_BIF_STRAP4                                                                               0x30303490\n#define cfgRCC_BIF_STRAP5                                                                               0x30303494\n#define cfgRCC_BIF_STRAP6                                                                               0x30303498\n#define cfgRCC_DEV0_PORT_STRAP0                                                                         0x3030349c\n#define cfgRCC_DEV0_PORT_STRAP1                                                                         0x303034a0\n#define cfgRCC_DEV0_PORT_STRAP2                                                                         0x303034a4\n#define cfgRCC_DEV0_PORT_STRAP3                                                                         0x303034a8\n#define cfgRCC_DEV0_PORT_STRAP4                                                                         0x303034ac\n#define cfgRCC_DEV0_PORT_STRAP5                                                                         0x303034b0\n#define cfgRCC_DEV0_PORT_STRAP6                                                                         0x303034b4\n#define cfgRCC_DEV0_PORT_STRAP7                                                                         0x303034b8\n#define cfgRCC_DEV0_PORT_STRAP8                                                                         0x303034bc\n#define cfgRCC_DEV0_PORT_STRAP9                                                                         0x303034c0\n#define cfgRCC_DEV0_EPF0_STRAP0                                                                         0x303034c4\n#define cfgRCC_DEV0_EPF0_STRAP1                                                                         0x303034c8\n#define cfgRCC_DEV0_EPF0_STRAP13                                                                        0x303034cc\n#define cfgRCC_DEV0_EPF0_STRAP2                                                                         0x303034d0\n#define cfgRCC_DEV0_EPF0_STRAP3                                                                         0x303034d4\n#define cfgRCC_DEV0_EPF0_STRAP4                                                                         0x303034d8\n#define cfgRCC_DEV0_EPF0_STRAP5                                                                         0x303034dc\n#define cfgRCC_DEV0_EPF0_STRAP8                                                                         0x303034e0\n#define cfgRCC_DEV0_EPF0_STRAP9                                                                         0x303034e4\n#define cfgRCC_DEV0_EPF1_STRAP0                                                                         0x303034e8\n#define cfgRCC_DEV0_EPF1_STRAP10                                                                        0x303034ec\n#define cfgRCC_DEV0_EPF1_STRAP11                                                                        0x303034f0\n#define cfgRCC_DEV0_EPF1_STRAP12                                                                        0x303034f4\n#define cfgRCC_DEV0_EPF1_STRAP13                                                                        0x303034f8\n#define cfgRCC_DEV0_EPF1_STRAP2                                                                         0x303034fc\n#define cfgRCC_DEV0_EPF1_STRAP3                                                                         0x30303500\n#define cfgRCC_DEV0_EPF1_STRAP4                                                                         0x30303504\n#define cfgRCC_DEV0_EPF1_STRAP5                                                                         0x30303508\n#define cfgRCC_DEV0_EPF1_STRAP6                                                                         0x3030350c\n#define cfgRCC_DEV0_EPF1_STRAP7                                                                         0x30303510\n\n\n\n\n#define cfgEP_PCIE_SCRATCH                                                                              0x30303514\n#define cfgEP_PCIE_CNTL                                                                                 0x3030351c\n#define cfgEP_PCIE_INT_CNTL                                                                             0x30303520\n#define cfgEP_PCIE_INT_STATUS                                                                           0x30303524\n#define cfgEP_PCIE_RX_CNTL2                                                                             0x30303528\n#define cfgEP_PCIE_BUS_CNTL                                                                             0x3030352c\n#define cfgEP_PCIE_CFG_CNTL                                                                             0x30303530\n#define cfgEP_PCIE_TX_LTR_CNTL                                                                          0x30303538\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0                                                             0x3030353c\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1                                                             0x3030353d\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2                                                             0x3030353e\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3                                                             0x3030353f\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4                                                             0x30303540\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5                                                             0x30303541\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6                                                             0x30303542\n#define cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7                                                             0x30303543\n#define cfgEP_PCIE_STRAP_MISC                                                                           0x30303544\n#define cfgEP_PCIE_STRAP_MISC2                                                                          0x30303548\n#define cfgEP_PCIE_F0_DPA_CAP                                                                           0x30303550\n#define cfgEP_PCIE_F0_DPA_LATENCY_INDICATOR                                                             0x30303554\n#define cfgEP_PCIE_F0_DPA_CNTL                                                                          0x30303555\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0                                                             0x30303557\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1                                                             0x30303558\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2                                                             0x30303559\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3                                                             0x3030355a\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4                                                             0x3030355b\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5                                                             0x3030355c\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6                                                             0x3030355d\n#define cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7                                                             0x3030355e\n#define cfgEP_PCIE_PME_CONTROL                                                                          0x3030355f\n#define cfgEP_PCIEP_RESERVED                                                                            0x30303560\n#define cfgEP_PCIE_TX_CNTL                                                                              0x30303568\n#define cfgEP_PCIE_TX_REQUESTER_ID                                                                      0x3030356c\n#define cfgEP_PCIE_ERR_CNTL                                                                             0x30303570\n#define cfgEP_PCIE_RX_CNTL                                                                              0x30303574\n#define cfgEP_PCIE_LC_SPEED_CNTL                                                                        0x30303578\n\n\n\n\n#define cfgDN_PCIE_RESERVED                                                                             0x30303580\n#define cfgDN_PCIE_SCRATCH                                                                              0x30303584\n#define cfgDN_PCIE_CNTL                                                                                 0x3030358c\n#define cfgDN_PCIE_CONFIG_CNTL                                                                          0x30303590\n#define cfgDN_PCIE_RX_CNTL2                                                                             0x30303594\n#define cfgDN_PCIE_BUS_CNTL                                                                             0x30303598\n#define cfgDN_PCIE_CFG_CNTL                                                                             0x3030359c\n#define cfgDN_PCIE_STRAP_F0                                                                             0x303035a0\n#define cfgDN_PCIE_STRAP_MISC                                                                           0x303035a4\n#define cfgDN_PCIE_STRAP_MISC2                                                                          0x303035a8\n\n\n\n\n#define cfgPCIE_ERR_CNTL                                                                                0x303035bc\n#define cfgPCIE_RX_CNTL                                                                                 0x303035c0\n#define cfgPCIE_LC_SPEED_CNTL                                                                           0x303035c4\n#define cfgPCIE_LC_CNTL2                                                                                0x303035c8\n#define cfgPCIEP_STRAP_MISC                                                                             0x303035cc\n#define cfgLTR_MSG_INFO_FROM_EP                                                                         0x303035d0\n\n\n\n\n#define cfgRCC_DEV0_EPF0_RCC_ERR_LOG                                                                    0x30303694\n#define cfgRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN                                                           0x30303780\n#define cfgRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE                                                             0x3030378c\n#define cfgRCC_DEV0_EPF0_RCC_CONFIG_RESERVED                                                            0x30303790\n#define cfgRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER                                                        0x30303794\n\n\n\n\n#define cfgRCC_ERR_INT_CNTL                                                                             0x30303698\n#define cfgRCC_BACO_CNTL_MISC                                                                           0x3030369c\n#define cfgRCC_RESET_EN                                                                                 0x303036a0\n#define cfgRCC_VDM_SUPPORT                                                                              0x303036a4\n#define cfgRCC_MARGIN_PARAM_CNTL0                                                                       0x303036a8\n#define cfgRCC_MARGIN_PARAM_CNTL1                                                                       0x303036ac\n#define cfgRCC_GPUIOV_REGION                                                                            0x303036b0\n#define cfgRCC_PEER_REG_RANGE0                                                                          0x30303778\n#define cfgRCC_PEER_REG_RANGE1                                                                          0x3030377c\n#define cfgRCC_BUS_CNTL                                                                                 0x30303784\n#define cfgRCC_CONFIG_CNTL                                                                              0x30303788\n#define cfgRCC_CONFIG_F0_BASE                                                                           0x30303798\n#define cfgRCC_CONFIG_APER_SIZE                                                                         0x3030379c\n#define cfgRCC_CONFIG_REG_APER_SIZE                                                                     0x303037a0\n#define cfgRCC_XDMA_LO                                                                                  0x303037a4\n#define cfgRCC_XDMA_HI                                                                                  0x303037a8\n#define cfgRCC_FEATURES_CONTROL_MISC                                                                    0x303037ac\n#define cfgRCC_BUSNUM_CNTL1                                                                             0x303037b0\n#define cfgRCC_BUSNUM_LIST0                                                                             0x303037b4\n#define cfgRCC_BUSNUM_LIST1                                                                             0x303037b8\n#define cfgRCC_BUSNUM_CNTL2                                                                             0x303037bc\n#define cfgRCC_CAPTURE_HOST_BUSNUM                                                                      0x303037c0\n#define cfgRCC_HOST_BUSNUM                                                                              0x303037c4\n#define cfgRCC_PEER0_FB_OFFSET_HI                                                                       0x303037c8\n#define cfgRCC_PEER0_FB_OFFSET_LO                                                                       0x303037cc\n#define cfgRCC_PEER1_FB_OFFSET_HI                                                                       0x303037d0\n#define cfgRCC_PEER1_FB_OFFSET_LO                                                                       0x303037d4\n#define cfgRCC_PEER2_FB_OFFSET_HI                                                                       0x303037d8\n#define cfgRCC_PEER2_FB_OFFSET_LO                                                                       0x303037dc\n#define cfgRCC_PEER3_FB_OFFSET_HI                                                                       0x303037e0\n#define cfgRCC_PEER3_FB_OFFSET_LO                                                                       0x303037e4\n#define cfgRCC_DEVFUNCNUM_LIST0                                                                         0x303037e8\n#define cfgRCC_DEVFUNCNUM_LIST1                                                                         0x303037ec\n#define cfgRCC_DEV0_LINK_CNTL                                                                           0x303037f4\n#define cfgRCC_CMN_LINK_CNTL                                                                            0x303037f8\n#define cfgRCC_EP_REQUESTERID_RESTORE                                                                   0x303037fc\n#define cfgRCC_LTR_LSWITCH_CNTL                                                                         0x30303800\n#define cfgRCC_MH_ARB_CNTL                                                                              0x30303804\n\n\n\n\n#define cfgCC_BIF_BX_STRAP0                                                                             0x30303808\n#define cfgCC_BIF_BX_PINSTRAP0                                                                          0x30303810\n#define cfgBIF_MM_INDACCESS_CNTL                                                                        0x30303818\n#define cfgBUS_CNTL                                                                                     0x3030381c\n#define cfgBIF_SCRATCH0                                                                                 0x30303820\n#define cfgBIF_SCRATCH1                                                                                 0x30303824\n#define cfgBX_RESET_EN                                                                                  0x30303834\n#define cfgMM_CFGREGS_CNTL                                                                              0x30303838\n#define cfgBX_RESET_CNTL                                                                                0x30303840\n#define cfgINTERRUPT_CNTL                                                                               0x30303844\n#define cfgINTERRUPT_CNTL2                                                                              0x30303848\n#define cfgCLKREQB_PAD_CNTL                                                                             0x30303860\n#define cfgBIF_FEATURES_CONTROL_MISC                                                                    0x3030386c\n#define cfgBIF_DOORBELL_CNTL                                                                            0x30303870\n#define cfgBIF_DOORBELL_INT_CNTL                                                                        0x30303874\n#define cfgBIF_FB_EN                                                                                    0x3030387c\n#define cfgBIF_INTR_CNTL                                                                                0x30303880\n#define cfgBIF_MST_TRANS_PENDING_VF                                                                     0x303038a4\n#define cfgBIF_SLV_TRANS_PENDING_VF                                                                     0x303038a8\n#define cfgBACO_CNTL                                                                                    0x303038ac\n#define cfgBIF_BACO_EXIT_TIME0                                                                          0x303038b0\n#define cfgBIF_BACO_EXIT_TIMER1                                                                         0x303038b4\n#define cfgBIF_BACO_EXIT_TIMER2                                                                         0x303038b8\n#define cfgBIF_BACO_EXIT_TIMER3                                                                         0x303038bc\n#define cfgBIF_BACO_EXIT_TIMER4                                                                         0x303038c0\n#define cfgMEM_TYPE_CNTL                                                                                0x303038c4\n#define cfgNBIF_GFX_ADDR_LUT_CNTL                                                                       0x303038cc\n#define cfgNBIF_GFX_ADDR_LUT_0                                                                          0x303038d0\n#define cfgNBIF_GFX_ADDR_LUT_1                                                                          0x303038d4\n#define cfgNBIF_GFX_ADDR_LUT_2                                                                          0x303038d8\n#define cfgNBIF_GFX_ADDR_LUT_3                                                                          0x303038dc\n#define cfgNBIF_GFX_ADDR_LUT_4                                                                          0x303038e0\n#define cfgNBIF_GFX_ADDR_LUT_5                                                                          0x303038e4\n#define cfgNBIF_GFX_ADDR_LUT_6                                                                          0x303038e8\n#define cfgNBIF_GFX_ADDR_LUT_7                                                                          0x303038ec\n#define cfgNBIF_GFX_ADDR_LUT_8                                                                          0x303038f0\n#define cfgNBIF_GFX_ADDR_LUT_9                                                                          0x303038f4\n#define cfgNBIF_GFX_ADDR_LUT_10                                                                         0x303038f8\n#define cfgNBIF_GFX_ADDR_LUT_11                                                                         0x303038fc\n#define cfgNBIF_GFX_ADDR_LUT_12                                                                         0x30303900\n#define cfgNBIF_GFX_ADDR_LUT_13                                                                         0x30303904\n#define cfgNBIF_GFX_ADDR_LUT_14                                                                         0x30303908\n#define cfgNBIF_GFX_ADDR_LUT_15                                                                         0x3030390c\n#define cfgREMAP_HDP_MEM_FLUSH_CNTL                                                                     0x30303934\n#define cfgREMAP_HDP_REG_FLUSH_CNTL                                                                     0x30303938\n#define cfgBIF_RB_CNTL                                                                                  0x3030393c\n#define cfgBIF_RB_BASE                                                                                  0x30303940\n#define cfgBIF_RB_RPTR                                                                                  0x30303944\n#define cfgBIF_RB_WPTR                                                                                  0x30303948\n#define cfgBIF_RB_WPTR_ADDR_HI                                                                          0x3030394c\n#define cfgBIF_RB_WPTR_ADDR_LO                                                                          0x30303950\n#define cfgMAILBOX_INDEX                                                                                0x30303954\n#define cfgBIF_MP1_INTR_CTRL                                                                            0x30303988\n#define cfgBIF_UVD_GPUIOV_CFG_SIZE                                                                      0x3030398c\n#define cfgBIF_VCE_GPUIOV_CFG_SIZE                                                                      0x30303990\n#define cfgBIF_GFX_SDMA_GPUIOV_CFG_SIZE                                                                 0x30303994\n#define cfgBIF_PERSTB_PAD_CNTL                                                                          0x303039a0\n#define cfgBIF_PX_EN_PAD_CNTL                                                                           0x303039a4\n#define cfgBIF_REFPADKIN_PAD_CNTL                                                                       0x303039a8\n#define cfgBIF_CLKREQB_PAD_CNTL                                                                         0x303039ac\n#define cfgBIF_PWRBRK_PAD_CNTL                                                                          0x303039b0\n#define cfgBIF_WAKEB_PAD_CNTL                                                                           0x303039b4\n#define cfgBIF_VAUX_PRESENT_PAD_CNTL                                                                    0x303039b8\n\n\n\n\n#define cfgBIF_BX_PF_BIF_BME_STATUS                                                                     0x3030382c\n#define cfgBIF_BX_PF_BIF_ATOMIC_ERR_LOG                                                                 0x30303830\n#define cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_HIGH                                               0x3030384c\n#define cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_LOW                                                0x30303850\n#define cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL                                                    0x30303854\n#define cfgBIF_BX_PF_HDP_REG_COHERENCY_FLUSH_CNTL                                                       0x30303858\n#define cfgBIF_BX_PF_HDP_MEM_COHERENCY_FLUSH_CNTL                                                       0x3030385c\n#define cfgBIF_BX_PF_GPU_HDP_FLUSH_REQ                                                                  0x30303898\n#define cfgBIF_BX_PF_GPU_HDP_FLUSH_DONE                                                                 0x3030389c\n#define cfgBIF_BX_PF_BIF_TRANS_PENDING                                                                  0x303038a0\n#define cfgBIF_BX_PF_NBIF_GFX_ADDR_LUT_BYPASS                                                           0x303038c8\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW0                                                             0x30303958\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW1                                                             0x3030395c\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW2                                                             0x30303960\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW3                                                             0x30303964\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW0                                                             0x30303968\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW1                                                             0x3030396c\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW2                                                             0x30303970\n#define cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW3                                                             0x30303974\n#define cfgBIF_BX_PF_MAILBOX_CONTROL                                                                    0x30303978\n#define cfgBIF_BX_PF_MAILBOX_INT_CNTL                                                                   0x3030397c\n#define cfgBIF_BX_PF_BIF_VMHV_MAILBOX                                                                   0x30303980\n\n\n\n\n#define cfgA2S_CNTL_CL0                                                                                 0x30303ac0\n#define cfgA2S_CNTL_CL1                                                                                 0x30303ac4\n#define cfgA2S_CNTL3_CL0                                                                                0x30303b00\n#define cfgA2S_CNTL3_CL1                                                                                0x30303b04\n#define cfgA2S_CNTL_SW0                                                                                 0x30303b40\n#define cfgA2S_CNTL_SW1                                                                                 0x30303b44\n#define cfgA2S_CNTL_SW2                                                                                 0x30303b48\n#define cfgA2S_CPLBUF_ALLOC_CNTL                                                                        0x30303b70\n#define cfgA2S_TAG_ALLOC_0                                                                              0x30303b74\n#define cfgA2S_TAG_ALLOC_1                                                                              0x30303b78\n#define cfgA2S_MISC_CNTL                                                                                0x30303b84\n#define cfgNGDC_SDP_PORT_CTRL                                                                           0x30303b88\n#define cfgSHUB_REGS_IF_CTL                                                                             0x30303b8c\n#define cfgNGDC_MGCG_CTRL                                                                               0x30303ba8\n#define cfgNGDC_RESERVED_0                                                                              0x30303bac\n#define cfgNGDC_RESERVED_1                                                                              0x30303bb0\n#define cfgNGDC_SDP_PORT_CTRL_SOCCLK                                                                    0x30303bb4\n#define cfgBIF_SDMA0_DOORBELL_RANGE                                                                     0x30303bc0\n#define cfgBIF_SDMA1_DOORBELL_RANGE                                                                     0x30303bc4\n#define cfgBIF_IH_DOORBELL_RANGE                                                                        0x30303bc8\n#define cfgBIF_MMSCH0_DOORBELL_RANGE                                                                    0x30303bcc\n#define cfgBIF_ACV_DOORBELL_RANGE                                                                       0x30303bd0\n#define cfgBIF_DOORBELL_FENCE_CNTL                                                                      0x30303bf8\n#define cfgS2A_MISC_CNTL                                                                                0x30303bfc\n#define cfgNGDC_PG_MISC_CTRL                                                                            0x30303c40\n#define cfgNGDC_PGMST_CTRL                                                                              0x30303c44\n#define cfgNGDC_PGSLV_CTRL                                                                              0x30303c48\n\n\n\n\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO                                                          0x30342000\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI                                                          0x30342004\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA                                                         0x30342008\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL                                                          0x3034200c\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO                                                          0x30342010\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI                                                          0x30342014\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA                                                         0x30342018\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL                                                          0x3034201c\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO                                                          0x30342020\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI                                                          0x30342024\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA                                                         0x30342028\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL                                                          0x3034202c\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO                                                          0x30342030\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI                                                          0x30342034\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA                                                         0x30342038\n#define cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL                                                          0x3034203c\n#define cfgRCC_DEV0_EPF0_GFXMSIX_PBA                                                                    0x30343000\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}