# Reading pref.tcl
# do monocicle_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:51 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:11:54 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:55 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:11:57 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:58 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:11:58 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:00 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:12:07 on Nov 21,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Nov 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:12:14 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:16 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:12:29 on Nov 21,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:30 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:12:35 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:36 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:12:39 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:41 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:12:47 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:48 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:12:49 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:51 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:12:58 on Nov 21,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:59 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:12:59 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:01 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 18:13:01 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:01 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v 
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 18:13:02 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:02 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 18:13:03 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:03 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v 
# -- Compiling module monocicle
# 
# Top level modules:
# 	monocicle
# End time: 18:13:04 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:04 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:13:04 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:05 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 18:13:05 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:06 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 18:13:06 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:07 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# -- Compiling module Aluasrc
# -- Compiling module Ruwr
# -- Compiling module immsrc
# -- Compiling module Alubsrc
# -- Compiling module AluOp
# -- Compiling module Brop
# -- Compiling module DMWr
# -- Compiling module DMCTrl
# -- Compiling module RuDataWrSrc
# 
# Top level modules:
# 	Control_Unit
# End time: 18:13:07 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 18:13:08 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:09 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:13:09 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:10 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 18:13:10 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:10 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 18:13:11 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:11 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 18:13:12 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:12 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 18:13:13 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:13 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v 
# -- Compiling module testbench_simulation
# 
# Top level modules:
# 	testbench_simulation
# End time: 18:13:13 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simulation
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simulation 
# Start time: 18:13:16 on Nov 21,2024
# Loading work.testbench_simulation
# Loading work.monocicle
# Loading work.PC
# Loading work.PCAdder
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.Control_Unit
# Loading work.Aluasrc
# Loading work.Ruwr
# Loading work.immsrc
# Loading work.Alubsrc
# Loading work.AluOp
# Loading work.Brop
# Loading work.DMWr
# Loading work.DMCTrl
# Loading work.RuDataWrSrc
# Loading work.immediate_generator
# Loading work.memory_register
# Loading work.mux_1
# Loading work.ALU
# Loading work.Branch_Unit
# Loading work.DataMemory
# Loading work.ram
# Loading work.mux_2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 27, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk50'. The port definition is at: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'R'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'Bl'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vga_clk25'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/DataMem/memory_0 File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/DataMem/memory_1 File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v Line: 27
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/DataMem/memory_2 File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v Line: 38
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/DataMem/memory_3 File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v Line: 49
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./monocicle_run_msim_rtl_verilog.do PAUSED at line 65
do monocicle_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:40 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:36:44 on Nov 21,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:46 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:36:47 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:48 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:36:49 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:50 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:36:56 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:58 on Nov 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:37:03 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:04 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:37:13 on Nov 21,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:14 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:37:19 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:19 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:37:24 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:30 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:37:38 on Nov 21,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:39 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:37:41 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:43 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:37:52 on Nov 21,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:53 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:37:55 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:58 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 18:37:58 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:59 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v 
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 18:38:00 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:00 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 18:38:01 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:02 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v 
# -- Compiling module monocicle
# 
# Top level modules:
# 	monocicle
# End time: 18:38:02 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:03 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:38:03 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:04 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 18:38:04 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:05 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 18:38:05 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:06 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# -- Compiling module Aluasrc
# -- Compiling module Ruwr
# -- Compiling module immsrc
# -- Compiling module Alubsrc
# -- Compiling module AluOp
# -- Compiling module Brop
# -- Compiling module DMWr
# -- Compiling module DMCTrl
# -- Compiling module RuDataWrSrc
# 
# Top level modules:
# 	Control_Unit
# End time: 18:38:07 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:09 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 18:38:11 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:13 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:38:15 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:17 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 18:38:19 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:20 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 18:38:21 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:22 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 18:38:22 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:23 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 18:38:24 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:25 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v 
# -- Compiling module testbench_simulation
# 
# Top level modules:
# 	testbench_simulation
# End time: 18:38:26 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simulation
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simulation 
# Start time: 18:13:16 on Nov 21,2024
# Loading work.testbench_simulation
# Loading work.monocicle
# Loading work.PC
# Loading work.PCAdder
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.Control_Unit
# Loading work.Aluasrc
# Loading work.Ruwr
# Loading work.immsrc
# Loading work.Alubsrc
# Loading work.AluOp
# Loading work.Brop
# Loading work.DMWr
# Loading work.DMCTrl
# Loading work.RuDataWrSrc
# Loading work.immediate_generator
# Loading work.memory_register
# Loading work.mux_1
# Loading work.ALU
# Loading work.Branch_Unit
# Loading work.DataMemory
# Loading work.ram
# Loading work.mux_2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 27, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk50'. The port definition is at: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'R'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'Bl'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vga_clk25'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "instructions.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/ins_mem
# At time 0:pc = 00000000000000000000000000000000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 10000:pc = 00000000000000000000000000000100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 30000:pc = 00000000000000000000000000001000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 50000:pc = 00000000000000000000000000001100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 70000:pc = 00000000000000000000000000010000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 90000:pc = 00000000000000000000000000010100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 110000:pc = 00000000000000000000000000011000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 130000:pc = 00000000000000000000000000011100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 150000:pc = 00000000000000000000000000100000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 170000:pc = 00000000000000000000000000100100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 190000:pc = 00000000000000000000000000101000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 210000:pc = 00000000000000000000000000101100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 230000:pc = 00000000000000000000000000110000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 250000:pc = 00000000000000000000000000110100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 270000:pc = 00000000000000000000000000111000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 290000:pc = 00000000000000000000000000111100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 310000:pc = 00000000000000000000000001000000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 330000:pc = 00000000000000000000000001000100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 350000:pc = 00000000000000000000000001001000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 370000:pc = 00000000000000000000000001001100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 390000:pc = 00000000000000000000000001010000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 410000:pc = 00000000000000000000000001010100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 430000:pc = 00000000000000000000000001011000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 450000:pc = 00000000000000000000000001011100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 470000:pc = 00000000000000000000000001100000, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 490000:pc = 00000000000000000000000001100100, instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluRes = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, imm_32 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ** Note: $finish    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(60)
#    Time: 500 ns  Iteration: 0  Instance: /testbench_simulation
# 1
# Break in Module testbench_simulation at C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v line 60
do monocicle_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:46 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:51:09 on Nov 21,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:51:32 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:37 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:51:43 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:46 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:52:05 on Nov 21,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Nov 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:52:30 on Nov 21,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:39 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:53:00 on Nov 21,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:01 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:53:18 on Nov 21,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:20 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:53:29 on Nov 21,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:41 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 18:54:07 on Nov 21,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:54:12 on Nov 21,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:16 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 18:54:33 on Nov 21,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:35 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:54:37 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/simulation/questa/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/simulation/questa/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 18:54:41 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v 
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 18:54:42 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 18:54:46 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:48 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v 
# -- Compiling module monocicle
# 
# Top level modules:
# 	monocicle
# End time: 18:54:49 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:52 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:54:54 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:55 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 18:54:56 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:57 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 18:54:58 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:59 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# -- Compiling module Aluasrc
# -- Compiling module Ruwr
# -- Compiling module immsrc
# -- Compiling module Alubsrc
# -- Compiling module AluOp
# -- Compiling module Brop
# -- Compiling module DMWr
# -- Compiling module DMCTrl
# -- Compiling module RuDataWrSrc
# 
# Top level modules:
# 	Control_Unit
# End time: 18:54:59 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:00 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 18:55:01 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:02 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:55:03 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:04 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 18:55:04 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:05 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 18:55:05 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:06 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 18:55:07 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 18:55:09 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:09 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v 
# -- Compiling module testbench_simulation
# 
# Top level modules:
# 	testbench_simulation
# End time: 18:55:11 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simulation
# End time: 18:55:17 on Nov 21,2024, Elapsed time: 0:42:01
# Errors: 4, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simulation 
# Start time: 18:55:19 on Nov 21,2024
# Loading work.testbench_simulation
# Loading work.monocicle
# Loading work.PC
# Loading work.PCAdder
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.Control_Unit
# Loading work.Aluasrc
# Loading work.Ruwr
# Loading work.immsrc
# Loading work.Alubsrc
# Loading work.AluOp
# Loading work.Brop
# Loading work.DMWr
# Loading work.DMCTrl
# Loading work.RuDataWrSrc
# Loading work.immediate_generator
# Loading work.memory_register
# Loading work.mux_1
# Loading work.ALU
# Loading work.Branch_Unit
# Loading work.DataMemory
# Loading work.ram
# Loading work.mux_2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 27, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk50'. The port definition is at: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'R'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'Bl'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vga_clk25'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "instructions.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/ins_mem
# At time 0:pc = 00000000000000000000000000000000, instruction = 11111110000000010000000100010011, AluRes = 00000000000000000000111111011100, imm_32 = 11111111111111111111111111100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 10000:pc = 00000000000000000000000000000100, instruction = 00000000000100010010111000100011, AluRes = 00000000000000000000111111111000, imm_32 = 00000000000000000000000000011100, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 30000:pc = 00000000000000000000000000001000, instruction = 00000000100000010010110000100011, AluRes = 00000000000000000000111111110100, imm_32 = 00000000000000000000000000011000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 50000:pc = 00000000000000000000000000001100, instruction = 00000010000000010000010000010011, AluRes = 00000000000000000000111111111100, imm_32 = 00000000000000000000000000100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 70000:pc = 00000000000000000000000000010000, instruction = 00000000000000000101011110110111, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000101000000000000, AluOp = 1011, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 90000:pc = 00000000000000000000000000010100, instruction = 00000000000001111000011110010011, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 110000:pc = 00000000000000000000000000011000, instruction = 11111110111101000010011000100011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 130000:pc = 00000000000000000000000000011100, instruction = 00000000101000000000011110010011, AluRes = 00000000000000000000000000001010, imm_32 = 00000000000000000000000000001010, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 150000:pc = 00000000000000000000000000100000, instruction = 11111110111101000010010000100011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 170000:pc = 00000000000000000000000000100100, instruction = 11111110100001000010010110000011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 190000:pc = 00000000000000000000000000101000, instruction = 11111110110001000010010100000011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 210000:pc = 00000000000000000000000000101100, instruction = 00000000000000000000000010010111, AluRes = 00000000000000000000000000101100, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 230000:pc = 00000000000000000000000000110000, instruction = 00000011000000001000000011100111, AluRes = 00000000000000000000000001011100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 250000:pc = 00000000000000000000000001011100, instruction = 11111100000000010000000100010011, AluRes = 00000000000000000000111110011100, imm_32 = 11111111111111111111111111000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 270000:pc = 00000000000000000000000001100000, instruction = 00000010000100010010111000100011, AluRes = 00000000000000000000111111011000, imm_32 = 00000000000000000000000000111100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 290000:pc = 00000000000000000000000001100100, instruction = 00000010100000010010110000100011, AluRes = 00000000000000000000111111010100, imm_32 = 00000000000000000000000000111000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 310000:pc = 00000000000000000000000001101000, instruction = 00000011001000010010101000100011, AluRes = 00000000000000000000111111010000, imm_32 = 00000000000000000000000000110100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 330000:pc = 00000000000000000000000001101100, instruction = 00000011001100010010100000100011, AluRes = 00000000000000000000111111001100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 350000:pc = 00000000000000000000000001110000, instruction = 00000100000000010000010000010011, AluRes = 00000000000000000000111111011100, imm_32 = 00000000000000000000000001000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 370000:pc = 00000000000000000000000001110100, instruction = 11111100101001000010011000100011, AluRes = 00000000000000000000111110101000, imm_32 = 11111111111111111111111111001100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 390000:pc = 00000000000000000000000001111000, instruction = 11111100101101000010010000100011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 410000:pc = 00000000000000000000000001111100, instruction = 11111100100001000010011110000011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 430000:pc = 00000000000000000000000010000000, instruction = 00000000000001111001100001100011, AluRes = 00000000000000000000000010010000, imm_32 = 00000000000000000000000000010000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 450000:pc = 00000000000000000000000010000100, instruction = 11111100000001000010110000100011, AluRes = 00000000000000000000111110110100, imm_32 = 11111111111111111111111111011000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 470000:pc = 00000000000000000000000010001000, instruction = 11111100000001000010111000100011, AluRes = 00000000000000000000111110111000, imm_32 = 11111111111111111111111111011100, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 490000:pc = 00000000000000000000000010001100, instruction = 00001001010000000000000001101111, AluRes = 00000000000000000000000100100000, imm_32 = 00000000000000000000000010010100, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# ** Note: $finish    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(60)
#    Time: 500 ns  Iteration: 0  Instance: /testbench_simulation
# 1
# Break in Module testbench_simulation at C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v line 60
do monocicle_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:03 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 19:29:06 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 19:29:09 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:10 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 19:29:11 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:13 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 19:29:18 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:20 on Nov 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:29:23 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:24 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:29:33 on Nov 21,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:34 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:29:39 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:39 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 19:29:43 on Nov 21,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:45 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:29:51 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:52 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 19:29:54 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:56 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:30:04 on Nov 21,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:05 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 19:30:06 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/simulation/questa/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/simulation/questa/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 19:30:08 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:09 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v 
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 19:30:09 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:09 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:30:10 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:10 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v 
# -- Compiling module monocicle
# 
# Top level modules:
# 	monocicle
# End time: 19:30:11 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:11 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 19:30:11 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:12 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 19:30:12 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:13 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 19:30:13 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:13 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# -- Compiling module Aluasrc
# -- Compiling module Ruwr
# -- Compiling module immsrc
# -- Compiling module Alubsrc
# -- Compiling module AluOp
# -- Compiling module Brop
# -- Compiling module DMWr
# -- Compiling module DMCTrl
# -- Compiling module RuDataWrSrc
# 
# Top level modules:
# 	Control_Unit
# End time: 19:30:14 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:14 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 19:30:15 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:15 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:30:16 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:16 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 19:30:17 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:17 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 19:30:17 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:18 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 19:30:18 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:19 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 19:30:19 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:20 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v 
# -- Compiling module testbench_simulation
# 
# Top level modules:
# 	testbench_simulation
# End time: 19:30:20 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simulation
# End time: 19:30:27 on Nov 21,2024, Elapsed time: 0:35:08
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simulation 
# Start time: 19:30:30 on Nov 21,2024
# Loading work.testbench_simulation
# Loading work.monocicle
# Loading work.PC
# Loading work.PCAdder
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.Control_Unit
# Loading work.Aluasrc
# Loading work.Ruwr
# Loading work.immsrc
# Loading work.Alubsrc
# Loading work.AluOp
# Loading work.Brop
# Loading work.DMWr
# Loading work.DMCTrl
# Loading work.RuDataWrSrc
# Loading work.immediate_generator
# Loading work.memory_register
# Loading work.mux_1
# Loading work.ALU
# Loading work.Branch_Unit
# Loading work.DataMemory
# Loading work.ram
# Loading work.mux_2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 27, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk50'. The port definition is at: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'R'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'Bl'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vga_clk25'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "instructions.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/ins_mem
# At time 0:pc = 00000000000000000000000000000000, instruction = 11111110000000010000000100010011, AluRes = 00000000000000000000111111011100, imm_32 = 11111111111111111111111111100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 10000:pc = 00000000000000000000000000000100, instruction = 00000000000100010010111000100011, AluRes = 00000000000000000000111111111000, imm_32 = 00000000000000000000000000011100, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 30000:pc = 00000000000000000000000000001000, instruction = 00000000100000010010110000100011, AluRes = 00000000000000000000111111110100, imm_32 = 00000000000000000000000000011000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 50000:pc = 00000000000000000000000000001100, instruction = 00000010000000010000010000010011, AluRes = 00000000000000000000111111111100, imm_32 = 00000000000000000000000000100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 70000:pc = 00000000000000000000000000010000, instruction = 00000000000000000101011110110111, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000101000000000000, AluOp = 1011, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 90000:pc = 00000000000000000000000000010100, instruction = 00000000000001111000011110010011, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 110000:pc = 00000000000000000000000000011000, instruction = 11111110111101000010011000100011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 130000:pc = 00000000000000000000000000011100, instruction = 00000000101000000000011110010011, AluRes = 00000000000000000000000000001010, imm_32 = 00000000000000000000000000001010, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 150000:pc = 00000000000000000000000000100000, instruction = 11111110111101000010010000100011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 170000:pc = 00000000000000000000000000100100, instruction = 11111110100001000010010110000011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000001010
# At time 190000:pc = 00000000000000000000000000101000, instruction = 11111110110001000010010100000011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000101000000000000
# At time 210000:pc = 00000000000000000000000000101100, instruction = 00000000000000000000000010010111, AluRes = 00000000000000000000000000101100, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 230000:pc = 00000000000000000000000000110000, instruction = 00000011000000001000000011100111, AluRes = 00000000000000000000000001011100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 250000:pc = 00000000000000000000000001011100, instruction = 11111100000000010000000100010011, AluRes = 00000000000000000000111110011100, imm_32 = 11111111111111111111111111000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 270000:pc = 00000000000000000000000001100000, instruction = 00000010000100010010111000100011, AluRes = 00000000000000000000111111011000, imm_32 = 00000000000000000000000000111100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 290000:pc = 00000000000000000000000001100100, instruction = 00000010100000010010110000100011, AluRes = 00000000000000000000111111010100, imm_32 = 00000000000000000000000000111000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 310000:pc = 00000000000000000000000001101000, instruction = 00000011001000010010101000100011, AluRes = 00000000000000000000111111010000, imm_32 = 00000000000000000000000000110100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 330000:pc = 00000000000000000000000001101100, instruction = 00000011001100010010100000100011, AluRes = 00000000000000000000111111001100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 350000:pc = 00000000000000000000000001110000, instruction = 00000100000000010000010000010011, AluRes = 00000000000000000000111111011100, imm_32 = 00000000000000000000000001000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 370000:pc = 00000000000000000000000001110100, instruction = 11111100101001000010011000100011, AluRes = 00000000000000000000111110101000, imm_32 = 11111111111111111111111111001100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 390000:pc = 00000000000000000000000001111000, instruction = 11111100101101000010010000100011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 410000:pc = 00000000000000000000000001111100, instruction = 11111100100001000010011110000011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000001010
# At time 430000:pc = 00000000000000000000000010000000, instruction = 00000000000001111001100001100011, AluRes = 00000000000000000000000010010000, imm_32 = 00000000000000000000000000010000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 450000:pc = 00000000000000000000000010010000, instruction = 11111110000001000010011000100011, AluRes = 00000000000000000000111111001000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 470000:pc = 00000000000000000000000010010100, instruction = 11111110000001000010000000100011, AluRes = 00000000000000000000111110111100, imm_32 = 11111111111111111111111111100000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 490000:pc = 00000000000000000000000010011000, instruction = 11111110000001000000010110100011, AluRes = 00000000000000000000111111000111, imm_32 = 11111111111111111111111111101011, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ** Note: $finish    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(60)
#    Time: 500 ns  Iteration: 0  Instance: /testbench_simulation
# 1
# Break in Module testbench_simulation at C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v line 60
do monocicle_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:26 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 19:33:31 on Nov 21,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:33 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 19:33:34 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:36 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 19:33:37 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:38 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 19:33:44 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:46 on Nov 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:33:49 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:51 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:34:01 on Nov 21,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:02 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:34:08 on Nov 21,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:08 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 19:34:11 on Nov 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:14 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:34:21 on Nov 21,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:21 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 19:34:23 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:25 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:34:35 on Nov 21,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:35 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 19:34:37 on Nov 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:38 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 19:34:39 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:39 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v 
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 19:34:40 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:40 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:34:40 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:41 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v 
# -- Compiling module monocicle
# 
# Top level modules:
# 	monocicle
# End time: 19:34:42 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:42 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 19:34:43 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:43 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 19:34:43 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:44 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 19:34:44 on Nov 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:45 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# -- Compiling module Aluasrc
# -- Compiling module Ruwr
# -- Compiling module immsrc
# -- Compiling module Alubsrc
# -- Compiling module AluOp
# -- Compiling module Brop
# -- Compiling module DMWr
# -- Compiling module DMCTrl
# -- Compiling module RuDataWrSrc
# 
# Top level modules:
# 	Control_Unit
# End time: 19:34:46 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:46 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 19:34:47 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:47 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:34:48 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:48 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 19:34:49 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:49 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 19:34:50 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:50 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 19:34:51 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:51 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 19:34:52 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog {C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:52 on Nov 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog" C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v 
# -- Compiling module testbench_simulation
# 
# Top level modules:
# 	testbench_simulation
# End time: 19:34:53 on Nov 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simulation
# End time: 19:34:58 on Nov 21,2024, Elapsed time: 0:04:28
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simulation 
# Start time: 19:34:59 on Nov 21,2024
# Loading work.testbench_simulation
# Loading work.monocicle
# Loading work.PC
# Loading work.PCAdder
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.Control_Unit
# Loading work.Aluasrc
# Loading work.Ruwr
# Loading work.immsrc
# Loading work.Alubsrc
# Loading work.AluOp
# Loading work.Brop
# Loading work.DMWr
# Loading work.DMCTrl
# Loading work.RuDataWrSrc
# Loading work.immediate_generator
# Loading work.memory_register
# Loading work.mux_1
# Loading work.ALU
# Loading work.Branch_Unit
# Loading work.DataMemory
# Loading work.ram
# Loading work.mux_2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 27, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk50'. The port definition is at: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut File: C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v Line: 25
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'R'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'Bl'.
# ** Warning: (vsim-3722) C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(25): [TFMPC] - Missing connection for port 'vga_clk25'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "instructions.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_simulation/uut/ins_mem
# At time 0:pc = 00000000000000000000000000000000, instruction = 11111110000000010000000100010011, AluRes = 00000000000000000000111111011100, imm_32 = 11111111111111111111111111100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 10000:pc = 00000000000000000000000000000100, instruction = 00000000000100010010111000100011, AluRes = 00000000000000000000111111111000, imm_32 = 00000000000000000000000000011100, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 30000:pc = 00000000000000000000000000001000, instruction = 00000000100000010010110000100011, AluRes = 00000000000000000000111111110100, imm_32 = 00000000000000000000000000011000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 50000:pc = 00000000000000000000000000001100, instruction = 00000010000000010000010000010011, AluRes = 00000000000000000000111111111100, imm_32 = 00000000000000000000000000100000, AluOp = 0000, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 70000:pc = 00000000000000000000000000010000, instruction = 00000000000000000101011110110111, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000101000000000000, AluOp = 1011, registro = 00000000000000000000000000000000, data_ram = 00000000000000000000000000000000
# At time 90000:pc = 00000000000000000000000000010100, instruction = 00000000000001111000011110010011, AluRes = 00000000000000000101000000000000, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 110000:pc = 00000000000000000000000000011000, instruction = 11111110111101000010011000100011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 130000:pc = 00000000000000000000000000011100, instruction = 00000000101000000000011110010011, AluRes = 00000000000000000000000000001010, imm_32 = 00000000000000000000000000001010, AluOp = 0000, registro = 00000000000000000101000000000000, data_ram = 00000000000000000000000000000000
# At time 150000:pc = 00000000000000000000000000100000, instruction = 11111110111101000010010000100011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 170000:pc = 00000000000000000000000000100100, instruction = 11111110100001000010010110000011, AluRes = 00000000000000000000111111100100, imm_32 = 11111111111111111111111111101000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000001010
# At time 190000:pc = 00000000000000000000000000101000, instruction = 11111110110001000010010100000011, AluRes = 00000000000000000000111111101000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000101000000000000
# At time 210000:pc = 00000000000000000000000000101100, instruction = 00000000000000000000000010010111, AluRes = 00000000000000000000000000101100, imm_32 = 00000000000000000000000000000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 230000:pc = 00000000000000000000000000110000, instruction = 00000011000000001000000011100111, AluRes = 00000000000000000000000001011100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 250000:pc = 00000000000000000000000001011100, instruction = 11111100000000010000000100010011, AluRes = 00000000000000000000111110011100, imm_32 = 11111111111111111111111111000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 270000:pc = 00000000000000000000000001100000, instruction = 00000010000100010010111000100011, AluRes = 00000000000000000000111111011000, imm_32 = 00000000000000000000000000111100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 290000:pc = 00000000000000000000000001100100, instruction = 00000010100000010010110000100011, AluRes = 00000000000000000000111111010100, imm_32 = 00000000000000000000000000111000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 310000:pc = 00000000000000000000000001101000, instruction = 00000011001000010010101000100011, AluRes = 00000000000000000000111111010000, imm_32 = 00000000000000000000000000110100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 330000:pc = 00000000000000000000000001101100, instruction = 00000011001100010010100000100011, AluRes = 00000000000000000000111111001100, imm_32 = 00000000000000000000000000110000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 350000:pc = 00000000000000000000000001110000, instruction = 00000100000000010000010000010011, AluRes = 00000000000000000000111111011100, imm_32 = 00000000000000000000000001000000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 370000:pc = 00000000000000000000000001110100, instruction = 11111100101001000010011000100011, AluRes = 00000000000000000000111110101000, imm_32 = 11111111111111111111111111001100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 390000:pc = 00000000000000000000000001111000, instruction = 11111100101101000010010000100011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 410000:pc = 00000000000000000000000001111100, instruction = 11111100100001000010011110000011, AluRes = 00000000000000000000111110100100, imm_32 = 11111111111111111111111111001000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000001010
# At time 430000:pc = 00000000000000000000000010000000, instruction = 00000000000001111001100001100011, AluRes = 00000000000000000000000010010000, imm_32 = 00000000000000000000000000010000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = 00000000000000000000000000000000
# At time 450000:pc = 00000000000000000000000010010000, instruction = 11111110000001000010011000100011, AluRes = 00000000000000000000111111001000, imm_32 = 11111111111111111111111111101100, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 470000:pc = 00000000000000000000000010010100, instruction = 11111110000001000010000000100011, AluRes = 00000000000000000000111110111100, imm_32 = 11111111111111111111111111100000, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# At time 490000:pc = 00000000000000000000000010011000, instruction = 11111110000001000000010110100011, AluRes = 00000000000000000000111111000111, imm_32 = 11111111111111111111111111101011, AluOp = 0000, registro = 00000000000000000000000000001010, data_ram = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ** Note: $finish    : C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v(60)
#    Time: 500 ns  Iteration: 0  Instance: /testbench_simulation
# 1
# Break in Module testbench_simulation at C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v line 60
# A time value could not be extracted from the current line
# End time: 19:58:27 on Nov 21,2024, Elapsed time: 0:23:28
# Errors: 0, Warnings: 9
