{
    "creator": "Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os)",
    "modules": {
        "Control": {
            "attributes": {
                "hdlname": "\\Control",
                "top": "00000000000000000000000000000001",
                "src": "rtl/mps/Control.v:3.1-9.10"
            },
            "ports": {
                "reg_d_sel": {
                    "direction": "output",
                    "bits": [
                        2
                    ]
                },
                "jump": {
                    "direction": "output",
                    "bits": [
                        "0"
                    ]
                },
                "branch": {
                    "direction": "output",
                    "bits": [
                        3
                    ]
                },
                "mem_to_reg": {
                    "direction": "output",
                    "bits": [
                        4
                    ]
                },
                "mem_write": {
                    "direction": "output",
                    "bits": [
                        5
                    ]
                },
                "alu_sel": {
                    "direction": "output",
                    "bits": [
                        6
                    ]
                },
                "reg_write": {
                    "direction": "output",
                    "bits": [
                        7
                    ]
                },
                "alu_op": {
                    "direction": "output",
                    "bits": [
                        8
                    ]
                },
                "op": {
                    "direction": "input",
                    "bits": [
                        9,
                        10,
                        11,
                        12,
                        13,
                        14
                    ]
                }
            },
            "cells": {},
            "netnames": {
                "alu_op": {
                    "hide_name": 0,
                    "bits": [
                        8
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:5.18-5.24"
                    }
                },
                "alu_sel": {
                    "hide_name": 0,
                    "bits": [
                        6
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.60-4.67"
                    }
                },
                "branch": {
                    "hide_name": 0,
                    "bits": [
                        3
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.29-4.35"
                    }
                },
                "jump": {
                    "hide_name": 0,
                    "bits": [
                        "0"
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.23-4.27"
                    }
                },
                "mem_to_reg": {
                    "hide_name": 0,
                    "bits": [
                        4
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.37-4.47"
                    }
                },
                "mem_write": {
                    "hide_name": 0,
                    "bits": [
                        5
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.49-4.58"
                    }
                },
                "op": {
                    "hide_name": 0,
                    "bits": [
                        9,
                        10,
                        11,
                        12,
                        13,
                        14
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:6.17-6.19"
                    }
                },
                "reg_d_sel": {
                    "hide_name": 0,
                    "bits": [
                        2
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.12-4.21"
                    }
                },
                "reg_write": {
                    "hide_name": 0,
                    "bits": [
                        7
                    ],
                    "attributes": {
                        "src": "rtl/mps/Control.v:4.69-4.78"
                    }
                }
            }
        }
    }
}