{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524483255063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524483255063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 14:34:14 2018 " "Processing started: Mon Apr 23 14:34:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524483255063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483255063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483255064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524483267728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281580 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281592 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281592 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281592 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281592 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281610 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_002 " "Found entity 2: soc_system_mm_interconnect_2_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281612 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_010 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_010.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_005 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_010 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_010.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281680 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_013.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_013.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_013_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_013_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281682 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_013 " "Found entity 2: soc_system_mm_interconnect_1_router_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281684 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_005 " "Found entity 2: soc_system_mm_interconnect_1_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281686 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281688 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281690 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281706 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281708 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483281709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281710 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sw " "Found entity 1: soc_system_sw" {  } { { "soc_system/synthesis/submodules/soc_system_sw.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_sdram_test_component.v(234) " "Verilog HDL warning at soc_system_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_test_component.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524483281719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_sdram_test_component.v(235) " "Verilog HDL warning at soc_system_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_test_component.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524483281719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_test_component_ram_module " "Found entity 1: soc_system_sdram_test_component_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_test_component.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281719 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram_test_component " "Found entity 2: soc_system_sdram_test_component" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_test_component.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_input_efifo_module " "Found entity 1: soc_system_sdram_input_efifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281723 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram " "Found entity 2: soc_system_sdram" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_stream " "Found entity 1: soc_system_pll_stream" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_stream.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mipi_pwdn_n " "Found entity 1: soc_system_mipi_pwdn_n" {  } { { "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec " "Found entity 1: soc_system_master_non_sec" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_p2b_adapter " "Found entity 1: soc_system_master_non_sec_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_b2p_adapter " "Found entity 1: soc_system_master_non_sec_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_timing_adt " "Found entity 1: soc_system_master_non_sec_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281746 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281746 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led " "Found entity 1: soc_system_led" {  } { { "soc_system/synthesis/submodules/soc_system_led.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_key " "Found entity 1: soc_system_key" {  } { { "soc_system/synthesis/submodules/soc_system_key.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281759 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281759 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281759 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281759 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/intr_capturer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281898 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483281899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483281899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483281899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (soc_system) " "Found design unit 1: alt_vipvfr131_common_package (soc_system)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282525 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282529 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282536 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282541 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282543 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282545 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483282545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483282545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_vfb_0-rtl " "Found design unit 1: soc_system_alt_vip_vfb_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283835 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_vfb_0 " "Found entity 1: soc_system_alt_vip_vfb_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_vfb_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_vfb_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283837 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_vfb_0_tb " "Found entity 1: soc_system_alt_vip_vfb_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_cusp151_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_PACKAGE (altera) " "Found design unit 1: ALT_CUSP151_PACKAGE (altera)" {  } { { "soc_system/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP151_PACKAGE-body " "Found design unit 2: ALT_CUSP151_PACKAGE-body" {  } { { "soc_system/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_clock_reset-rtl " "Found design unit 1: alt_cusp151_clock_reset-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283852 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_clock_reset " "Found entity 1: alt_cusp151_clock_reset" {  } { { "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_cmp-rtl " "Found design unit 1: alt_cusp151_cmp-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283853 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_cmp " "Found entity 1: alt_cusp151_cmp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pc-syn " "Found design unit 1: alt_cusp151_pc-syn" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pc " "Found entity 1: alt_cusp151_pc" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp151_pushing_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283856 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pushing_width_adapter " "Found entity 1: alt_cusp151_pushing_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp151_pulling_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283858 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pulling_width_adapter " "Found entity 1: alt_cusp151_pulling_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp151_avalon_mm_bursting_master_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283861 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp151_avalon_mm_bursting_master_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo-rtl " "Found design unit 1: alt_cusp151_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283863 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo " "Found entity 1: alt_cusp151_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp151_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283864 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo_usedw_calculator " "Found entity 1: alt_cusp151_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_general_fifo-rtl " "Found design unit 1: alt_cusp151_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283866 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_general_fifo " "Found entity 1: alt_cusp151_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp151_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_gray_clock_crosser " "Found entity 1: alt_cusp151_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_logic_fifo-rtl " "Found design unit 1: alt_cusp151_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_logic_fifo " "Found entity 1: alt_cusp151_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_one_bit_delay-rtl " "Found design unit 1: alt_cusp151_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283870 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_one_bit_delay " "Found entity 1: alt_cusp151_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_ram_fifo-rtl " "Found design unit 1: alt_cusp151_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283871 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_ram_fifo " "Found entity 1: alt_cusp151_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp151_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283872 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_std_logic_vector_delay " "Found entity 1: alt_cusp151_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP151_AVALON_ST_OUTPUT-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283874 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP151_AVALON_ST_OUTPUT" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_atlantic_reporter-rtl " "Found design unit 1: alt_cusp151_atlantic_reporter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283875 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_atlantic_reporter " "Found entity 1: alt_cusp151_atlantic_reporter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_st_input-rtl " "Found design unit 1: alt_cusp151_avalon_st_input-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283877 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_st_input " "Found entity 1: alt_cusp151_avalon_st_input" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxhot16-rtl " "Found design unit 1: alt_cusp151_muxhot16-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxhot16 " "Found entity 1: alt_cusp151_muxhot16" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_reg-rtl " "Found design unit 1: alt_cusp151_reg-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283879 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_reg " "Found entity 1: alt_cusp151_reg" {  } { { "soc_system/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AU-rtl " "Found design unit 1: ALT_CUSP151_AU-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283880 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AU " "Found entity 1: ALT_CUSP151_AU" {  } { { "soc_system/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp151_asc_carrypropagator-WYSI" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283882 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp151_addsubcarry-RTL " "Found design unit 2: alt_cusp151_addsubcarry-RTL" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283882 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_asc_carrypropagator " "Found entity 1: alt_cusp151_asc_carrypropagator" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283882 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp151_addsubcarry " "Found entity 2: alt_cusp151_addsubcarry" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxbin2-rtl " "Found design unit 1: alt_cusp151_muxbin2-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxbin2 " "Found entity 1: alt_cusp151_muxbin2" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524483283897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483283903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283908 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524483283909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/TERASIC_CAMERA.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/TERASIC_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/CAMERA_RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CAMERA_RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/CAMERA_Bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CAMERA_Bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/Bayer2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/Bayer2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/Bayer_LineBuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/Bayer_LineBuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_Linux_FB.v(411) " "Verilog HDL Module Instantiation warning at DE1_SOC_Linux_FB.v(411): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1524483283930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SOC_Linux_FB.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SOC_Linux_FB.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_Linux_FB " "Found entity 1: DE1_SOC_Linux_FB" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483283938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483283938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284054 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(316) " "Verilog HDL or VHDL warning at soc_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524483284166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(326) " "Verilog HDL or VHDL warning at soc_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524483284166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(336) " "Verilog HDL or VHDL warning at soc_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524483284166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(680) " "Verilog HDL or VHDL warning at soc_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524483284168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_Linux_FB " "Elaborating entity \"DE1_SOC_Linux_FB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524483284499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_Linux_FB.v(39) " "Output port \"ADC_DIN\" at DE1_SOC_Linux_FB.v(39) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_Linux_FB.v(41) " "Output port \"ADC_SCLK\" at DE1_SOC_Linux_FB.v(41) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_Linux_FB.v(47) " "Output port \"AUD_DACDAT\" at DE1_SOC_Linux_FB.v(47) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_Linux_FB.v(49) " "Output port \"AUD_XCK\" at DE1_SOC_Linux_FB.v(49) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_Linux_FB.v(77) " "Output port \"FAN_CTRL\" at DE1_SOC_Linux_FB.v(77) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_Linux_FB.v(80) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_Linux_FB.v(80) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_Linux_FB.v(163) " "Output port \"IRDA_TXD\" at DE1_SOC_Linux_FB.v(163) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_Linux_FB.v(184) " "Output port \"TD_RESET_N\" at DE1_SOC_Linux_FB.v(184) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_Linux_FB.v(204) " "Output port \"MIPI_MCLK\" at DE1_SOC_Linux_FB.v(204) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483284504 "|DE1_SOC_Linux_FB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE1_SOC_Linux_FB.v" "debounce_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483284556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524483284556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:vga_pll_inst " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:vga_pll_inst\"" {  } { { "DE1_SOC_Linux_FB.v" "vga_pll_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\"" {  } { { "vga_pll.v" "vga_pll_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284599 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524483284621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483284643 ""}  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483284643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE1_SOC_Linux_FB.v" "u0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA soc_system:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_camera_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483284937 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483284938 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483284956 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483284958 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483284988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285211 ""}  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483285211 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/shift_taps_tr81.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/shift_taps_tr81.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_6ej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/shift_taps_tr81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_lmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_lmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_b6h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/shift_taps_tr81.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add4_avg1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "parallel_add_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285639 ""}  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483285639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/par_add_tne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add2_avg3" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "parallel_add_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483285740 ""}  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483285740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/par_add_qne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483285798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483285798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483285826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "dcfifo_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483286227 ""}  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483286227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcq1 " "Found entity 1: dcfifo_vcq1" {  } { { "db/dcfifo_vcq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcq1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated " "Elaborating entity \"dcfifo_vcq1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "rdptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "wrptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_l1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_vcq1.tdf" "fifo_ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_vcq1.tdf" "rs_dgwp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_vcq1.tdf" "wraclr" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_vcq1.tdf" "ws_dgrp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_msb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483286769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483286769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_vcq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_itc_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483286832 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alt_vipitc131_IS2Vid.sv(1024) " "Verilog HDL Case Statement warning at alt_vipitc131_IS2Vid.sv(1024): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1024 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524483286852 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483286996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1924 " "Parameter \"lpm_numwords\" = \"1924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483287380 ""}  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483287380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_upq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_upq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_upq1 " "Found entity 1: dcfifo_upq1" {  } { { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_upq1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated " "Elaborating entity \"dcfifo_upq1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g_gray2bin" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "wrptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_upq1.tdf" "fifo_ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_brp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_dgwp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_upq1.tdf" "ws_dgrp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483287769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483287769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe18 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe18\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe18" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_vfb_0 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"soc_system_alt_vip_vfb_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_vfb_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483287873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_sload_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:vfb_writer_length_counter_au_enable_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:vfb_writer_length_counter_au_enable_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au_enable_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_field_interlace_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_field_interlace_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_check_samples_width_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_check_samples_width_au_l_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_check_samples_width_au_l_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_check_samples_width_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_check_samples_width_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_check_samples_width_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_check_field_height_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_check_field_height_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_check_field_height_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au_enable_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:sizemismatch_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:sizemismatch_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "sizemismatch_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:din_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:din_takeb_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "din_takeb_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_st_input:din " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_st_input:din\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "din" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "dout" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288720 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288721 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288721 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288721 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288721 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288722 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288722 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288722 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp151_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288772 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483288813 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11s1 " "Found entity 1: altsyncram_11s1" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483288957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483288957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11s1 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated " "Elaborating entity \"altsyncram_11s1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483288960 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1524483288962 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pulling_width_adapter soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp151_pulling_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master_pull" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289082 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289106 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289107 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289108 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289109 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289109 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289109 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289109 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp151_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289215 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp151_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289217 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483289262 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trr1 " "Found entity 1: altsyncram_trr1" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483289376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483289376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_trr1 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated " "Elaborating entity \"altsyncram_trr1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289378 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1524483289379 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:write_master_push_input_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:write_master_push_input_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_master_push_input_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pushing_width_adapter soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp151_pushing_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_master_push" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_138 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_138\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_138" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1382 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1382\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_1382" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1383 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1383\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_1383" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_175 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_175\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_175" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1752 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1752\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1752" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1753 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1753\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1753" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1754 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1754\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1754" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1755 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1755\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1755" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1756 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1756\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1756" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1757 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1757\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1757" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1758 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1758\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1758" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289718 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3m " "Found entity 1: cntr_m3m" {  } { { "db/cntr_m3m.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_m3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483289839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483289839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3m soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated " "Elaborating entity \"cntr_m3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289869 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483289870 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3395_line162_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3395_line162 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3395_line162\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3395_line162" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3400_line170 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3400_line170\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_id_3400_line170" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_field_width_id_3404_line172_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_field_width_id_3404_line172_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_width_id_3404_line172_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3404_line172 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3404_line172\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_width_id_3404_line172" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3408_line174 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3408_line174\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_height_id_3408_line174" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3412_line176 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3412_line176\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3412_line176" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3416_line178 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3416_line178\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3416_line178" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3420_line180 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3420_line180\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3420_line180" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3424_line222 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3424_line222\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_first_packet_id_3424_line222" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483289992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3428_line223 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3428_line223\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3428_line223" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3432_line228 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3432_line228\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3432_line228" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3435_line153 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3435_line153\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3435_line153" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3438_line164 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3438_line164\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3438_line164" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3441_line204 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3441_line204\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3441_line204" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3443_line144 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3443_line144\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3443_line144" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3445_line202 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3445_line202\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3445_line202" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3447_line301 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3447_line301\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3447_line301" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_samples_width_0_id_3451_line255 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_samples_width_0_id_3451_line255\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_samples_width_0_id_3451_line255" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3453_line585 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3453_line585\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3453_line585" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3455 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3455\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond588_0_id_3455" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3457_line345 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3457_line345\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "drop_0_id_3457_line345" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3459_line367 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3459_line367\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3459_line367" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3461_line563 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3461_line563\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3461_line563" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond568_0_id_3463" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond290_0_id_3467" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3469_line865 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3469_line865\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3469_line865" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3472_line156 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3472_line156\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3472_line156" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3475_line160 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3475_line160\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3475_line160" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3478_line773 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3478_line773\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3478_line773" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3480_line889 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3480_line889\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3480_line889" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3482_line775 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3482_line775\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3482_line775" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3484_line891 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3484_line891\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3484_line891" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3486_line777 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3486_line777\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3486_line777" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3488_line876" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3490_line878 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3490_line878\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3490_line878" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3492_line880 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3492_line880\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3492_line880" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3494_line873 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3494_line873\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3494_line873" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3496_line1077 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3496_line1077\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3496_line1077" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3499_line897 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3499_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3499_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3501_line898" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3503_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3505_line897_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3505_line897_a_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3505_line897_a_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3505_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3505_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3505_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3508_line1140 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3508_line1140\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "repeat_0_id_3508_line1140" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3510_line1148 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3510_line1148\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3510_line1148" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3512 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3512\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_id_3512" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3514_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3517 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3517\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_id_3517" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4827_line325_93 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4827_line325_93\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4827_line325_93" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4843_line325_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4843_line325_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4843_line325_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4859_line201_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4859_line201_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4859_line201_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5029_line202_58 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5029_line202_58\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5029_line202_58" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5223_line330_94 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5223_line330_94\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5223_line330_94" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5232_line331_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5232_line331_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5232_line331_96" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5324_line633_71 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5324_line633_71\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5324_line633_71" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5552_line696_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5552_line696_38\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5552_line696_38" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6011_line510_66 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6011_line510_66\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6011_line510_66" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:fu_id_6146_line527_89 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:fu_id_6146_line527_89\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6146_line527_89" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6252_line563_105 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6252_line563_105\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6252_line563_105" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6435_line933_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6435_line933_38\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6435_line933_38" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6673_line1062_114 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6673_line1062_114\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6673_line1062_114" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6689_line1063_112 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6689_line1063_112\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6689_line1063_112" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6705_line1078_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6705_line1078_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6705_line1078_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6714_line1094_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6714_line1094_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6714_line1094_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6771_line1188_29 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6771_line1188_29\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6771_line1188_29" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6906_line1248_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6906_line1248_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6906_line1248_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_7152_line1126_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_7152_line1126_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_7152_line1126_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_8404 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_8404\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_8404" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_8407 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_8407\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_8407" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_8410 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_8410\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_8410" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_8413 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_8413\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_8413" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_8416 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_8416\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_8416" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_8419 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_8419\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_8419" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_8422 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_8422\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_8422" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_8425 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_8425\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_8425" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_8428 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_8428\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_8428" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_8431 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_8431\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_8431" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_8434 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_8434\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_8434" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_8437 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_8437\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_8437" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_8440 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_8440\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_8440" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_8443 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_8443\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_8443" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_8446 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_8446\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_8446" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_8449 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_8449\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_8449" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_check_samples_width_1_stage_1_id_8503 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_check_samples_width_1_stage_1_id_8503\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_check_samples_width_1_stage_1_id_8503" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:din_11_stage_1_id_8506 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:din_11_stage_1_id_8506\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "din_11_stage_1_id_8506" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:din_11_stage_2_id_8509 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:din_11_stage_2_id_8509\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "din_11_stage_2_id_8509" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_8512 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_8512\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_8512" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2414_comb_id_8515 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2414_comb_id_8515\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_2414_comb_id_8515" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2414_comb_0_id_8518 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2414_comb_0_id_8518\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_2414_comb_0_id_8518" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4681_comb_id_8521 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4681_comb_id_8521\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4681_comb_id_8521" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4683_comb_id_8524 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4683_comb_id_8524\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4683_comb_id_8524" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3528_comb_id_8530 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3528_comb_id_8530\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_3528_comb_id_8530" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3528_comb_0_id_8533 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3528_comb_0_id_8533\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_3528_comb_0_id_8533" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4696_comb_id_8536 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4696_comb_id_8536\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4696_comb_id_8536" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4697_comb_id_8539 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4697_comb_id_8539\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4697_comb_id_8539" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_8542 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_8542\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_8542" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_8545 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_8545\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_8545" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_8548 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_8548\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_8548" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_8551 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_8551\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_8551" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_8554 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_8554\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_8554" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_8557 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_8557\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_8557" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_8560 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_8560\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_8560" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_vfr_vga" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483290798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483291450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292068 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292069 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292069 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292070 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292070 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292072 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292073 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292074 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292074 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292074 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292074 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292074 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292075 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292075 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292075 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292075 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292075 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292076 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292076 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524483292076 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292077 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292077 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292078 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524483292086 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292102 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292103 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292140 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292206 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292254 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483292254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483292370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292372 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1524483292374 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292516 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292538 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1524483292539 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483292572 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483292605 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483292605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483292682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292684 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1524483292686 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292899 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483292904 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483292908 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292920 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292921 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483292921 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483292971 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483292982 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483292985 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293036 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293037 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293038 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293038 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293038 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293038 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293096 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483293100 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483293101 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524483293108 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524483293108 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524483293108 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524483293108 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293111 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293112 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293113 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293114 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293115 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293116 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293116 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293116 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293116 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483293372 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293372 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293382 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293385 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293442 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1524483293446 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483293447 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524483293455 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293455 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483293569 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483293569 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293580 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293593 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293593 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293593 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483293593 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483293901 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483293901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483293957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483293957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483293997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294312 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1524483294314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294372 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294373 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294373 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294373 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294373 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483294373 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores soc_system:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "soc_system/synthesis/soc_system.v" "i2c_opencores_camera" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483294989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295020 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1524483295022 "|DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "access_higher_32 intr_capturer.v(20) " "Verilog HDL or VHDL warning at intr_capturer.v(20): object \"access_higher_32\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/intr_capturer.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483295054 "|DE1_SOC_Linux_FB|soc_system:u0|intr_capturer:intr_capturer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483295334 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483295334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483295610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483295610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483295633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296041 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483296041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_key soc_system:u0\|soc_system_key:key " "Elaborating entity \"soc_system_key\" for hierarchy \"soc_system:u0\|soc_system_key:key\"" {  } { { "soc_system/synthesis/soc_system.v" "key" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led soc_system:u0\|soc_system_led:led " "Elaborating entity \"soc_system_led\" for hierarchy \"soc_system:u0\|soc_system_led:led\"" {  } { { "soc_system/synthesis/soc_system.v" "led" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec soc_system:u0\|soc_system_master_non_sec:master_non_sec " "Elaborating entity \"soc_system_master_non_sec\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\"" {  } { { "soc_system/synthesis/soc_system.v" "master_non_sec" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296173 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483296173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296495 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483296495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296582 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483296582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_timing_adt soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_non_sec_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "timing_adt" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_non_sec_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483296652 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "transacto" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_b2p_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_non_sec_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_non_sec_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483296789 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_non_sec_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_non_sec_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483296789 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_p2b_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_non_sec_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "rst_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mipi_pwdn_n soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"soc_system_mipi_pwdn_n\" for hierarchy \"soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "soc_system/synthesis/soc_system.v" "mipi_pwdn_n" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524483296984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483296999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -4000 ps " "Parameter \"phase_shift1\" = \"-4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483296999 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483296999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_stream soc_system:u0\|soc_system_pll_stream:pll_stream " "Elaborating entity \"soc_system_pll_stream\" for hierarchy \"soc_system:u0\|soc_system_pll_stream:pll_stream\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_stream" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "altera_pll_i" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_stream.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297011 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524483297032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_stream.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483297040 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_pll_stream.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483297040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram soc_system:u0\|soc_system_sdram:sdram " "Elaborating entity \"soc_system_sdram\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_input_efifo_module soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module " "Elaborating entity \"soc_system_sdram_input_efifo_module\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "the_soc_system_sdram_input_efifo_module" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sw soc_system:u0\|soc_system_sw:sw " "Elaborating entity \"soc_system_sw\" for hierarchy \"soc_system:u0\|soc_system_sw:sw\"" {  } { { "soc_system/synthesis/soc_system.v" "sw" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_vga_avalon_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_secure_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_secure_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_secure_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_vga_avalon_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_secure_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_secure_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_secure_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483297733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483298045 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_router_001.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_router_001.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483298097 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_vga_avalon_master_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_secure_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_secure_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_secure_master_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483298175 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483298228 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_secure_master_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483298609 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483298611 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483298611 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_secure_master_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298689 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483298713 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483298713 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483298745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_vga_avalon_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_s1_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483299988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_non_sec_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_non_sec_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_non_sec_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_1_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_005" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_013 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013 " "Elaborating entity \"soc_system_mm_interconnect_1_router_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_013" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_013_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\|soc_system_mm_interconnect_1_router_013_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_013_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\|soc_system_mm_interconnect_1_router_013_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483300627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_010 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_010:cmd_mux_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_010" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_005" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_010 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_010:rsp_demux_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_010" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483301988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent_rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_2_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483302542 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483302731 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483302732 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483302732 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "avalon_st_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483302870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483302870 ""}  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483302870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE1_SOC_Linux_FB.v" "uFps" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483302915 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524483311010 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524483314053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.23.14:35:20 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2018.04.23.14:35:20 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483320773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483323690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483324024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483325752 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524483326525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483326842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483326842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483326998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483326998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483327001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483327001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483327070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483327070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483327192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483327192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483327192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483327278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483327278 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_gor1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 439 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 842 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 874 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 906 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 938 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 970 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 1002 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 1034 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_o8d1.tdf" 1066 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 379 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 490 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 778 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2173 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483333719 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1524483333719 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1524483333719 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1524483335605 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1524483335605 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524483359400 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1524483359400 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1524483359400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483359470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483359470 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483359470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483359539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483359539 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1524483361105 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1524483361105 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports OpenCore Plus feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1524483361394 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1524483361394 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1524483361394 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1524483361394 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1524483361395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "54 " "54 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524483361470 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1524483380584 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1524483380584 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483381636 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524483381636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483381640 "|DE1_SOC_Linux_FB|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524483381640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483383795 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1130 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483384203 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1524483384203 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1524483384203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1952 " "1952 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524483398337 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483398494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483398494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483398494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483398494 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1524483398494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483399563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483400880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.map.smsg " "Generated suppressed messages file /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483403792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "33 0 5 0 0 " "Adding 33 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524483608959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483608959 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1524483610640 ""}  } { { "altera_pll.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1524483610640 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610745 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610746 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610746 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610746 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610747 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610747 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610747 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610748 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610748 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610748 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610748 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610749 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610749 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610749 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610750 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610750 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610756 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610757 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610757 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610757 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610757 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610758 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610758 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610758 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610759 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610759 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610759 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610759 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610760 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610760 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610760 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610761 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610780 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610780 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610781 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610781 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610781 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610781 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610782 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610782 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610782 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610783 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610783 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610783 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610783 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610784 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610784 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610784 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610785 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610785 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610785 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610785 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610786 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610786 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610786 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610787 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610790 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610790 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610790 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610791 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2299 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/soc_system.v" 405 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1524483610791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483612395 "|DE1_SOC_Linux_FB|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524483612395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18136 " "Implemented 18136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "135 " "Implemented 135 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16766 " "Implemented 16766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_RAMS" "355 " "Implemented 355 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1524483612483 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1524483612483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524483612483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 472 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 472 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1936 " "Peak virtual memory: 1936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524483612791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 14:40:12 2018 " "Processing ended: Mon Apr 23 14:40:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524483612791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:58 " "Elapsed time: 00:05:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524483612791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:55 " "Total CPU time (on all processors): 00:07:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524483612791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483612791 ""}
