#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c389a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c38b30 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1c39410 .functor NOT 1, L_0x1c75c20, C4<0>, C4<0>, C4<0>;
L_0x1c75930 .functor XOR 1, L_0x1c75760, L_0x1c75890, C4<0>, C4<0>;
L_0x1c75b10 .functor XOR 1, L_0x1c75930, L_0x1c75a40, C4<0>, C4<0>;
v0x1c63d00_0 .net *"_ivl_10", 0 0, L_0x1c75a40;  1 drivers
v0x1c63e00_0 .net *"_ivl_12", 0 0, L_0x1c75b10;  1 drivers
v0x1c63ee0_0 .net *"_ivl_2", 0 0, L_0x1c756c0;  1 drivers
v0x1c63fa0_0 .net *"_ivl_4", 0 0, L_0x1c75760;  1 drivers
v0x1c64080_0 .net *"_ivl_6", 0 0, L_0x1c75890;  1 drivers
v0x1c641b0_0 .net *"_ivl_8", 0 0, L_0x1c75930;  1 drivers
v0x1c64290_0 .var "clk", 0 0;
v0x1c64330_0 .net "reset", 0 0, v0x1c62f30_0;  1 drivers
v0x1c643d0_0 .net "shift_ena_dut", 0 0, v0x1c638b0_0;  1 drivers
v0x1c64470_0 .net "shift_ena_ref", 0 0, L_0x1c75560;  1 drivers
v0x1c64510_0 .var/2u "stats1", 159 0;
v0x1c645b0_0 .var/2u "strobe", 0 0;
v0x1c64670_0 .net "tb_match", 0 0, L_0x1c75c20;  1 drivers
v0x1c64730_0 .net "tb_mismatch", 0 0, L_0x1c39410;  1 drivers
E_0x1c34030/0 .event negedge, v0x1c627d0_0;
E_0x1c34030/1 .event posedge, v0x1c627d0_0;
E_0x1c34030 .event/or E_0x1c34030/0, E_0x1c34030/1;
L_0x1c756c0 .concat [ 1 0 0 0], L_0x1c75560;
L_0x1c75760 .concat [ 1 0 0 0], L_0x1c75560;
L_0x1c75890 .concat [ 1 0 0 0], v0x1c638b0_0;
L_0x1c75a40 .concat [ 1 0 0 0], L_0x1c75560;
L_0x1c75c20 .cmp/eeq 1, L_0x1c756c0, L_0x1c75b10;
S_0x1c38cc0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1c38b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c07a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1c07a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1c07ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1c07b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1c07b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1c2dbe0 .functor OR 1, L_0x1c749e0, L_0x1c74c90, C4<0>, C4<0>;
L_0x1c75190 .functor OR 1, L_0x1c2dbe0, L_0x1c75010, C4<0>, C4<0>;
L_0x1c75560 .functor OR 1, L_0x1c75190, L_0x1c753d0, C4<0>, C4<0>;
v0x1c2aac0_0 .net *"_ivl_0", 31 0, L_0x1c64870;  1 drivers
L_0x7f2ccf75c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c2b1e0_0 .net *"_ivl_11", 28 0, L_0x7f2ccf75c0a8;  1 drivers
L_0x7f2ccf75c0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c61a30_0 .net/2u *"_ivl_12", 31 0, L_0x7f2ccf75c0f0;  1 drivers
v0x1c61b20_0 .net *"_ivl_14", 0 0, L_0x1c74c90;  1 drivers
v0x1c61be0_0 .net *"_ivl_17", 0 0, L_0x1c2dbe0;  1 drivers
v0x1c61cf0_0 .net *"_ivl_18", 31 0, L_0x1c74ed0;  1 drivers
L_0x7f2ccf75c138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c61dd0_0 .net *"_ivl_21", 28 0, L_0x7f2ccf75c138;  1 drivers
L_0x7f2ccf75c180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1c61eb0_0 .net/2u *"_ivl_22", 31 0, L_0x7f2ccf75c180;  1 drivers
v0x1c61f90_0 .net *"_ivl_24", 0 0, L_0x1c75010;  1 drivers
v0x1c62050_0 .net *"_ivl_27", 0 0, L_0x1c75190;  1 drivers
v0x1c62110_0 .net *"_ivl_28", 31 0, L_0x1c752a0;  1 drivers
L_0x7f2ccf75c018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c621f0_0 .net *"_ivl_3", 28 0, L_0x7f2ccf75c018;  1 drivers
L_0x7f2ccf75c1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c622d0_0 .net *"_ivl_31", 28 0, L_0x7f2ccf75c1c8;  1 drivers
L_0x7f2ccf75c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1c623b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f2ccf75c210;  1 drivers
v0x1c62490_0 .net *"_ivl_34", 0 0, L_0x1c753d0;  1 drivers
L_0x7f2ccf75c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c62550_0 .net/2u *"_ivl_4", 31 0, L_0x7f2ccf75c060;  1 drivers
v0x1c62630_0 .net *"_ivl_6", 0 0, L_0x1c749e0;  1 drivers
v0x1c626f0_0 .net *"_ivl_8", 31 0, L_0x1c74b50;  1 drivers
v0x1c627d0_0 .net "clk", 0 0, v0x1c64290_0;  1 drivers
v0x1c62890_0 .var "next", 2 0;
v0x1c62970_0 .net "reset", 0 0, v0x1c62f30_0;  alias, 1 drivers
v0x1c62a30_0 .net "shift_ena", 0 0, L_0x1c75560;  alias, 1 drivers
v0x1c62af0_0 .var "state", 2 0;
E_0x1c34280 .event posedge, v0x1c627d0_0;
E_0x1c34d90 .event anyedge, v0x1c62af0_0;
L_0x1c64870 .concat [ 3 29 0 0], v0x1c62af0_0, L_0x7f2ccf75c018;
L_0x1c749e0 .cmp/eq 32, L_0x1c64870, L_0x7f2ccf75c060;
L_0x1c74b50 .concat [ 3 29 0 0], v0x1c62af0_0, L_0x7f2ccf75c0a8;
L_0x1c74c90 .cmp/eq 32, L_0x1c74b50, L_0x7f2ccf75c0f0;
L_0x1c74ed0 .concat [ 3 29 0 0], v0x1c62af0_0, L_0x7f2ccf75c138;
L_0x1c75010 .cmp/eq 32, L_0x1c74ed0, L_0x7f2ccf75c180;
L_0x1c752a0 .concat [ 3 29 0 0], v0x1c62af0_0, L_0x7f2ccf75c1c8;
L_0x1c753d0 .cmp/eq 32, L_0x1c752a0, L_0x7f2ccf75c210;
S_0x1c62c50 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1c38b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1c62e70_0 .net "clk", 0 0, v0x1c64290_0;  alias, 1 drivers
v0x1c62f30_0 .var "reset", 0 0;
E_0x1c1c9f0 .event negedge, v0x1c627d0_0;
S_0x1c63020 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1c38b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c63230 .param/l "S_IDLE" 1 4 9, C4<000>;
P_0x1c63270 .param/l "S_SHIFT1" 1 4 10, C4<001>;
P_0x1c632b0 .param/l "S_SHIFT2" 1 4 11, C4<010>;
P_0x1c632f0 .param/l "S_SHIFT3" 1 4 12, C4<011>;
P_0x1c63330 .param/l "S_SHIFT4" 1 4 13, C4<100>;
v0x1c635d0_0 .net "clk", 0 0, v0x1c64290_0;  alias, 1 drivers
v0x1c636e0_0 .var "next_state", 2 0;
v0x1c637c0_0 .net "reset", 0 0, v0x1c62f30_0;  alias, 1 drivers
v0x1c638b0_0 .var "shift_ena", 0 0;
v0x1c63950_0 .var "state", 2 0;
E_0x1c42fd0 .event anyedge, v0x1c63950_0, v0x1c62970_0;
S_0x1c63b00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1c38b30;
 .timescale -12 -12;
E_0x1c432f0 .event anyedge, v0x1c645b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c645b0_0;
    %nor/r;
    %assign/vec4 v0x1c645b0_0, 0;
    %wait E_0x1c432f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c62c50;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c1c9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1c62f30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c38cc0;
T_2 ;
Ewait_0 .event/or E_0x1c34d90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1c62af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c62890_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c62890_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c62890_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c62890_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c62890_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c38cc0;
T_3 ;
    %wait E_0x1c34280;
    %load/vec4 v0x1c62970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c62af0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1c62890_0;
    %assign/vec4 v0x1c62af0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c63020;
T_4 ;
    %wait E_0x1c42fd0;
    %load/vec4 v0x1c63950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x1c637c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c636e0_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c63020;
T_5 ;
    %wait E_0x1c34280;
    %load/vec4 v0x1c637c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1c63950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1c636e0_0;
    %assign/vec4 v0x1c63950_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c63020;
T_6 ;
    %wait E_0x1c34280;
    %load/vec4 v0x1c637c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c638b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1c63950_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c638b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1c638b0_0;
    %assign/vec4 v0x1c638b0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c38b30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c64290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c645b0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1c38b30;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c64290_0;
    %inv;
    %store/vec4 v0x1c64290_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1c38b30;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c62e70_0, v0x1c64730_0, v0x1c64290_0, v0x1c64330_0, v0x1c64470_0, v0x1c643d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1c38b30;
T_10 ;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1c38b30;
T_11 ;
    %wait E_0x1c34030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c64510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c64510_0, 4, 32;
    %load/vec4 v0x1c64670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c64510_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c64510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c64510_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1c64470_0;
    %load/vec4 v0x1c64470_0;
    %load/vec4 v0x1c643d0_0;
    %xor;
    %load/vec4 v0x1c64470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c64510_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1c64510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c64510_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/review2015_fsmshift/iter0/response4/top_module.sv";
