ExecStartTime: 1706959676
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: 1GVTC
Strategy: delay
INFO: Created design: rams_sp_wf_rst_en_1024x16. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: rams_sp_wf_rst_en_1024x16
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top rams_sp_wf_rst_en_1024x16' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 9f536dac11, CPU: user 0.03s system 0.01s, MEM: 15.39 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design rams_sp_wf_rst_en_1024x16 is analyzed
INFO: ANL: Top Modules: rams_sp_wf_rst_en_1024x16

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: rams_sp_wf_rst_en_1024x16
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `rams_sp_wf_rst_en_1024x16.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.17.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2 in module rams_sp_wf_rst_en_1024x16.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
     1/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14
     2/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$13
     3/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$12
     4/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11
     5/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$10
     6/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$9
     7/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$8
     8/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$7
     9/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$6
    10/10: $0\dout[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rams_sp_wf_rst_en_1024x16.\dout' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$82' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Removing empty process `rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module rams_sp_wf_rst_en_1024x16...
Found and reported 0 problems.

4.28. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 29
   Number of wire bits:            362
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 24
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           21

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$21.
    dead port 2/2 on $mux $procmux$23.
    dead port 1/2 on $mux $procmux$30.
    dead port 2/2 on $mux $procmux$32.
    dead port 1/2 on $mux $procmux$39.
    dead port 2/2 on $mux $procmux$41.
    dead port 2/2 on $mux $procmux$47.
    dead port 2/2 on $mux $procmux$53.
    dead port 2/2 on $mux $procmux$59.
Removed 9 multiplexer ports.
<suppressed ~4 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$18:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$18_Y
      New ports: A=1'0, B=1'1, Y=$procmux$18_Y [0]
      New connections: $procmux$18_Y [15:1] = { $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$45:
      Old ports: A=$3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14, B=16'0000000000000000, Y=$procmux$45_Y
      New ports: A=$procmux$18_Y [0], B=1'0, Y=$procmux$45_Y [0]
      New connections: $procmux$45_Y [15:1] = { $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$62:
      Old ports: A=16'0000000000000000, B=$2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5
      New ports: A=1'0, B=$procmux$45_Y [0], Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0]
      New connections: $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [15:1] = { $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 3 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$79 ($dff) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$75_Y, Q = \dout).
Adding SRST signal on $auto$ff.cc:294:slice$84 ($dffe) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$72_Y, Q = \dout, rval = 16'0000000000000000).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.61. Executing OPT_SHARE pass.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.70. Executing OPT_SHARE pass.

4.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.79. Executing OPT_SHARE pass.

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=16, #remove=0, time=0.01 sec.]

4.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing PEEPOPT pass (run peephole optimizers).

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.87. Executing DEMUXMAP pass.

4.88. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.89. Executing RS_DSP_MULTADD pass.

4.90. Executing WREDUCE pass (reducing word size of cells).

4.91. Executing RS_DSP_MACC pass.

4.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rams_sp_wf_rst_en_1024x16:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rams_sp_wf_rst_en_1024x16.RAM write port 0.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\RAM'[0] in module `\rams_sp_wf_rst_en_1024x16': merging output FF to cell.
    Write port 0: transparent.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 1 unused cells and 1130 unused wires.
<suppressed ~2 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 24
   Number of wire bits:            255
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dff                            5
     $mem_v2                         1
     $mux                           12

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~12 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory rams_sp_wf_rst_en_1024x16.RAM via $__RS_FACTOR_BRAM18_SDP
<suppressed ~171 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$36.
    dead port 2/2 on $mux $procmux$36.
    dead port 1/2 on $mux $procmux$57.
    dead port 2/2 on $mux $procmux$57.
    dead port 1/2 on $mux $procmux$68.
    dead port 2/2 on $mux $procmux$68.
Removed 6 multiplexer ports.
<suppressed ~3 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~9 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~85 debug messages>

4.143. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            334
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_DFF_P_                       35
     $_MUX_                         99
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~68 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 33
   Number of wire bits:            318
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 21
   Number of wire bits:            218
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

   Number of Generic REGs:          35

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  86 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.182.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 85 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.10 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 144 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.192.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.10 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.202.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.08 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  135 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.212.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 134 gates and 169 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.11 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 239 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.226. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.228. Executing OPT_SHARE pass.

4.229. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.230. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.237. Executing OPT_SHARE pass.

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing BMUXMAP pass.

4.252. Executing DEMUXMAP pass.

4.253. Executing ABC pass (technology mapping using ABC).

4.253.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 105 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.253.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   5.07 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.84 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.74 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   1.13 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.48 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.43 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =   14.50 sec.
[Time = 16.59 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.257. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.259. Executing OPT_SHARE pass.

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.263. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.266. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.267. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.269. Executing OPT_SHARE pass.

4.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.278. Executing OPT_SHARE pass.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.283. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.284. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.285. Executing RS_DFFSR_CONV pass.

4.286. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.287. Executing TECHMAP pass (map to technology primitives).

4.287.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.287.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.287.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~172 debug messages>

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~948 debug messages>

4.289. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.303. Executing TECHMAP pass (map to technology primitives).

4.303.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.303.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.304. Executing ABC pass (technology mapping using ABC).

4.304.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 122 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.304.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.30 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.76 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.61 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.52 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =    4.23 sec.
[Time = 6.30 sec.]

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.310. Executing OPT_SHARE pass.

4.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.314. Executing HIERARCHY pass (managing design hierarchy).

4.314.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.314.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_B1 from 15 bits to 14 bits.

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.316. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $lut                           17
     DFFRE                          35
     TDP_RAM18KX2                    1

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.318. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 68
   Number of wire bits:            302
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     DFFRE                          35
     LUT3                            1
     LUT6                           16
     TDP_RAM18KX2                    1

   Number of LUTs:                  17
   Number of REGs:                  35
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\rams_sp_wf_rst_en_1024x16'.

6. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 59d44d1af9, CPU: user 0.68s system 0.06s, MEM: 24.13 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (170 sec), 0% 34x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_wf_rst_en_1024x16 is synthesized
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.31
Hash     : a2d4f5a
Date     : Feb  3 2024
Type     : Engineering
Log Time   : Sat Feb  3 11:27:57 2024 GMT

INFO: Created design: rams_sp_wf_rst_en_1024x16. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: rams_sp_wf_rst_en_1024x16
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top rams_sp_wf_rst_en_1024x16' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 9f536dac11, CPU: user 0.03s system 0.01s, MEM: 15.39 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design rams_sp_wf_rst_en_1024x16 is analyzed
INFO: ANL: Top Modules: rams_sp_wf_rst_en_1024x16

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: rams_sp_wf_rst_en_1024x16
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `rams_sp_wf_rst_en_1024x16.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.17.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2 in module rams_sp_wf_rst_en_1024x16.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
     1/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14
     2/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$13
     3/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$12
     4/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11
     5/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$10
     6/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$9
     7/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$8
     8/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$7
     9/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$6
    10/10: $0\dout[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rams_sp_wf_rst_en_1024x16.\dout' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$82' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Removing empty process `rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module rams_sp_wf_rst_en_1024x16...
Found and reported 0 problems.

4.28. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 29
   Number of wire bits:            362
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 24
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           21

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$21.
    dead port 2/2 on $mux $procmux$23.
    dead port 1/2 on $mux $procmux$30.
    dead port 2/2 on $mux $procmux$32.
    dead port 1/2 on $mux $procmux$39.
    dead port 2/2 on $mux $procmux$41.
    dead port 2/2 on $mux $procmux$47.
    dead port 2/2 on $mux $procmux$53.
    dead port 2/2 on $mux $procmux$59.
Removed 9 multiplexer ports.
<suppressed ~4 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$18:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$18_Y
      New ports: A=1'0, B=1'1, Y=$procmux$18_Y [0]
      New connections: $procmux$18_Y [15:1] = { $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$45:
      Old ports: A=$3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14, B=16'0000000000000000, Y=$procmux$45_Y
      New ports: A=$procmux$18_Y [0], B=1'0, Y=$procmux$45_Y [0]
      New connections: $procmux$45_Y [15:1] = { $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$62:
      Old ports: A=16'0000000000000000, B=$2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5
      New ports: A=1'0, B=$procmux$45_Y [0], Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0]
      New connections: $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [15:1] = { $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 3 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$79 ($dff) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$75_Y, Q = \dout).
Adding SRST signal on $auto$ff.cc:294:slice$84 ($dffe) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$72_Y, Q = \dout, rval = 16'0000000000000000).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.61. Executing OPT_SHARE pass.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.70. Executing OPT_SHARE pass.

4.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.79. Executing OPT_SHARE pass.

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=16, #remove=0, time=0.01 sec.]

4.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing PEEPOPT pass (run peephole optimizers).

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.87. Executing DEMUXMAP pass.

4.88. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.89. Executing RS_DSP_MULTADD pass.

4.90. Executing WREDUCE pass (reducing word size of cells).

4.91. Executing RS_DSP_MACC pass.

4.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rams_sp_wf_rst_en_1024x16:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rams_sp_wf_rst_en_1024x16.RAM write port 0.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\RAM'[0] in module `\rams_sp_wf_rst_en_1024x16': merging output FF to cell.
    Write port 0: transparent.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 1 unused cells and 1130 unused wires.
<suppressed ~2 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 24
   Number of wire bits:            255
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dff                            5
     $mem_v2                         1
     $mux                           12

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~12 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory rams_sp_wf_rst_en_1024x16.RAM via $__RS_FACTOR_BRAM18_SDP
<suppressed ~171 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$36.
    dead port 2/2 on $mux $procmux$36.
    dead port 1/2 on $mux $procmux$57.
    dead port 2/2 on $mux $procmux$57.
    dead port 1/2 on $mux $procmux$68.
    dead port 2/2 on $mux $procmux$68.
Removed 6 multiplexer ports.
<suppressed ~3 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~9 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~85 debug messages>

4.143. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            334
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_DFF_P_                       35
     $_MUX_                         99
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~68 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 33
   Number of wire bits:            318
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 21
   Number of wire bits:            218
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

   Number of Generic REGs:          35

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  86 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.182.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 85 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.10 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 144 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.192.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.10 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.202.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.08 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  135 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.212.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 134 gates and 169 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.11 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 239 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.226. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.228. Executing OPT_SHARE pass.

4.229. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.230. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.237. Executing OPT_SHARE pass.

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing BMUXMAP pass.

4.252. Executing DEMUXMAP pass.

4.253. Executing ABC pass (technology mapping using ABC).

4.253.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 105 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.253.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   5.07 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.84 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.74 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   1.13 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.48 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.43 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =   14.50 sec.
[Time = 16.59 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.257. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.259. Executing OPT_SHARE pass.

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.263. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.266. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.267. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.269. Executing OPT_SHARE pass.

4.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.278. Executing OPT_SHARE pass.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.283. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.284. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.285. Executing RS_DFFSR_CONV pass.

4.286. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.287. Executing TECHMAP pass (map to technology primitives).

4.287.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.287.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.287.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~172 debug messages>

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~948 debug messages>

4.289. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.303. Executing TECHMAP pass (map to technology primitives).

4.303.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.303.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.304. Executing ABC pass (technology mapping using ABC).

4.304.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 122 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.304.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.30 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.76 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.61 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.52 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =    4.23 sec.
[Time = 6.30 sec.]

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.310. Executing OPT_SHARE pass.

4.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.314. Executing HIERARCHY pass (managing design hierarchy).

4.314.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.314.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_B1 from 15 bits to 14 bits.

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.316. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $lut                           17
     DFFRE                          35
     TDP_RAM18KX2                    1

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.318. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 68
   Number of wire bits:            302
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     DFFRE                          35
     LUT3                            1
     LUT6                           16
     TDP_RAM18KX2                    1

   Number of LUTs:                  17
   Number of REGs:                  35
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\rams_sp_wf_rst_en_1024x16'.

6. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 59d44d1af9, CPU: user 0.68s system 0.06s, MEM: 24.13 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (170 sec), 0% 34x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_wf_rst_en_1024x16 is synthesized


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.31
Hash     : a2d4f5a
Date     : Feb  3 2024
Type     : Engineering
Log Time   : Sat Feb  3 11:27:57 2024 GMT

[ 16:27:57 ] Analysis has started
[ 16:27:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd
[ 16:27:57 ] Duration: 154 ms. Max utilization: 44 MB
[ 16:27:57 ] Synthesize has started
[ 16:27:58 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log
[ 16:28:22 ] Duration: 24594 ms. Max utilization: 58 MB
#############################################

VCD info: dumpfile tb.vcd opened for output.
VCD warning: $dumpvars: Unsupported argument type (vpiPackage)
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 70 ns where port B1 is writing to the same address, 000, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 90 ns where port B1 is writing to the same address, 001, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 110 ns where port B1 is writing to the same address, 002, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 130 ns where port B1 is writing to the same address, 003, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 150 ns where port B1 is writing to the same address, 004, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 170 ns where port B1 is writing to the same address, 005, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 190 ns where port B1 is writing to the same address, 006, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 210 ns where port B1 is writing to the same address, 007, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 230 ns where port B1 is writing to the same address, 008, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 250 ns where port B1 is writing to the same address, 009, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 270 ns where port B1 is writing to the same address, 00a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 290 ns where port B1 is writing to the same address, 00b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 310 ns where port B1 is writing to the same address, 00c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 330 ns where port B1 is writing to the same address, 00d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 350 ns where port B1 is writing to the same address, 00e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 370 ns where port B1 is writing to the same address, 00f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 390 ns where port B1 is writing to the same address, 010, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 410 ns where port B1 is writing to the same address, 011, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 430 ns where port B1 is writing to the same address, 012, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 450 ns where port B1 is writing to the same address, 013, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 470 ns where port B1 is writing to the same address, 014, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 490 ns where port B1 is writing to the same address, 015, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 510 ns where port B1 is writing to the same address, 016, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 530 ns where port B1 is writing to the same address, 017, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 550 ns where port B1 is writing to the same address, 018, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 570 ns where port B1 is writing to the same address, 019, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 590 ns where port B1 is writing to the same address, 01a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 610 ns where port B1 is writing to the same address, 01b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 630 ns where port B1 is writing to the same address, 01c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 650 ns where port B1 is writing to the same address, 01d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 670 ns where port B1 is writing to the same address, 01e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 690 ns where port B1 is writing to the same address, 01f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 710 ns where port B1 is writing to the same address, 020, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 730 ns where port B1 is writing to the same address, 021, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 750 ns where port B1 is writing to the same address, 022, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 770 ns where port B1 is writing to the same address, 023, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 790 ns where port B1 is writing to the same address, 024, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 810 ns where port B1 is writing to the same address, 025, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 830 ns where port B1 is writing to the same address, 026, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 850 ns where port B1 is writing to the same address, 027, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 870 ns where port B1 is writing to the same address, 028, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 890 ns where port B1 is writing to the same address, 029, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 910 ns where port B1 is writing to the same address, 02a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 930 ns where port B1 is writing to the same address, 02b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 950 ns where port B1 is writing to the same address, 02c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 970 ns where port B1 is writing to the same address, 02d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 990 ns where port B1 is writing to the same address, 02e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1010 ns where port B1 is writing to the same address, 02f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1030 ns where port B1 is writing to the same address, 030, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1050 ns where port B1 is writing to the same address, 031, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1070 ns where port B1 is writing to the same address, 032, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1090 ns where port B1 is writing to the same address, 033, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1110 ns where port B1 is writing to the same address, 034, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1130 ns where port B1 is writing to the same address, 035, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1150 ns where port B1 is writing to the same address, 036, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1170 ns where port B1 is writing to the same address, 037, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1190 ns where port B1 is writing to the same address, 038, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1210 ns where port B1 is writing to the same address, 039, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1230 ns where port B1 is writing to the same address, 03a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1250 ns where port B1 is writing to the same address, 03b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1270 ns where port B1 is writing to the same address, 03c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1290 ns where port B1 is writing to the same address, 03d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1310 ns where port B1 is writing to the same address, 03e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1330 ns where port B1 is writing to the same address, 03f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1350 ns where port B1 is writing to the same address, 040, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1370 ns where port B1 is writing to the same address, 041, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1390 ns where port B1 is writing to the same address, 042, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1410 ns where port B1 is writing to the same address, 043, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1430 ns where port B1 is writing to the same address, 044, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1450 ns where port B1 is writing to the same address, 045, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1470 ns where port B1 is writing to the same address, 046, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1490 ns where port B1 is writing to the same address, 047, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1510 ns where port B1 is writing to the same address, 048, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1530 ns where port B1 is writing to the same address, 049, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1550 ns where port B1 is writing to the same address, 04a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1570 ns where port B1 is writing to the same address, 04b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1590 ns where port B1 is writing to the same address, 04c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1610 ns where port B1 is writing to the same address, 04d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1630 ns where port B1 is writing to the same address, 04e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1650 ns where port B1 is writing to the same address, 04f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1670 ns where port B1 is writing to the same address, 050, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1690 ns where port B1 is writing to the same address, 051, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1710 ns where port B1 is writing to the same address, 052, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1730 ns where port B1 is writing to the same address, 053, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1750 ns where port B1 is writing to the same address, 054, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1770 ns where port B1 is writing to the same address, 055, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1790 ns where port B1 is writing to the same address, 056, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1810 ns where port B1 is writing to the same address, 057, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1830 ns where port B1 is writing to the same address, 058, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1850 ns where port B1 is writing to the same address, 059, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1870 ns where port B1 is writing to the same address, 05a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1890 ns where port B1 is writing to the same address, 05b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1910 ns where port B1 is writing to the same address, 05c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1930 ns where port B1 is writing to the same address, 05d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1950 ns where port B1 is writing to the same address, 05e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1970 ns where port B1 is writing to the same address, 05f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 1990 ns where port B1 is writing to the same address, 060, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2010 ns where port B1 is writing to the same address, 061, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2030 ns where port B1 is writing to the same address, 062, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2050 ns where port B1 is writing to the same address, 063, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2070 ns where port B1 is writing to the same address, 064, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2090 ns where port B1 is writing to the same address, 065, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2110 ns where port B1 is writing to the same address, 066, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2130 ns where port B1 is writing to the same address, 067, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2150 ns where port B1 is writing to the same address, 068, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2170 ns where port B1 is writing to the same address, 069, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2190 ns where port B1 is writing to the same address, 06a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2210 ns where port B1 is writing to the same address, 06b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2230 ns where port B1 is writing to the same address, 06c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2250 ns where port B1 is writing to the same address, 06d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2270 ns where port B1 is writing to the same address, 06e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2290 ns where port B1 is writing to the same address, 06f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2310 ns where port B1 is writing to the same address, 070, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2330 ns where port B1 is writing to the same address, 071, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2350 ns where port B1 is writing to the same address, 072, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2370 ns where port B1 is writing to the same address, 073, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2390 ns where port B1 is writing to the same address, 074, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2410 ns where port B1 is writing to the same address, 075, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2430 ns where port B1 is writing to the same address, 076, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2450 ns where port B1 is writing to the same address, 077, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2470 ns where port B1 is writing to the same address, 078, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2490 ns where port B1 is writing to the same address, 079, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2510 ns where port B1 is writing to the same address, 07a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2530 ns where port B1 is writing to the same address, 07b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2550 ns where port B1 is writing to the same address, 07c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2570 ns where port B1 is writing to the same address, 07d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2590 ns where port B1 is writing to the same address, 07e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2610 ns where port B1 is writing to the same address, 07f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2630 ns where port B1 is writing to the same address, 080, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2650 ns where port B1 is writing to the same address, 081, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2670 ns where port B1 is writing to the same address, 082, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2690 ns where port B1 is writing to the same address, 083, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2710 ns where port B1 is writing to the same address, 084, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2730 ns where port B1 is writing to the same address, 085, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2750 ns where port B1 is writing to the same address, 086, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2770 ns where port B1 is writing to the same address, 087, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2790 ns where port B1 is writing to the same address, 088, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2810 ns where port B1 is writing to the same address, 089, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2830 ns where port B1 is writing to the same address, 08a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2850 ns where port B1 is writing to the same address, 08b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2870 ns where port B1 is writing to the same address, 08c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2890 ns where port B1 is writing to the same address, 08d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2910 ns where port B1 is writing to the same address, 08e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2930 ns where port B1 is writing to the same address, 08f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2950 ns where port B1 is writing to the same address, 090, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2970 ns where port B1 is writing to the same address, 091, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 2990 ns where port B1 is writing to the same address, 092, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3010 ns where port B1 is writing to the same address, 093, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3030 ns where port B1 is writing to the same address, 094, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3050 ns where port B1 is writing to the same address, 095, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3070 ns where port B1 is writing to the same address, 096, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3090 ns where port B1 is writing to the same address, 097, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3110 ns where port B1 is writing to the same address, 098, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3130 ns where port B1 is writing to the same address, 099, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3150 ns where port B1 is writing to the same address, 09a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3170 ns where port B1 is writing to the same address, 09b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3190 ns where port B1 is writing to the same address, 09c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3210 ns where port B1 is writing to the same address, 09d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3230 ns where port B1 is writing to the same address, 09e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3250 ns where port B1 is writing to the same address, 09f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3270 ns where port B1 is writing to the same address, 0a0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3290 ns where port B1 is writing to the same address, 0a1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3310 ns where port B1 is writing to the same address, 0a2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3330 ns where port B1 is writing to the same address, 0a3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3350 ns where port B1 is writing to the same address, 0a4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3370 ns where port B1 is writing to the same address, 0a5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3390 ns where port B1 is writing to the same address, 0a6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3410 ns where port B1 is writing to the same address, 0a7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3430 ns where port B1 is writing to the same address, 0a8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3450 ns where port B1 is writing to the same address, 0a9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3470 ns where port B1 is writing to the same address, 0aa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3490 ns where port B1 is writing to the same address, 0ab, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3510 ns where port B1 is writing to the same address, 0ac, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3530 ns where port B1 is writing to the same address, 0ad, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3550 ns where port B1 is writing to the same address, 0ae, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3570 ns where port B1 is writing to the same address, 0af, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3590 ns where port B1 is writing to the same address, 0b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3610 ns where port B1 is writing to the same address, 0b1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3630 ns where port B1 is writing to the same address, 0b2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3650 ns where port B1 is writing to the same address, 0b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3670 ns where port B1 is writing to the same address, 0b4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3690 ns where port B1 is writing to the same address, 0b5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3710 ns where port B1 is writing to the same address, 0b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3730 ns where port B1 is writing to the same address, 0b7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3750 ns where port B1 is writing to the same address, 0b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3770 ns where port B1 is writing to the same address, 0b9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3790 ns where port B1 is writing to the same address, 0ba, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3810 ns where port B1 is writing to the same address, 0bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3830 ns where port B1 is writing to the same address, 0bc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3850 ns where port B1 is writing to the same address, 0bd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3870 ns where port B1 is writing to the same address, 0be, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3890 ns where port B1 is writing to the same address, 0bf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3910 ns where port B1 is writing to the same address, 0c0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3930 ns where port B1 is writing to the same address, 0c1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3950 ns where port B1 is writing to the same address, 0c2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3970 ns where port B1 is writing to the same address, 0c3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 3990 ns where port B1 is writing to the same address, 0c4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4010 ns where port B1 is writing to the same address, 0c5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4030 ns where port B1 is writing to the same address, 0c6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4050 ns where port B1 is writing to the same address, 0c7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4070 ns where port B1 is writing to the same address, 0c8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4090 ns where port B1 is writing to the same address, 0c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4110 ns where port B1 is writing to the same address, 0ca, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4130 ns where port B1 is writing to the same address, 0cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4150 ns where port B1 is writing to the same address, 0cc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4170 ns where port B1 is writing to the same address, 0cd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4190 ns where port B1 is writing to the same address, 0ce, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4210 ns where port B1 is writing to the same address, 0cf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4230 ns where port B1 is writing to the same address, 0d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4250 ns where port B1 is writing to the same address, 0d1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4270 ns where port B1 is writing to the same address, 0d2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4290 ns where port B1 is writing to the same address, 0d3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4310 ns where port B1 is writing to the same address, 0d4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4330 ns where port B1 is writing to the same address, 0d5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4350 ns where port B1 is writing to the same address, 0d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4370 ns where port B1 is writing to the same address, 0d7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4390 ns where port B1 is writing to the same address, 0d8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4410 ns where port B1 is writing to the same address, 0d9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4430 ns where port B1 is writing to the same address, 0da, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4450 ns where port B1 is writing to the same address, 0db, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4470 ns where port B1 is writing to the same address, 0dc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4490 ns where port B1 is writing to the same address, 0dd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4510 ns where port B1 is writing to the same address, 0de, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4530 ns where port B1 is writing to the same address, 0df, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4550 ns where port B1 is writing to the same address, 0e0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4570 ns where port B1 is writing to the same address, 0e1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4590 ns where port B1 is writing to the same address, 0e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4610 ns where port B1 is writing to the same address, 0e3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4630 ns where port B1 is writing to the same address, 0e4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4650 ns where port B1 is writing to the same address, 0e5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4670 ns where port B1 is writing to the same address, 0e6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4690 ns where port B1 is writing to the same address, 0e7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4710 ns where port B1 is writing to the same address, 0e8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4730 ns where port B1 is writing to the same address, 0e9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4750 ns where port B1 is writing to the same address, 0ea, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4770 ns where port B1 is writing to the same address, 0eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4790 ns where port B1 is writing to the same address, 0ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4810 ns where port B1 is writing to the same address, 0ed, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4830 ns where port B1 is writing to the same address, 0ee, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4850 ns where port B1 is writing to the same address, 0ef, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4870 ns where port B1 is writing to the same address, 0f0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4890 ns where port B1 is writing to the same address, 0f1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4910 ns where port B1 is writing to the same address, 0f2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4930 ns where port B1 is writing to the same address, 0f3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4950 ns where port B1 is writing to the same address, 0f4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4970 ns where port B1 is writing to the same address, 0f5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 4990 ns where port B1 is writing to the same address, 0f6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5010 ns where port B1 is writing to the same address, 0f7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5030 ns where port B1 is writing to the same address, 0f8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5050 ns where port B1 is writing to the same address, 0f9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5070 ns where port B1 is writing to the same address, 0fa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5090 ns where port B1 is writing to the same address, 0fb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5110 ns where port B1 is writing to the same address, 0fc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5130 ns where port B1 is writing to the same address, 0fd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5150 ns where port B1 is writing to the same address, 0fe, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5170 ns where port B1 is writing to the same address, 0ff, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5190 ns where port B1 is writing to the same address, 100, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5210 ns where port B1 is writing to the same address, 101, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5230 ns where port B1 is writing to the same address, 102, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5250 ns where port B1 is writing to the same address, 103, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5270 ns where port B1 is writing to the same address, 104, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5290 ns where port B1 is writing to the same address, 105, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5310 ns where port B1 is writing to the same address, 106, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5330 ns where port B1 is writing to the same address, 107, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5350 ns where port B1 is writing to the same address, 108, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5370 ns where port B1 is writing to the same address, 109, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5390 ns where port B1 is writing to the same address, 10a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5410 ns where port B1 is writing to the same address, 10b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5430 ns where port B1 is writing to the same address, 10c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5450 ns where port B1 is writing to the same address, 10d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5470 ns where port B1 is writing to the same address, 10e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5490 ns where port B1 is writing to the same address, 10f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5510 ns where port B1 is writing to the same address, 110, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5530 ns where port B1 is writing to the same address, 111, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5550 ns where port B1 is writing to the same address, 112, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5570 ns where port B1 is writing to the same address, 113, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5590 ns where port B1 is writing to the same address, 114, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5610 ns where port B1 is writing to the same address, 115, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5630 ns where port B1 is writing to the same address, 116, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5650 ns where port B1 is writing to the same address, 117, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5670 ns where port B1 is writing to the same address, 118, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5690 ns where port B1 is writing to the same address, 119, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5710 ns where port B1 is writing to the same address, 11a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5730 ns where port B1 is writing to the same address, 11b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5750 ns where port B1 is writing to the same address, 11c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5770 ns where port B1 is writing to the same address, 11d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5790 ns where port B1 is writing to the same address, 11e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5810 ns where port B1 is writing to the same address, 11f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5830 ns where port B1 is writing to the same address, 120, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5850 ns where port B1 is writing to the same address, 121, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5870 ns where port B1 is writing to the same address, 122, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5890 ns where port B1 is writing to the same address, 123, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5910 ns where port B1 is writing to the same address, 124, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5930 ns where port B1 is writing to the same address, 125, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5950 ns where port B1 is writing to the same address, 126, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5970 ns where port B1 is writing to the same address, 127, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 5990 ns where port B1 is writing to the same address, 128, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6010 ns where port B1 is writing to the same address, 129, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6030 ns where port B1 is writing to the same address, 12a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6050 ns where port B1 is writing to the same address, 12b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6070 ns where port B1 is writing to the same address, 12c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6090 ns where port B1 is writing to the same address, 12d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6110 ns where port B1 is writing to the same address, 12e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6130 ns where port B1 is writing to the same address, 12f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6150 ns where port B1 is writing to the same address, 130, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6170 ns where port B1 is writing to the same address, 131, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6190 ns where port B1 is writing to the same address, 132, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6210 ns where port B1 is writing to the same address, 133, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6230 ns where port B1 is writing to the same address, 134, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6250 ns where port B1 is writing to the same address, 135, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6270 ns where port B1 is writing to the same address, 136, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6290 ns where port B1 is writing to the same address, 137, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6310 ns where port B1 is writing to the same address, 138, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6330 ns where port B1 is writing to the same address, 139, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6350 ns where port B1 is writing to the same address, 13a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6370 ns where port B1 is writing to the same address, 13b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6390 ns where port B1 is writing to the same address, 13c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6410 ns where port B1 is writing to the same address, 13d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6430 ns where port B1 is writing to the same address, 13e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6450 ns where port B1 is writing to the same address, 13f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6470 ns where port B1 is writing to the same address, 140, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6490 ns where port B1 is writing to the same address, 141, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6510 ns where port B1 is writing to the same address, 142, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6530 ns where port B1 is writing to the same address, 143, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6550 ns where port B1 is writing to the same address, 144, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6570 ns where port B1 is writing to the same address, 145, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6590 ns where port B1 is writing to the same address, 146, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6610 ns where port B1 is writing to the same address, 147, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6630 ns where port B1 is writing to the same address, 148, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6650 ns where port B1 is writing to the same address, 149, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6670 ns where port B1 is writing to the same address, 14a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6690 ns where port B1 is writing to the same address, 14b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6710 ns where port B1 is writing to the same address, 14c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6730 ns where port B1 is writing to the same address, 14d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6750 ns where port B1 is writing to the same address, 14e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6770 ns where port B1 is writing to the same address, 14f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6790 ns where port B1 is writing to the same address, 150, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6810 ns where port B1 is writing to the same address, 151, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6830 ns where port B1 is writing to the same address, 152, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6850 ns where port B1 is writing to the same address, 153, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6870 ns where port B1 is writing to the same address, 154, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6890 ns where port B1 is writing to the same address, 155, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6910 ns where port B1 is writing to the same address, 156, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6930 ns where port B1 is writing to the same address, 157, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6950 ns where port B1 is writing to the same address, 158, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6970 ns where port B1 is writing to the same address, 159, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 6990 ns where port B1 is writing to the same address, 15a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7010 ns where port B1 is writing to the same address, 15b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7030 ns where port B1 is writing to the same address, 15c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7050 ns where port B1 is writing to the same address, 15d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7070 ns where port B1 is writing to the same address, 15e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7090 ns where port B1 is writing to the same address, 15f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7110 ns where port B1 is writing to the same address, 160, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7130 ns where port B1 is writing to the same address, 161, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7150 ns where port B1 is writing to the same address, 162, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7170 ns where port B1 is writing to the same address, 163, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7190 ns where port B1 is writing to the same address, 164, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7210 ns where port B1 is writing to the same address, 165, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7230 ns where port B1 is writing to the same address, 166, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7250 ns where port B1 is writing to the same address, 167, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7270 ns where port B1 is writing to the same address, 168, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7290 ns where port B1 is writing to the same address, 169, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7310 ns where port B1 is writing to the same address, 16a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7330 ns where port B1 is writing to the same address, 16b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7350 ns where port B1 is writing to the same address, 16c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7370 ns where port B1 is writing to the same address, 16d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7390 ns where port B1 is writing to the same address, 16e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7410 ns where port B1 is writing to the same address, 16f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7430 ns where port B1 is writing to the same address, 170, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7450 ns where port B1 is writing to the same address, 171, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7470 ns where port B1 is writing to the same address, 172, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7490 ns where port B1 is writing to the same address, 173, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7510 ns where port B1 is writing to the same address, 174, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7530 ns where port B1 is writing to the same address, 175, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7550 ns where port B1 is writing to the same address, 176, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7570 ns where port B1 is writing to the same address, 177, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7590 ns where port B1 is writing to the same address, 178, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7610 ns where port B1 is writing to the same address, 179, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7630 ns where port B1 is writing to the same address, 17a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7650 ns where port B1 is writing to the same address, 17b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7670 ns where port B1 is writing to the same address, 17c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7690 ns where port B1 is writing to the same address, 17d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7710 ns where port B1 is writing to the same address, 17e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7730 ns where port B1 is writing to the same address, 17f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7750 ns where port B1 is writing to the same address, 180, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7770 ns where port B1 is writing to the same address, 181, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7790 ns where port B1 is writing to the same address, 182, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7810 ns where port B1 is writing to the same address, 183, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7830 ns where port B1 is writing to the same address, 184, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7850 ns where port B1 is writing to the same address, 185, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7870 ns where port B1 is writing to the same address, 186, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7890 ns where port B1 is writing to the same address, 187, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7910 ns where port B1 is writing to the same address, 188, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7930 ns where port B1 is writing to the same address, 189, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7950 ns where port B1 is writing to the same address, 18a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7970 ns where port B1 is writing to the same address, 18b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 7990 ns where port B1 is writing to the same address, 18c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8010 ns where port B1 is writing to the same address, 18d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8030 ns where port B1 is writing to the same address, 18e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8050 ns where port B1 is writing to the same address, 18f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8070 ns where port B1 is writing to the same address, 190, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8090 ns where port B1 is writing to the same address, 191, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8110 ns where port B1 is writing to the same address, 192, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8130 ns where port B1 is writing to the same address, 193, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8150 ns where port B1 is writing to the same address, 194, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8170 ns where port B1 is writing to the same address, 195, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8190 ns where port B1 is writing to the same address, 196, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8210 ns where port B1 is writing to the same address, 197, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8230 ns where port B1 is writing to the same address, 198, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8250 ns where port B1 is writing to the same address, 199, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8270 ns where port B1 is writing to the same address, 19a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8290 ns where port B1 is writing to the same address, 19b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8310 ns where port B1 is writing to the same address, 19c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8330 ns where port B1 is writing to the same address, 19d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8350 ns where port B1 is writing to the same address, 19e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8370 ns where port B1 is writing to the same address, 19f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8390 ns where port B1 is writing to the same address, 1a0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8410 ns where port B1 is writing to the same address, 1a1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8430 ns where port B1 is writing to the same address, 1a2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8450 ns where port B1 is writing to the same address, 1a3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8470 ns where port B1 is writing to the same address, 1a4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8490 ns where port B1 is writing to the same address, 1a5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8510 ns where port B1 is writing to the same address, 1a6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8530 ns where port B1 is writing to the same address, 1a7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8550 ns where port B1 is writing to the same address, 1a8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8570 ns where port B1 is writing to the same address, 1a9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8590 ns where port B1 is writing to the same address, 1aa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8610 ns where port B1 is writing to the same address, 1ab, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8630 ns where port B1 is writing to the same address, 1ac, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8650 ns where port B1 is writing to the same address, 1ad, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8670 ns where port B1 is writing to the same address, 1ae, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8690 ns where port B1 is writing to the same address, 1af, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8710 ns where port B1 is writing to the same address, 1b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8730 ns where port B1 is writing to the same address, 1b1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8750 ns where port B1 is writing to the same address, 1b2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8770 ns where port B1 is writing to the same address, 1b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8790 ns where port B1 is writing to the same address, 1b4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8810 ns where port B1 is writing to the same address, 1b5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8830 ns where port B1 is writing to the same address, 1b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8850 ns where port B1 is writing to the same address, 1b7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8870 ns where port B1 is writing to the same address, 1b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8890 ns where port B1 is writing to the same address, 1b9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8910 ns where port B1 is writing to the same address, 1ba, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8930 ns where port B1 is writing to the same address, 1bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8950 ns where port B1 is writing to the same address, 1bc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8970 ns where port B1 is writing to the same address, 1bd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 8990 ns where port B1 is writing to the same address, 1be, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9010 ns where port B1 is writing to the same address, 1bf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9030 ns where port B1 is writing to the same address, 1c0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9050 ns where port B1 is writing to the same address, 1c1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9070 ns where port B1 is writing to the same address, 1c2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9090 ns where port B1 is writing to the same address, 1c3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9110 ns where port B1 is writing to the same address, 1c4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9130 ns where port B1 is writing to the same address, 1c5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9150 ns where port B1 is writing to the same address, 1c6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9170 ns where port B1 is writing to the same address, 1c7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9190 ns where port B1 is writing to the same address, 1c8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9210 ns where port B1 is writing to the same address, 1c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9230 ns where port B1 is writing to the same address, 1ca, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9250 ns where port B1 is writing to the same address, 1cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9270 ns where port B1 is writing to the same address, 1cc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9290 ns where port B1 is writing to the same address, 1cd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9310 ns where port B1 is writing to the same address, 1ce, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9330 ns where port B1 is writing to the same address, 1cf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9350 ns where port B1 is writing to the same address, 1d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9370 ns where port B1 is writing to the same address, 1d1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9390 ns where port B1 is writing to the same address, 1d2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9410 ns where port B1 is writing to the same address, 1d3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9430 ns where port B1 is writing to the same address, 1d4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9450 ns where port B1 is writing to the same address, 1d5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9470 ns where port B1 is writing to the same address, 1d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9490 ns where port B1 is writing to the same address, 1d7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9510 ns where port B1 is writing to the same address, 1d8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9530 ns where port B1 is writing to the same address, 1d9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9550 ns where port B1 is writing to the same address, 1da, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9570 ns where port B1 is writing to the same address, 1db, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9590 ns where port B1 is writing to the same address, 1dc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9610 ns where port B1 is writing to the same address, 1dd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9630 ns where port B1 is writing to the same address, 1de, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9650 ns where port B1 is writing to the same address, 1df, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9670 ns where port B1 is writing to the same address, 1e0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9690 ns where port B1 is writing to the same address, 1e1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9710 ns where port B1 is writing to the same address, 1e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9730 ns where port B1 is writing to the same address, 1e3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9750 ns where port B1 is writing to the same address, 1e4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9770 ns where port B1 is writing to the same address, 1e5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9790 ns where port B1 is writing to the same address, 1e6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9810 ns where port B1 is writing to the same address, 1e7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9830 ns where port B1 is writing to the same address, 1e8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9850 ns where port B1 is writing to the same address, 1e9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9870 ns where port B1 is writing to the same address, 1ea, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9890 ns where port B1 is writing to the same address, 1eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9910 ns where port B1 is writing to the same address, 1ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9930 ns where port B1 is writing to the same address, 1ed, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9950 ns where port B1 is writing to the same address, 1ee, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9970 ns where port B1 is writing to the same address, 1ef, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 9990 ns where port B1 is writing to the same address, 1f0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10010 ns where port B1 is writing to the same address, 1f1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10030 ns where port B1 is writing to the same address, 1f2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10050 ns where port B1 is writing to the same address, 1f3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10070 ns where port B1 is writing to the same address, 1f4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10090 ns where port B1 is writing to the same address, 1f5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10110 ns where port B1 is writing to the same address, 1f6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10130 ns where port B1 is writing to the same address, 1f7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10150 ns where port B1 is writing to the same address, 1f8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10170 ns where port B1 is writing to the same address, 1f9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10190 ns where port B1 is writing to the same address, 1fa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10210 ns where port B1 is writing to the same address, 1fb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10230 ns where port B1 is writing to the same address, 1fc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10250 ns where port B1 is writing to the same address, 1fd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10270 ns where port B1 is writing to the same address, 1fe, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10290 ns where port B1 is writing to the same address, 1ff, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10310 ns where port B1 is writing to the same address, 200, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10330 ns where port B1 is writing to the same address, 201, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10350 ns where port B1 is writing to the same address, 202, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10370 ns where port B1 is writing to the same address, 203, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10390 ns where port B1 is writing to the same address, 204, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10410 ns where port B1 is writing to the same address, 205, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10430 ns where port B1 is writing to the same address, 206, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10450 ns where port B1 is writing to the same address, 207, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10470 ns where port B1 is writing to the same address, 208, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10490 ns where port B1 is writing to the same address, 209, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10510 ns where port B1 is writing to the same address, 20a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10530 ns where port B1 is writing to the same address, 20b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10550 ns where port B1 is writing to the same address, 20c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10570 ns where port B1 is writing to the same address, 20d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10590 ns where port B1 is writing to the same address, 20e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10610 ns where port B1 is writing to the same address, 20f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10630 ns where port B1 is writing to the same address, 210, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10650 ns where port B1 is writing to the same address, 211, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10670 ns where port B1 is writing to the same address, 212, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10690 ns where port B1 is writing to the same address, 213, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10710 ns where port B1 is writing to the same address, 214, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10730 ns where port B1 is writing to the same address, 215, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10750 ns where port B1 is writing to the same address, 216, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10770 ns where port B1 is writing to the same address, 217, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10790 ns where port B1 is writing to the same address, 218, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10810 ns where port B1 is writing to the same address, 219, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10830 ns where port B1 is writing to the same address, 21a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10850 ns where port B1 is writing to the same address, 21b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10870 ns where port B1 is writing to the same address, 21c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10890 ns where port B1 is writing to the same address, 21d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10910 ns where port B1 is writing to the same address, 21e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10930 ns where port B1 is writing to the same address, 21f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10950 ns where port B1 is writing to the same address, 220, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10970 ns where port B1 is writing to the same address, 221, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 10990 ns where port B1 is writing to the same address, 222, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11010 ns where port B1 is writing to the same address, 223, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11030 ns where port B1 is writing to the same address, 224, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11050 ns where port B1 is writing to the same address, 225, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11070 ns where port B1 is writing to the same address, 226, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11090 ns where port B1 is writing to the same address, 227, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11110 ns where port B1 is writing to the same address, 228, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11130 ns where port B1 is writing to the same address, 229, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11150 ns where port B1 is writing to the same address, 22a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11170 ns where port B1 is writing to the same address, 22b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11190 ns where port B1 is writing to the same address, 22c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11210 ns where port B1 is writing to the same address, 22d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11230 ns where port B1 is writing to the same address, 22e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11250 ns where port B1 is writing to the same address, 22f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11270 ns where port B1 is writing to the same address, 230, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11290 ns where port B1 is writing to the same address, 231, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11310 ns where port B1 is writing to the same address, 232, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11330 ns where port B1 is writing to the same address, 233, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11350 ns where port B1 is writing to the same address, 234, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11370 ns where port B1 is writing to the same address, 235, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11390 ns where port B1 is writing to the same address, 236, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11410 ns where port B1 is writing to the same address, 237, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11430 ns where port B1 is writing to the same address, 238, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11450 ns where port B1 is writing to the same address, 239, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11470 ns where port B1 is writing to the same address, 23a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11490 ns where port B1 is writing to the same address, 23b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11510 ns where port B1 is writing to the same address, 23c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11530 ns where port B1 is writing to the same address, 23d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11550 ns where port B1 is writing to the same address, 23e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11570 ns where port B1 is writing to the same address, 23f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11590 ns where port B1 is writing to the same address, 240, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11610 ns where port B1 is writing to the same address, 241, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11630 ns where port B1 is writing to the same address, 242, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11650 ns where port B1 is writing to the same address, 243, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11670 ns where port B1 is writing to the same address, 244, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11690 ns where port B1 is writing to the same address, 245, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11710 ns where port B1 is writing to the same address, 246, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11730 ns where port B1 is writing to the same address, 247, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11750 ns where port B1 is writing to the same address, 248, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11770 ns where port B1 is writing to the same address, 249, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11790 ns where port B1 is writing to the same address, 24a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11810 ns where port B1 is writing to the same address, 24b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11830 ns where port B1 is writing to the same address, 24c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11850 ns where port B1 is writing to the same address, 24d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11870 ns where port B1 is writing to the same address, 24e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11890 ns where port B1 is writing to the same address, 24f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11910 ns where port B1 is writing to the same address, 250, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11930 ns where port B1 is writing to the same address, 251, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11950 ns where port B1 is writing to the same address, 252, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11970 ns where port B1 is writing to the same address, 253, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 11990 ns where port B1 is writing to the same address, 254, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12010 ns where port B1 is writing to the same address, 255, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12030 ns where port B1 is writing to the same address, 256, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12050 ns where port B1 is writing to the same address, 257, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12070 ns where port B1 is writing to the same address, 258, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12090 ns where port B1 is writing to the same address, 259, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12110 ns where port B1 is writing to the same address, 25a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12130 ns where port B1 is writing to the same address, 25b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12150 ns where port B1 is writing to the same address, 25c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12170 ns where port B1 is writing to the same address, 25d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12190 ns where port B1 is writing to the same address, 25e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12210 ns where port B1 is writing to the same address, 25f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12230 ns where port B1 is writing to the same address, 260, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12250 ns where port B1 is writing to the same address, 261, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12270 ns where port B1 is writing to the same address, 262, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12290 ns where port B1 is writing to the same address, 263, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12310 ns where port B1 is writing to the same address, 264, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12330 ns where port B1 is writing to the same address, 265, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12350 ns where port B1 is writing to the same address, 266, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12370 ns where port B1 is writing to the same address, 267, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12390 ns where port B1 is writing to the same address, 268, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12410 ns where port B1 is writing to the same address, 269, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12430 ns where port B1 is writing to the same address, 26a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12450 ns where port B1 is writing to the same address, 26b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12470 ns where port B1 is writing to the same address, 26c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12490 ns where port B1 is writing to the same address, 26d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12510 ns where port B1 is writing to the same address, 26e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12530 ns where port B1 is writing to the same address, 26f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12550 ns where port B1 is writing to the same address, 270, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12570 ns where port B1 is writing to the same address, 271, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12590 ns where port B1 is writing to the same address, 272, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12610 ns where port B1 is writing to the same address, 273, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12630 ns where port B1 is writing to the same address, 274, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12650 ns where port B1 is writing to the same address, 275, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12670 ns where port B1 is writing to the same address, 276, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12690 ns where port B1 is writing to the same address, 277, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12710 ns where port B1 is writing to the same address, 278, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12730 ns where port B1 is writing to the same address, 279, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12750 ns where port B1 is writing to the same address, 27a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12770 ns where port B1 is writing to the same address, 27b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12790 ns where port B1 is writing to the same address, 27c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12810 ns where port B1 is writing to the same address, 27d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12830 ns where port B1 is writing to the same address, 27e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12850 ns where port B1 is writing to the same address, 27f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12870 ns where port B1 is writing to the same address, 280, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12890 ns where port B1 is writing to the same address, 281, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12910 ns where port B1 is writing to the same address, 282, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12930 ns where port B1 is writing to the same address, 283, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12950 ns where port B1 is writing to the same address, 284, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12970 ns where port B1 is writing to the same address, 285, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 12990 ns where port B1 is writing to the same address, 286, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13010 ns where port B1 is writing to the same address, 287, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13030 ns where port B1 is writing to the same address, 288, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13050 ns where port B1 is writing to the same address, 289, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13070 ns where port B1 is writing to the same address, 28a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13090 ns where port B1 is writing to the same address, 28b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13110 ns where port B1 is writing to the same address, 28c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13130 ns where port B1 is writing to the same address, 28d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13150 ns where port B1 is writing to the same address, 28e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13170 ns where port B1 is writing to the same address, 28f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13190 ns where port B1 is writing to the same address, 290, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13210 ns where port B1 is writing to the same address, 291, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13230 ns where port B1 is writing to the same address, 292, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13250 ns where port B1 is writing to the same address, 293, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13270 ns where port B1 is writing to the same address, 294, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13290 ns where port B1 is writing to the same address, 295, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13310 ns where port B1 is writing to the same address, 296, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13330 ns where port B1 is writing to the same address, 297, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13350 ns where port B1 is writing to the same address, 298, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13370 ns where port B1 is writing to the same address, 299, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13390 ns where port B1 is writing to the same address, 29a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13410 ns where port B1 is writing to the same address, 29b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13430 ns where port B1 is writing to the same address, 29c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13450 ns where port B1 is writing to the same address, 29d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13470 ns where port B1 is writing to the same address, 29e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13490 ns where port B1 is writing to the same address, 29f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13510 ns where port B1 is writing to the same address, 2a0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13530 ns where port B1 is writing to the same address, 2a1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13550 ns where port B1 is writing to the same address, 2a2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13570 ns where port B1 is writing to the same address, 2a3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13590 ns where port B1 is writing to the same address, 2a4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13610 ns where port B1 is writing to the same address, 2a5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13630 ns where port B1 is writing to the same address, 2a6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13650 ns where port B1 is writing to the same address, 2a7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13670 ns where port B1 is writing to the same address, 2a8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13690 ns where port B1 is writing to the same address, 2a9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13710 ns where port B1 is writing to the same address, 2aa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13730 ns where port B1 is writing to the same address, 2ab, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13750 ns where port B1 is writing to the same address, 2ac, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13770 ns where port B1 is writing to the same address, 2ad, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13790 ns where port B1 is writing to the same address, 2ae, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13810 ns where port B1 is writing to the same address, 2af, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13830 ns where port B1 is writing to the same address, 2b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13850 ns where port B1 is writing to the same address, 2b1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13870 ns where port B1 is writing to the same address, 2b2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13890 ns where port B1 is writing to the same address, 2b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13910 ns where port B1 is writing to the same address, 2b4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13930 ns where port B1 is writing to the same address, 2b5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13950 ns where port B1 is writing to the same address, 2b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13970 ns where port B1 is writing to the same address, 2b7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 13990 ns where port B1 is writing to the same address, 2b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14010 ns where port B1 is writing to the same address, 2b9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14030 ns where port B1 is writing to the same address, 2ba, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14050 ns where port B1 is writing to the same address, 2bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14070 ns where port B1 is writing to the same address, 2bc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14090 ns where port B1 is writing to the same address, 2bd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14110 ns where port B1 is writing to the same address, 2be, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14130 ns where port B1 is writing to the same address, 2bf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14150 ns where port B1 is writing to the same address, 2c0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14170 ns where port B1 is writing to the same address, 2c1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14190 ns where port B1 is writing to the same address, 2c2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14210 ns where port B1 is writing to the same address, 2c3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14230 ns where port B1 is writing to the same address, 2c4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14250 ns where port B1 is writing to the same address, 2c5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14270 ns where port B1 is writing to the same address, 2c6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14290 ns where port B1 is writing to the same address, 2c7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14310 ns where port B1 is writing to the same address, 2c8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14330 ns where port B1 is writing to the same address, 2c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14350 ns where port B1 is writing to the same address, 2ca, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14370 ns where port B1 is writing to the same address, 2cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14390 ns where port B1 is writing to the same address, 2cc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14410 ns where port B1 is writing to the same address, 2cd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14430 ns where port B1 is writing to the same address, 2ce, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14450 ns where port B1 is writing to the same address, 2cf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14470 ns where port B1 is writing to the same address, 2d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14490 ns where port B1 is writing to the same address, 2d1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14510 ns where port B1 is writing to the same address, 2d2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14530 ns where port B1 is writing to the same address, 2d3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14550 ns where port B1 is writing to the same address, 2d4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14570 ns where port B1 is writing to the same address, 2d5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14590 ns where port B1 is writing to the same address, 2d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14610 ns where port B1 is writing to the same address, 2d7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14630 ns where port B1 is writing to the same address, 2d8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14650 ns where port B1 is writing to the same address, 2d9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14670 ns where port B1 is writing to the same address, 2da, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14690 ns where port B1 is writing to the same address, 2db, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14710 ns where port B1 is writing to the same address, 2dc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14730 ns where port B1 is writing to the same address, 2dd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14750 ns where port B1 is writing to the same address, 2de, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14770 ns where port B1 is writing to the same address, 2df, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14790 ns where port B1 is writing to the same address, 2e0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14810 ns where port B1 is writing to the same address, 2e1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14830 ns where port B1 is writing to the same address, 2e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14850 ns where port B1 is writing to the same address, 2e3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14870 ns where port B1 is writing to the same address, 2e4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14890 ns where port B1 is writing to the same address, 2e5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14910 ns where port B1 is writing to the same address, 2e6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14930 ns where port B1 is writing to the same address, 2e7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14950 ns where port B1 is writing to the same address, 2e8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14970 ns where port B1 is writing to the same address, 2e9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 14990 ns where port B1 is writing to the same address, 2ea, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15010 ns where port B1 is writing to the same address, 2eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15030 ns where port B1 is writing to the same address, 2ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15050 ns where port B1 is writing to the same address, 2ed, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15070 ns where port B1 is writing to the same address, 2ee, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15090 ns where port B1 is writing to the same address, 2ef, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15110 ns where port B1 is writing to the same address, 2f0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15130 ns where port B1 is writing to the same address, 2f1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15150 ns where port B1 is writing to the same address, 2f2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15170 ns where port B1 is writing to the same address, 2f3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15190 ns where port B1 is writing to the same address, 2f4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15210 ns where port B1 is writing to the same address, 2f5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15230 ns where port B1 is writing to the same address, 2f6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15250 ns where port B1 is writing to the same address, 2f7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15270 ns where port B1 is writing to the same address, 2f8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15290 ns where port B1 is writing to the same address, 2f9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15310 ns where port B1 is writing to the same address, 2fa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15330 ns where port B1 is writing to the same address, 2fb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15350 ns where port B1 is writing to the same address, 2fc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15370 ns where port B1 is writing to the same address, 2fd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15390 ns where port B1 is writing to the same address, 2fe, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15410 ns where port B1 is writing to the same address, 2ff, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15430 ns where port B1 is writing to the same address, 300, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15450 ns where port B1 is writing to the same address, 301, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15470 ns where port B1 is writing to the same address, 302, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15490 ns where port B1 is writing to the same address, 303, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15510 ns where port B1 is writing to the same address, 304, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15530 ns where port B1 is writing to the same address, 305, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15550 ns where port B1 is writing to the same address, 306, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15570 ns where port B1 is writing to the same address, 307, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15590 ns where port B1 is writing to the same address, 308, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15610 ns where port B1 is writing to the same address, 309, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15630 ns where port B1 is writing to the same address, 30a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15650 ns where port B1 is writing to the same address, 30b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15670 ns where port B1 is writing to the same address, 30c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15690 ns where port B1 is writing to the same address, 30d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15710 ns where port B1 is writing to the same address, 30e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15730 ns where port B1 is writing to the same address, 30f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15750 ns where port B1 is writing to the same address, 310, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15770 ns where port B1 is writing to the same address, 311, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15790 ns where port B1 is writing to the same address, 312, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15810 ns where port B1 is writing to the same address, 313, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15830 ns where port B1 is writing to the same address, 314, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15850 ns where port B1 is writing to the same address, 315, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15870 ns where port B1 is writing to the same address, 316, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15890 ns where port B1 is writing to the same address, 317, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15910 ns where port B1 is writing to the same address, 318, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15930 ns where port B1 is writing to the same address, 319, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15950 ns where port B1 is writing to the same address, 31a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15970 ns where port B1 is writing to the same address, 31b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 15990 ns where port B1 is writing to the same address, 31c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16010 ns where port B1 is writing to the same address, 31d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16030 ns where port B1 is writing to the same address, 31e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16050 ns where port B1 is writing to the same address, 31f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16070 ns where port B1 is writing to the same address, 320, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16090 ns where port B1 is writing to the same address, 321, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16110 ns where port B1 is writing to the same address, 322, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16130 ns where port B1 is writing to the same address, 323, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16150 ns where port B1 is writing to the same address, 324, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16170 ns where port B1 is writing to the same address, 325, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16190 ns where port B1 is writing to the same address, 326, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16210 ns where port B1 is writing to the same address, 327, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16230 ns where port B1 is writing to the same address, 328, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16250 ns where port B1 is writing to the same address, 329, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16270 ns where port B1 is writing to the same address, 32a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16290 ns where port B1 is writing to the same address, 32b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16310 ns where port B1 is writing to the same address, 32c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16330 ns where port B1 is writing to the same address, 32d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16350 ns where port B1 is writing to the same address, 32e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16370 ns where port B1 is writing to the same address, 32f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16390 ns where port B1 is writing to the same address, 330, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16410 ns where port B1 is writing to the same address, 331, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16430 ns where port B1 is writing to the same address, 332, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16450 ns where port B1 is writing to the same address, 333, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16470 ns where port B1 is writing to the same address, 334, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16490 ns where port B1 is writing to the same address, 335, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16510 ns where port B1 is writing to the same address, 336, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16530 ns where port B1 is writing to the same address, 337, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16550 ns where port B1 is writing to the same address, 338, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16570 ns where port B1 is writing to the same address, 339, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16590 ns where port B1 is writing to the same address, 33a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16610 ns where port B1 is writing to the same address, 33b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16630 ns where port B1 is writing to the same address, 33c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16650 ns where port B1 is writing to the same address, 33d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16670 ns where port B1 is writing to the same address, 33e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16690 ns where port B1 is writing to the same address, 33f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16710 ns where port B1 is writing to the same address, 340, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16730 ns where port B1 is writing to the same address, 341, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16750 ns where port B1 is writing to the same address, 342, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16770 ns where port B1 is writing to the same address, 343, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16790 ns where port B1 is writing to the same address, 344, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16810 ns where port B1 is writing to the same address, 345, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16830 ns where port B1 is writing to the same address, 346, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16850 ns where port B1 is writing to the same address, 347, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16870 ns where port B1 is writing to the same address, 348, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16890 ns where port B1 is writing to the same address, 349, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16910 ns where port B1 is writing to the same address, 34a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16930 ns where port B1 is writing to the same address, 34b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16950 ns where port B1 is writing to the same address, 34c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16970 ns where port B1 is writing to the same address, 34d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 16990 ns where port B1 is writing to the same address, 34e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17010 ns where port B1 is writing to the same address, 34f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17030 ns where port B1 is writing to the same address, 350, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17050 ns where port B1 is writing to the same address, 351, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17070 ns where port B1 is writing to the same address, 352, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17090 ns where port B1 is writing to the same address, 353, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17110 ns where port B1 is writing to the same address, 354, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17130 ns where port B1 is writing to the same address, 355, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17150 ns where port B1 is writing to the same address, 356, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17170 ns where port B1 is writing to the same address, 357, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17190 ns where port B1 is writing to the same address, 358, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17210 ns where port B1 is writing to the same address, 359, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17230 ns where port B1 is writing to the same address, 35a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17250 ns where port B1 is writing to the same address, 35b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17270 ns where port B1 is writing to the same address, 35c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17290 ns where port B1 is writing to the same address, 35d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17310 ns where port B1 is writing to the same address, 35e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17330 ns where port B1 is writing to the same address, 35f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17350 ns where port B1 is writing to the same address, 360, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17370 ns where port B1 is writing to the same address, 361, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17390 ns where port B1 is writing to the same address, 362, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17410 ns where port B1 is writing to the same address, 363, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17430 ns where port B1 is writing to the same address, 364, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17450 ns where port B1 is writing to the same address, 365, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17470 ns where port B1 is writing to the same address, 366, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17490 ns where port B1 is writing to the same address, 367, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17510 ns where port B1 is writing to the same address, 368, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17530 ns where port B1 is writing to the same address, 369, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17550 ns where port B1 is writing to the same address, 36a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17570 ns where port B1 is writing to the same address, 36b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17590 ns where port B1 is writing to the same address, 36c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17610 ns where port B1 is writing to the same address, 36d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17630 ns where port B1 is writing to the same address, 36e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17650 ns where port B1 is writing to the same address, 36f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17670 ns where port B1 is writing to the same address, 370, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17690 ns where port B1 is writing to the same address, 371, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17710 ns where port B1 is writing to the same address, 372, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17730 ns where port B1 is writing to the same address, 373, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17750 ns where port B1 is writing to the same address, 374, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17770 ns where port B1 is writing to the same address, 375, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17790 ns where port B1 is writing to the same address, 376, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17810 ns where port B1 is writing to the same address, 377, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17830 ns where port B1 is writing to the same address, 378, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17850 ns where port B1 is writing to the same address, 379, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17870 ns where port B1 is writing to the same address, 37a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17890 ns where port B1 is writing to the same address, 37b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17910 ns where port B1 is writing to the same address, 37c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17930 ns where port B1 is writing to the same address, 37d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17950 ns where port B1 is writing to the same address, 37e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17970 ns where port B1 is writing to the same address, 37f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 17990 ns where port B1 is writing to the same address, 380, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18010 ns where port B1 is writing to the same address, 381, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18030 ns where port B1 is writing to the same address, 382, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18050 ns where port B1 is writing to the same address, 383, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18070 ns where port B1 is writing to the same address, 384, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18090 ns where port B1 is writing to the same address, 385, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18110 ns where port B1 is writing to the same address, 386, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18130 ns where port B1 is writing to the same address, 387, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18150 ns where port B1 is writing to the same address, 388, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18170 ns where port B1 is writing to the same address, 389, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18190 ns where port B1 is writing to the same address, 38a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18210 ns where port B1 is writing to the same address, 38b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18230 ns where port B1 is writing to the same address, 38c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18250 ns where port B1 is writing to the same address, 38d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18270 ns where port B1 is writing to the same address, 38e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18290 ns where port B1 is writing to the same address, 38f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18310 ns where port B1 is writing to the same address, 390, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18330 ns where port B1 is writing to the same address, 391, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18350 ns where port B1 is writing to the same address, 392, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18370 ns where port B1 is writing to the same address, 393, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18390 ns where port B1 is writing to the same address, 394, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18410 ns where port B1 is writing to the same address, 395, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18430 ns where port B1 is writing to the same address, 396, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18450 ns where port B1 is writing to the same address, 397, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18470 ns where port B1 is writing to the same address, 398, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18490 ns where port B1 is writing to the same address, 399, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18510 ns where port B1 is writing to the same address, 39a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18530 ns where port B1 is writing to the same address, 39b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18550 ns where port B1 is writing to the same address, 39c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18570 ns where port B1 is writing to the same address, 39d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18590 ns where port B1 is writing to the same address, 39e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18610 ns where port B1 is writing to the same address, 39f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18630 ns where port B1 is writing to the same address, 3a0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18650 ns where port B1 is writing to the same address, 3a1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18670 ns where port B1 is writing to the same address, 3a2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18690 ns where port B1 is writing to the same address, 3a3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18710 ns where port B1 is writing to the same address, 3a4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18730 ns where port B1 is writing to the same address, 3a5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18750 ns where port B1 is writing to the same address, 3a6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18770 ns where port B1 is writing to the same address, 3a7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18790 ns where port B1 is writing to the same address, 3a8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18810 ns where port B1 is writing to the same address, 3a9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18830 ns where port B1 is writing to the same address, 3aa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18850 ns where port B1 is writing to the same address, 3ab, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18870 ns where port B1 is writing to the same address, 3ac, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18890 ns where port B1 is writing to the same address, 3ad, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18910 ns where port B1 is writing to the same address, 3ae, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18930 ns where port B1 is writing to the same address, 3af, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18950 ns where port B1 is writing to the same address, 3b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18970 ns where port B1 is writing to the same address, 3b1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 18990 ns where port B1 is writing to the same address, 3b2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19010 ns where port B1 is writing to the same address, 3b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19030 ns where port B1 is writing to the same address, 3b4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19050 ns where port B1 is writing to the same address, 3b5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19070 ns where port B1 is writing to the same address, 3b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19090 ns where port B1 is writing to the same address, 3b7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19110 ns where port B1 is writing to the same address, 3b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19130 ns where port B1 is writing to the same address, 3b9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19150 ns where port B1 is writing to the same address, 3ba, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19170 ns where port B1 is writing to the same address, 3bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19190 ns where port B1 is writing to the same address, 3bc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19210 ns where port B1 is writing to the same address, 3bd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19230 ns where port B1 is writing to the same address, 3be, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19250 ns where port B1 is writing to the same address, 3bf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19270 ns where port B1 is writing to the same address, 3c0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19290 ns where port B1 is writing to the same address, 3c1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19310 ns where port B1 is writing to the same address, 3c2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19330 ns where port B1 is writing to the same address, 3c3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19350 ns where port B1 is writing to the same address, 3c4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19370 ns where port B1 is writing to the same address, 3c5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19390 ns where port B1 is writing to the same address, 3c6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19410 ns where port B1 is writing to the same address, 3c7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19430 ns where port B1 is writing to the same address, 3c8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19450 ns where port B1 is writing to the same address, 3c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19470 ns where port B1 is writing to the same address, 3ca, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19490 ns where port B1 is writing to the same address, 3cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19510 ns where port B1 is writing to the same address, 3cc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19530 ns where port B1 is writing to the same address, 3cd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19550 ns where port B1 is writing to the same address, 3ce, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19570 ns where port B1 is writing to the same address, 3cf, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19590 ns where port B1 is writing to the same address, 3d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19610 ns where port B1 is writing to the same address, 3d1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19630 ns where port B1 is writing to the same address, 3d2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19650 ns where port B1 is writing to the same address, 3d3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19670 ns where port B1 is writing to the same address, 3d4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19690 ns where port B1 is writing to the same address, 3d5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19710 ns where port B1 is writing to the same address, 3d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19730 ns where port B1 is writing to the same address, 3d7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19750 ns where port B1 is writing to the same address, 3d8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19770 ns where port B1 is writing to the same address, 3d9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19790 ns where port B1 is writing to the same address, 3da, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19810 ns where port B1 is writing to the same address, 3db, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19830 ns where port B1 is writing to the same address, 3dc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19850 ns where port B1 is writing to the same address, 3dd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19870 ns where port B1 is writing to the same address, 3de, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19890 ns where port B1 is writing to the same address, 3df, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19910 ns where port B1 is writing to the same address, 3e0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19930 ns where port B1 is writing to the same address, 3e1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19950 ns where port B1 is writing to the same address, 3e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19970 ns where port B1 is writing to the same address, 3e3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 19990 ns where port B1 is writing to the same address, 3e4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20010 ns where port B1 is writing to the same address, 3e5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20030 ns where port B1 is writing to the same address, 3e6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20050 ns where port B1 is writing to the same address, 3e7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20070 ns where port B1 is writing to the same address, 3e8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20090 ns where port B1 is writing to the same address, 3e9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20110 ns where port B1 is writing to the same address, 3ea, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20130 ns where port B1 is writing to the same address, 3eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20150 ns where port B1 is writing to the same address, 3ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20170 ns where port B1 is writing to the same address, 3ed, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20190 ns where port B1 is writing to the same address, 3ee, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20210 ns where port B1 is writing to the same address, 3ef, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20230 ns where port B1 is writing to the same address, 3f0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20250 ns where port B1 is writing to the same address, 3f1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20270 ns where port B1 is writing to the same address, 3f2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20290 ns where port B1 is writing to the same address, 3f3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20310 ns where port B1 is writing to the same address, 3f4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20330 ns where port B1 is writing to the same address, 3f5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20350 ns where port B1 is writing to the same address, 3f6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20370 ns where port B1 is writing to the same address, 3f7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20390 ns where port B1 is writing to the same address, 3f8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20410 ns where port B1 is writing to the same address, 3f9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20430 ns where port B1 is writing to the same address, 3fa, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20450 ns where port B1 is writing to the same address, 3fb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20470 ns where port B1 is writing to the same address, 3fc, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20490 ns where port B1 is writing to the same address, 3fd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 20510 ns where port B1 is writing to the same address, 3fe, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 41390 ns where port B1 is writing to the same address, 058, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 41490 ns where port B1 is writing to the same address, 2cd, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 41670 ns where port B1 is writing to the same address, 06b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 41850 ns where port B1 is writing to the same address, 279, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 41930 ns where port B1 is writing to the same address, 11e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42090 ns where port B1 is writing to the same address, 3b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42290 ns where port B1 is writing to the same address, 04a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42450 ns where port B1 is writing to the same address, 1e0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42750 ns where port B1 is writing to the same address, 396, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42770 ns where port B1 is writing to the same address, 125, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42890 ns where port B1 is writing to the same address, 00b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42910 ns where port B1 is writing to the same address, 27b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42950 ns where port B1 is writing to the same address, 2eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 42970 ns where port B1 is writing to the same address, 21d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43050 ns where port B1 is writing to the same address, 3cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43210 ns where port B1 is writing to the same address, 1d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43490 ns where port B1 is writing to the same address, 32f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43730 ns where port B1 is writing to the same address, 37e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43910 ns where port B1 is writing to the same address, 0bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 43950 ns where port B1 is writing to the same address, 251, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44010 ns where port B1 is writing to the same address, 025, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44210 ns where port B1 is writing to the same address, 260, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44270 ns where port B1 is writing to the same address, 0f5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44450 ns where port B1 is writing to the same address, 1c3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44610 ns where port B1 is writing to the same address, 0e6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 44630 ns where port B1 is writing to the same address, 3a4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 45170 ns where port B1 is writing to the same address, 00d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 45330 ns where port B1 is writing to the same address, 25d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 45670 ns where port B1 is writing to the same address, 070, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46090 ns where port B1 is writing to the same address, 38f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46110 ns where port B1 is writing to the same address, 39c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46170 ns where port B1 is writing to the same address, 272, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46270 ns where port B1 is writing to the same address, 146, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46310 ns where port B1 is writing to the same address, 2c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46570 ns where port B1 is writing to the same address, 2c9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46650 ns where port B1 is writing to the same address, 094, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46770 ns where port B1 is writing to the same address, 2c8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46790 ns where port B1 is writing to the same address, 3b7, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 46830 ns where port B1 is writing to the same address, 2ea, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47150 ns where port B1 is writing to the same address, 043, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47170 ns where port B1 is writing to the same address, 1e9, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47210 ns where port B1 is writing to the same address, 167, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47390 ns where port B1 is writing to the same address, 339, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47590 ns where port B1 is writing to the same address, 056, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47630 ns where port B1 is writing to the same address, 114, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47770 ns where port B1 is writing to the same address, 16f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47850 ns where port B1 is writing to the same address, 38b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47910 ns where port B1 is writing to the same address, 1b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 47930 ns where port B1 is writing to the same address, 098, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48010 ns where port B1 is writing to the same address, 339, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48130 ns where port B1 is writing to the same address, 2d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48330 ns where port B1 is writing to the same address, 134, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48550 ns where port B1 is writing to the same address, 03b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48710 ns where port B1 is writing to the same address, 368, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 48910 ns where port B1 is writing to the same address, 0c2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49310 ns where port B1 is writing to the same address, 376, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49430 ns where port B1 is writing to the same address, 3a6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49490 ns where port B1 is writing to the same address, 32f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49530 ns where port B1 is writing to the same address, 171, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49610 ns where port B1 is writing to the same address, 025, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49810 ns where port B1 is writing to the same address, 389, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49830 ns where port B1 is writing to the same address, 15e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49850 ns where port B1 is writing to the same address, 343, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 49930 ns where port B1 is writing to the same address, 12d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50050 ns where port B1 is writing to the same address, 391, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50210 ns where port B1 is writing to the same address, 044, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50250 ns where port B1 is writing to the same address, 210, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50290 ns where port B1 is writing to the same address, 07d, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50370 ns where port B1 is writing to the same address, 2cb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50610 ns where port B1 is writing to the same address, 009, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50770 ns where port B1 is writing to the same address, 03c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50790 ns where port B1 is writing to the same address, 0b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 50830 ns where port B1 is writing to the same address, 1ab, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51010 ns where port B1 is writing to the same address, 22c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51150 ns where port B1 is writing to the same address, 359, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51270 ns where port B1 is writing to the same address, 0c1, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51370 ns where port B1 is writing to the same address, 309, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51450 ns where port B1 is writing to the same address, 0e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51490 ns where port B1 is writing to the same address, 315, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51510 ns where port B1 is writing to the same address, 09f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51590 ns where port B1 is writing to the same address, 03a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51730 ns where port B1 is writing to the same address, 046, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 51970 ns where port B1 is writing to the same address, 118, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 52210 ns where port B1 is writing to the same address, 295, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 52290 ns where port B1 is writing to the same address, 3ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 52750 ns where port B1 is writing to the same address, 257, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 52870 ns where port B1 is writing to the same address, 129, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 52990 ns where port B1 is writing to the same address, 19f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53150 ns where port B1 is writing to the same address, 0b8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53390 ns where port B1 is writing to the same address, 3e2, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53470 ns where port B1 is writing to the same address, 2ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53590 ns where port B1 is writing to the same address, 3b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53790 ns where port B1 is writing to the same address, 3c6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 53930 ns where port B1 is writing to the same address, 2d5, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54150 ns where port B1 is writing to the same address, 2b3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54390 ns where port B1 is writing to the same address, 0b0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54430 ns where port B1 is writing to the same address, 0d0, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54470 ns where port B1 is writing to the same address, 31e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54490 ns where port B1 is writing to the same address, 06f, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54610 ns where port B1 is writing to the same address, 268, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54810 ns where port B1 is writing to the same address, 000, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54850 ns where port B1 is writing to the same address, 2e4, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 54970 ns where port B1 is writing to the same address, 2a8, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55370 ns where port B1 is writing to the same address, 155, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55450 ns where port B1 is writing to the same address, 19c, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55710 ns where port B1 is writing to the same address, 336, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55770 ns where port B1 is writing to the same address, 1b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55810 ns where port B1 is writing to the same address, 134, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55830 ns where port B1 is writing to the same address, 082, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55870 ns where port B1 is writing to the same address, 022, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55930 ns where port B1 is writing to the same address, 1df, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 55950 ns where port B1 is writing to the same address, 02a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56050 ns where port B1 is writing to the same address, 03a, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56110 ns where port B1 is writing to the same address, 1d6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56170 ns where port B1 is writing to the same address, 039, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56310 ns where port B1 is writing to the same address, 23b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56870 ns where port B1 is writing to the same address, 2b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 56970 ns where port B1 is writing to the same address, 124, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 57070 ns where port B1 is writing to the same address, 0fb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 57290 ns where port B1 is writing to the same address, 2bb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 57430 ns where port B1 is writing to the same address, 388, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 57590 ns where port B1 is writing to the same address, 12e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 58030 ns where port B1 is writing to the same address, 2e3, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 58250 ns where port B1 is writing to the same address, 06e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 58370 ns where port B1 is writing to the same address, 1b6, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 58830 ns where port B1 is writing to the same address, 35b, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 58870 ns where port B1 is writing to the same address, 368, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 59050 ns where port B1 is writing to the same address, 358, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 59210 ns where port B1 is writing to the same address, 176, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 59250 ns where port B1 is writing to the same address, 059, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 59510 ns where port B1 is writing to the same address, 221, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 59550 ns where port B1 is writing to the same address, 0ff, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60110 ns where port B1 is writing to the same address, 20e, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60370 ns where port B1 is writing to the same address, 2eb, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60510 ns where port B1 is writing to the same address, 330, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60530 ns where port B1 is writing to the same address, 3ec, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60590 ns where port B1 is writing to the same address, 063, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 60690 ns where port B1 is writing to the same address, 104, as port A1 is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM18K instance co_sim_rams_sp_wf_rst_en_1024x16.netlist.RAM.0.0 at time 61010 ns where port B1 is writing to the same address, 24b, as port A1 is reading.
       The write data is valid but the read data is not.

**** All Comparison Matched ***
Simulation Passed

Total RunTime to run raptor_run.sh: 30
Peak Memory Usage: 117360
ExecEndTime: 1706959706
Rapid Silicon Raptor Design Suite
Version  : 2024.02
Build    : 0.9.31
Hash     : a2d4f5a
Date     : Feb  3 2024
Type     : Engineering
