Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 29 19:30:40 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_dma_wrapper_timing_summary_routed.rpt -pb mic_dma_wrapper_timing_summary_routed.pb -rpx mic_dma_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_dma_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               3           
TIMING-16  Warning           Large setup violation                                      6           
TIMING-18  Warning           Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.957      -17.475                      6                17403        0.019        0.000                      0                17403        3.000        0.000                       0                  5392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
mic_dma_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_mic_dma_clk_wiz_0_0    {0.000 65.104}       130.208         7.680           
  clkfbout_mic_dma_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              0.237        0.000                      0                17306        0.019        0.000                      0                17306        3.750        0.000                       0                  5385  
mic_dma_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_mic_dma_clk_wiz_0_0        128.749        0.000                      0                    1        0.339        0.000                      0                    1       64.604        0.000                       0                     3  
  clkfbout_mic_dma_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mic_dma_clk_wiz_0_0  clk_fpga_0                         -2.957      -17.475                      6                    6        0.097        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.629        0.000                      0                   96        0.565        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_fpga_0                                                  
(none)                                                      clk_fpga_0                    
(none)                                                      clk_out1_mic_dma_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 5.025ns (52.777%)  route 4.496ns (47.223%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.978    12.274    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X83Y34         LUT3 (Prop_lut3_I0_O)        0.329    12.603 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[5]_INST_0/O
                         net (fo=1, routed)           0.000    12.603    mic_dma_i/mic_sampler_0/inst/mic_data_in[37]
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[37]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X83Y34         FDRE (Setup_fdre_C_D)        0.029    12.840    mic_dma_i/mic_sampler_0/inst/mic_data_reg[37]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 5.025ns (52.867%)  route 4.480ns (47.133%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.962    12.258    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.329    12.587 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[3]_INST_0/O
                         net (fo=1, routed)           0.000    12.587    mic_dma_i/mic_sampler_0/inst/mic_data_in[35]
    SLICE_X83Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.555    12.734    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X83Y33         FDRE (Setup_fdre_C_D)        0.029    12.839    mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 5.051ns (52.906%)  route 4.496ns (47.094%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.978    12.274    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X83Y34         LUT3 (Prop_lut3_I0_O)        0.355    12.629 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[6]_INST_0/O
                         net (fo=1, routed)           0.000    12.629    mic_dma_i/mic_sampler_0/inst/mic_data_in[38]
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[38]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X83Y34         FDRE (Setup_fdre_C_D)        0.075    12.886    mic_dma_i/mic_sampler_0/inst/mic_data_reg[38]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 5.051ns (52.995%)  route 4.480ns (47.005%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.962    12.258    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.355    12.613 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[4]_INST_0/O
                         net (fo=1, routed)           0.000    12.613    mic_dma_i/mic_sampler_0/inst/mic_data_in[36]
    SLICE_X83Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.555    12.734    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X83Y33         FDRE (Setup_fdre_C_D)        0.075    12.885    mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 5.025ns (53.225%)  route 4.416ns (46.775%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.898    12.194    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X80Y34         LUT3 (Prop_lut3_I0_O)        0.329    12.523 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[21]_INST_0/O
                         net (fo=1, routed)           0.000    12.523    mic_dma_i/mic_sampler_0/inst/mic_data_in[53]
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[53]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)        0.031    12.842    mic_dma_i/mic_sampler_0/inst/mic_data_reg[53]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 5.025ns (53.310%)  route 4.401ns (46.690%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.621    10.537    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X80Y36         LUT2 (Prop_lut2_I1_O)        0.295    10.832 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.832    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.289 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry/CO[1]
                         net (fo=32, routed)          0.890    12.179    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1
    SLICE_X83Y34         LUT3 (Prop_lut3_I1_O)        0.329    12.508 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[7]_INST_0/O
                         net (fo=1, routed)           0.000    12.508    mic_dma_i/mic_sampler_0/inst/mic_data_in[39]
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X83Y34         FDRE (Setup_fdre_C_D)        0.031    12.842    mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 5.053ns (53.364%)  route 4.416ns (46.636%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.898    12.194    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X80Y34         LUT3 (Prop_lut3_I0_O)        0.357    12.551 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[22]_INST_0/O
                         net (fo=1, routed)           0.000    12.551    mic_dma_i/mic_sampler_0/inst/mic_data_in[54]
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[54]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)        0.075    12.886    mic_dma_i/mic_sampler_0/inst/mic_data_reg[54]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 5.025ns (53.331%)  route 4.397ns (46.669%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.879    12.175    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.329    12.504 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[1]_INST_0/O
                         net (fo=1, routed)           0.000    12.504    mic_dma_i/mic_sampler_0/inst/mic_data_in[33]
    SLICE_X81Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.555    12.734    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X81Y33         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[33]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X81Y33         FDRE (Setup_fdre_C_D)        0.031    12.841    mic_dma_i/mic_sampler_0/inst/mic_data_reg[33]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 5.053ns (53.448%)  route 4.401ns (46.552%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.621    10.537    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X80Y36         LUT2 (Prop_lut2_I1_O)        0.295    10.832 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.832    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.289 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry/CO[1]
                         net (fo=32, routed)          0.890    12.179    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1
    SLICE_X83Y34         LUT3 (Prop_lut3_I1_O)        0.357    12.536 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[8]_INST_0/O
                         net (fo=1, routed)           0.000    12.536    mic_dma_i/mic_sampler_0/inst/mic_data_in[40]
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X83Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X83Y34         FDRE (Setup_fdre_C_D)        0.075    12.886    mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 5.025ns (53.415%)  route 4.383ns (46.585%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.165     4.666    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X87Y29         LUT4 (Prop_lut4_I2_O)        0.322     4.988 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1/O
                         net (fo=6, routed)           0.635     5.623    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[47]_INST_0_i_1_n_0
    SLICE_X84Y28         LUT4 (Prop_lut4_I2_O)        0.332     5.955 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.955    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/i__carry_i_8_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.487    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.758 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_inferred__0/i__carry__0/CO[0]
                         net (fo=34, routed)          0.786     7.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp10_in
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.373     7.917 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.304     8.221    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X82Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.345    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.878 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.995 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.112    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.229    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.346 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.346    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.463    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.580    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.697    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.916 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[0]
                         net (fo=3, routed)           0.628    10.544    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[46]
    SLICE_X81Y36         LUT2 (Prop_lut2_I0_O)        0.295    10.839 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/i__carry_i_1__0_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.296 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.865    12.161    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X80Y34         LUT3 (Prop_lut3_I0_O)        0.329    12.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[19]_INST_0/O
                         net (fo=1, routed)           0.000    12.490    mic_dma_i/mic_sampler_0/inst/mic_data_in[51]
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.556    12.736    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X80Y34         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[51]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)        0.029    12.840    mic_dma_i/mic_sampler_0/inst/mic_data_reg[51]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.076%)  route 0.202ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y85         FDRE                                         r  mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/Q
                         net (fo=1, routed)           0.202     1.230    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[20]
    SLICE_X52Y84         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.814     1.180    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y84         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.066     1.211    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.723%)  route 0.156ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.543     0.879    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y70         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]/Q
                         net (fo=1, routed)           0.156     1.182    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]
    SLICE_X49Y68         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.815     1.181    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X49Y68         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.017     1.163    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.543     0.879    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y70         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/Q
                         net (fo=1, routed)           0.159     1.185    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]
    SLICE_X48Y70         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.813     1.179    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X48Y70         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.016     1.160    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.227%)  route 0.218ns (60.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.543     0.879    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/Q
                         net (fo=3, routed)           0.218     1.238    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[0]
    SLICE_X53Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.805     1.171    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070     1.206    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.485%)  route 0.198ns (51.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.543     0.879    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y73         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done_reg/Q
                         net (fo=2, routed)           0.198     1.217    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.262 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_i_1/O
                         net (fo=1, routed)           0.000     1.262    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.804     1.170    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y74         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_reg/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.091     1.226    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.623%)  route 0.250ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.567     0.903    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y73         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/Q
                         net (fo=1, routed)           0.250     1.316    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X3Y13         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.878     1.244    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y13         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.980    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.276    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][50]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.548     0.884    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y69         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.099     1.124    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/in[4]
    SLICE_X36Y68         SRL16E                                       r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][50]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.815     1.181    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y68         SRL16E                                       r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][50]_srl4/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X36Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.082    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][50]_srl4
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.675%)  route 0.161ns (53.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X44Y100        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.161     1.277    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/dest_out
    SLICE_X44Y99         FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X44Y99         FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.194%)  route 0.199ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    mic_dma_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X43Y83         FDRE                                         r  mic_dma_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  mic_dma_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/Q
                         net (fo=2, routed)           0.199     1.213    mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[12]
    SLICE_X50Y84         FDRE                                         r  mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.814     1.180    mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y84         FDRE                                         r  mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.022     1.167    mic_dma_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.232%)  route 0.238ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.545     0.881    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y78         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/Q
                         net (fo=3, routed)           0.238     1.259    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]
    SLICE_X52Y78         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.808     1.174    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y78         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.072     1.211    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mic_dma_i/clk_wiz_0/inst/clk_in1
  To Clock:  mic_dma_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mic_dma_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mic_dma_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mic_dma_clk_wiz_0_0
  To Clock:  clk_out1_mic_dma_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      128.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.749ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div2_0/inst/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.208ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@130.208ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.580ns (46.006%)  route 0.681ns (53.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 131.763 - 130.208 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724     1.727    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456     2.183 f  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.681     2.864    mic_dma_i/clk_div2_0/inst/out_clk
    SLICE_X76Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  mic_dma_i/clk_div2_0/inst/out_clk_i_1/O
                         net (fo=1, routed)           0.000     2.988    mic_dma_i/clk_div2_0/inst/out_clk_i_1_n_0
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                    130.208   130.208 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.208 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612   131.821    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   128.395 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   130.120    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.211 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.551   131.763    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                         clock pessimism              0.173   131.935    
                         clock uncertainty           -0.229   131.706    
    SLICE_X76Y33         FDRE (Setup_fdre_C_D)        0.031   131.737    mic_dma_i/clk_div2_0/inst/out_clk_reg
  -------------------------------------------------------------------
                         required time                        131.737    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                128.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div2_0/inst/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.245     0.968    mic_dma_i/clk_div2_0/inst/out_clk
    SLICE_X76Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.013 r  mic_dma_i/clk_div2_0/inst/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.013    mic_dma_i/clk_div2_0/inst/out_clk_i_1_n_0
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.848     0.850    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                         clock pessimism             -0.267     0.583    
    SLICE_X76Y33         FDRE (Hold_fdre_C_D)         0.092     0.675    mic_dma_i/clk_div2_0/inst/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mic_dma_clk_wiz_0_0
Waveform(ns):       { 0.000 65.104 }
Period(ns):         130.208
Sources:            { mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         130.208     128.053    BUFGCTRL_X0Y1    mic_dma_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         130.208     128.959    MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         130.208     129.208    SLICE_X76Y33     mic_dma_i/clk_div2_0/inst/out_clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       130.208     83.152     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X76Y33     mic_dma_i/clk_div2_0/inst/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X76Y33     mic_dma_i/clk_div2_0/inst/out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X76Y33     mic_dma_i/clk_div2_0/inst/out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X76Y33     mic_dma_i/clk_div2_0/inst/out_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mic_dma_clk_wiz_0_0
  To Clock:  clkfbout_mic_dma_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mic_dma_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    mic_dma_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mic_dma_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -2.957ns,  Total Violation      -17.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.149%)  route 2.802ns (82.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.475  6123.451    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.124  6123.575 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327  6124.901    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X77Y33         FDSE (Setup_fdse_C_CE)      -0.205  6121.943    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                       6121.943    
                         arrival time                       -6124.901    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.149%)  route 2.802ns (82.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.475  6123.451    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.124  6123.575 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327  6124.901    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205  6121.943    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                       6121.943    
                         arrival time                       -6124.901    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.149%)  route 2.802ns (82.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.475  6123.451    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.124  6123.575 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327  6124.901    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205  6121.943    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                       6121.943    
                         arrival time                       -6124.901    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.149%)  route 2.802ns (82.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.475  6123.451    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.124  6123.575 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327  6124.901    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205  6121.943    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                       6121.943    
                         arrival time                       -6124.901    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.149%)  route 2.802ns (82.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.475  6123.451    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.124  6123.575 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327  6124.901    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205  6121.943    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                       6121.943    
                         arrival time                       -6124.901    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.688ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.350ns  (logic 0.580ns (17.312%)  route 2.770ns (82.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724  6121.519    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           2.770  6124.745    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X79Y33         LUT2 (Prop_lut2_I0_O)        0.124  6124.869 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1/O
                         net (fo=1, routed)           0.000  6124.869    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1_n_0
    SLICE_X79Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X79Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.032  6122.180    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg
  -------------------------------------------------------------------
                         required time                       6122.180    
                         arrival time                       -6124.869    
  -------------------------------------------------------------------
                         slack                                 -2.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.575%)  route 1.090ns (85.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.572     1.296    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     1.859    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X77Y33         FDSE (Hold_fdse_C_CE)       -0.039     1.762    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.575%)  route 1.090ns (85.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.572     1.296    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     1.859    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X77Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.762    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.575%)  route 1.090ns (85.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.572     1.296    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     1.859    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X77Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.762    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.575%)  route 1.090ns (85.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.572     1.296    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     1.859    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X77Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.762    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.575%)  route 1.090ns (85.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           0.572     1.296    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     1.859    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X77Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.762    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div2_0/inst/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.915%)  route 1.254ns (87.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.581     0.583    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div2_0/inst/out_clk_reg/Q
                         net (fo=3, routed)           1.254     1.978    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm
    SLICE_X79Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1/O
                         net (fo=1, routed)           0.000     2.023    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1_n_0
    SLICE_X79Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X79Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X79Y33         FDRE (Hold_fdre_C_D)         0.092     1.893    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X35Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X35Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    <hidden>
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X35Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X35Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    <hidden>
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X35Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X35Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    <hidden>
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X34Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X34Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    <hidden>
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X34Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X34Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    <hidden>
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X35Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X35Y60         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y60         FDPE (Recov_fdpe_C_PRE)     -0.359    12.373    <hidden>
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X34Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X34Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    <hidden>
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X34Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X34Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    <hidden>
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.392%)  route 2.131ns (78.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.302     5.698    <hidden>
    SLICE_X34Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478    12.657    <hidden>
    SLICE_X34Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    <hidden>
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.580ns (22.952%)  route 1.947ns (77.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.693     2.987    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  <hidden>
                         net (fo=2, routed)           0.829     4.272    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.396 f  <hidden>
                         net (fo=32, routed)          1.118     5.514    <hidden>
    SLICE_X33Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.656    <hidden>
    SLICE_X33Y59         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    <hidden>
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.661%)  route 0.321ns (63.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.189     1.414    <hidden>
    SLICE_X29Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X29Y60         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X29Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     0.849    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.661%)  route 0.321ns (63.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.189     1.414    <hidden>
    SLICE_X29Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X29Y60         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X29Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     0.849    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.349%)  route 0.326ns (63.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.193     1.418    <hidden>
    SLICE_X28Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X28Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X28Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.349%)  route 0.326ns (63.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.193     1.418    <hidden>
    SLICE_X28Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X28Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X28Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.349%)  route 0.326ns (63.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.193     1.418    <hidden>
    SLICE_X28Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X28Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X28Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.349%)  route 0.326ns (63.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.193     1.418    <hidden>
    SLICE_X28Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X28Y60         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X28Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     0.849    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.968%)  route 0.378ns (67.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.246     1.471    <hidden>
    SLICE_X30Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X30Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.968%)  route 0.378ns (67.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.246     1.471    <hidden>
    SLICE_X30Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X30Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.968%)  route 0.378ns (67.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.246     1.471    <hidden>
    SLICE_X30Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X30Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.968%)  route 0.378ns (67.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.571     0.907    <hidden>
    SLICE_X27Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  <hidden>
                         net (fo=3, routed)           0.133     1.180    <hidden>
    SLICE_X28Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.225 f  <hidden>
                         net (fo=32, routed)          0.246     1.471    <hidden>
    SLICE_X30Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    <hidden>
    SLICE_X30Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.594    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.124ns (8.659%)  route 1.308ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           1.308     1.308    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.432 r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.432    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X52Y89         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.464     2.643    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X52Y89         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.045ns (7.487%)  route 0.556ns (92.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           0.556     0.556    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.601 r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.601    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X52Y89         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.818     1.184    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X52Y89         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.279%)  route 4.562ns (88.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.302     6.690    mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.814 f  mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          1.260     8.074    <hidden>
    SLICE_X27Y58         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.520     2.699    <hidden>
    SLICE_X27Y58         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.279%)  route 4.562ns (88.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.302     6.690    mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.814 f  mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          1.260     8.074    <hidden>
    SLICE_X27Y58         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.520     2.699    <hidden>
    SLICE_X27Y58         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 0.580ns (13.928%)  route 3.584ns (86.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.398     5.786    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.910 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.187     7.096    <hidden>
    SLICE_X40Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.476     2.655    <hidden>
    SLICE_X40Y61         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 0.580ns (13.928%)  route 3.584ns (86.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.398     5.786    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.910 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.187     7.096    <hidden>
    SLICE_X40Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.476     2.655    <hidden>
    SLICE_X40Y61         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.580ns (14.993%)  route 3.288ns (85.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.398     5.786    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.910 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         0.891     6.800    <hidden>
    SLICE_X27Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.518     2.697    <hidden>
    SLICE_X27Y61         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.580ns (14.993%)  route 3.288ns (85.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.638     2.932    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.398     5.786    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.910 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         0.891     6.800    <hidden>
    SLICE_X27Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.518     2.697    <hidden>
    SLICE_X27Y61         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.306ns  (logic 0.672ns (29.138%)  route 1.634ns (70.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.845     3.139    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.995     4.652    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.154     4.806 f  <hidden>
                         net (fo=3, routed)           0.639     5.445    <hidden>
    SLICE_X40Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.479     2.658    <hidden>
    SLICE_X40Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.306ns  (logic 0.672ns (29.138%)  route 1.634ns (70.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.845     3.139    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.995     4.652    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.154     4.806 f  <hidden>
                         net (fo=3, routed)           0.639     5.445    <hidden>
    SLICE_X40Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.479     2.658    <hidden>
    SLICE_X40Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.306ns  (logic 0.672ns (29.138%)  route 1.634ns (70.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.845     3.139    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.995     4.652    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.154     4.806 f  <hidden>
                         net (fo=3, routed)           0.639     5.445    <hidden>
    SLICE_X40Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.479     2.658    <hidden>
    SLICE_X40Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.155ns  (logic 0.668ns (31.002%)  route 1.487ns (68.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.845     3.139    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.770     4.427    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.150     4.577 f  <hidden>
                         net (fo=3, routed)           0.717     5.294    <hidden>
    SLICE_X35Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.655     2.834    <hidden>
    SLICE_X35Y102        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.067%)  route 0.328ns (69.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.328     1.356    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/src_rst
    SLICE_X44Y86         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.819     1.185    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/dest_clk
    SLICE_X44Y86         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.638%)  route 0.388ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.388     1.416    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/src_rst
    SLICE_X41Y95         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/dest_clk
    SLICE_X41Y95         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.008%)  route 0.558ns (74.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.393     1.421    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X45Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.164     1.630    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X45Y99         FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X45Y99         FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.704%)  route 0.472ns (69.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.239     1.378    <hidden>
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.232     1.656    <hidden>
    SLICE_X38Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X38Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.704%)  route 0.472ns (69.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.239     1.378    <hidden>
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.232     1.656    <hidden>
    SLICE_X38Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X38Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.704%)  route 0.472ns (69.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.239     1.378    <hidden>
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.232     1.656    <hidden>
    SLICE_X38Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X38Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.529%)  route 0.476ns (69.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.439    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.484 f  <hidden>
                         net (fo=3, routed)           0.176     1.660    <hidden>
    SLICE_X40Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.529%)  route 0.476ns (69.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.439    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.484 f  <hidden>
                         net (fo=3, routed)           0.176     1.660    <hidden>
    SLICE_X40Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.529%)  route 0.476ns (69.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.439    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.484 f  <hidden>
                         net (fo=3, routed)           0.176     1.660    <hidden>
    SLICE_X40Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.487%)  route 0.477ns (69.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.639     0.975    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y101        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.290     1.429    <hidden>
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.474 f  <hidden>
                         net (fo=3, routed)           0.186     1.661    <hidden>
    SLICE_X40Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y98         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.296ns  (logic 3.986ns (38.712%)  route 6.310ns (61.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.726     3.020    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X85Y29         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/Q
                         net (fo=88, routed)          6.310     9.786    led_cnt_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.316 r  led_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.316    led_cnt[0]
    R14                                                               r  led_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.164ns (46.791%)  route 4.736ns (53.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     3.501 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          4.736     8.237    led_cnt_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.745    11.982 r  led_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.982    led_cnt[2]
    N16                                                               r  led_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 4.013ns (46.706%)  route 4.580ns (53.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.788     3.082    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.456     3.538 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/Q
                         net (fo=73, routed)          4.580     8.118    led_cnt_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.675 r  led_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.675    led_cnt[1]
    P14                                                               r  led_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.399ns (43.698%)  route 1.803ns (56.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.604     0.940    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/Q
                         net (fo=73, routed)          1.803     2.883    led_cnt_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.141 r  led_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.141    led_cnt[1]
    P14                                                               r  led_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.295ns  (logic 1.454ns (44.130%)  route 1.841ns (55.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.604     0.940    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X91Y30         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.128     1.068 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.841     2.908    led_cnt_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.326     4.234 r  led_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.234    led_cnt[2]
    N16                                                               r  led_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.372ns (34.516%)  route 2.602ns (65.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.580     0.916    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X85Y29         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/Q
                         net (fo=88, routed)          2.602     3.659    led_cnt_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.890 r  led_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.890    led_cnt[0]
    R14                                                               r  led_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.604ns  (logic 1.790ns (20.808%)  route 6.814ns (79.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.638     6.181    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.848     7.153    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327     8.604    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554     2.734    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.604ns  (logic 1.790ns (20.808%)  route 6.814ns (79.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.638     6.181    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.848     7.153    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327     8.604    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554     2.734    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.604ns  (logic 1.790ns (20.808%)  route 6.814ns (79.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.638     6.181    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.848     7.153    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327     8.604    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554     2.734    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.604ns  (logic 1.790ns (20.808%)  route 6.814ns (79.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.638     6.181    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.848     7.153    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327     8.604    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554     2.734    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.604ns  (logic 1.790ns (20.808%)  route 6.814ns (79.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.638     6.181    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.848     7.153    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.327     8.604    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554     2.734    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.653ns (29.522%)  route 3.945ns (70.478%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           3.945     5.474    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X78Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.598 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1/O
                         net (fo=1, routed)           0.000     5.598    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.553     2.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.653ns (30.380%)  route 3.787ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           3.787     5.316    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X78Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1/O
                         net (fo=1, routed)           0.000     5.440    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.553     2.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.341ns (17.004%)  route 1.664ns (82.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           1.664     1.960    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X78Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1/O
                         net (fo=1, routed)           0.000     2.005    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.341ns (16.502%)  route 1.725ns (83.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           1.725     2.021    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X78Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.066 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1/O
                         net (fo=1, routed)           0.000     2.066    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X78Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.399ns (12.468%)  route 2.805ns (87.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.001     2.311    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.285     2.641    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.686 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     3.204    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.399ns (12.468%)  route 2.805ns (87.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.001     2.311    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.285     2.641    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.686 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     3.204    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.399ns (12.468%)  route 2.805ns (87.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.001     2.311    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.285     2.641    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.686 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     3.204    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.399ns (12.468%)  route 2.805ns (87.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.001     2.311    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.285     2.641    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.686 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     3.204    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.399ns (12.468%)  route 2.805ns (87.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.001     2.311    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.285     2.641    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.686 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.518     3.204    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X77Y33         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mic_dma_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div2_0/inst/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 0.124ns (3.055%)  route 3.935ns (96.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           3.935     3.935    mic_dma_i/clk_div2_0/inst/rstn
    SLICE_X76Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.059 r  mic_dma_i/clk_div2_0/inst/out_clk_i_1/O
                         net (fo=1, routed)           0.000     4.059    mic_dma_i/clk_div2_0/inst/out_clk_i_1_n_0
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612     1.612    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.551     1.554    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div2_0/inst/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.045ns (2.412%)  route 1.820ns (97.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           1.820     1.820    mic_dma_i/clk_div2_0/inst/rstn
    SLICE_X76Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  mic_dma_i/clk_div2_0/inst/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.865    mic_dma_i/clk_div2_0/inst/out_clk_i_1_n_0
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.848     0.850    mic_dma_i/clk_div2_0/inst/in_clk
    SLICE_X76Y33         FDRE                                         r  mic_dma_i/clk_div2_0/inst/out_clk_reg/C





