<stg><name>dense_resource_rf_leq_nin<ap_fixed,ap_fixed<4,2,5,3,0>,config5_mult>.0.0</name>


<trans_list>

<trans id="245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:31  %data_14_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:32  %data_13_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:33  %data_12_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:36  %data_7_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:37  %data_6_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:38  %data_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:39  %data_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:40  %data_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:41  %sext_ln1118 = sext i4 %data_0_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:42  %sub_ln1118 = sub i5 0, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:43  %trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:44  %sext_ln708 = sext i3 %trunc_ln to i4

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:45  %sext_ln1118_1 = sext i4 %data_1_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:46  %sub_ln1118_1 = sub i5 0, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:47  %trunc_ln708_1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_1, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:48  %sext_ln708_1 = sext i3 %trunc_ln708_1 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:49  %sext_ln1118_2 = sext i4 %data_3_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:50  %sub_ln1118_2 = sub i5 0, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:51  %trunc_ln708_2 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_2, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:53  %sext_ln1118_3 = sext i4 %data_6_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:54  %sub_ln1118_3 = sub i5 0, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:55  %trunc_ln708_3 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_3, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:56  %sext_ln708_3 = sext i3 %trunc_ln708_3 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:57  %sext_ln1118_4 = sext i4 %data_7_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:58  %sub_ln1118_4 = sub i5 0, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:59  %trunc_ln708_4 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:60  %sext_ln708_4 = sext i3 %trunc_ln708_4 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:69  %sext_ln1118_7 = sext i4 %data_12_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:70  %sub_ln1118_7 = sub i5 0, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:71  %trunc_ln708_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_7, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:73  %sext_ln1118_8 = sext i4 %data_13_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:74  %sub_ln1118_8 = sub i5 0, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:75  %trunc_ln708_8 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_8, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:77  %sext_ln1118_9 = sext i4 %data_14_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:78  %sub_ln1118_9 = sub i5 0, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:79  %trunc_ln708_9 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_9, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:197  %add_ln703 = add i4 %sext_ln708, %sext_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:198  %add_ln703_1 = add i4 %sext_ln708_4, %sext_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:0  %data_69_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_69_V_read)

]]></Node>
<StgValue><ssdm name="data_69_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:1  %data_68_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_68_V_read)

]]></Node>
<StgValue><ssdm name="data_68_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:2  %data_66_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_66_V_read)

]]></Node>
<StgValue><ssdm name="data_66_V_read_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:5  %data_59_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_59_V_read)

]]></Node>
<StgValue><ssdm name="data_59_V_read_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:6  %data_57_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_57_V_read)

]]></Node>
<StgValue><ssdm name="data_57_V_read_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:7  %data_56_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_56_V_read)

]]></Node>
<StgValue><ssdm name="data_56_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:10  %data_51_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_51_V_read)

]]></Node>
<StgValue><ssdm name="data_51_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:11  %data_48_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_48_V_read)

]]></Node>
<StgValue><ssdm name="data_48_V_read_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:12  %data_46_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_46_V_read)

]]></Node>
<StgValue><ssdm name="data_46_V_read_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:13  %data_45_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_45_V_read)

]]></Node>
<StgValue><ssdm name="data_45_V_read_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:16  %data_39_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_39_V_read)

]]></Node>
<StgValue><ssdm name="data_39_V_read_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:17  %data_38_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_38_V_read)

]]></Node>
<StgValue><ssdm name="data_38_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:18  %data_36_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_36_V_read)

]]></Node>
<StgValue><ssdm name="data_36_V_read_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:19  %data_35_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_35_V_read)

]]></Node>
<StgValue><ssdm name="data_35_V_read_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:20  %data_33_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_33_V_read)

]]></Node>
<StgValue><ssdm name="data_33_V_read_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:21  %data_32_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_32_V_read)

]]></Node>
<StgValue><ssdm name="data_32_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:22  %data_31_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:23  %data_30_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:24  %data_29_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:25  %data_27_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:26  %data_26_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:27  %data_23_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:28  %data_21_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:29  %data_16_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:30  %data_15_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:34  %data_11_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:35  %data_9_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:52  %sext_ln708_2 = sext i3 %trunc_ln708_2 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:61  %sext_ln1118_5 = sext i4 %data_9_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:62  %sub_ln1118_5 = sub i5 0, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:63  %trunc_ln708_5 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_5, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:64  %sext_ln708_5 = sext i3 %trunc_ln708_5 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:65  %sext_ln1118_6 = sext i4 %data_11_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:66  %sub_ln1118_6 = sub i5 0, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:67  %trunc_ln708_6 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_6, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:68  %sext_ln708_6 = sext i3 %trunc_ln708_6 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:72  %sext_ln708_7 = sext i3 %trunc_ln708_7 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:76  %sext_ln708_8 = sext i3 %trunc_ln708_8 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:80  %sext_ln708_9 = sext i3 %trunc_ln708_9 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:81  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %data_15_V_read_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:82  %sext_ln1118_10 = sext i5 %shl_ln to i6

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:83  %sub_ln1118_10 = sub i6 0, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:84  %trunc_ln708_s = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %sub_ln1118_10, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:85  %sext_ln1118_11 = sext i4 %data_16_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:86  %sub_ln1118_11 = sub i5 0, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:87  %trunc_ln708_10 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_11, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:88  %sext_ln708_10 = sext i3 %trunc_ln708_10 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_10"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:89  %sext_ln1118_12 = sext i4 %data_21_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:90  %sub_ln1118_12 = sub i5 0, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:91  %trunc_ln708_11 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_12, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:93  %sext_ln1118_13 = sext i4 %data_23_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:94  %sub_ln1118_13 = sub i5 0, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:95  %trunc_ln708_12 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_13, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:96  %sext_ln708_12 = sext i3 %trunc_ln708_12 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_12"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:97  %sext_ln1118_14 = sext i4 %data_26_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:98  %sub_ln1118_14 = sub i5 0, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:99  %trunc_ln708_13 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_14, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:100  %sext_ln708_13 = sext i3 %trunc_ln708_13 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:101  %sext_ln1118_15 = sext i4 %data_27_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:102  %sub_ln1118_15 = sub i5 0, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:103  %trunc_ln708_14 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_15, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:104  %sext_ln708_14 = sext i3 %trunc_ln708_14 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_14"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:105  %sext_ln1118_16 = sext i4 %data_29_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:106  %sub_ln1118_16 = sub i5 0, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="sub_ln1118_16"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:107  %trunc_ln708_15 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_16, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:108  %sext_ln708_15 = sext i3 %trunc_ln708_15 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_15"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:109  %sext_ln1118_17 = sext i4 %data_30_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:110  %sub_ln1118_17 = sub i5 0, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="sub_ln1118_17"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:111  %trunc_ln708_16 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_17, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:113  %shl_ln1118_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %data_31_V_read_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:114  %sext_ln1118_18 = sext i5 %shl_ln1118_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:115  %sub_ln1118_18 = sub i6 0, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="sub_ln1118_18"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:116  %trunc_ln708_17 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %sub_ln1118_18, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:117  %sext_ln1118_19 = sext i4 %data_32_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:118  %sub_ln1118_19 = sub i5 0, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="sub_ln1118_19"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:119  %trunc_ln708_18 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_19, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:120  %sext_ln708_17 = sext i3 %trunc_ln708_18 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_17"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:121  %sext_ln1118_20 = sext i4 %data_33_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:122  %sub_ln1118_20 = sub i5 0, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="sub_ln1118_20"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:123  %trunc_ln708_19 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_20, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:124  %sext_ln708_18 = sext i3 %trunc_ln708_19 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_18"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:125  %sext_ln1118_21 = sext i4 %data_35_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:126  %sub_ln1118_21 = sub i5 0, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_21"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:127  %trunc_ln708_20 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_21, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:128  %sext_ln708_19 = sext i3 %trunc_ln708_20 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_19"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:129  %sext_ln1118_22 = sext i4 %data_36_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:130  %sub_ln1118_22 = sub i5 0, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="sub_ln1118_22"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:131  %trunc_ln708_21 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_22, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:133  %sext_ln1118_23 = sext i4 %data_38_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:134  %sub_ln1118_23 = sub i5 0, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="sub_ln1118_23"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:135  %trunc_ln708_22 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_23, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:136  %sext_ln708_21 = sext i3 %trunc_ln708_22 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_21"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:137  %sext_ln1118_24 = sext i4 %data_39_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:138  %sub_ln1118_24 = sub i5 0, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="sub_ln1118_24"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:139  %trunc_ln708_23 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_24, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:140  %sext_ln708_22 = sext i3 %trunc_ln708_23 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_22"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:149  %sext_ln1118_27 = sext i4 %data_45_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:150  %sub_ln1118_27 = sub i5 0, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="sub_ln1118_27"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:151  %trunc_ln708_26 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_27, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:153  %sext_ln1118_28 = sext i4 %data_46_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:154  %sub_ln1118_28 = sub i5 0, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="sub_ln1118_28"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:155  %trunc_ln708_27 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_28, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:157  %sext_ln1118_29 = sext i4 %data_48_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:158  %sub_ln1118_29 = sub i5 0, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="sub_ln1118_29"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:159  %trunc_ln708_28 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_29, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:161  %sext_ln1118_30 = sext i4 %data_51_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:162  %sub_ln1118_30 = sub i5 0, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="sub_ln1118_30"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:163  %trunc_ln708_29 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_30, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:164  %sext_ln708_28 = sext i3 %trunc_ln708_29 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_28"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:169  %sext_ln1118_31 = sext i4 %data_56_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:170  %sub_ln1118_31 = sub i5 0, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="sub_ln1118_31"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:171  %trunc_ln708_32 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_31, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:172  %sext_ln708_31 = sext i3 %trunc_ln708_32 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_31"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:173  %shl_ln1118_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %data_57_V_read_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:174  %sext_ln1118_32 = sext i5 %shl_ln1118_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:175  %sub_ln1118_32 = sub i6 0, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="sub_ln1118_32"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:176  %trunc_ln708_33 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %sub_ln1118_32, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:177  %sext_ln1118_33 = sext i4 %data_59_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:178  %sub_ln1118_33 = sub i5 0, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="sub_ln1118_33"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:179  %trunc_ln708_34 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_33, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:180  %sext_ln708_32 = sext i3 %trunc_ln708_34 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_32"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:185  %sext_ln1118_35 = sext i4 %data_66_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:186  %sub_ln1118_34 = sub i5 0, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="sub_ln1118_34"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:187  %trunc_ln708_37 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_34, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:188  %sext_ln708_34 = sext i3 %trunc_ln708_37 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_34"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:189  %sext_ln1118_36 = sext i4 %data_68_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:190  %sub_ln1118_35 = sub i5 0, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="sub_ln1118_35"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:191  %trunc_ln708_38 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_35, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:193  %sext_ln1118_37 = sext i4 %data_69_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:194  %sub_ln1118_36 = sub i5 0, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="sub_ln1118_36"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:195  %trunc_ln708_39 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_36, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:199  %add_ln703_2 = add i4 %sext_ln708_2, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:200  %add_ln703_3 = add i4 %add_ln703, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:201  %add_ln703_4 = add i4 %sext_ln708_6, %sext_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:202  %add_ln703_5 = add i4 %sext_ln708_9, %sext_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:203  %add_ln703_6 = add i4 %sext_ln708_7, %add_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:206  %add_ln703_9 = add i4 %sext_ln708_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:207  %add_ln703_10 = add i4 %sext_ln708_13, %sext_ln708_12

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:210  %add_ln703_13 = add i4 %sext_ln708_15, %sext_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:211  %add_ln703_14 = add i4 %sext_ln708_17, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:216  %add_ln703_19 = add i4 %sext_ln708_19, %sext_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:217  %add_ln703_20 = add i4 %sext_ln708_22, %sext_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:225  %add_ln703_28 = add i4 %sext_ln708_31, %sext_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:226  %add_ln703_29 = add i4 %sext_ln708_34, %sext_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:3  %data_61_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_61_V_read)

]]></Node>
<StgValue><ssdm name="data_61_V_read_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:4  %data_60_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_60_V_read)

]]></Node>
<StgValue><ssdm name="data_60_V_read_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:8  %data_54_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_54_V_read)

]]></Node>
<StgValue><ssdm name="data_54_V_read_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:9  %data_52_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_52_V_read)

]]></Node>
<StgValue><ssdm name="data_52_V_read_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:14  %data_43_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_43_V_read)

]]></Node>
<StgValue><ssdm name="data_43_V_read_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:15  %data_42_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_42_V_read)

]]></Node>
<StgValue><ssdm name="data_42_V_read_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:92  %sext_ln708_11 = sext i3 %trunc_ln708_11 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_11"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:112  %sext_ln708_16 = sext i3 %trunc_ln708_16 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_16"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:132  %sext_ln708_20 = sext i3 %trunc_ln708_21 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_20"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:141  %sext_ln1118_25 = sext i4 %data_42_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:142  %sub_ln1118_25 = sub i5 0, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="sub_ln1118_25"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:143  %trunc_ln708_24 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_25, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:144  %sext_ln708_23 = sext i3 %trunc_ln708_24 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_23"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:145  %sext_ln1118_26 = sext i4 %data_43_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:146  %sub_ln1118_26 = sub i5 0, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="sub_ln1118_26"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:147  %trunc_ln708_25 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %sub_ln1118_26, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:148  %sext_ln708_24 = sext i3 %trunc_ln708_25 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_24"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:152  %sext_ln708_25 = sext i3 %trunc_ln708_26 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_25"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:156  %sext_ln708_26 = sext i3 %trunc_ln708_27 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_26"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:160  %sext_ln708_27 = sext i3 %trunc_ln708_28 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_27"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:165  %trunc_ln708_30 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %data_52_V_read_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:166  %sext_ln708_29 = sext i2 %trunc_ln708_30 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_29"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:167  %trunc_ln708_31 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %data_54_V_read_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:168  %sext_ln708_30 = sext i2 %trunc_ln708_31 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_30"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:181  %trunc_ln708_35 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %data_60_V_read_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:182  %sext_ln708_33 = sext i2 %trunc_ln708_35 to i3

]]></Node>
<StgValue><ssdm name="sext_ln708_33"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:183  %trunc_ln708_36 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %data_61_V_read_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:184  %sext_ln1118_34 = sext i2 %trunc_ln708_36 to i3

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:192  %sext_ln708_35 = sext i3 %trunc_ln708_38 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_35"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:196  %sext_ln708_36 = sext i3 %trunc_ln708_39 to i4

]]></Node>
<StgValue><ssdm name="sext_ln708_36"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:204  %add_ln703_7 = add i4 %add_ln703_4, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:205  %add_ln703_8 = add i4 %add_ln703_3, %add_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:208  %add_ln703_11 = add i4 %sext_ln708_11, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:209  %add_ln703_12 = add i4 %add_ln703_9, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:212  %add_ln703_15 = add i4 %sext_ln708_16, %add_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:213  %add_ln703_16 = add i4 %add_ln703_13, %add_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:218  %add_ln703_21 = add i4 %sext_ln708_20, %add_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:219  %add_ln703_22 = add i4 %add_ln703_19, %add_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:220  %add_ln703_23 = add i4 %sext_ln708_24, %sext_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:221  %add_ln703_24 = add i4 %sext_ln708_27, %sext_ln708_26

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:222  %add_ln703_25 = add i4 %sext_ln708_25, %add_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:227  %add_ln703_30 = add i4 %trunc_ln708_33, %add_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:228  %add_ln703_31 = add i4 %add_ln703_28, %add_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:229  %add_ln703_32 = add i4 %sext_ln708_29, %sext_ln708_36

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:230  %add_ln703_33 = add i4 %sext_ln708_35, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:231  %add_ln703_34 = add i3 %sext_ln1118_34, %sext_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:232  %sext_ln703 = sext i3 %add_ln703_34 to i4

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:233  %add_ln703_35 = add i4 %sext_ln708_30, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="236" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:214  %add_ln703_17 = add i4 %add_ln703_12, %add_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:215  %add_ln703_18 = add i4 %add_ln703_8, %add_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:223  %add_ln703_26 = add i4 %add_ln703_23, %add_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:224  %add_ln703_27 = add i4 %add_ln703_22, %add_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:234  %add_ln703_36 = add i4 %add_ln703_33, %add_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:235  %add_ln703_37 = add i4 %add_ln703_31, %add_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="242" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:236  %add_ln703_38 = add i4 %add_ln703_27, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:237  %add_ln703_39 = add i4 %add_ln703_18, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi4ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi4ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:238  ret i4 %add_ln703_39

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
