#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 18 18:14:33 2019
# Process ID: 12256
# Current directory: C:/Users/84546/Desktop/18-19-3/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17716 C:\Users\84546\Desktop\18-19-3\CPU\CPU.xpr
# Log file: C:/Users/84546/Desktop/18-19-3/CPU/vivado.log
# Journal file: C:/Users/84546/Desktop/18-19-3/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84546/Desktop/18-19-3/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 817.344 ; gain = 116.387
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 833.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/Test_top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.227 ; gain = 0.973
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 18 18:49:37 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 833.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 852.473 ; gain = 19.289
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 877.277 ; gain = 0.785
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 877.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 878.094 ; gain = 0.816
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 888.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 888.180 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 893.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 893.918 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 902.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 903.465 ; gain = 0.563
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 18 19:25:34 2019] Launched MCU_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/MCU_mem_dist_mem_gen_0_0_synth_1/runme.log
[Thu Apr 18 19:25:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 916.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 916.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <MCU_mem> from BD file <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 972.680 ; gain = 56.215
startgroup
endgroup
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 995.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 997.668 ; gain = 2.426
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
delete_bd_objs [get_bd_nets a_0_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_cells dist_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets a_0_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_cells dist_mem_gen_0]'
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe' provided. It will be converted relative to IP Instance files '../../../../../../mem2.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/ui/bd_ffc966f5.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/sim/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem.hwh
Generated Block Design Tcl file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem_bd.tcl
Generated Hardware Definition File C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.hwdef
[Thu Apr 18 19:36:27 2019] Launched MCU_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/MCU_mem_dist_mem_gen_0_0_synth_1/runme.log
[Thu Apr 18 19:36:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1098.516 ; gain = 72.977
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1100.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1109.199 ; gain = 8.660
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1117.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1117.031 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1117.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1117.148 ; gain = 0.117
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port MBR_out [C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1118.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time                90000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1118.988 ; gain = 0.316
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst at time                90000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.ramw.ram_i.dist_mem_gen_0.inst is         255
WARNING in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in Test_top.tpd.cpu.mcu.mmw.MCU_mem_i.dist_mem_gen_0.inst is         127
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 18 19:49:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1127.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1127.172 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/84546/Desktop/18-19-3/CPU/mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../mem.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
generate_target Simulation [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd]
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/sim/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem.hwh
Generated Block Design Tcl file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem_bd.tcl
Generated Hardware Definition File C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.hwdef
export_ip_user_files -of_objects [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd] -directory C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files -ipstatic_source_dir C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/modelsim} {questa=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/questa} {riviera=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.777 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1156.777 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
[Thu Apr 18 20:02:56 2019] Launched MCU_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/MCU_mem_dist_mem_gen_0_0_synth_1/runme.log
[Thu Apr 18 20:02:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1319.328 ; gain = 3.824
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1319.508 ; gain = 0.086
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe' provided. It will be converted relative to IP Instance files '../../../../../../mem2.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd> 
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/sim/MCU_mem.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem.hwh
Generated Block Design Tcl file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hw_handoff/MCU_mem_bd.tcl
Generated Hardware Definition File C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/synth/MCU_mem.hwdef
[Thu Apr 18 21:17:50 2019] Launched MCU_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/MCU_mem_dist_mem_gen_0_0_synth_1/runme.log
[Thu Apr 18 21:17:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.398 ; gain = 3.777
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1373.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.137 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1373.137 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.164 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.164 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/ram.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <ram> from BD file <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/ram.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/84546/Desktop/18-19-3/CPU/task2.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/84546/Desktop/18-19-3/CPU/task2.coe' provided. It will be converted relative to IP Instance files '../../../../../../task2.coe'
endgroup
reset_run ram_dist_mem_gen_0_0_synth_1
save_bd_design
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/ram.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/ram.bd> 
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/synth/ram.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/sim/ram.v
VHDL Output written to : C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hw_handoff/ram.hwh
Generated Block Design Tcl file C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hw_handoff/ram_bd.tcl
Generated Hardware Definition File C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/synth/ram.hwdef
[Thu Apr 18 22:49:41 2019] Launched ram_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/ram_dist_mem_gen_0_0_synth_1/runme.log
[Thu Apr 18 22:49:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.605 ; gain = 17.441
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.984 ; gain = 6.281
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1417.984 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.246 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/MCU_mem_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/ram_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim/task.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_0/sim/MCU_mem_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/Multiply/sim/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/bd/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/ALU_flag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_flag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/new/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sim_1/new/Test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_top
"xvhdl --incr --relax -prj Test_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84546/Desktop/18-19-3/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_top_behav -key {Behavioral:sim_1:Functional:Test_top} -tclbatch {Test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.816 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Apr 18 23:29:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/synth_1/runme.log
[Thu Apr 18 23:29:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 18 23:32:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/84546/Desktop/18-19-3/CPU/CPU.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 23:33:43 2019...
