#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 13:39:31 2020
# Process ID: 24824
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1
# Command line: vivado.exe -log resizer_axis_dwidth_converter_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source resizer_axis_dwidth_converter_1_0.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1/resizer_axis_dwidth_converter_1_0.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source resizer_axis_dwidth_converter_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.cache/ip 
Command: synth_design -top resizer_axis_dwidth_converter_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1/C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1/.Xil/Vivado-24824-DESKTOP-D9F9TPQ/realtime\resizer_axis_dwidth_converter_1_0.tcl
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 13:39:41 2020...
