#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026214b4f720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026214b4c940 .scope module, "set_associative_cache" "set_associative_cache" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 2 "dbg_valid";
    .port_info 21 /OUTPUT 2 "dbg_dirty";
    .port_info 22 /OUTPUT 2 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_lru";
    .port_info 24 /OUTPUT 1 "dbg_selected_way";
    .port_info 25 /OUTPUT 1 "dbg_writeback";
L_0000026214af9d30 .functor BUFZ 1, L_0000026214be1f60, C4<0>, C4<0>, C4<0>;
L_0000026214afaf20 .functor BUFZ 1, L_0000026214be0ca0, C4<0>, C4<0>, C4<0>;
L_0000026214afb0e0 .functor BUFZ 1, L_0000026214be2140, C4<0>, C4<0>, C4<0>;
L_0000026214afa0b0 .functor BUFZ 1, L_0000026214be0480, C4<0>, C4<0>, C4<0>;
L_0000026214afaeb0 .functor AND 1, L_0000026214af9d30, L_0000026214bd9800, C4<1>, C4<1>;
L_0000026214afb000 .functor AND 1, L_0000026214afaf20, L_0000026214c2cd10, C4<1>, C4<1>;
L_0000026214afb3f0 .functor OR 1, L_0000026214afaeb0, L_0000026214afb000, C4<0>, C4<0>;
L_0000026214af9e10 .functor BUFZ 1, L_0000026214afb000, C4<0>, C4<0>, C4<0>;
L_0000026214af9a20 .functor BUFZ 1, L_0000026214c2bd70, C4<0>, C4<0>, C4<0>;
L_0000026214af9a90 .functor BUFZ 1, L_0000026214af9a20, C4<0>, C4<0>, C4<0>;
L_0000026214afac10 .functor BUFZ 256, L_0000026214c2c130, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000026214af9ef0 .functor BUFZ 256, L_0000026214c2b370, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000026214af9fd0 .functor BUFZ 1, v0000026214bd7f70_0, C4<0>, C4<0>, C4<0>;
L_0000026214af9be0 .functor BUFZ 1, v0000026214bd9050_0, C4<0>, C4<0>, C4<0>;
L_0000026214afa190 .functor BUFZ 4, v0000026214bd7c50_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026214afa430 .functor BUFZ 1, L_0000026214af9a20, C4<0>, C4<0>, C4<0>;
L_0000026214afa200 .functor BUFZ 1, v0000026214bd7bb0_0, C4<0>, C4<0>, C4<0>;
L_0000026214afa270 .functor BUFZ 1, v0000026214bd99e0_0, C4<0>, C4<0>, C4<0>;
L_0000026214be3558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214b08230_0 .net *"_ivl_101", 1 0, L_0000026214be3558;  1 drivers
v0000026214b082d0_0 .net *"_ivl_108", 22 0, L_0000026214c2b870;  1 drivers
v0000026214b080f0_0 .net *"_ivl_110", 5 0, L_0000026214c2c3b0;  1 drivers
L_0000026214be35a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214b084b0_0 .net *"_ivl_113", 1 0, L_0000026214be35a0;  1 drivers
v0000026214b08690_0 .net *"_ivl_114", 22 0, L_0000026214c2b910;  1 drivers
v0000026214b087d0_0 .net *"_ivl_116", 5 0, L_0000026214c2c310;  1 drivers
L_0000026214be35e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214b069d0_0 .net *"_ivl_119", 1 0, L_0000026214be35e8;  1 drivers
L_0000026214be3630 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026214b06bb0_0 .net/2u *"_ivl_122", 4 0, L_0000026214be3630;  1 drivers
v0000026214bd54c0_0 .net *"_ivl_16", 0 0, L_0000026214be1f60;  1 drivers
v0000026214bd66e0_0 .net *"_ivl_18", 5 0, L_0000026214be0f20;  1 drivers
L_0000026214be3318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd61e0_0 .net *"_ivl_21", 1 0, L_0000026214be3318;  1 drivers
v0000026214bd6460_0 .net *"_ivl_24", 0 0, L_0000026214be0ca0;  1 drivers
v0000026214bd6320_0 .net *"_ivl_26", 5 0, L_0000026214be2000;  1 drivers
L_0000026214be3360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd60a0_0 .net *"_ivl_29", 1 0, L_0000026214be3360;  1 drivers
v0000026214bd5d80_0 .net *"_ivl_32", 0 0, L_0000026214be2140;  1 drivers
v0000026214bd5e20_0 .net *"_ivl_34", 5 0, L_0000026214be0520;  1 drivers
L_0000026214be33a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd6280_0 .net *"_ivl_37", 1 0, L_0000026214be33a8;  1 drivers
v0000026214bd52e0_0 .net *"_ivl_40", 0 0, L_0000026214be0480;  1 drivers
v0000026214bd5c40_0 .net *"_ivl_42", 5 0, L_0000026214be21e0;  1 drivers
L_0000026214be33f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd59c0_0 .net *"_ivl_45", 1 0, L_0000026214be33f0;  1 drivers
v0000026214bd57e0_0 .net *"_ivl_48", 22 0, L_0000026214be0340;  1 drivers
v0000026214bd7040_0 .net *"_ivl_50", 5 0, L_0000026214be0660;  1 drivers
L_0000026214be3438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd5ce0_0 .net *"_ivl_53", 1 0, L_0000026214be3438;  1 drivers
v0000026214bd6fa0_0 .net *"_ivl_56", 22 0, L_0000026214c2baf0;  1 drivers
v0000026214bd5ec0_0 .net *"_ivl_58", 5 0, L_0000026214c2c1d0;  1 drivers
L_0000026214be3480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd5880_0 .net *"_ivl_61", 1 0, L_0000026214be3480;  1 drivers
v0000026214bd63c0_0 .net *"_ivl_74", 0 0, L_0000026214c2bd70;  1 drivers
v0000026214bd6780_0 .net *"_ivl_76", 5 0, L_0000026214c2cb30;  1 drivers
L_0000026214be34c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd6e60_0 .net *"_ivl_79", 1 0, L_0000026214be34c8;  1 drivers
v0000026214bd6c80_0 .net *"_ivl_88", 255 0, L_0000026214c2c130;  1 drivers
v0000026214bd6820_0 .net *"_ivl_90", 5 0, L_0000026214c2beb0;  1 drivers
L_0000026214be3510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bd65a0_0 .net *"_ivl_93", 1 0, L_0000026214be3510;  1 drivers
v0000026214bd6dc0_0 .net *"_ivl_96", 255 0, L_0000026214c2b370;  1 drivers
v0000026214bd6f00_0 .net *"_ivl_98", 5 0, L_0000026214c2bcd0;  1 drivers
v0000026214bd6b40_0 .net "cache_hit", 0 0, L_0000026214afb3f0;  1 drivers
v0000026214bd6aa0_0 .net "cache_miss", 0 0, L_0000026214c2cbd0;  1 drivers
o0000026214b85ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd5600_0 .net "clk", 0 0, o0000026214b85ac8;  0 drivers
o0000026214b85af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026214bd70e0_0 .net "cpu_addr", 31 0, o0000026214b85af8;  0 drivers
v0000026214bd6960_0 .var "cpu_rdata", 31 0;
v0000026214bd56a0_0 .var "cpu_ready", 0 0;
o0000026214b85b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd5380_0 .net "cpu_req", 0 0, o0000026214b85b88;  0 drivers
v0000026214bd7180_0 .var "cpu_resp", 0 0;
o0000026214b85be8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd5f60_0 .net "cpu_rw", 0 0, o0000026214b85be8;  0 drivers
o0000026214b85c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026214bd5420_0 .net "cpu_wdata", 31 0, o0000026214b85c18;  0 drivers
o0000026214b85c48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000026214bd6a00_0 .net "cpu_wstrb", 3 0, o0000026214b85c48;  0 drivers
v0000026214bd6be0_0 .net "current_block_0", 255 0, L_0000026214afac10;  1 drivers
v0000026214bd6640_0 .net "current_block_1", 255 0, L_0000026214af9ef0;  1 drivers
v0000026214bd6500 .array "data_arr_0", 15 0, 255 0;
v0000026214bd5560 .array "data_arr_1", 15 0, 255 0;
v0000026214bd68c0_0 .net "dbg_dirty", 1 0, L_0000026214c2b550;  1 drivers
v0000026214bd6000_0 .net "dbg_hit", 0 0, L_0000026214af9fd0;  1 drivers
v0000026214bd6d20_0 .net "dbg_lru", 0 0, L_0000026214afa430;  1 drivers
v0000026214bd5740_0 .net "dbg_miss", 0 0, L_0000026214af9be0;  1 drivers
v0000026214bd6140_0 .net "dbg_selected_way", 0 0, L_0000026214afa200;  1 drivers
v0000026214bd5920_0 .net "dbg_state", 3 0, L_0000026214afa190;  1 drivers
v0000026214bd5a60_0 .net "dbg_tag_match", 1 0, L_0000026214c2ca90;  1 drivers
v0000026214bd5b00_0 .net "dbg_valid", 1 0, L_0000026214c2c810;  1 drivers
v0000026214bd5ba0_0 .net "dbg_writeback", 0 0, L_0000026214afa270;  1 drivers
v0000026214bd8f10_0 .net "dirty_0", 0 0, L_0000026214afb0e0;  1 drivers
v0000026214bd8ab0_0 .net "dirty_1", 0 0, L_0000026214afa0b0;  1 drivers
v0000026214bd8a10 .array "dirty_arr_0", 15 0, 0 0;
v0000026214bd9190 .array "dirty_arr_1", 15 0, 0 0;
v0000026214bd7570_0 .net "hit_0", 0 0, L_0000026214afaeb0;  1 drivers
v0000026214bd8dd0_0 .net "hit_1", 0 0, L_0000026214afb000;  1 drivers
v0000026214bd72f0_0 .net "hit_block", 255 0, L_0000026214c2c270;  1 drivers
v0000026214bd7610_0 .var "hit_count", 31 0;
v0000026214bd8650_0 .var "hit_flag", 0 0;
v0000026214bd7f70_0 .var "hit_latch", 0 0;
v0000026214bd8e70_0 .net "hit_way", 0 0, L_0000026214af9e10;  1 drivers
v0000026214bd7390_0 .var/i "i", 31 0;
v0000026214bd7890_0 .net "lat_index", 3 0, L_0000026214be1d80;  1 drivers
v0000026214bd85b0_0 .net "lat_offset", 4 0, L_0000026214be1ce0;  1 drivers
v0000026214bd8b50_0 .net "lat_tag", 22 0, L_0000026214be1ec0;  1 drivers
v0000026214bd8fb0_0 .net "lat_word_offset", 2 0, L_0000026214be1e20;  1 drivers
v0000026214bd81f0_0 .var "latched_addr", 31 0;
v0000026214bd7930_0 .var "latched_rw", 0 0;
v0000026214bd8bf0_0 .var "latched_wdata", 31 0;
v0000026214bd90f0_0 .var "latched_wstrb", 3 0;
v0000026214bd7a70 .array "lru_arr", 15 0, 0 0;
v0000026214bd8970_0 .net "lru_bit", 0 0, L_0000026214af9a20;  1 drivers
v0000026214bd8290_0 .var "mem_addr", 31 0;
o0000026214b86248 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026214bd7750_0 .net "mem_rdata", 255 0, o0000026214b86248;  0 drivers
o0000026214b86278 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd7d90_0 .net "mem_ready", 0 0, o0000026214b86278;  0 drivers
v0000026214bd7430_0 .var "mem_req", 0 0;
o0000026214b862d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd74d0_0 .net "mem_resp", 0 0, o0000026214b862d8;  0 drivers
v0000026214bd8330_0 .var "mem_rw", 0 0;
v0000026214bd8c90_0 .var "mem_wdata", 255 0;
v0000026214bd8470_0 .var "miss_count", 31 0;
v0000026214bd76b0_0 .var "miss_flag", 0 0;
v0000026214bd9050_0 .var "miss_latch", 0 0;
v0000026214bd79d0_0 .var "next_state", 3 0;
v0000026214bd8010_0 .net "req_index", 3 0, L_0000026214be0c00;  1 drivers
v0000026214bd77f0_0 .net "req_offset", 4 0, L_0000026214be0b60;  1 drivers
v0000026214bd7b10_0 .net "req_tag", 22 0, L_0000026214be1a60;  1 drivers
v0000026214bd80b0_0 .net "req_word_offset", 2 0, L_0000026214be1b00;  1 drivers
o0000026214b864e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026214bd8790_0 .net "rst", 0 0, o0000026214b864e8;  0 drivers
v0000026214bd7bb0_0 .var "selected_way", 0 0;
v0000026214bd7c50_0 .var "state", 3 0;
v0000026214bd86f0 .array "tag_arr_0", 15 0, 22 0;
v0000026214bd8510 .array "tag_arr_1", 15 0, 22 0;
v0000026214bd8d30_0 .net "tag_match_0", 0 0, L_0000026214bd9800;  1 drivers
v0000026214bd7cf0_0 .net "tag_match_1", 0 0, L_0000026214c2cd10;  1 drivers
v0000026214bd7e30_0 .net "valid_0", 0 0, L_0000026214af9d30;  1 drivers
v0000026214bd7ed0_0 .net "valid_1", 0 0, L_0000026214afaf20;  1 drivers
v0000026214bd8150 .array "valid_arr_0", 15 0, 0 0;
v0000026214bd83d0 .array "valid_arr_1", 15 0, 0 0;
v0000026214bd8830_0 .net "victim_block", 255 0, L_0000026214c2bf50;  1 drivers
v0000026214bd88d0_0 .net "victim_dirty", 0 0, L_0000026214c2be10;  1 drivers
v0000026214bd9440_0 .net "victim_tag", 22 0, L_0000026214c2c450;  1 drivers
v0000026214bda480_0 .net "victim_valid", 0 0, L_0000026214c2b4b0;  1 drivers
v0000026214bdaac0_0 .net "victim_way", 0 0, L_0000026214af9a90;  1 drivers
v0000026214bda660_0 .net "writeback_addr", 31 0, L_0000026214c2b410;  1 drivers
v0000026214bd99e0_0 .var "writeback_flag", 0 0;
E_0000026214b3a670 .event posedge, v0000026214bd8790_0, v0000026214bd5600_0;
E_0000026214b39c30/0 .event anyedge, v0000026214bd7c50_0, v0000026214bd5380_0, v0000026214bd56a0_0, v0000026214bd6b40_0;
E_0000026214b39c30/1 .event anyedge, v0000026214bda480_0, v0000026214bd88d0_0, v0000026214bd7d90_0, v0000026214bd74d0_0;
E_0000026214b39c30 .event/or E_0000026214b39c30/0, E_0000026214b39c30/1;
L_0000026214be0b60 .part o0000026214b85af8, 0, 5;
L_0000026214be0c00 .part o0000026214b85af8, 5, 4;
L_0000026214be1a60 .part o0000026214b85af8, 9, 23;
L_0000026214be1b00 .part o0000026214b85af8, 2, 3;
L_0000026214be1ce0 .part v0000026214bd81f0_0, 0, 5;
L_0000026214be1d80 .part v0000026214bd81f0_0, 5, 4;
L_0000026214be1ec0 .part v0000026214bd81f0_0, 9, 23;
L_0000026214be1e20 .part v0000026214bd81f0_0, 2, 3;
L_0000026214be1f60 .array/port v0000026214bd8150, L_0000026214be0f20;
L_0000026214be0f20 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3318;
L_0000026214be0ca0 .array/port v0000026214bd83d0, L_0000026214be2000;
L_0000026214be2000 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3360;
L_0000026214be2140 .array/port v0000026214bd8a10, L_0000026214be0520;
L_0000026214be0520 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be33a8;
L_0000026214be0480 .array/port v0000026214bd9190, L_0000026214be21e0;
L_0000026214be21e0 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be33f0;
L_0000026214be0340 .array/port v0000026214bd86f0, L_0000026214be0660;
L_0000026214be0660 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3438;
L_0000026214bd9800 .cmp/eq 23, L_0000026214be0340, L_0000026214be1ec0;
L_0000026214c2baf0 .array/port v0000026214bd8510, L_0000026214c2c1d0;
L_0000026214c2c1d0 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3480;
L_0000026214c2cd10 .cmp/eq 23, L_0000026214c2baf0, L_0000026214be1ec0;
L_0000026214c2cbd0 .reduce/nor L_0000026214afb3f0;
L_0000026214c2bd70 .array/port v0000026214bd7a70, L_0000026214c2cb30;
L_0000026214c2cb30 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be34c8;
L_0000026214c2b4b0 .functor MUXZ 1, L_0000026214af9d30, L_0000026214afaf20, L_0000026214af9a90, C4<>;
L_0000026214c2be10 .functor MUXZ 1, L_0000026214afb0e0, L_0000026214afa0b0, L_0000026214af9a90, C4<>;
L_0000026214c2c130 .array/port v0000026214bd6500, L_0000026214c2beb0;
L_0000026214c2beb0 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3510;
L_0000026214c2b370 .array/port v0000026214bd5560, L_0000026214c2bcd0;
L_0000026214c2bcd0 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be3558;
L_0000026214c2c270 .functor MUXZ 256, L_0000026214afac10, L_0000026214af9ef0, L_0000026214af9e10, C4<>;
L_0000026214c2bf50 .functor MUXZ 256, L_0000026214afac10, L_0000026214af9ef0, L_0000026214af9a90, C4<>;
L_0000026214c2b870 .array/port v0000026214bd8510, L_0000026214c2c3b0;
L_0000026214c2c3b0 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be35a0;
L_0000026214c2b910 .array/port v0000026214bd86f0, L_0000026214c2c310;
L_0000026214c2c310 .concat [ 4 2 0 0], L_0000026214be1d80, L_0000026214be35e8;
L_0000026214c2c450 .functor MUXZ 23, L_0000026214c2b910, L_0000026214c2b870, L_0000026214af9a90, C4<>;
L_0000026214c2b410 .concat [ 5 4 23 0], L_0000026214be3630, L_0000026214be1d80, L_0000026214c2c450;
L_0000026214c2c810 .concat [ 1 1 0 0], L_0000026214af9d30, L_0000026214afaf20;
L_0000026214c2b550 .concat [ 1 1 0 0], L_0000026214afb0e0, L_0000026214afa0b0;
L_0000026214c2ca90 .concat [ 1 1 0 0], L_0000026214bd9800, L_0000026214c2cd10;
S_0000026214b4ba50 .scope function.vec4.s32, "get_word" "get_word" 3 159, 3 159 0, S_0000026214b4c940;
 .timescale -9 -12;
v0000026214b08410_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_0000026214b4ba50
v0000026214b075b0_0 .var "word_sel", 2 0;
TD_set_associative_cache.get_word ;
    %load/vec4 v0000026214b075b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000026214b08410_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0000026214b81780 .scope function.vec4.s256, "set_word" "set_word" 3 177, 3 177 0, S_0000026214b4c940;
 .timescale -9 -12;
v0000026214b070b0_0 .var "block", 255 0;
v0000026214b073d0_0 .var "merged_word", 31 0;
v0000026214b07470_0 .var "new_word", 31 0;
v0000026214b07a10_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_0000026214b81780
v0000026214b07d30_0 .var "word_sel", 2 0;
v0000026214b07e70_0 .var "wstrb", 3 0;
TD_set_associative_cache.set_word ;
    %load/vec4 v0000026214b070b0_0;
    %load/vec4 v0000026214b07d30_0;
    %store/vec4 v0000026214b075b0_0, 0, 3;
    %store/vec4 v0000026214b08410_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_0000026214b4ba50;
    %store/vec4 v0000026214b07a10_0, 0, 32;
    %load/vec4 v0000026214b07e70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %load/vec4 v0000026214b07470_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v0000026214b07a10_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214b073d0_0, 4, 8;
    %load/vec4 v0000026214b07e70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v0000026214b07470_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0000026214b07a10_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214b073d0_0, 4, 8;
    %load/vec4 v0000026214b07e70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %load/vec4 v0000026214b07470_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %load/vec4 v0000026214b07a10_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214b073d0_0, 4, 8;
    %load/vec4 v0000026214b07e70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %load/vec4 v0000026214b07470_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %load/vec4 v0000026214b07a10_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214b073d0_0, 4, 8;
    %load/vec4 v0000026214b070b0_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v0000026214b07d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %jmp T_1.25;
T_1.17 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.18 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.19 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.20 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.21 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.22 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.23 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0000026214b073d0_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
S_0000026214b671f0 .scope module, "tb_cache_system" "tb_cache_system" 4 12;
 .timescale -9 -12;
v0000026214be08e0_0 .var "clk", 0 0;
v0000026214be1740_0 .var "cpu_addr", 31 0;
v0000026214be1420_0 .net "cpu_rdata", 31 0, v0000026214bdc530_0;  1 drivers
v0000026214be1ba0_0 .net "cpu_ready", 0 0, v0000026214bdd110_0;  1 drivers
v0000026214be11a0_0 .var "cpu_req", 0 0;
v0000026214be1c40_0 .net "cpu_resp", 0 0, v0000026214bdb9f0_0;  1 drivers
v0000026214be1100_0 .var "cpu_rw", 0 0;
v0000026214be0700_0 .var "cpu_wdata", 31 0;
v0000026214be0840_0 .var "cpu_wstrb", 3 0;
v0000026214be05c0_0 .net "dbg_dirty", 1 0, L_0000026214c2b730;  1 drivers
v0000026214be14c0_0 .net "dbg_hit", 0 0, L_0000026214afb700;  1 drivers
L_0000026214be3828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026214be1560_0 .net "dbg_lru", 0 0, L_0000026214be3828;  1 drivers
v0000026214be0e80_0 .net "dbg_miss", 0 0, L_0000026214afb690;  1 drivers
L_0000026214be3870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026214be0980_0 .net "dbg_selected_way", 0 0, L_0000026214be3870;  1 drivers
v0000026214be1240_0 .net "dbg_state", 3 0, L_0000026214afb620;  1 drivers
v0000026214be0ac0_0 .net "dbg_tag_match", 1 0, L_0000026214c2cef0;  1 drivers
v0000026214be17e0_0 .net "dbg_valid", 1 0, L_0000026214c2cdb0;  1 drivers
v0000026214be1880_0 .net "dbg_writeback", 0 0, L_0000026214afa2e0;  1 drivers
v0000026214be0d40_0 .var/i "errors", 31 0;
v0000026214be03e0_0 .var "expected_data", 31 0;
v0000026214be1600_0 .var "hit_flag", 0 0;
v0000026214be0a20_0 .var "read_data", 31 0;
v0000026214be16a0_0 .var "rst", 0 0;
v0000026214be0de0_0 .var/i "test_num", 31 0;
v0000026214be1920_0 .var/i "total_hits", 31 0;
v0000026214be19c0_0 .var/i "total_misses", 31 0;
S_0000026214b81da0 .scope task, "check_read" "check_read" 4 179, 4 179 0, S_0000026214b671f0;
 .timescale -9 -12;
v0000026214bda520_0 .var "actual", 31 0;
v0000026214bd9760_0 .var "addr", 31 0;
v0000026214bdb1a0_0 .var "expect_hit", 0 0;
v0000026214bda3e0_0 .var "expected", 31 0;
v0000026214bdab60_0 .var "test_name", 255 0;
v0000026214bd9b20_0 .var "was_hit", 0 0;
TD_tb_cache_system.check_read ;
    %load/vec4 v0000026214bd9760_0;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214bda520_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214bd9b20_0, 0, 1;
    %load/vec4 v0000026214bda520_0;
    %load/vec4 v0000026214bda3e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.26, 6;
    %vpi_call/w 4 190 "$display", "  *** ERROR %s: Data mismatch! Expected=0x%08X, Got=0x%08X", v0000026214bdab60_0, v0000026214bda3e0_0, v0000026214bda520_0 {0 0 0};
    %load/vec4 v0000026214be0d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be0d40_0, 0, 32;
T_2.26 ;
    %load/vec4 v0000026214bd9b20_0;
    %load/vec4 v0000026214bdb1a0_0;
    %cmp/ne;
    %jmp/0xz  T_2.28, 6;
    %vpi_call/w 4 196 "$display", "  *** ERROR %s: Hit mismatch! Expected=%b, Got=%b", v0000026214bdab60_0, v0000026214bdb1a0_0, v0000026214bd9b20_0 {0 0 0};
    %load/vec4 v0000026214be0d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be0d40_0, 0, 32;
T_2.28 ;
    %end;
S_0000026214b81f30 .scope task, "do_read" "do_read" 4 107, 4 107 0, S_0000026214b671f0;
 .timescale -9 -12;
v0000026214bdafc0_0 .var "addr", 31 0;
v0000026214bda5c0_0 .var "data", 31 0;
v0000026214bd9f80_0 .var "was_hit", 0 0;
E_0000026214b3a6b0 .event posedge, v0000026214bd9d00_0;
TD_tb_cache_system.do_read ;
    %fork TD_tb_cache_system.wait_ready, S_0000026214be2e40;
    %join;
    %wait E_0000026214b3a6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214be11a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214be1100_0, 0;
    %load/vec4 v0000026214bdafc0_0;
    %assign/vec4 v0000026214be1740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214be0700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214be0840_0, 0;
    %wait E_0000026214b3a6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214be11a0_0, 0;
T_3.30 ;
    %load/vec4 v0000026214be1c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.31, 8;
    %wait E_0000026214b3a6b0;
    %jmp T_3.30;
T_3.31 ;
    %load/vec4 v0000026214be1420_0;
    %store/vec4 v0000026214bda5c0_0, 0, 32;
    %load/vec4 v0000026214be14c0_0;
    %store/vec4 v0000026214bd9f80_0, 0, 1;
    %load/vec4 v0000026214be14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0000026214be1920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be1920_0, 0, 32;
T_3.32 ;
    %load/vec4 v0000026214be0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0000026214be19c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be19c0_0, 0, 32;
T_3.34 ;
    %vpi_call/w 4 134 "$display", "[READ]  Addr=0x%08X, Data=0x%08X, Hit=%b, State=%0d, Time=%0t", v0000026214bdafc0_0, v0000026214bda5c0_0, v0000026214bd9f80_0, v0000026214be1240_0, $time {0 0 0};
    %end;
S_0000026214b82480 .scope task, "do_write" "do_write" 4 143, 4 143 0, S_0000026214b671f0;
 .timescale -9 -12;
v0000026214bd9da0_0 .var "addr", 31 0;
v0000026214bda700_0 .var "data", 31 0;
v0000026214bdaca0_0 .var "strb", 3 0;
v0000026214bd9a80_0 .var "was_hit", 0 0;
TD_tb_cache_system.do_write ;
    %fork TD_tb_cache_system.wait_ready, S_0000026214be2e40;
    %join;
    %wait E_0000026214b3a6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214be11a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214be1100_0, 0;
    %load/vec4 v0000026214bd9da0_0;
    %assign/vec4 v0000026214be1740_0, 0;
    %load/vec4 v0000026214bda700_0;
    %assign/vec4 v0000026214be0700_0, 0;
    %load/vec4 v0000026214bdaca0_0;
    %assign/vec4 v0000026214be0840_0, 0;
    %wait E_0000026214b3a6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214be11a0_0, 0;
T_4.36 ;
    %load/vec4 v0000026214be1c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.37, 8;
    %wait E_0000026214b3a6b0;
    %jmp T_4.36;
T_4.37 ;
    %load/vec4 v0000026214be14c0_0;
    %store/vec4 v0000026214bd9a80_0, 0, 1;
    %load/vec4 v0000026214be14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0000026214be1920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be1920_0, 0, 32;
T_4.38 ;
    %load/vec4 v0000026214be0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0000026214be19c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be19c0_0, 0, 32;
T_4.40 ;
    %vpi_call/w 4 170 "$display", "[WRITE] Addr=0x%08X, Data=0x%08X, Strb=%b, Hit=%b, Writeback=%b, Time=%0t", v0000026214bd9da0_0, v0000026214bda700_0, v0000026214bdaca0_0, v0000026214bd9a80_0, v0000026214be1880_0, $time {0 0 0};
    %end;
S_0000026214b82610 .scope module, "u_dut" "cache_top" 4 60, 5 14 0, S_0000026214b671f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "dbg_hit";
    .port_info 11 /OUTPUT 1 "dbg_miss";
    .port_info 12 /OUTPUT 4 "dbg_state";
    .port_info 13 /OUTPUT 1 "dbg_writeback";
    .port_info 14 /OUTPUT 2 "dbg_valid";
    .port_info 15 /OUTPUT 2 "dbg_dirty";
    .port_info 16 /OUTPUT 2 "dbg_tag_match";
    .port_info 17 /OUTPUT 1 "dbg_lru";
    .port_info 18 /OUTPUT 1 "dbg_selected_way";
v0000026214bdd820_0 .net "clk", 0 0, v0000026214be08e0_0;  1 drivers
v0000026214bde0e0_0 .net "cpu_addr", 31 0, v0000026214be1740_0;  1 drivers
v0000026214bdd460_0 .net "cpu_rdata", 31 0, v0000026214bdc530_0;  alias, 1 drivers
v0000026214bde9a0_0 .net "cpu_ready", 0 0, v0000026214bdd110_0;  alias, 1 drivers
v0000026214bdd960_0 .net "cpu_req", 0 0, v0000026214be11a0_0;  1 drivers
v0000026214bdf080_0 .net "cpu_resp", 0 0, v0000026214bdb9f0_0;  alias, 1 drivers
v0000026214bdde60_0 .net "cpu_rw", 0 0, v0000026214be1100_0;  1 drivers
v0000026214bdddc0_0 .net "cpu_wdata", 31 0, v0000026214be0700_0;  1 drivers
v0000026214bdd500_0 .net "cpu_wstrb", 3 0, v0000026214be0840_0;  1 drivers
v0000026214bdd8c0_0 .net "dbg_dirty", 1 0, L_0000026214c2b730;  alias, 1 drivers
v0000026214bde7c0_0 .net "dbg_dirty_dm", 0 0, L_0000026214afb4d0;  1 drivers
v0000026214bddbe0_0 .net "dbg_hit", 0 0, L_0000026214afb700;  alias, 1 drivers
v0000026214bde400_0 .net "dbg_lru", 0 0, L_0000026214be3828;  alias, 1 drivers
v0000026214bdda00_0 .net "dbg_miss", 0 0, L_0000026214afb690;  alias, 1 drivers
v0000026214bddf00_0 .net "dbg_selected_way", 0 0, L_0000026214be3870;  alias, 1 drivers
v0000026214bde2c0_0 .net "dbg_state", 3 0, L_0000026214afb620;  alias, 1 drivers
v0000026214bddaa0_0 .net "dbg_tag_match", 1 0, L_0000026214c2cef0;  alias, 1 drivers
v0000026214bde180_0 .net "dbg_tag_match_dm", 0 0, L_0000026214afb540;  1 drivers
v0000026214bde860_0 .net "dbg_valid", 1 0, L_0000026214c2cdb0;  alias, 1 drivers
v0000026214bde360_0 .net "dbg_valid_dm", 0 0, L_0000026214afb7e0;  1 drivers
v0000026214bde4a0_0 .net "dbg_writeback", 0 0, L_0000026214afa2e0;  alias, 1 drivers
v0000026214bde540_0 .net "mem_addr", 31 0, v0000026214bdcad0_0;  1 drivers
v0000026214bde5e0_0 .net "mem_rdata", 255 0, v0000026214bded60_0;  1 drivers
v0000026214bdeb80_0 .net "mem_ready", 0 0, v0000026214bdeae0_0;  1 drivers
v0000026214bdec20_0 .net "mem_req", 0 0, v0000026214bdbd10_0;  1 drivers
v0000026214be1060_0 .net "mem_resp", 0 0, v0000026214bdd780_0;  1 drivers
v0000026214be0fc0_0 .net "mem_rw", 0 0, v0000026214bdb4f0_0;  1 drivers
v0000026214be20a0_0 .net "mem_wdata", 255 0, v0000026214bdb590_0;  1 drivers
v0000026214be1380_0 .net "rst", 0 0, v0000026214be16a0_0;  1 drivers
L_0000026214c2cdb0 .concat [ 1 1 0 0], L_0000026214afb7e0, L_0000026214afb7e0;
L_0000026214c2b730 .concat [ 1 1 0 0], L_0000026214afb4d0, L_0000026214afb4d0;
L_0000026214c2cef0 .concat [ 1 1 0 0], L_0000026214afb540, L_0000026214afb540;
S_0000026214a8b150 .scope module, "u_cache" "direct_mapped_cache" 5 67, 6 11 0, S_0000026214b82610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 1 "dbg_valid";
    .port_info 21 /OUTPUT 1 "dbg_dirty";
    .port_info 22 /OUTPUT 1 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_writeback";
L_0000026214afa7b0 .functor BUFZ 1, L_0000026214c2d0d0, C4<0>, C4<0>, C4<0>;
L_0000026214afa350 .functor BUFZ 1, L_0000026214c2b5f0, C4<0>, C4<0>, C4<0>;
L_0000026214afb770 .functor AND 1, L_0000026214afa7b0, L_0000026214c2c770, C4<1>, C4<1>;
L_0000026214afb5b0 .functor BUFZ 256, L_0000026214c2c090, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000026214afb700 .functor BUFZ 1, v0000026214bdbf90_0, C4<0>, C4<0>, C4<0>;
L_0000026214afb690 .functor BUFZ 1, v0000026214bdbb30_0, C4<0>, C4<0>, C4<0>;
L_0000026214afb620 .functor BUFZ 4, v0000026214bdbbd0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026214afb7e0 .functor BUFZ 1, L_0000026214afa7b0, C4<0>, C4<0>, C4<0>;
L_0000026214afb4d0 .functor BUFZ 1, L_0000026214afa350, C4<0>, C4<0>, C4<0>;
L_0000026214afb540 .functor BUFZ 1, L_0000026214c2c770, C4<0>, C4<0>, C4<0>;
L_0000026214afa2e0 .functor BUFZ 1, v0000026214bddc80_0, C4<0>, C4<0>, C4<0>;
v0000026214bda8e0_0 .net *"_ivl_16", 0 0, L_0000026214c2d0d0;  1 drivers
v0000026214bda980_0 .net *"_ivl_18", 6 0, L_0000026214c2cf90;  1 drivers
L_0000026214be3678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bdaa20_0 .net *"_ivl_21", 1 0, L_0000026214be3678;  1 drivers
v0000026214bdad40_0 .net *"_ivl_24", 0 0, L_0000026214c2b5f0;  1 drivers
v0000026214bd96c0_0 .net *"_ivl_26", 6 0, L_0000026214c2c6d0;  1 drivers
L_0000026214be36c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bda0c0_0 .net *"_ivl_29", 1 0, L_0000026214be36c0;  1 drivers
v0000026214bdac00_0 .net *"_ivl_32", 21 0, L_0000026214c2c630;  1 drivers
v0000026214bdade0_0 .net *"_ivl_34", 6 0, L_0000026214c2bb90;  1 drivers
L_0000026214be3708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bdae80_0 .net *"_ivl_37", 1 0, L_0000026214be3708;  1 drivers
v0000026214bdaf20_0 .net *"_ivl_44", 255 0, L_0000026214c2c090;  1 drivers
v0000026214bda160_0 .net *"_ivl_46", 6 0, L_0000026214c2c8b0;  1 drivers
L_0000026214be3750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bdb060_0 .net *"_ivl_49", 1 0, L_0000026214be3750;  1 drivers
v0000026214bda2a0_0 .net *"_ivl_52", 21 0, L_0000026214c2bc30;  1 drivers
v0000026214bd9620_0 .net *"_ivl_54", 6 0, L_0000026214c2cc70;  1 drivers
L_0000026214be3798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bdb100_0 .net *"_ivl_57", 1 0, L_0000026214be3798;  1 drivers
L_0000026214be37e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026214bd93a0_0 .net/2u *"_ivl_58", 4 0, L_0000026214be37e0;  1 drivers
v0000026214bd9c60_0 .net "cache_dirty", 0 0, L_0000026214afa350;  1 drivers
v0000026214bd9580_0 .net "cache_hit", 0 0, L_0000026214afb770;  1 drivers
v0000026214bd98a0_0 .net "cache_miss", 0 0, L_0000026214c2d030;  1 drivers
v0000026214bd9940_0 .net "cache_valid", 0 0, L_0000026214afa7b0;  1 drivers
v0000026214bd9d00_0 .net "clk", 0 0, v0000026214be08e0_0;  alias, 1 drivers
v0000026214bdc850_0 .net "cpu_addr", 31 0, v0000026214be1740_0;  alias, 1 drivers
v0000026214bdc530_0 .var "cpu_rdata", 31 0;
v0000026214bdd110_0 .var "cpu_ready", 0 0;
v0000026214bdc0d0_0 .net "cpu_req", 0 0, v0000026214be11a0_0;  alias, 1 drivers
v0000026214bdb9f0_0 .var "cpu_resp", 0 0;
v0000026214bdb3b0_0 .net "cpu_rw", 0 0, v0000026214be1100_0;  alias, 1 drivers
v0000026214bdbdb0_0 .net "cpu_wdata", 31 0, v0000026214be0700_0;  alias, 1 drivers
v0000026214bdc2b0_0 .net "cpu_wstrb", 3 0, v0000026214be0840_0;  alias, 1 drivers
v0000026214bdc3f0_0 .net "current_block", 255 0, L_0000026214afb5b0;  1 drivers
v0000026214bdba90 .array "data_arr", 31 0, 255 0;
v0000026214bdb450_0 .net "dbg_dirty", 0 0, L_0000026214afb4d0;  alias, 1 drivers
v0000026214bdb950_0 .net "dbg_hit", 0 0, L_0000026214afb700;  alias, 1 drivers
v0000026214bdccb0_0 .net "dbg_miss", 0 0, L_0000026214afb690;  alias, 1 drivers
v0000026214bdc8f0_0 .net "dbg_state", 3 0, L_0000026214afb620;  alias, 1 drivers
v0000026214bdc990_0 .net "dbg_tag_match", 0 0, L_0000026214afb540;  alias, 1 drivers
v0000026214bdbc70_0 .net "dbg_valid", 0 0, L_0000026214afb7e0;  alias, 1 drivers
v0000026214bdbef0_0 .net "dbg_writeback", 0 0, L_0000026214afa2e0;  alias, 1 drivers
v0000026214bdcf30 .array "dirty_arr", 31 0, 0 0;
v0000026214bdcfd0_0 .var "hit_count", 31 0;
v0000026214bdd070_0 .var "hit_flag", 0 0;
v0000026214bdbf90_0 .var "hit_latch", 0 0;
v0000026214bdc350_0 .var/i "i", 31 0;
v0000026214bdc710_0 .net "lat_index", 4 0, L_0000026214c2b690;  1 drivers
v0000026214bdcdf0_0 .net "lat_offset", 4 0, L_0000026214c2b9b0;  1 drivers
v0000026214bdcc10_0 .net "lat_tag", 21 0, L_0000026214c2ba50;  1 drivers
v0000026214bdc670_0 .net "lat_word_offset", 2 0, L_0000026214c2c590;  1 drivers
v0000026214bdca30_0 .var "latched_addr", 31 0;
v0000026214bdc7b0_0 .var "latched_rw", 0 0;
v0000026214bdcd50_0 .var "latched_wdata", 31 0;
v0000026214bdce90_0 .var "latched_wstrb", 3 0;
v0000026214bdcad0_0 .var "mem_addr", 31 0;
v0000026214bdd1b0_0 .net "mem_rdata", 255 0, v0000026214bded60_0;  alias, 1 drivers
v0000026214bdb310_0 .net "mem_ready", 0 0, v0000026214bdeae0_0;  alias, 1 drivers
v0000026214bdbd10_0 .var "mem_req", 0 0;
v0000026214bdb770_0 .net "mem_resp", 0 0, v0000026214bdd780_0;  alias, 1 drivers
v0000026214bdb4f0_0 .var "mem_rw", 0 0;
v0000026214bdb590_0 .var "mem_wdata", 255 0;
v0000026214bdb630_0 .var "miss_count", 31 0;
v0000026214bdc490_0 .var "miss_flag", 0 0;
v0000026214bdbb30_0 .var "miss_latch", 0 0;
v0000026214bdb6d0_0 .var "next_state", 3 0;
v0000026214bdcb70_0 .net "req_index", 4 0, L_0000026214c2bff0;  1 drivers
v0000026214bdc5d0_0 .net "req_offset", 4 0, L_0000026214c2c4f0;  1 drivers
v0000026214bdb810_0 .net "req_tag", 21 0, L_0000026214c2ce50;  1 drivers
v0000026214bdbe50_0 .net "req_word_offset", 2 0, L_0000026214c2b7d0;  1 drivers
v0000026214bdb8b0_0 .net "rst", 0 0, v0000026214be16a0_0;  alias, 1 drivers
v0000026214bdbbd0_0 .var "state", 3 0;
v0000026214bdc030 .array "tag_arr", 31 0, 21 0;
v0000026214bdc170_0 .net "tag_match", 0 0, L_0000026214c2c770;  1 drivers
v0000026214bdc210 .array "valid_arr", 31 0, 0 0;
v0000026214bdecc0_0 .net "writeback_addr", 31 0, L_0000026214c2c950;  1 drivers
v0000026214bddc80_0 .var "writeback_flag", 0 0;
E_0000026214b39930 .event posedge, v0000026214bdb8b0_0, v0000026214bd9d00_0;
E_0000026214b397b0/0 .event anyedge, v0000026214bdbbd0_0, v0000026214bdc0d0_0, v0000026214bdd110_0, v0000026214bd9580_0;
E_0000026214b397b0/1 .event anyedge, v0000026214bd9940_0, v0000026214bd9c60_0, v0000026214bdb310_0, v0000026214bdb770_0;
E_0000026214b397b0 .event/or E_0000026214b397b0/0, E_0000026214b397b0/1;
L_0000026214c2c4f0 .part v0000026214be1740_0, 0, 5;
L_0000026214c2bff0 .part v0000026214be1740_0, 5, 5;
L_0000026214c2ce50 .part v0000026214be1740_0, 10, 22;
L_0000026214c2b7d0 .part v0000026214be1740_0, 2, 3;
L_0000026214c2b9b0 .part v0000026214bdca30_0, 0, 5;
L_0000026214c2b690 .part v0000026214bdca30_0, 5, 5;
L_0000026214c2ba50 .part v0000026214bdca30_0, 10, 22;
L_0000026214c2c590 .part v0000026214bdca30_0, 2, 3;
L_0000026214c2d0d0 .array/port v0000026214bdc210, L_0000026214c2cf90;
L_0000026214c2cf90 .concat [ 5 2 0 0], L_0000026214c2b690, L_0000026214be3678;
L_0000026214c2b5f0 .array/port v0000026214bdcf30, L_0000026214c2c6d0;
L_0000026214c2c6d0 .concat [ 5 2 0 0], L_0000026214c2b690, L_0000026214be36c0;
L_0000026214c2c630 .array/port v0000026214bdc030, L_0000026214c2bb90;
L_0000026214c2bb90 .concat [ 5 2 0 0], L_0000026214c2b690, L_0000026214be3708;
L_0000026214c2c770 .cmp/eq 22, L_0000026214c2c630, L_0000026214c2ba50;
L_0000026214c2d030 .reduce/nor L_0000026214afb770;
L_0000026214c2c090 .array/port v0000026214bdba90, L_0000026214c2c8b0;
L_0000026214c2c8b0 .concat [ 5 2 0 0], L_0000026214c2b690, L_0000026214be3750;
L_0000026214c2bc30 .array/port v0000026214bdc030, L_0000026214c2cc70;
L_0000026214c2cc70 .concat [ 5 2 0 0], L_0000026214c2b690, L_0000026214be3798;
L_0000026214c2c950 .concat [ 5 5 22 0], L_0000026214be37e0, L_0000026214c2b690, L_0000026214c2bc30;
S_0000026214a57dc0 .scope function.vec4.s32, "get_word" "get_word" 6 113, 6 113 0, S_0000026214a8b150;
 .timescale -9 -12;
v0000026214bd9ee0_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_0000026214a57dc0
v0000026214bda020_0 .var "word_sel", 2 0;
TD_tb_cache_system.u_dut.u_cache.get_word ;
    %load/vec4 v0000026214bda020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %jmp T_5.50;
T_5.42 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.43 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.44 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.45 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.46 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.47 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.48 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.49 ;
    %load/vec4 v0000026214bd9ee0_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %end;
S_0000026214a57f50 .scope function.vec4.s256, "set_word" "set_word" 6 131, 6 131 0, S_0000026214a8b150;
 .timescale -9 -12;
v0000026214bda7a0_0 .var "block", 255 0;
v0000026214bda200_0 .var "merged_word", 31 0;
v0000026214bda840_0 .var "new_word", 31 0;
v0000026214bd9300_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_0000026214a57f50
v0000026214bda340_0 .var "word_sel", 2 0;
v0000026214bd94e0_0 .var "wstrb", 3 0;
TD_tb_cache_system.u_dut.u_cache.set_word ;
    %load/vec4 v0000026214bda7a0_0;
    %load/vec4 v0000026214bda340_0;
    %store/vec4 v0000026214bda020_0, 0, 3;
    %store/vec4 v0000026214bd9ee0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000026214a57dc0;
    %store/vec4 v0000026214bd9300_0, 0, 32;
    %load/vec4 v0000026214bd94e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.51, 8;
    %load/vec4 v0000026214bda840_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.52, 8;
T_6.51 ; End of true expr.
    %load/vec4 v0000026214bd9300_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.52, 8;
 ; End of false expr.
    %blend;
T_6.52;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214bda200_0, 4, 8;
    %load/vec4 v0000026214bd94e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.53, 8;
    %load/vec4 v0000026214bda840_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_6.54, 8;
T_6.53 ; End of true expr.
    %load/vec4 v0000026214bd9300_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_6.54, 8;
 ; End of false expr.
    %blend;
T_6.54;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214bda200_0, 4, 8;
    %load/vec4 v0000026214bd94e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.55, 8;
    %load/vec4 v0000026214bda840_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_6.56, 8;
T_6.55 ; End of true expr.
    %load/vec4 v0000026214bd9300_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_6.56, 8;
 ; End of false expr.
    %blend;
T_6.56;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214bda200_0, 4, 8;
    %load/vec4 v0000026214bd94e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.57, 8;
    %load/vec4 v0000026214bda840_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_6.58, 8;
T_6.57 ; End of true expr.
    %load/vec4 v0000026214bd9300_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_6.58, 8;
 ; End of false expr.
    %blend;
T_6.58;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026214bda200_0, 4, 8;
    %load/vec4 v0000026214bda7a0_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v0000026214bda340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.66, 6;
    %jmp T_6.67;
T_6.59 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.60 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.61 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.62 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.63 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.64 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.65 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.66 ;
    %load/vec4 v0000026214bda200_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.67 ;
    %pop/vec4 1;
    %end;
S_0000026214a50050 .scope module, "u_mem" "main_memory" 5 148, 7 10 0, S_0000026214b82610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req";
    .port_info 3 /INPUT 1 "mem_rw";
    .port_info 4 /INPUT 32 "mem_addr";
    .port_info 5 /INPUT 256 "mem_wdata";
    .port_info 6 /OUTPUT 1 "mem_ready";
    .port_info 7 /OUTPUT 1 "mem_resp";
    .port_info 8 /OUTPUT 256 "mem_rdata";
P_0000026214b1d5d0 .param/l "MEM_SIZE_WORDS" 1 7 32, +C4<00000000000000000100000000000000>;
P_0000026214b1d608 .param/l "M_IDLE" 1 7 48, C4<00>;
P_0000026214b1d640 .param/l "M_LATENCY" 1 7 49, C4<01>;
P_0000026214b1d678 .param/l "M_RESPOND" 1 7 50, C4<10>;
v0000026214bdef40_0 .net *"_ivl_1", 29 0, L_0000026214c2d170;  1 drivers
L_0000026214be38b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026214bdd6e0_0 .net *"_ivl_5", 1 0, L_0000026214be38b8;  1 drivers
v0000026214bdf120_0 .net "base_word_addr", 31 0, L_0000026214c2d210;  1 drivers
v0000026214bdee00_0 .net "clk", 0 0, v0000026214be08e0_0;  alias, 1 drivers
v0000026214bde220_0 .var/i "i", 31 0;
v0000026214bde680_0 .var "latency_counter", 3 0;
v0000026214bde900_0 .net "mem_addr", 31 0, v0000026214bdcad0_0;  alias, 1 drivers
v0000026214bde720 .array "mem_array", 16383 0, 31 0;
v0000026214bded60_0 .var "mem_rdata", 255 0;
v0000026214bdeae0_0 .var "mem_ready", 0 0;
v0000026214bdea40_0 .net "mem_req", 0 0, v0000026214bdbd10_0;  alias, 1 drivers
v0000026214bdd780_0 .var "mem_resp", 0 0;
v0000026214bdeea0_0 .net "mem_rw", 0 0, v0000026214bdb4f0_0;  alias, 1 drivers
v0000026214bdf1c0_0 .var "mem_state", 1 0;
v0000026214bddd20_0 .net "mem_wdata", 255 0, v0000026214bdb590_0;  alias, 1 drivers
v0000026214bdd320_0 .var "pending_addr", 31 0;
v0000026214bddfa0_0 .var "pending_req", 0 0;
v0000026214bdd3c0_0 .var "pending_rw", 0 0;
v0000026214bde040_0 .var "pending_wdata", 255 0;
v0000026214bdefe0_0 .net "rst", 0 0, v0000026214be16a0_0;  alias, 1 drivers
L_0000026214c2d170 .part v0000026214bdd320_0, 2, 30;
L_0000026214c2d210 .concat [ 30 2 0 0], L_0000026214c2d170, L_0000026214be38b8;
S_0000026214a501e0 .scope function.vec4.s32, "peek_word" "peek_word" 7 162, 7 162 0, S_0000026214a50050;
 .timescale -9 -12;
v0000026214bdd640_0 .var "byte_addr", 31 0;
; Variable peek_word is vec4 return value of scope S_0000026214a501e0
TD_tb_cache_system.u_dut.u_mem.peek_word ;
    %load/vec4 v0000026214bdd640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %ret/vec4 0, 0, 32;  Assign to peek_word (store_vec4_to_lval)
    %end;
S_0000026214be2e40 .scope task, "wait_ready" "wait_ready" 4 97, 4 97 0, S_0000026214b671f0;
 .timescale -9 -12;
TD_tb_cache_system.wait_ready ;
T_8.68 ;
    %load/vec4 v0000026214be1ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.69, 8;
    %wait E_0000026214b3a6b0;
    %jmp T_8.68;
T_8.69 ;
    %end;
    .scope S_0000026214b4c940;
T_9 ;
    %wait E_0000026214b3a670;
    %load/vec4 v0000026214bd8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214bd7c50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026214bd79d0_0;
    %assign/vec4 v0000026214bd7c50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026214b4c940;
T_10 ;
    %wait E_0000026214b39c30;
    %load/vec4 v0000026214bd7c50_0;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %load/vec4 v0000026214bd7c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v0000026214bd5380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0000026214bd56a0_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.12 ;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0000026214bd6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.16 ;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0000026214bda480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.19, 9;
    %load/vec4 v0000026214bd88d0_0;
    %and;
T_10.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.18 ;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0000026214bd7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.20 ;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0000026214bd74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.22 ;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0000026214bd7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.24 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0000026214bd74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
T_10.26 ;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026214bd79d0_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026214b4c940;
T_11 ;
    %wait E_0000026214b3a670;
    %load/vec4 v0000026214bd8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214bd7390_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000026214bd7390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8150, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8a10, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd86f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd6500, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd83d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd9190, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8510, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd5560, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bd7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd7a70, 0, 4;
    %load/vec4 v0000026214bd7390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214bd7390_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd56a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd6960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd8330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd8290_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000026214bd8c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd81f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd8bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214bd90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd7610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bd8470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd76b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd9050_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd76b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd99e0_0, 0;
    %load/vec4 v0000026214bd7c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd56a0_0, 0;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0000026214bd5380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0000026214bd56a0_0;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0000026214bd70e0_0;
    %assign/vec4 v0000026214bd81f0_0, 0;
    %load/vec4 v0000026214bd5420_0;
    %assign/vec4 v0000026214bd8bf0_0, 0;
    %load/vec4 v0000026214bd6a00_0;
    %assign/vec4 v0000026214bd90f0_0, 0;
    %load/vec4 v0000026214bd5f60_0;
    %assign/vec4 v0000026214bd7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd56a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd9050_0, 0;
T_11.16 ;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0000026214bd6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %load/vec4 v0000026214bd8e70_0;
    %assign/vec4 v0000026214bd7bb0_0, 0;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0000026214bdaac0_0;
    %assign/vec4 v0000026214bd7bb0_0, 0;
T_11.20 ;
    %jmp T_11.15;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd8650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd7f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd9050_0, 0;
    %load/vec4 v0000026214bd7610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026214bd7610_0, 0;
    %load/vec4 v0000026214bd7bb0_0;
    %inv;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd7a70, 0, 4;
    %load/vec4 v0000026214bd7930_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v0000026214bd72f0_0;
    %load/vec4 v0000026214bd8fb0_0;
    %store/vec4 v0000026214b075b0_0, 0, 3;
    %store/vec4 v0000026214b08410_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_0000026214b4ba50;
    %assign/vec4 v0000026214bd6960_0, 0;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0000026214bd7bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.23, 4;
    %load/vec4 v0000026214bd6be0_0;
    %load/vec4 v0000026214bd8fb0_0;
    %load/vec4 v0000026214bd8bf0_0;
    %load/vec4 v0000026214bd90f0_0;
    %store/vec4 v0000026214b07e70_0, 0, 4;
    %store/vec4 v0000026214b07470_0, 0, 32;
    %store/vec4 v0000026214b07d30_0, 0, 3;
    %store/vec4 v0000026214b070b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000026214b81780;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd6500, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8a10, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0000026214bd6640_0;
    %load/vec4 v0000026214bd8fb0_0;
    %load/vec4 v0000026214bd8bf0_0;
    %load/vec4 v0000026214bd90f0_0;
    %store/vec4 v0000026214b07e70_0, 0, 4;
    %store/vec4 v0000026214b07470_0, 0, 32;
    %store/vec4 v0000026214b07d30_0, 0, 3;
    %store/vec4 v0000026214b070b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000026214b81780;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd5560, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd9190, 0, 4;
T_11.24 ;
T_11.22 ;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd7f70_0, 0;
    %load/vec4 v0000026214bd8470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026214bd8470_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd99e0_0, 0;
    %load/vec4 v0000026214bd7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd7430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd8330_0, 0;
    %load/vec4 v0000026214bda660_0;
    %assign/vec4 v0000026214bd8290_0, 0;
    %load/vec4 v0000026214bd8830_0;
    %assign/vec4 v0000026214bd8c90_0, 0;
T_11.25 ;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd99e0_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0000026214bd7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bd8330_0, 0;
    %load/vec4 v0000026214bd81f0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000026214bd8290_0, 0;
T_11.27 ;
    %jmp T_11.15;
T_11.11 ;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0000026214bd7bb0_0;
    %inv;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd7a70, 0, 4;
    %load/vec4 v0000026214bd7bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.29, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8150, 0, 4;
    %load/vec4 v0000026214bd8b50_0;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd86f0, 0, 4;
    %load/vec4 v0000026214bd7930_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.31, 4;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd6500, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8a10, 0, 4;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd8fb0_0;
    %store/vec4 v0000026214b075b0_0, 0, 3;
    %store/vec4 v0000026214b08410_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_0000026214b4ba50;
    %assign/vec4 v0000026214bd6960_0, 0;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd8fb0_0;
    %load/vec4 v0000026214bd8bf0_0;
    %load/vec4 v0000026214bd90f0_0;
    %store/vec4 v0000026214b07e70_0, 0, 4;
    %store/vec4 v0000026214b07470_0, 0, 32;
    %store/vec4 v0000026214b07d30_0, 0, 3;
    %store/vec4 v0000026214b070b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000026214b81780;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd6500, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8a10, 0, 4;
T_11.32 ;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd83d0, 0, 4;
    %load/vec4 v0000026214bd8b50_0;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd8510, 0, 4;
    %load/vec4 v0000026214bd7930_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.33, 4;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd5560, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd9190, 0, 4;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd8fb0_0;
    %store/vec4 v0000026214b075b0_0, 0, 3;
    %store/vec4 v0000026214b08410_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_0000026214b4ba50;
    %assign/vec4 v0000026214bd6960_0, 0;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0000026214bd7750_0;
    %load/vec4 v0000026214bd8fb0_0;
    %load/vec4 v0000026214bd8bf0_0;
    %load/vec4 v0000026214bd90f0_0;
    %store/vec4 v0000026214b07e70_0, 0, 4;
    %store/vec4 v0000026214b07470_0, 0, 32;
    %store/vec4 v0000026214b07d30_0, 0, 3;
    %store/vec4 v0000026214b070b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000026214b81780;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd5560, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bd7890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bd9190, 0, 4;
T_11.34 ;
T_11.30 ;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bd56a0_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026214a8b150;
T_12 ;
    %wait E_0000026214b39930;
    %load/vec4 v0000026214bdb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214bdbbd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026214bdb6d0_0;
    %assign/vec4 v0000026214bdbbd0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026214a8b150;
T_13 ;
    %wait E_0000026214b397b0;
    %load/vec4 v0000026214bdbbd0_0;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %load/vec4 v0000026214bdbbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.11;
T_13.0 ;
    %load/vec4 v0000026214bdc0d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0000026214bdd110_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.12 ;
    %jmp T_13.11;
T_13.1 ;
    %load/vec4 v0000026214bd9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.16 ;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.11;
T_13.3 ;
    %load/vec4 v0000026214bd9940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.19, 9;
    %load/vec4 v0000026214bd9c60_0;
    %and;
T_13.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.18 ;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v0000026214bdb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.20 ;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v0000026214bdb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.22 ;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v0000026214bdb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.24 ;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v0000026214bdb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
T_13.26 ;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026214bdb6d0_0, 0, 4;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026214a8b150;
T_14 ;
    %wait E_0000026214b39930;
    %load/vec4 v0000026214bdb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214bdc350_0, 0, 32;
T_14.2 ;
    %load/vec4 v0000026214bdc350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bdc350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdc210, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000026214bdc350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdcf30, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0000026214bdc350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdc030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000026214bdc350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdba90, 0, 4;
    %load/vec4 v0000026214bdc350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214bdc350_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdd110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdb9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdc530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdb4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdcad0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000026214bdb590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdca30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdcd50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214bdce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdc7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdcfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdb630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdc490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bddc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbb30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdb9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdc490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bddc80_0, 0;
    %load/vec4 v0000026214bdbbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdd110_0, 0;
    %jmp T_14.15;
T_14.4 ;
    %load/vec4 v0000026214bdc0d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.18, 9;
    %load/vec4 v0000026214bdd110_0;
    %and;
T_14.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0000026214bdc850_0;
    %assign/vec4 v0000026214bdca30_0, 0;
    %load/vec4 v0000026214bdbdb0_0;
    %assign/vec4 v0000026214bdcd50_0, 0;
    %load/vec4 v0000026214bdc2b0_0;
    %assign/vec4 v0000026214bdce90_0, 0;
    %load/vec4 v0000026214bdb3b0_0;
    %assign/vec4 v0000026214bdc7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbb30_0, 0;
T_14.16 ;
    %jmp T_14.15;
T_14.5 ;
    %jmp T_14.15;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdd070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdbf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbb30_0, 0;
    %load/vec4 v0000026214bdcfd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026214bdcfd0_0, 0;
    %load/vec4 v0000026214bdc7b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.19, 4;
    %load/vec4 v0000026214bdc3f0_0;
    %load/vec4 v0000026214bdc670_0;
    %store/vec4 v0000026214bda020_0, 0, 3;
    %store/vec4 v0000026214bd9ee0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000026214a57dc0;
    %assign/vec4 v0000026214bdc530_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %load/vec4 v0000026214bdc3f0_0;
    %load/vec4 v0000026214bdc670_0;
    %load/vec4 v0000026214bdcd50_0;
    %load/vec4 v0000026214bdce90_0;
    %store/vec4 v0000026214bd94e0_0, 0, 4;
    %store/vec4 v0000026214bda840_0, 0, 32;
    %store/vec4 v0000026214bda340_0, 0, 3;
    %store/vec4 v0000026214bda7a0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000026214a57f50;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdba90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdcf30, 0, 4;
T_14.20 ;
    %jmp T_14.15;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdc490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdbb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdbf90_0, 0;
    %load/vec4 v0000026214bdb630_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026214bdb630_0, 0;
    %jmp T_14.15;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bddc80_0, 0;
    %load/vec4 v0000026214bdb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdbd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdb4f0_0, 0;
    %load/vec4 v0000026214bdecc0_0;
    %assign/vec4 v0000026214bdcad0_0, 0;
    %load/vec4 v0000026214bdc3f0_0;
    %assign/vec4 v0000026214bdb590_0, 0;
T_14.21 ;
    %jmp T_14.15;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bddc80_0, 0;
    %jmp T_14.15;
T_14.10 ;
    %load/vec4 v0000026214bdb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdbd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdb4f0_0, 0;
    %load/vec4 v0000026214bdca30_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000026214bdcad0_0, 0;
T_14.23 ;
    %jmp T_14.15;
T_14.11 ;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdc210, 0, 4;
    %load/vec4 v0000026214bdcc10_0;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdc030, 0, 4;
    %load/vec4 v0000026214bdc7b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v0000026214bdd1b0_0;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdba90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdcf30, 0, 4;
    %load/vec4 v0000026214bdd1b0_0;
    %load/vec4 v0000026214bdc670_0;
    %store/vec4 v0000026214bda020_0, 0, 3;
    %store/vec4 v0000026214bd9ee0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000026214a57dc0;
    %assign/vec4 v0000026214bdc530_0, 0;
    %jmp T_14.26;
T_14.25 ;
    %load/vec4 v0000026214bdd1b0_0;
    %load/vec4 v0000026214bdc670_0;
    %load/vec4 v0000026214bdcd50_0;
    %load/vec4 v0000026214bdce90_0;
    %store/vec4 v0000026214bd94e0_0, 0, 4;
    %store/vec4 v0000026214bda840_0, 0, 32;
    %store/vec4 v0000026214bda340_0, 0, 3;
    %store/vec4 v0000026214bda7a0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000026214a57f50;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdba90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026214bdc710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bdcf30, 0, 4;
T_14.26 ;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdb9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdd110_0, 0;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026214a50050;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214bde220_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000026214bde220_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0000026214bde220_0;
    %muli 4, 0, 32;
    %ix/getv/s 4, v0000026214bde220_0;
    %store/vec4a v0000026214bde720, 4, 0;
    %load/vec4 v0000026214bde220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214bde220_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0000026214a50050;
T_16 ;
    %wait E_0000026214b39930;
    %load/vec4 v0000026214bdefe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026214bdf1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdeae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd780_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000026214bded60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026214bde680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bddfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026214bdd320_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000026214bde040_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000026214bdf1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026214bdf1c0_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdd780_0, 0;
    %load/vec4 v0000026214bdea40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0000026214bdeae0_0;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bddfa0_0, 0;
    %load/vec4 v0000026214bdeea0_0;
    %assign/vec4 v0000026214bdd3c0_0, 0;
    %load/vec4 v0000026214bde900_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000026214bdd320_0, 0;
    %load/vec4 v0000026214bddd20_0;
    %assign/vec4 v0000026214bde040_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026214bde680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bdeae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026214bdf1c0_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0000026214bde680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.10, 5;
    %load/vec4 v0000026214bde680_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000026214bde680_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026214bdf1c0_0, 0;
T_16.11 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0000026214bdd3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0000026214bdf120_0;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %load/vec4 v0000026214bdf120_0;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026214bdf120_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026214bde720, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026214bded60_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0000026214bdf120_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0000026214bdf120_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0000026214bdf120_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0000026214bdf120_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 128, 9;
    %load/vec4 v0000026214bdf120_0;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 160, 9;
    %load/vec4 v0000026214bdf120_0;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 192, 9;
    %load/vec4 v0000026214bdf120_0;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
    %load/vec4 v0000026214bde040_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0000026214bdf120_0;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026214bde720, 0, 4;
T_16.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdd780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026214bddfa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026214bdf1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026214bdeae0_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026214b671f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214be08e0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026214be08e0_0;
    %inv;
    %store/vec4 v0000026214be08e0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0000026214b671f0;
T_18 ;
    %vpi_call/w 4 207 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 208 "$display", "Cache Memory System - Comprehensive Testbench" {0 0 0};
    %vpi_call/w 4 209 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 214 "$display", "Cache Type: 2-WAY SET-ASSOCIATIVE" {0 0 0};
    %vpi_call/w 4 215 "$display", "  Sets: 16, Ways: 2, Block Size: 32 bytes" {0 0 0};
    %vpi_call/w 4 217 "$display", "============================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214be11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214be1100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be1740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be0700_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026214be0840_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be0d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be1920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026214be19c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214be16a0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026214b3a6b0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214be16a0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026214b3a6b0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 236 "$display", "--- Reset Complete ---\012" {0 0 0};
    %vpi_call/w 4 241 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 242 "$display", "TEST A: Compulsory Miss then Hit (Same Block)" {0 0 0};
    %vpi_call/w 4 243 "$display", "============================================================" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 248 "$display", "\012A.1: Read 0x100 - Expect MISS (compulsory)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271665, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 253 "$display", "\012A.2: Read 0x104 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271666, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 257 "$display", "\012A.3: Read 0x110 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 272, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 272, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271667, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 261 "$display", "\012A.4: Read 0x11C - Expect HIT (same block, last word)" {0 0 0};
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271668, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 264 "$display", "\012--- Test A Complete ---" {0 0 0};
    %vpi_call/w 4 265 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 270 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 271 "$display", "TEST B: Conflict Miss" {0 0 0};
    %vpi_call/w 4 272 "$display", "============================================================" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 301 "$display", "\012B.1: Read 0x100 - Expect HIT (already in cache)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 305 "$display", "\012B.2: Read 0x300 - Expect MISS (fills way 1)" {0 0 0};
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337202, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 309 "$display", "\012B.3: Read 0x100 - Expect HIT (still in way 0)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 313 "$display", "\012B.4: Read 0x500 - Expect MISS (evicts LRU way)" {0 0 0};
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337204, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 317 "$display", "\012B.5: Read 0x300 - Expect MISS (was LRU, evicted)" {0 0 0};
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337205, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 321 "$display", "\012--- Test B Complete ---" {0 0 0};
    %vpi_call/w 4 322 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 328 "$display", "TEST C: Write Hit (Write-Back Policy)" {0 0 0};
    %vpi_call/w 4 329 "$display", "============================================================" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 333 "$display", "\012C.1: Read 0x200 - Bring block into cache" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402737, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 338 "$display", "\012C.2: Write 0xDEADBEEF to 0x200 - Expect HIT" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000026214bd9da0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000026214bda700_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000026214bdaca0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000026214b82480;
    %join;
    %load/vec4 v0000026214bd9a80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %load/vec4 v0000026214be1600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call/w 4 341 "$display", "  *** ERROR C.2: Expected HIT on write" {0 0 0};
    %load/vec4 v0000026214be0d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be0d40_0, 0, 32;
T_18.4 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 347 "$display", "\012C.3: Read 0x200 - Expect HIT with new value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402739, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 352 "$display", "\012C.4: Partial write 0xFF to byte 0 of 0x204" {0 0 0};
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000026214bd9da0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000026214bda700_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026214bdaca0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000026214b82480;
    %join;
    %load/vec4 v0000026214bd9a80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 357 "$display", "\012C.5: Verify partial write at 0x204" {0 0 0};
    %load/vec4 v0000026214be0a20_0;
    %pushi/vec4 4294967040, 0, 32;
    %and;
    %pushi/vec4 255, 0, 32;
    %or;
    %store/vec4 v0000026214be03e0_0, 0, 32;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %load/vec4 v0000026214be03e0_0;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402741, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 361 "$display", "\012--- Test C Complete ---" {0 0 0};
    %vpi_call/w 4 362 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 367 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 368 "$display", "TEST D: Dirty Eviction with Writeback" {0 0 0};
    %vpi_call/w 4 369 "$display", "============================================================" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 398 "$display", "\012D.1: Read 0x400 - Fill second way" {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 402 "$display", "\012D.2: Read 0x600 - Evict LRU (dirty writeback expected)" {0 0 0};
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 406 "$display", "\012D.3: Read 0x200 - Miss, reload - should have persisted value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4468275, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 410 "$display", "\012--- Test D Complete ---" {0 0 0};
    %vpi_call/w 4 411 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 416 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 417 "$display", "TEST E: Write Miss (Write-Allocate Policy)" {0 0 0};
    %vpi_call/w 4 418 "$display", "============================================================" {0 0 0};
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 422 "$display", "\012E.1: Write 0xCAFEBABE to 0x800 - Expect MISS (write-allocate)" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0000026214bd9da0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000026214bda700_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000026214bdaca0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000026214b82480;
    %join;
    %load/vec4 v0000026214bd9a80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %load/vec4 v0000026214be1600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %vpi_call/w 4 425 "$display", "  *** ERROR E.1: Expected MISS on first write" {0 0 0};
    %load/vec4 v0000026214be0d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026214be0d40_0, 0, 32;
T_18.6 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 431 "$display", "\012E.2: Read 0x800 - Expect HIT with written value" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533810, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 436 "$display", "\012E.3: Read 0x804 - Should be original memory value" {0 0 0};
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533811, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 439 "$display", "\012--- Test E Complete ---" {0 0 0};
    %vpi_call/w 4 440 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 446 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 447 "$display", "TEST F: LRU Replacement Correctness" {0 0 0};
    %vpi_call/w 4 448 "$display", "============================================================" {0 0 0};
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 454 "$display", "\012F.1: Read 0x020 - Fill way 0" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 458 "$display", "\012F.2: Read 0x220 - Fill way 1, LRU=way0" {0 0 0};
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 462 "$display", "\012F.3: Read 0x020 - HIT, LRU=way1" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599347, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 466 "$display", "\012F.4: Read 0x420 - MISS, evicts LRU (way1=0x220)" {0 0 0};
    %pushi/vec4 1056, 0, 32;
    %store/vec4 v0000026214bdafc0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000026214b81f30;
    %join;
    %load/vec4 v0000026214bda5c0_0;
    %store/vec4 v0000026214be0a20_0, 0, 32;
    %load/vec4 v0000026214bd9f80_0;
    %store/vec4 v0000026214be1600_0, 0, 1;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 470 "$display", "\012F.5: Read 0x020 - Should still be HIT" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599349, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 474 "$display", "\012F.6: Read 0x220 - Should be MISS (was evicted)" {0 0 0};
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599350, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 477 "$display", "\012--- Test F Complete ---" {0 0 0};
    %vpi_call/w 4 478 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 484 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 485 "$display", "TEST G: Sequential Access Pattern" {0 0 0};
    %vpi_call/w 4 486 "$display", "============================================================" {0 0 0};
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000026214be0de0_0, 0, 32;
    %vpi_call/w 4 490 "$display", "\012G.1-4: Sequential block reads" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664881, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664882, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664883, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664884, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 497 "$display", "\012G.5-8: Re-access same blocks" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664885, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664886, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664887, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000026214bd9760_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000026214bda3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026214bdb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664888, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026214bdab60_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000026214b81da0;
    %join;
    %vpi_call/w 4 503 "$display", "\012--- Test G Complete ---" {0 0 0};
    %vpi_call/w 4 504 "$display", "Hits: %0d, Misses: %0d\012", v0000026214be1920_0, v0000026214be19c0_0 {0 0 0};
    %vpi_call/w 4 509 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 510 "$display", "FINAL RESULTS" {0 0 0};
    %vpi_call/w 4 511 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 512 "$display", "Total Hits:   %0d", v0000026214be1920_0 {0 0 0};
    %vpi_call/w 4 513 "$display", "Total Misses: %0d", v0000026214be19c0_0 {0 0 0};
    %load/vec4 v0000026214be1920_0;
    %load/vec4 v0000026214be19c0_0;
    %add;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0000026214be1920_0;
    %muli 100, 0, 32;
    %load/vec4 v0000026214be1920_0;
    %load/vec4 v0000026214be19c0_0;
    %add;
    %div/s;
    %vpi_call/w 4 515 "$display", "Hit Rate:     %0d%%", S<0,vec4,s32> {1 0 0};
T_18.8 ;
    %vpi_call/w 4 516 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0000026214be0d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %vpi_call/w 4 519 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_18.11;
T_18.10 ;
    %vpi_call/w 4 521 "$display", "*** %0d ERRORS DETECTED ***", v0000026214be0d40_0 {0 0 0};
T_18.11 ;
    %vpi_call/w 4 524 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 525 "$display", "Simulation Complete at time %0t", $time {0 0 0};
    %vpi_call/w 4 526 "$display", "============================================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 4 529 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000026214b671f0;
T_19 ;
    %delay 500000000, 0;
    %vpi_call/w 4 537 "$display", "\012*** TIMEOUT: Simulation exceeded maximum time ***" {0 0 0};
    %vpi_call/w 4 538 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000026214b671f0;
T_20 ;
    %vpi_call/w 4 545 "$dumpfile", "cache_system.vcd" {0 0 0};
    %vpi_call/w 4 546 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026214b671f0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "rtl/set_associative_cache.v";
    "tb/tb_cache_system.v";
    "rtl/cache_top.v";
    "rtl/direct_mapped_cache.v";
    "rtl/main_memory.v";
