{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736618749212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736618749212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:05:49 2025 " "Processing started: Sun Jan 12 01:05:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736618749212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618749212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618749212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736618749771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736618749771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_tb-behave " "Found design unit 1: UART_TX_tb-behave" {  } { { "../UART_TX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_TX_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759134 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_tb " "Found entity 1: UART_TX_tb" {  } { { "../UART_TX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_TX_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618759134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759137 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618759137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_rx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_rx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_tb-behave " "Found design unit 1: UART_RX_tb-behave" {  } { { "../UART_RX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_RX_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759140 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_tb " "Found entity 1: UART_RX_tb" {  } { { "../UART_RX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_RX_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618759140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_RX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759143 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618759143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/uart/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/uart/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-rtl " "Found design unit 1: UART_TOP-rtl" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759146 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736618759146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618759146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TOP " "Elaborating entity \"UART_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736618759180 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_LED_86 TOP.vhd(15) " "VHDL Signal Declaration warning at TOP.vhd(15): used implicit default value for signal \"o_LED_86\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP.vhd(27) " "Verilog HDL or VHDL warning at TOP.vhd(27): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_128DV TOP.vhd(28) " "Verilog HDL or VHDL warning at TOP.vhd(28): object \"s_RX_128DV\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP.vhd(29) " "Verilog HDL or VHDL warning at TOP.vhd(29): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP.vhd(35) " "Verilog HDL or VHDL warning at TOP.vhd(35): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Done TOP.vhd(36) " "Verilog HDL or VHDL warning at TOP.vhd(36): object \"s_TX_Done\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759181 "|UART_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP.vhd" "UART_RX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736618759196 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_reset UART_RX.vhd(59) " "VHDL Process Statement warning at UART_RX.vhd(59): signal \"i_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_RX.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736618759198 "|UART_TOP|UART_RX:UART_RX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP.vhd" "UART_TX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736618759199 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(34) " "Verilog HDL or VHDL warning at UART_TX.vhd(34): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/UART_TX.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736618759201 "|UART_TOP|UART_TX:UART_TX_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED_86 GND " "Pin \"o_LED_86\" is stuck at GND" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/UART/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736618759758 "|UART_TOP|o_LED_86"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736618759758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736618759819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736618760316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736618760316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736618760387 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736618760387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Implemented 625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736618760387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736618760387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736618760404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:06:00 2025 " "Processing ended: Sun Jan 12 01:06:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736618760404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736618760404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736618760404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736618760404 ""}
