
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\mkSMAdapter4B'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900.3-1916.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004.3-2021.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258.3-2266.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285.3-2297.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304.3-2317.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360.3-2368.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375.3-2382.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389.3-2397.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414.3-2430.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480.3-2488.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519.3-2533.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540.3-2553.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576.3-2590.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597.3-2610.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626.3-2638.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645.3-2657.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680.3-2694.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701.3-2714.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786.3-2802.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809.3-2825.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992.3-3015.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016.3-3031.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\SizedFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\SizedFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_b'.
Generating RTLIL representation for module `\SizedFIFO_c'.
Generating RTLIL representation for module `\generic_fifo_sc_c'.
Generating RTLIL representation for module `\ResetToBool'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488.1-4494.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ResetToBool         
root of   1 design levels: generic_fifo_sc_c   
root of   2 design levels: SizedFIFO_c         
root of   1 design levels: generic_fifo_sc_b   
root of   2 design levels: SizedFIFO_b         
root of   1 design levels: generic_fifo_sc_a   
root of   2 design levels: SizedFIFO_a         
root of   3 design levels: mkSMAdapter4B       
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
Automatically selected mkSMAdapter4B as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mkSMAdapter4B
Used module:     \SizedFIFO_c
Used module:         \generic_fifo_sc_c
Used module:             \dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_a
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 6

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 6
Generating RTLIL representation for module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 2

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 2
Generating RTLIL representation for module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Parameter \DATA_WIDTH = 61
Parameter \ADDR_WIDTH = 3

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 61
Parameter \ADDR_WIDTH = 3
Generating RTLIL representation for module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.

2.6. Analyzing design hierarchy..
Top module:  \mkSMAdapter4B
Used module:     \SizedFIFO_c
Used module:         \generic_fifo_sc_c
Used module:             $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_b
Used module:             $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_a
Used module:             $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram

2.7. Analyzing design hierarchy..
Top module:  \mkSMAdapter4B
Used module:     \SizedFIFO_c
Used module:         \generic_fifo_sc_c
Used module:             $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_b
Used module:             $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_a
Used module:             $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038 in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030 in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488$1026 in module ResetToBool.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4470$1016 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4461$1006 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4447$998 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4428$981 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4419$968 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$962 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4395$958 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4377$950 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4367$946 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4065$936 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4056$926 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4042$918 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4023$901 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4014$888 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4005$882 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3990$878 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3972$870 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3962$866 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3661$856 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3652$846 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3638$838 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3619$821 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3610$808 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3601$802 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3586$798 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3568$790 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3558$786 in module generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016$783 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992$782 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809$706 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786$701 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701$662 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680$657 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645$649 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626$644 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597$637 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576$632 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$629 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$624 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480$591 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414$571 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389$561 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375$557 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360$554 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304$537 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285$532 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258$521 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004$433 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900$384 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074 in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066 in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056 in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048 in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 41 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_EN[59:0]$1044
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_DATA[59:0]$1043
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_ADDR[5:0]$1042
     4/4: $0\out2[59:0]
Creating decoders for process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_EN[59:0]$1036
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_DATA[59:0]$1035
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_ADDR[5:0]$1034
     4/4: $0\out1[59:0]
Creating decoders for process `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488$1026'.
     1/1: $1\VAL[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4470$1016'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4461$1006'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4447$998'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4428$981'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4419$968'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$962'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4395$958'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4377$950'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4367$946'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4065$936'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4056$926'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4042$918'.
     1/1: $0\cnt[2:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4023$901'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4014$888'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4005$882'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3990$878'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3972$870'.
     1/1: $0\rp[1:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3962$866'.
     1/1: $0\wp[1:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3661$856'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3652$846'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3638$838'.
     1/1: $0\cnt[6:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3619$821'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3610$808'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3601$802'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3586$798'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3568$790'.
     1/1: $0\rp[5:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3558$786'.
     1/1: $0\wp[5:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
     1/77: $0\zeroLengthMesg[0:0]
     2/77: $0\wsiWordsRemain[11:0]
     3/77: $0\wsiS_trafficSticky[0:0]
     4/77: $0\wsiS_tBusyCount[31:0]
     5/77: $0\wsiS_statusR[7:0]
     6/77: $0\wsiS_reqFifo_countReg[1:0]
     7/77: $0\wsiS_peerIsReady[0:0]
     8/77: $0\wsiS_pMesgCount[31:0]
     9/77: $0\wsiS_operateD[0:0]
    10/77: $0\wsiS_iMesgCount[31:0]
    11/77: $0\wsiS_errorSticky[0:0]
    12/77: $0\wsiS_burstKind[1:0]
    13/77: $0\wsiM_trafficSticky[0:0]
    14/77: $0\wsiM_tBusyCount[31:0]
    15/77: $0\wsiM_statusR[7:0]
    16/77: $0\wsiM_sThreadBusy_d[0:0]
    17/77: $0\wsiM_reqFifo_q_1[60:0]
    18/77: $0\wsiM_reqFifo_q_0[60:0]
    19/77: $0\wsiM_reqFifo_c_r[1:0]
    20/77: $0\wsiM_peerIsReady[0:0]
    21/77: $0\wsiM_pMesgCount[31:0]
    22/77: $0\wsiM_operateD[0:0]
    23/77: $0\wsiM_iMesgCount[31:0]
    24/77: $0\wsiM_errorSticky[0:0]
    25/77: $0\wsiM_burstKind[1:0]
    26/77: $0\wmi_sThreadBusy_d[0:0]
    27/77: $0\wmi_sFlagReg[31:0]
    28/77: $0\wmi_sDataThreadBusy_d[0:0]
    29/77: $0\wmi_reqF_q_1[31:0]
    30/77: $0\wmi_reqF_q_0[31:0]
    31/77: $0\wmi_reqF_c_r[1:0]
    32/77: $0\wmi_peerIsReady[0:0]
    33/77: $0\wmi_operateD[0:0]
    34/77: $0\wmi_mFlagF_q_1[31:0]
    35/77: $0\wmi_mFlagF_q_0[31:0]
    36/77: $0\wmi_mFlagF_c_r[1:0]
    37/77: $0\wmi_dhF_q_1[37:0]
    38/77: $0\wmi_dhF_q_0[37:0]
    39/77: $0\wmi_dhF_c_r[1:0]
    40/77: $0\wmi_busyWithMessage[0:0]
    41/77: $0\wci_sThreadBusy_d[0:0]
    42/77: $0\wci_sFlagReg[0:0]
    43/77: $0\wci_respF_q_1[33:0]
    44/77: $0\wci_respF_q_0[33:0]
    45/77: $0\wci_respF_c_r[1:0]
    46/77: $0\wci_reqF_countReg[1:0]
    47/77: $0\wci_nState[2:0]
    48/77: $0\wci_illegalEdge[0:0]
    49/77: $0\wci_ctlOpActive[0:0]
    50/77: $0\wci_ctlAckReg[0:0]
    51/77: $0\wci_cState[2:0]
    52/77: $0\wci_cEdge[2:0]
    53/77: $0\valExpect[31:0]
    54/77: $0\unrollCnt[15:0]
    55/77: $0\thisMesg[31:0]
    56/77: $0\smaCtrl[31:0]
    57/77: $0\readyToRequest[0:0]
    58/77: $0\readyToPush[0:0]
    59/77: $0\preciseBurst[0:0]
    60/77: $0\opcode[8:0]
    61/77: $0\mesgReqValid[0:0]
    62/77: $0\mesgReqOK[0:0]
    63/77: $0\mesgReqAddr[13:0]
    64/77: $0\mesgPreRequest[0:0]
    65/77: $0\mesgLengthSoFar[13:0]
    66/77: $0\mesgLength[14:0]
    67/77: $0\mesgCount[31:0]
    68/77: $0\lastMesg[31:0]
    69/77: $0\impreciseBurst[0:0]
    70/77: $0\firstMsgReq[0:0]
    71/77: $0\fabWordsRemain[13:0]
    72/77: $0\fabWordsCurReq[13:0]
    73/77: $0\fabRespCredit_value[3:0]
    74/77: $0\errCount[31:0]
    75/77: $0\endOfMessage[0:0]
    76/77: $0\doAbort[0:0]
    77/77: $0\abortCount[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016$783'.
     1/1: $1\value__h6065[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992$782'.
     1/1: $1\x_data__h15447[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809$706'.
     1/1: $1\wsiM_reqFifo_q_1__D_IN[60:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786$701'.
     1/1: $1\wsiM_reqFifo_q_0__D_IN[60:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701$662'.
     1/1: $1\wmi_reqF_q_1__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680$657'.
     1/1: $1\wmi_reqF_q_0__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645$649'.
     1/1: $1\wmi_mFlagF_q_1__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626$644'.
     1/1: $1\wmi_mFlagF_q_0__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597$637'.
     1/1: $1\wmi_dhF_q_1__D_IN[37:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576$632'.
     1/1: $1\wmi_dhF_q_0__D_IN[37:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$629'.
     1/1: $1\wci_respF_q_1__D_IN[33:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$624'.
     1/1: $1\wci_respF_q_0__D_IN[33:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480$591'.
     1/1: $1\wci_nState__D_IN[2:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414$571'.
     1/1: $1\thisMesg__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389$561'.
     1/1: $1\readyToPush__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375$557'.
     1/1: $1\preciseBurst__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360$554'.
     1/1: $1\opcode__D_IN[8:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304$537'.
     1/1: $1\mesgLength__D_IN[14:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285$532'.
     1/1: $1\mesgCount__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258$521'.
     1/1: $1\impreciseBurst__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004$433'.
     1/1: $1\MUX_wmi_reqF_q_0__write_1__VAL_1[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900$384'.
     1/1: $1\MUX_wci_respF_q_0__write_1__VAL_1[33:0]
Creating decoders for process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_EN[60:0]$1080
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_DATA[60:0]$1079
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_ADDR[2:0]$1078
     4/4: $0\out2[60:0]
Creating decoders for process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_EN[60:0]$1072
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_DATA[60:0]$1071
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_ADDR[2:0]$1070
     4/4: $0\out1[60:0]
Creating decoders for process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_EN[31:0]$1062
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_DATA[31:0]$1061
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_ADDR[1:0]$1060
     4/4: $0\out2[31:0]
Creating decoders for process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_EN[31:0]$1054
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_DATA[31:0]$1053
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_ADDR[1:0]$1052
     4/4: $0\out1[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\ResetToBool.\VAL' from process `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488$1026': $auto$proc_dlatch.cc:427:proc_dlatch$1946
No latch inferred for signal `\mkSMAdapter4B.\value__h6065' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016$783'.
No latch inferred for signal `\mkSMAdapter4B.\x_data__h15447' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992$782'.
No latch inferred for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809$706'.
No latch inferred for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786$701'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_reqF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701$662'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_reqF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680$657'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_mFlagF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645$649'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_mFlagF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626$644'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_dhF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597$637'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_dhF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576$632'.
No latch inferred for signal `\mkSMAdapter4B.\wci_respF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$629'.
No latch inferred for signal `\mkSMAdapter4B.\wci_respF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$624'.
No latch inferred for signal `\mkSMAdapter4B.\wci_nState__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480$591'.
No latch inferred for signal `\mkSMAdapter4B.\thisMesg__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414$571'.
No latch inferred for signal `\mkSMAdapter4B.\readyToPush__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389$561'.
No latch inferred for signal `\mkSMAdapter4B.\preciseBurst__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375$557'.
No latch inferred for signal `\mkSMAdapter4B.\opcode__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360$554'.
No latch inferred for signal `\mkSMAdapter4B.\mesgLength__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304$537'.
No latch inferred for signal `\mkSMAdapter4B.\mesgCount__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285$532'.
No latch inferred for signal `\mkSMAdapter4B.\impreciseBurst__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258$521'.
No latch inferred for signal `\mkSMAdapter4B.\MUX_wmi_reqF_q_0__write_1__VAL_1' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004$433'.
No latch inferred for signal `\mkSMAdapter4B.\MUX_wci_respF_q_0__write_1__VAL_1' from process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900$384'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.\out2' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_ADDR' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_DATA' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1029_EN' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.\out1' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_ADDR' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_DATA' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1028_EN' using process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4470$1016'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4461$1006'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\cnt' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4447$998'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4428$981'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4419$968'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb2' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$962'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4395$958'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\rp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4377$950'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\wp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4367$946'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4065$936'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4056$926'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\cnt' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4042$918'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4023$901'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4014$888'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb2' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4005$882'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3990$878'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\rp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3972$870'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\wp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3962$866'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3661$856'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3652$846'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\cnt' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3638$838'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3619$821'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3610$808'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb2' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3601$802'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3586$798'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\rp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3568$790'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\wp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3558$786'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\abortCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\doAbort' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\endOfMessage' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\errCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabRespCredit_value' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabWordsCurReq' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabWordsRemain' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\firstMsgReq' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\impreciseBurst' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\lastMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgLength' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgLengthSoFar' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgPreRequest' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqAddr' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqOK' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqValid' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\opcode' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\preciseBurst' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\readyToPush' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\readyToRequest' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\smaCtrl' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\thisMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\unrollCnt' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\valExpect' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_cEdge' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2007' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_cState' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_ctlAckReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2009' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_ctlOpActive' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_illegalEdge' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_nState' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_reqF_countReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_sFlagReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2018' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_busyWithMessage' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2019' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2020' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2021' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2022' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2023' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2025' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2026' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2027' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2028' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2029' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2030' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sDataThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2031' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sFlagReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2032' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2033' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_burstKind' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2034' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_errorSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2035' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_iMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2036' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2037' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_pMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2038' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2039' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2040' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2041' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2042' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2043' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_statusR' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2044' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_tBusyCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2045' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_trafficSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2046' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_burstKind' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2047' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_errorSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2048' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_iMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2049' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2050' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_pMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2051' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2052' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_reqFifo_countReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2053' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_statusR' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2054' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_tBusyCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2055' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_trafficSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2056' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiWordsRemain' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2057' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\zeroLengthMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
  created $dff cell `$procdff$2058' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.\out2' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
  created $dff cell `$procdff$2059' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_ADDR' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
  created $dff cell `$procdff$2060' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_DATA' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
  created $dff cell `$procdff$2061' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1065_EN' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
  created $dff cell `$procdff$2062' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.\out1' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
  created $dff cell `$procdff$2063' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_ADDR' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
  created $dff cell `$procdff$2064' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_DATA' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
  created $dff cell `$procdff$2065' with positive edge clock.
Creating register for signal `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1064_EN' using process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
  created $dff cell `$procdff$2066' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.\out2' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
  created $dff cell `$procdff$2067' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_ADDR' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
  created $dff cell `$procdff$2068' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_DATA' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
  created $dff cell `$procdff$2069' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:135$1047_EN' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
  created $dff cell `$procdff$2070' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.\out1' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
  created $dff cell `$procdff$2071' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_ADDR' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
  created $dff cell `$procdff$2072' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_DATA' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
  created $dff cell `$procdff$2073' with positive edge clock.
Creating register for signal `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:126$1046_EN' using process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
  created $dff cell `$procdff$2074' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
Removing empty process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1038'.
Found and cleaned up 1 empty switch in `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
Removing empty process `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1030'.
Found and cleaned up 1 empty switch in `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488$1026'.
Removing empty process `ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4488$1026'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4470$1016'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4470$1016'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4461$1006'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4461$1006'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4447$998'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4447$998'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4428$981'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4428$981'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4419$968'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4419$968'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$962'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$962'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4395$958'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4395$958'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4377$950'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4377$950'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4367$946'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4367$946'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4065$936'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4065$936'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4056$926'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4056$926'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4042$918'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4042$918'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4023$901'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4023$901'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4014$888'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4014$888'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4005$882'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4005$882'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3990$878'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3990$878'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3972$870'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3972$870'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3962$866'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3962$866'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3661$856'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3661$856'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3652$846'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3652$846'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3638$838'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3638$838'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3619$821'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3619$821'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3610$808'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3610$808'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3601$802'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3601$802'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3586$798'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3586$798'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3568$790'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3568$790'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3558$786'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3558$786'.
Found and cleaned up 78 empty switches in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3035$784'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016$783'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3016$783'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992$782'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2992$782'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809$706'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2809$706'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786$701'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2786$701'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701$662'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2701$662'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680$657'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2680$657'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645$649'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2645$649'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626$644'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2626$644'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597$637'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2597$637'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576$632'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2576$632'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$629'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$629'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$624'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$624'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480$591'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2480$591'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414$571'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2414$571'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389$561'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2389$561'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375$557'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2375$557'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360$554'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2360$554'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304$537'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2304$537'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285$532'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2285$532'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258$521'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2258$521'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004$433'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2004$433'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900$384'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1900$384'.
Found and cleaned up 1 empty switch in `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
Removing empty process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1074'.
Found and cleaned up 1 empty switch in `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
Removing empty process `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1066'.
Found and cleaned up 1 empty switch in `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
Removing empty process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:133$1056'.
Found and cleaned up 1 empty switch in `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
Removing empty process `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:124$1048'.
Cleaned up 209 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module ResetToBool.
<suppressed ~6 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_b.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_a.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_a.
Optimizing module mkSMAdapter4B.
<suppressed ~207 debug messages>
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module generic_fifo_sc_c.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_b.
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_a.
Optimizing module SizedFIFO_a.
Optimizing module mkSMAdapter4B.
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\mkSMAdapter4B'.
<suppressed ~621 debug messages>
Finding identical cells in module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.
Finding identical cells in module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Removed a total of 264 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2977$765.
Running muxtree optimizer on module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 1 multiplexer ports.
<suppressed ~149 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1095:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1095_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1095_Y [0]
      New connections: $procmux$1095_Y [59:1] = { $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] $procmux$1095_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1083:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1083_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1083_Y [0]
      New connections: $procmux$1083_Y [59:1] = { $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] $procmux$1083_Y [0] }
  Optimizing cells in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \mkSMAdapter4B.
    New ctrl vector for $pmux cell $procmux$1868: { $auto$opt_reduce.cc:134:opt_mux$2082 $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1734$266_Y }
    New ctrl vector for $pmux cell $procmux$1835: { $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1480$100_Y $auto$opt_reduce.cc:134:opt_mux$2084 $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1734$266_Y }
  Optimizing cells in module \mkSMAdapter4B.
  Optimizing cells in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1901:
      Old ports: A=61'0000000000000000000000000000000000000000000000000000000000000, B=61'1111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1901_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1901_Y [0]
      New connections: $procmux$1901_Y [60:1] = { $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1889:
      Old ports: A=61'0000000000000000000000000000000000000000000000000000000000000, B=61'1111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1889_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1889_Y [0]
      New connections: $procmux$1889_Y [60:1] = { $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] }
  Optimizing cells in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
  Optimizing cells in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1925:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1925_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1925_Y [0]
      New connections: $procmux$1925_Y [31:1] = { $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1913:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1913_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1913_Y [0]
      New connections: $procmux$1913_Y [31:1] = { $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] }
  Optimizing cells in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\mkSMAdapter4B'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.
Finding identical cells in module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Removed a total of 7 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1947 ($dff) from module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:138$1045_DATA, Q = \out2).
Adding EN signal on $procdff$1951 ($dff) from module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:129$1037_DATA, Q = \out1).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$1946 ($dlatch) from module ResetToBool.
Adding SRST signal on $procdff$1955 ($dff) from module generic_fifo_sc_c (D = $procmux$1112_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2087 ($sdff) from module generic_fifo_sc_c (D = $procmux$1112_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1956 ($dff) from module generic_fifo_sc_c (D = $procmux$1123_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2095 ($sdff) from module generic_fifo_sc_c (D = $procmux$1123_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1957 ($dff) from module generic_fifo_sc_c (D = $procmux$1134_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2103 ($sdff) from module generic_fifo_sc_c (D = $procmux$1134_Y, Q = \cnt).
Adding SRST signal on $procdff$1958 ($dff) from module generic_fifo_sc_c (D = $procmux$1145_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2111 ($sdff) from module generic_fifo_sc_c (D = $procmux$1145_Y, Q = \empty_r).
Adding SRST signal on $procdff$1959 ($dff) from module generic_fifo_sc_c (D = $procmux$1156_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2119 ($sdff) from module generic_fifo_sc_c (D = $procmux$1156_Y, Q = \full_r).
Adding SRST signal on $procdff$1960 ($dff) from module generic_fifo_sc_c (D = $procmux$1167_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2127 ($sdff) from module generic_fifo_sc_c (D = $procmux$1167_Y, Q = \gb2).
Adding SRST signal on $procdff$1961 ($dff) from module generic_fifo_sc_c (D = $procmux$1178_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2135 ($sdff) from module generic_fifo_sc_c (D = $procmux$1178_Y, Q = \gb).
Adding SRST signal on $procdff$1962 ($dff) from module generic_fifo_sc_c (D = $procmux$1186_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2143 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4384$952_Y, Q = \rp).
Adding SRST signal on $procdff$1963 ($dff) from module generic_fifo_sc_c (D = $procmux$1194_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2149 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4374$948_Y, Q = \wp).
Adding SRST signal on $procdff$1964 ($dff) from module generic_fifo_sc_b (D = $procmux$1205_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2155 ($sdff) from module generic_fifo_sc_b (D = $procmux$1205_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1965 ($dff) from module generic_fifo_sc_b (D = $procmux$1216_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2163 ($sdff) from module generic_fifo_sc_b (D = $procmux$1216_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1966 ($dff) from module generic_fifo_sc_b (D = $procmux$1227_Y, Q = \cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2171 ($sdff) from module generic_fifo_sc_b (D = $procmux$1227_Y, Q = \cnt).
Adding SRST signal on $procdff$1967 ($dff) from module generic_fifo_sc_b (D = $procmux$1238_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2179 ($sdff) from module generic_fifo_sc_b (D = $procmux$1238_Y, Q = \empty_r).
Adding SRST signal on $procdff$1968 ($dff) from module generic_fifo_sc_b (D = $procmux$1249_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2187 ($sdff) from module generic_fifo_sc_b (D = $procmux$1249_Y, Q = \full_r).
Adding SRST signal on $procdff$1969 ($dff) from module generic_fifo_sc_b (D = $procmux$1260_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2195 ($sdff) from module generic_fifo_sc_b (D = $procmux$1260_Y, Q = \gb2).
Adding SRST signal on $procdff$1970 ($dff) from module generic_fifo_sc_b (D = $procmux$1271_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2203 ($sdff) from module generic_fifo_sc_b (D = $procmux$1271_Y, Q = \gb).
Adding SRST signal on $procdff$1971 ($dff) from module generic_fifo_sc_b (D = $procmux$1279_Y, Q = \rp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2211 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3979$872_Y, Q = \rp).
Adding SRST signal on $procdff$1972 ($dff) from module generic_fifo_sc_b (D = $procmux$1287_Y, Q = \wp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3969$868_Y, Q = \wp).
Adding SRST signal on $procdff$1973 ($dff) from module generic_fifo_sc_a (D = $procmux$1298_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2223 ($sdff) from module generic_fifo_sc_a (D = $procmux$1298_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1974 ($dff) from module generic_fifo_sc_a (D = $procmux$1309_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2231 ($sdff) from module generic_fifo_sc_a (D = $procmux$1309_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1975 ($dff) from module generic_fifo_sc_a (D = $procmux$1320_Y, Q = \cnt, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2239 ($sdff) from module generic_fifo_sc_a (D = $procmux$1320_Y, Q = \cnt).
Adding SRST signal on $procdff$1976 ($dff) from module generic_fifo_sc_a (D = $procmux$1331_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2247 ($sdff) from module generic_fifo_sc_a (D = $procmux$1331_Y, Q = \empty_r).
Adding SRST signal on $procdff$1977 ($dff) from module generic_fifo_sc_a (D = $procmux$1342_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2255 ($sdff) from module generic_fifo_sc_a (D = $procmux$1342_Y, Q = \full_r).
Adding SRST signal on $procdff$1978 ($dff) from module generic_fifo_sc_a (D = $procmux$1353_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2263 ($sdff) from module generic_fifo_sc_a (D = $procmux$1353_Y, Q = \gb2).
Adding SRST signal on $procdff$1979 ($dff) from module generic_fifo_sc_a (D = $procmux$1364_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2271 ($sdff) from module generic_fifo_sc_a (D = $procmux$1364_Y, Q = \gb).
Adding SRST signal on $procdff$1980 ($dff) from module generic_fifo_sc_a (D = $procmux$1372_Y, Q = \rp, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$2279 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3575$792_Y, Q = \rp).
Adding SRST signal on $procdff$1981 ($dff) from module generic_fifo_sc_a (D = $procmux$1380_Y, Q = \wp, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$2285 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3565$788_Y, Q = \wp).
Adding SRST signal on $procdff$2011 ($dff) from module mkSMAdapter4B (D = $procmux$1617_Y, Q = \wci_illegalEdge, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2291 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2473$588_Y, Q = \wci_illegalEdge).
Adding SRST signal on $procdff$2056 ($dff) from module mkSMAdapter4B (D = $procmux$1398_Y, Q = \wsiS_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2293 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiS_trafficSticky).
Adding EN signal on $procdff$2035 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \wsiM_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2295 ($dffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$2034 ($dff) from module mkSMAdapter4B (D = $procmux$1502_Y, Q = \wsiM_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2296 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2734$669_Y, Q = \wsiM_burstKind).
Adding SRST signal on $procdff$2004 ($dff) from module mkSMAdapter4B (D = $procmux$1652_Y, Q = \thisMesg, rval = 32'11111110111111101111111111111110).
Adding EN signal on $auto$ff.cc:262:slice$2298 ($sdff) from module mkSMAdapter4B (D = $procmux$1835_Y, Q = \thisMesg).
Adding SRST signal on $procdff$1993 ($dff) from module mkSMAdapter4B (D = $procmux$1704_Y, Q = \mesgLength, rval = 15'010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2300 ($sdff) from module mkSMAdapter4B (D = $procmux$1865_Y, Q = \mesgLength).
Adding SRST signal on $procdff$2036 ($dff) from module mkSMAdapter4B (D = $procmux$1492_Y, Q = \wsiM_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2302 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2749$681_Y, Q = \wsiM_iMesgCount).
Adding SRST signal on $procdff$1983 ($dff) from module mkSMAdapter4B (D = $procmux$1751_Y, Q = \doAbort, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2304 ($sdff) from module mkSMAdapter4B (D = 1'0, Q = \doAbort).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2305 ($sdffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1982 ($dff) from module mkSMAdapter4B (D = $procmux$1756_Y, Q = \abortCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2306 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2212$506_Y, Q = \abortCount).
Adding SRST signal on $procdff$2055 ($dff) from module mkSMAdapter4B (D = $procmux$1403_Y, Q = \wsiS_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2308 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2913$748_Y, Q = \wsiS_tBusyCount).
Adding SRST signal on $procdff$2045 ($dff) from module mkSMAdapter4B (D = $procmux$1450_Y, Q = \wsiM_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2310 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2844$710_Y, Q = \wsiM_tBusyCount).
Adding SRST signal on $procdff$2043 ($dff) from module mkSMAdapter4B (D = \wsiM1_SThreadBusy, Q = \wsiM_sThreadBusy_d, rval = 1'1).
Adding SRST signal on $procdff$2042 ($dff) from module mkSMAdapter4B (D = $procmux$1462_Y, Q = \wsiM_reqFifo_q_1, rval = 61'0000000000000000010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module mkSMAdapter4B (D = $procmux$1780_Y, Q = \wsiM_reqFifo_q_1).
Adding SRST signal on $procdff$2041 ($dff) from module mkSMAdapter4B (D = $procmux$1467_Y, Q = \wsiM_reqFifo_q_0, rval = 61'0000000000000000010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$2315 ($sdff) from module mkSMAdapter4B (D = $procmux$1785_Y, Q = \wsiM_reqFifo_q_0).
Adding SRST signal on $procdff$2040 ($dff) from module mkSMAdapter4B (D = $procmux$1472_Y, Q = \wsiM_reqFifo_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2317 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2774$695_Y, Q = \wsiM_reqFifo_c_r).
Adding SRST signal on $procdff$2033 ($dff) from module mkSMAdapter4B (D = \wmiM_SThreadBusy, Q = \wmi_sThreadBusy_d, rval = 1'0).
Adding SRST signal on $procdff$2032 ($dff) from module mkSMAdapter4B (D = \wmiM_SFlag, Q = \wmi_sFlagReg, rval = 0).
Adding SRST signal on $procdff$2031 ($dff) from module mkSMAdapter4B (D = \wmiM_SDataThreadBusy, Q = \wmi_sDataThreadBusy_d, rval = 1'0).
Adding SRST signal on $procdff$2027 ($dff) from module mkSMAdapter4B (D = \wmiM_SReset_n, Q = \wmi_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$2030 ($dff) from module mkSMAdapter4B (D = $procmux$1522_Y, Q = \wmi_reqF_q_1, rval = 178956970).
Adding EN signal on $auto$ff.cc:262:slice$2323 ($sdff) from module mkSMAdapter4B (D = $procmux$1790_Y, Q = \wmi_reqF_q_1).
Adding SRST signal on $procdff$2029 ($dff) from module mkSMAdapter4B (D = $procmux$1527_Y, Q = \wmi_reqF_q_0, rval = 178956970).
Adding EN signal on $auto$ff.cc:262:slice$2325 ($sdff) from module mkSMAdapter4B (D = $procmux$1795_Y, Q = \wmi_reqF_q_0).
Adding SRST signal on $procdff$2038 ($dff) from module mkSMAdapter4B (D = $procmux$1482_Y, Q = \wsiM_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2327 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2761$689_Y, Q = \wsiM_pMesgCount).
Adding SRST signal on $procdff$2028 ($dff) from module mkSMAdapter4B (D = $procmux$1532_Y, Q = \wmi_reqF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2329 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2673$655_Y, Q = \wmi_reqF_c_r).
Adding SRST signal on $procdff$2025 ($dff) from module mkSMAdapter4B (D = $procmux$1547_Y, Q = \wmi_mFlagF_q_1, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2331 ($sdff) from module mkSMAdapter4B (D = $procmux$1800_Y, Q = \wmi_mFlagF_q_1).
Adding SRST signal on $procdff$2024 ($dff) from module mkSMAdapter4B (D = $procmux$1552_Y, Q = \wmi_mFlagF_q_0, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2333 ($sdff) from module mkSMAdapter4B (D = $procmux$1805_Y, Q = \wmi_mFlagF_q_0).
Adding SRST signal on $procdff$2023 ($dff) from module mkSMAdapter4B (D = $procmux$1557_Y, Q = \wmi_mFlagF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2335 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2618$642_Y, Q = \wmi_mFlagF_c_r).
Adding SRST signal on $procdff$2022 ($dff) from module mkSMAdapter4B (D = $procmux$1562_Y, Q = \wmi_dhF_q_1, rval = 38'00101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2337 ($sdff) from module mkSMAdapter4B (D = $procmux$1810_Y, Q = \wmi_dhF_q_1).
Adding SRST signal on $procdff$2021 ($dff) from module mkSMAdapter4B (D = $procmux$1567_Y, Q = \wmi_dhF_q_0, rval = 38'00101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2339 ($sdff) from module mkSMAdapter4B (D = $procmux$1815_Y, Q = \wmi_dhF_q_0).
Adding SRST signal on $procdff$2020 ($dff) from module mkSMAdapter4B (D = $procmux$1572_Y, Q = \wmi_dhF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2341 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2569$630_Y, Q = \wmi_dhF_c_r).
Adding EN signal on $procdff$2019 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \wmi_busyWithMessage).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2343 ($dffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 0 on $procdff$2017 ($dff) from module mkSMAdapter4B.
Adding SRST signal on $procdff$2016 ($dff) from module mkSMAdapter4B (D = $procmux$1592_Y, Q = \wci_respF_q_1, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2344 ($sdff) from module mkSMAdapter4B (D = $procmux$1820_Y, Q = \wci_respF_q_1).
Adding SRST signal on $procdff$2015 ($dff) from module mkSMAdapter4B (D = $procmux$1597_Y, Q = \wci_respF_q_0, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2346 ($sdff) from module mkSMAdapter4B (D = $procmux$1825_Y, Q = \wci_respF_q_0).
Adding SRST signal on $procdff$2014 ($dff) from module mkSMAdapter4B (D = $procmux$1602_Y, Q = \wci_respF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2348 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2508$618_Y, Q = \wci_respF_c_r).
Adding SRST signal on $procdff$2010 ($dff) from module mkSMAdapter4B (D = $procmux$1622_Y, Q = \wci_ctlOpActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2350 ($sdff) from module mkSMAdapter4B (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2466$585_Y, Q = \wci_ctlOpActive).
Adding SRST signal on $procdff$2009 ($dff) from module mkSMAdapter4B (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2100$476_Y, Q = \wci_ctlAckReg, rval = 1'0).
Adding SRST signal on $procdff$2008 ($dff) from module mkSMAdapter4B (D = $procmux$1632_Y, Q = \wci_cState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2353 ($sdff) from module mkSMAdapter4B (D = \wci_nState, Q = \wci_cState).
Adding SRST signal on $procdff$2007 ($dff) from module mkSMAdapter4B (D = $procmux$1637_Y, Q = \wci_cEdge, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$2355 ($sdff) from module mkSMAdapter4B (D = \wci_reqF__D_OUT [36:34], Q = \wci_cEdge).
Adding SRST signal on $procdff$2006 ($dff) from module mkSMAdapter4B (D = $procmux$1642_Y, Q = \valExpect, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2357 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2447$578_Y, Q = \valExpect).
Adding SRST signal on $procdff$2005 ($dff) from module mkSMAdapter4B (D = $procmux$1647_Y, Q = \unrollCnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2359 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2439$576_Y, Q = \unrollCnt).
Adding SRST signal on $procdff$2003 ($dff) from module mkSMAdapter4B (D = $procmux$1657_Y, Q = \smaCtrl, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2361 ($sdff) from module mkSMAdapter4B (D = \wci_reqF__D_OUT [31:0], Q = \smaCtrl).
Adding SRST signal on $procdff$2002 ($dff) from module mkSMAdapter4B (D = $procmux$1662_Y, Q = \readyToRequest, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2363 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2926$750_Y, Q = \readyToRequest).
Adding SRST signal on $procdff$2001 ($dff) from module mkSMAdapter4B (D = $procmux$1667_Y, Q = \readyToPush, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2365 ($sdff) from module mkSMAdapter4B (D = $procmux$1844_Y, Q = \readyToPush).
Adding SRST signal on $procdff$2000 ($dff) from module mkSMAdapter4B (D = $procmux$1672_Y, Q = \preciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2367 ($sdff) from module mkSMAdapter4B (D = $procmux$1850_Y, Q = \preciseBurst).
Adding SRST signal on $procdff$1999 ($dff) from module mkSMAdapter4B (D = $procmux$1677_Y, Q = \opcode, rval = 9'010101010).
Adding EN signal on $auto$ff.cc:262:slice$2369 ($sdff) from module mkSMAdapter4B (D = $procmux$1856_Y, Q = \opcode).
Adding SRST signal on $procdff$1998 ($dff) from module mkSMAdapter4B (D = $procmux$1682_Y, Q = \mesgReqValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2371 ($sdff) from module mkSMAdapter4B (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2354$552_Y, Q = \mesgReqValid).
Adding SRST signal on $procdff$1997 ($dff) from module mkSMAdapter4B (D = $procmux$1687_Y, Q = \mesgReqOK, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2373 ($sdff) from module mkSMAdapter4B (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2443$577_Y, Q = \mesgReqOK).
Adding EN signal on $procdff$1996 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2337$547_Y, Q = \mesgReqAddr).
Adding SRST signal on $auto$ff.cc:262:slice$2375 ($dffe) from module mkSMAdapter4B (D = \MUX_mesgReqAddr__write_1__VAL_2, Q = \mesgReqAddr, rval = 14'00000000000000).
Adding SRST signal on $procdff$1995 ($dff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1475$87_Y, Q = \mesgPreRequest, rval = 1'0).
Adding SRST signal on $procdff$1994 ($dff) from module mkSMAdapter4B (D = $procmux$1699_Y, Q = \mesgLengthSoFar, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2378 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2326$543_Y, Q = \mesgLengthSoFar).
Adding SRST signal on $procdff$1992 ($dff) from module mkSMAdapter4B (D = $procmux$1709_Y, Q = \mesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2380 ($sdff) from module mkSMAdapter4B (D = $procmux$1868_Y, Q = \mesgCount).
Adding SRST signal on $procdff$1991 ($dff) from module mkSMAdapter4B (D = $procmux$1714_Y, Q = \lastMesg, rval = 32'11111110111111101111111111111110).
Adding EN signal on $auto$ff.cc:262:slice$2382 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2274$527_Y, Q = \lastMesg).
Adding SRST signal on $procdff$1990 ($dff) from module mkSMAdapter4B (D = $procmux$1719_Y, Q = \impreciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2384 ($sdff) from module mkSMAdapter4B (D = $procmux$1876_Y, Q = \impreciseBurst).
Adding EN signal on $procdff$1989 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \firstMsgReq).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2386 ($dffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1988 ($dff) from module mkSMAdapter4B (D = $procmux$1729_Y, Q = \fabWordsRemain, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2387 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2246$519_Y, Q = \fabWordsRemain).
Adding SRST signal on $procdff$2013 ($dff) from module mkSMAdapter4B (D = $procmux$1607_Y, Q = \wci_reqF_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2389 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2501$617_Y, Q = \wci_reqF_countReg).
Adding EN signal on $procdff$1987 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2241$518_Y, Q = \fabWordsCurReq).
Adding SRST signal on $procdff$1986 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2234$516_Y [1], Q = \fabRespCredit_value [1], rval = 1'0).
Adding SRST signal on $procdff$1986 ($dff) from module mkSMAdapter4B (D = { \MUX_fabRespCredit_value__write_1__VAL_2 [3:2] \MUX_fabRespCredit_value__write_1__VAL_2 [0] }, Q = { \fabRespCredit_value [3:2] \fabRespCredit_value [0] }, rval = 3'000).
Adding SRST signal on $procdff$1985 ($dff) from module mkSMAdapter4B (D = $procmux$1741_Y, Q = \errCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2398 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$509_Y, Q = \errCount).
Adding SRST signal on $procdff$1984 ($dff) from module mkSMAdapter4B (D = $procmux$1746_Y, Q = \endOfMessage, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2400 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2432$572_Y, Q = \endOfMessage).
Adding SRST signal on $procdff$2012 ($dff) from module mkSMAdapter4B (D = $procmux$1612_Y, Q = \wci_nState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2402 ($sdff) from module mkSMAdapter4B (D = $procmux$1830_Y, Q = \wci_nState).
Adding SRST signal on $procdff$2053 ($dff) from module mkSMAdapter4B (D = $procmux$1410_Y, Q = \wsiS_reqFifo_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2404 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2891$739_Y, Q = \wsiS_reqFifo_countReg).
Adding SRST signal on $procdff$2052 ($dff) from module mkSMAdapter4B (D = \wsiS1_MReset_n, Q = \wsiS_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$2051 ($dff) from module mkSMAdapter4B (D = $procmux$1420_Y, Q = \wsiS_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2407 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2880$733_Y, Q = \wsiS_pMesgCount).
Adding SRST signal on $procdff$2058 ($dff) from module mkSMAdapter4B (D = $procmux$1388_Y, Q = \zeroLengthMesg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2409 ($sdff) from module mkSMAdapter4B (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2930$752_Y, Q = \zeroLengthMesg).
Adding SRST signal on $procdff$2057 ($dff) from module mkSMAdapter4B (D = $procmux$1393_Y, Q = \wsiWordsRemain, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2411 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2922$749_Y, Q = \wsiWordsRemain).
Adding SRST signal on $procdff$2049 ($dff) from module mkSMAdapter4B (D = $procmux$1430_Y, Q = \wsiS_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2413 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2870$727_Y, Q = \wsiS_iMesgCount).
Adding SRST signal on $procdff$2048 ($dff) from module mkSMAdapter4B (D = $procmux$1435_Y, Q = \wsiS_errorSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2415 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiS_errorSticky).
Adding SRST signal on $procdff$2047 ($dff) from module mkSMAdapter4B (D = $procmux$1440_Y, Q = \wsiS_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2417 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2855$715_Y, Q = \wsiS_burstKind).
Adding SRST signal on $procdff$2046 ($dff) from module mkSMAdapter4B (D = $procmux$1445_Y, Q = \wsiM_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2419 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiM_trafficSticky).
Adding SRST signal on $procdff$2039 ($dff) from module mkSMAdapter4B (D = \wsiM1_SReset_n, Q = \wsiM_peerIsReady, rval = 1'0).
Adding EN signal on $procdff$2059 ($dff) from module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:138$1081_DATA, Q = \out2).
Adding EN signal on $procdff$2063 ($dff) from module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:129$1073_DATA, Q = \out1).
Adding EN signal on $procdff$2067 ($dff) from module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:138$1063_DATA, Q = \out2).
Adding EN signal on $procdff$2071 ($dff) from module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:129$1055_DATA, Q = \out1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \mkSMAdapter4B..
Finding unused cells or wires in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
Finding unused cells or wires in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
Removed 228 unused cells and 1340 unused wires.
<suppressed ~254 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_b.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~7 debug messages>
Optimizing module mkSMAdapter4B.
<suppressed ~12 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
  Optimizing cells in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
  Optimizing cells in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Finding identical cells in module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.
Finding identical cells in module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~48 debug messages>
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 48 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $procdff$2054 ($dff) from module mkSMAdapter4B.
Adding SRST signal on $procdff$2050 ($dff) from module mkSMAdapter4B (D = \CAN_FIRE_RL_operating_actions, Q = \wsiS_operateD, rval = 1'0).
Setting constant 0-bit at position 1 on $procdff$2044 ($dff) from module mkSMAdapter4B.
Setting constant 0-bit at position 4 on $procdff$2044 ($dff) from module mkSMAdapter4B.
Handling never-active EN on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2307 ($sdffe) from module mkSMAdapter4B.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
Finding unused cells or wires in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
Finding unused cells or wires in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..
Removed 2 unused cells and 61 unused wires.
<suppressed ~7 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
  Optimizing cells in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
  Optimizing cells in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
    New ctrl vector for $pmux cell $procmux$1766: { $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2411$569_Y $procmux$1777_CMP $procmux$1775_CMP $procmux$1774_CMP $procmux$1773_CMP $procmux$1772_CMP $procmux$1771_CMP $procmux$1770_CMP $procmux$1769_CMP $procmux$1768_CMP $procmux$1767_CMP }
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 1 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Finding identical cells in module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.
Finding identical cells in module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
Finding unused cells or wires in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
Finding unused cells or wires in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
  Optimizing cells in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
  Optimizing cells in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram'.
Finding identical cells in module `$paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram'.
Finding identical cells in module `$paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram..
Finding unused cells or wires in module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram..
Finding unused cells or wires in module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram.
Optimizing module $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram.
Optimizing module $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            627
   Number of public wires:           9
   Number of public wire bits:     255
   Number of memories:               1
   Number of memory bits:          360
   Number of processes:              0
   Number of cells:                 12
     $dffe                         120
     $mux                          134

=== $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            625
   Number of public wires:           9
   Number of public wire bits:     253
   Number of memories:               1
   Number of memory bits:          183
   Number of processes:              0
   Number of cells:                 12
     $dffe                         122
     $mux                          130

=== $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            331
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           70

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== SizedFIFO_c ===

   Number of wires:                 17
   Number of wire bits:            138
   Number of public wires:          17
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            385
   Number of public wires:          27
   Number of public wire bits:     295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           32
     $and                           25
     $eq                            24
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           26
     $ne                            18
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         25

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            233
   Number of public wires:          27
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           12
     $and                           25
     $eq                             8
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           18
     $ne                             6
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         13

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            359
   Number of public wires:          27
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           17
     $and                           25
     $eq                            12
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           20
     $ne                             9
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         16

=== mkSMAdapter4B ===

   Number of wires:                966
   Number of wire bits:           5493
   Number of public wires:         667
   Number of public wire bits:    5137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add                          274
     $and                            2
     $dff                           13
     $dffe                          14
     $eq                           248
     $gt                             8
     $le                            14
     $logic_and                    185
     $logic_not                    139
     $logic_or                     110
     $mux                          894
     $ne                            40
     $not                            1
     $pmux                         591
     $reduce_and                   153
     $reduce_bool                   64
     $reduce_or                      6
     $sdff                          45
     $sdffce                        14
     $sdffe                        831
     $sub                           56
     $xor                            4

=== design hierarchy ===

   mkSMAdapter4B                     1
     ResetToBool                     0
     SizedFIFO_a                     0
       generic_fifo_sc_a             0
         $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram      0
     SizedFIFO_b                     0
       generic_fifo_sc_b             0
         $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram      0
     SizedFIFO_c                     0
       generic_fifo_sc_c             0
         $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram      0

   Number of wires:                966
   Number of wire bits:           5493
   Number of public wires:         667
   Number of public wire bits:    5137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add                          274
     $and                            2
     $dff                           13
     $dffe                          14
     $eq                           248
     $gt                             8
     $le                            14
     $logic_and                    185
     $logic_not                    139
     $logic_or                     110
     $mux                          894
     $ne                            40
     $not                            1
     $pmux                         591
     $reduce_and                   153
     $reduce_bool                   64
     $reduce_or                      6
     $sdff                          45
     $sdffce                        14
     $sdffe                        831
     $sub                           56
     $xor                            4

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 877f8f5a34, CPU: user 0.96s system 0.01s, MEM: 26.96 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 17% 4x opt_clean (0 sec), ...
