// Seed: 1495833875
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output reg id_6
);
  logic id_7 = id_7;
  logic id_8;
  always @(1'b0 or posedge id_8) id_6 <= 1 - 1'h0;
endmodule
