Calling target program-options parser
[15:29:07.527] [bmv2] [D] [thread 4434] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:07.527] [bmv2] [D] [thread 4434] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:07.527] [bmv2] [D] [thread 4434] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:07.528] [bmv2] [D] [thread 4434] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s3-eth1 as port 1
[15:29:07.529] [bmv2] [D] [thread 4434] Adding interface s3-eth1 as port 1
Adding interface s3-eth2 as port 2
[15:29:07.583] [bmv2] [D] [thread 4434] Adding interface s3-eth2 as port 2
Adding interface s3-eth3 as port 3
[15:29:07.618] [bmv2] [D] [thread 4434] Adding interface s3-eth3 as port 3
Server listening on 0.0.0.0:50053
[15:29:07.675] [bmv2] [I] [thread 4434] Starting Thrift server on port 9092
[15:29:07.675] [bmv2] [I] [thread 4434] Thrift server was started
[15:29:07.691] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Processing packet received on port 1
[15:29:07.691] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Parser 'parser': start
[15:29:07.691] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.691] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.692] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.692] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Bytes parsed: 14
[15:29:07.692] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Parser 'parser': end
[15:29:07.692] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.692] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.692] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.693] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Looking up key:

[15:29:07.693] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.693] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Action entry is basic169 - 
[15:29:07.693] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Action basic169
[15:29:07.693] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.693] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.694] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.694] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.694] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.694] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.694] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Looking up key:

[15:29:07.694] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.694] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.694] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.695] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.696] [bmv2] [T] [thread 4444] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.696] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.696] [bmv2] [D] [thread 4444] [0.0] [cxt 0] Egress port is 0
[15:29:07.696] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Processing packet received on port 1
[15:29:07.696] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Parser 'parser': start
[15:29:07.696] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Pipeline 'egress': start
[15:29:07.696] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Pipeline 'egress': end
[15:29:07.696] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Deparser 'deparser': start
[15:29:07.696] [bmv2] [T] [thread 4445] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.696] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.697] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.697] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.697] [bmv2] [D] [thread 4445] [0.0] [cxt 0] Deparser 'deparser': end
[15:29:07.696] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.697] [bmv2] [D] [thread 4449] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.697] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.697] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.697] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Bytes parsed: 14
[15:29:07.697] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Parser 'parser': end
[15:29:07.697] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.697] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Looking up key:

[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Action entry is basic169 - 
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Action basic169
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Looking up key:

[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.698] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.698] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.699] [bmv2] [T] [thread 4444] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.699] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.699] [bmv2] [D] [thread 4444] [1.0] [cxt 0] Egress port is 0
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Pipeline 'egress': start
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Pipeline 'egress': end
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Deparser 'deparser': start
[15:29:07.700] [bmv2] [T] [thread 4445] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.700] [bmv2] [D] [thread 4445] [1.0] [cxt 0] Deparser 'deparser': end
[15:29:07.700] [bmv2] [D] [thread 4449] [1.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:07.801] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Processing packet received on port 1
[15:29:07.802] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Parser 'parser': start
[15:29:07.802] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.803] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.803] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.803] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Bytes parsed: 14
[15:29:07.804] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Parser 'parser': end
[15:29:07.804] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.804] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.805] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.805] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Looking up key:

[15:29:07.805] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.805] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Action entry is basic169 - 
[15:29:07.805] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Action basic169
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.806] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Looking up key:

[15:29:07.806] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.806] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.806] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.807] [bmv2] [T] [thread 4444] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.807] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.807] [bmv2] [D] [thread 4444] [2.0] [cxt 0] Egress port is 0
[15:29:07.807] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Pipeline 'egress': start
[15:29:07.807] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Pipeline 'egress': end
[15:29:07.807] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Deparser 'deparser': start
[15:29:07.808] [bmv2] [T] [thread 4445] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.808] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.808] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.808] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.808] [bmv2] [D] [thread 4445] [2.0] [cxt 0] Deparser 'deparser': end
[15:29:07.808] [bmv2] [D] [thread 4449] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.822] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Processing packet received on port 3
[15:29:07.822] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Parser 'parser': start
[15:29:07.822] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.823] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.823] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.823] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Bytes parsed: 14
[15:29:07.824] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Parser 'parser': end
[15:29:07.824] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.824] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.824] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.824] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Looking up key:

[15:29:07.825] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.825] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Action entry is basic169 - 
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Action basic169
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.825] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.825] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Looking up key:

[15:29:07.825] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.825] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.826] [bmv2] [T] [thread 4444] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.826] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.827] [bmv2] [D] [thread 4444] [3.0] [cxt 0] Egress port is 0
[15:29:07.827] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Processing packet received on port 3
[15:29:07.827] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Parser 'parser': start
[15:29:07.827] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.827] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.828] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.828] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Bytes parsed: 14
[15:29:07.828] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Parser 'parser': end
[15:29:07.828] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.828] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.828] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.828] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Looking up key:

[15:29:07.829] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.829] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Action entry is basic169 - 
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Action basic169
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.829] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.829] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Looking up key:

[15:29:07.830] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.830] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.830] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.831] [bmv2] [T] [thread 4444] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.831] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.831] [bmv2] [D] [thread 4444] [4.0] [cxt 0] Egress port is 0
[15:29:07.827] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Pipeline 'egress': start
[15:29:07.831] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Pipeline 'egress': end
[15:29:07.831] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Deparser 'deparser': start
[15:29:07.831] [bmv2] [T] [thread 4445] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.831] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.831] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.831] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.832] [bmv2] [D] [thread 4445] [3.0] [cxt 0] Deparser 'deparser': end
[15:29:07.832] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Pipeline 'egress': start
[15:29:07.832] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Pipeline 'egress': end
[15:29:07.832] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Deparser 'deparser': start
[15:29:07.832] [bmv2] [T] [thread 4445] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.832] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.832] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.833] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.833] [bmv2] [D] [thread 4445] [4.0] [cxt 0] Deparser 'deparser': end
[15:29:07.833] [bmv2] [D] [thread 4449] [3.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.833] [bmv2] [D] [thread 4449] [4.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.001] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Processing packet received on port 3
[15:29:08.002] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Parser 'parser': start
[15:29:08.002] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.003] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.003] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.003] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Bytes parsed: 14
[15:29:08.004] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Parser 'parser': end
[15:29:08.004] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.004] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.005] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.005] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Looking up key:

[15:29:08.005] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.006] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Action entry is basic169 - 
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Action basic169
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.006] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.006] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Looking up key:

[15:29:08.007] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.007] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.007] [bmv2] [T] [thread 4444] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.007] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.008] [bmv2] [D] [thread 4444] [5.0] [cxt 0] Egress port is 0
[15:29:08.008] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Pipeline 'egress': start
[15:29:08.008] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Pipeline 'egress': end
[15:29:08.008] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Deparser 'deparser': start
[15:29:08.009] [bmv2] [T] [thread 4445] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.009] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.010] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.010] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.010] [bmv2] [D] [thread 4445] [5.0] [cxt 0] Deparser 'deparser': end
[15:29:08.010] [bmv2] [D] [thread 4449] [5.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.138] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Processing packet received on port 2
[15:29:08.138] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Parser 'parser': start
[15:29:08.138] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.139] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Bytes parsed: 14
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Parser 'parser': end
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.139] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.139] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Looking up key:

[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.139] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Action entry is basic169 - 
[15:29:08.139] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Action basic169
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.140] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Looking up key:

[15:29:08.140] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.140] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.140] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.141] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.142] [bmv2] [T] [thread 4444] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.142] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.142] [bmv2] [D] [thread 4444] [6.0] [cxt 0] Egress port is 0
[15:29:08.142] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Processing packet received on port 2
[15:29:08.142] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Pipeline 'egress': start
[15:29:08.142] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Pipeline 'egress': end
[15:29:08.142] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Deparser 'deparser': start
[15:29:08.142] [bmv2] [T] [thread 4445] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.142] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.143] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.143] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.143] [bmv2] [D] [thread 4445] [6.0] [cxt 0] Deparser 'deparser': end
[15:29:08.142] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Parser 'parser': start
[15:29:08.143] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.143] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.143] [bmv2] [D] [thread 4449] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.143] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Bytes parsed: 14
[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Parser 'parser': end
[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Looking up key:

[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Action entry is basic169 - 
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Action basic169
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.144] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.144] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Looking up key:

[15:29:08.145] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.145] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.145] [bmv2] [T] [thread 4444] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.145] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.145] [bmv2] [D] [thread 4444] [7.0] [cxt 0] Egress port is 0
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Pipeline 'egress': start
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Pipeline 'egress': end
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Deparser 'deparser': start
[15:29:08.146] [bmv2] [T] [thread 4445] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.146] [bmv2] [D] [thread 4445] [7.0] [cxt 0] Deparser 'deparser': end
[15:29:08.146] [bmv2] [D] [thread 4449] [7.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.298] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Processing packet received on port 3
[15:29:08.298] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Parser 'parser': start
[15:29:08.299] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.299] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.300] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.300] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Bytes parsed: 14
[15:29:08.300] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Parser 'parser': end
[15:29:08.301] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.301] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.302] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.302] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Looking up key:

[15:29:08.303] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.303] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Action entry is basic169 - 
[15:29:08.303] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Action basic169
[15:29:08.304] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.304] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.304] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.305] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.305] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.305] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.306] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Looking up key:

[15:29:08.306] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.306] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.306] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.306] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.306] [bmv2] [T] [thread 4444] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.306] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.306] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.307] [bmv2] [T] [thread 4444] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.307] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.307] [bmv2] [D] [thread 4444] [8.0] [cxt 0] Egress port is 0
[15:29:08.307] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Pipeline 'egress': start
[15:29:08.307] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Pipeline 'egress': end
[15:29:08.308] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Deparser 'deparser': start
[15:29:08.308] [bmv2] [T] [thread 4445] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.308] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.308] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.308] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.308] [bmv2] [D] [thread 4445] [8.0] [cxt 0] Deparser 'deparser': end
[15:29:08.308] [bmv2] [D] [thread 4449] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.971] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Processing packet received on port 2
[15:29:08.971] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Parser 'parser': start
[15:29:08.972] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.972] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.973] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.973] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Bytes parsed: 14
[15:29:08.973] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Parser 'parser': end
[15:29:08.973] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.974] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.974] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.975] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Looking up key:

[15:29:08.975] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.975] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Action entry is basic169 - 
[15:29:08.976] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Action basic169
[15:29:08.976] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.976] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.977] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.977] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.977] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.977] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.977] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Looking up key:

[15:29:08.977] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.977] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.978] [bmv2] [T] [thread 4444] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.978] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.978] [bmv2] [D] [thread 4444] [9.0] [cxt 0] Egress port is 0
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Pipeline 'egress': start
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Pipeline 'egress': end
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Deparser 'deparser': start
[15:29:08.979] [bmv2] [T] [thread 4445] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.979] [bmv2] [D] [thread 4445] [9.0] [cxt 0] Deparser 'deparser': end
[15:29:08.979] [bmv2] [D] [thread 4449] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:09.106] [bmv2] [W] [thread 4478] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:29:09.107] [bmv2] [D] [thread 4478] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:09.107] [bmv2] [D] [thread 4478] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:09.107] [bmv2] [D] [thread 4478] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:09.107] [bmv2] [D] [thread 4478] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.108] [bmv2] [D] [thread 4478] simple_switch target has been notified of a config swap
[15:29:09.109] [bmv2] [D] [thread 4479] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.111] [bmv2] [D] [thread 4478] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:29:09.111] [bmv2] [D] [thread 4478] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[15:29:09.112] [bmv2] [D] [thread 4479] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:29:09.112] [bmv2] [D] [thread 4479] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,3,

[15:29:09.114] [bmv2] [D] [thread 4478] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:29:09.114] [bmv2] [D] [thread 4478] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[15:29:11.274] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Processing packet received on port 3
[15:29:11.274] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Parser 'parser': start
[15:29:11.275] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.275] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.276] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.276] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Bytes parsed: 14
[15:29:11.277] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Parser 'parser': end
[15:29:11.277] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.277] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.278] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.278] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Looking up key:

[15:29:11.278] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.279] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Action entry is basic169 - 
[15:29:11.279] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Action basic169
[15:29:11.279] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.279] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.280] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.280] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.280] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.280] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.280] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Looking up key:

[15:29:11.280] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.280] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.281] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.282] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.282] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.282] [bmv2] [T] [thread 4444] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.282] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.282] [bmv2] [D] [thread 4444] [10.0] [cxt 0] Egress port is 0
[15:29:11.282] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Pipeline 'egress': start
[15:29:11.282] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Pipeline 'egress': end
[15:29:11.282] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Deparser 'deparser': start
[15:29:11.283] [bmv2] [T] [thread 4445] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.283] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.283] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.283] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.283] [bmv2] [D] [thread 4445] [10.0] [cxt 0] Deparser 'deparser': end
[15:29:11.283] [bmv2] [D] [thread 4449] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.785] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Processing packet received on port 1
[15:29:11.786] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Parser 'parser': start
[15:29:11.786] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.786] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.787] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.787] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Bytes parsed: 14
[15:29:11.788] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Parser 'parser': end
[15:29:11.788] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.788] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.788] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.788] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Looking up key:

[15:29:11.788] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.788] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Action entry is basic169 - 
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Action basic169
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.789] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Looking up key:

[15:29:11.789] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.789] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.789] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.790] [bmv2] [T] [thread 4444] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.790] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.790] [bmv2] [D] [thread 4444] [11.0] [cxt 0] Egress port is 0
[15:29:11.790] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Processing packet received on port 3
[15:29:11.790] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Parser 'parser': start
[15:29:11.790] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.790] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.790] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Pipeline 'egress': start
[15:29:11.791] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Pipeline 'egress': end
[15:29:11.790] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.791] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Bytes parsed: 14
[15:29:11.791] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Parser 'parser': end
[15:29:11.791] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.791] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.791] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.791] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Looking up key:

[15:29:11.791] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.791] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Action entry is basic169 - 
[15:29:11.791] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Action basic169
[15:29:11.791] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.792] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Looking up key:

[15:29:11.792] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.792] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.791] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Deparser 'deparser': start
[15:29:11.792] [bmv2] [T] [thread 4445] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.792] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.793] [bmv2] [T] [thread 4444] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.793] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.793] [bmv2] [D] [thread 4444] [12.0] [cxt 0] Egress port is 0
[15:29:11.793] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Processing packet received on port 2
[15:29:11.793] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Parser 'parser': start
[15:29:11.793] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.794] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Bytes parsed: 14
[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Parser 'parser': end
[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.794] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.794] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.792] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.794] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.794] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.794] [bmv2] [D] [thread 4445] [11.0] [cxt 0] Deparser 'deparser': end
[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Looking up key:

[15:29:11.794] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.795] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Action entry is basic169 - 
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Action basic169
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.794] [bmv2] [D] [thread 4449] [11.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.794] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Pipeline 'egress': start
[15:29:11.795] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Pipeline 'egress': end
[15:29:11.795] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Deparser 'deparser': start
[15:29:11.795] [bmv2] [T] [thread 4445] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.795] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.795] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.795] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Looking up key:

[15:29:11.795] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.795] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.795] [bmv2] [T] [thread 4444] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.796] [bmv2] [T] [thread 4444] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.796] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.796] [bmv2] [D] [thread 4444] [13.0] [cxt 0] Egress port is 0
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Processing packet received on port 2
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Parser 'parser': start
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.796] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Bytes parsed: 14
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Parser 'parser': end
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.796] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.796] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Looking up key:

[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.796] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Action entry is basic169 - 
[15:29:11.796] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Action basic169
[15:29:11.796] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.797] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Looking up key:

[15:29:11.797] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.795] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.797] [bmv2] [D] [thread 4445] [12.0] [cxt 0] Deparser 'deparser': end
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Pipeline 'egress': start
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Pipeline 'egress': end
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Deparser 'deparser': start
[15:29:11.797] [bmv2] [T] [thread 4445] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.797] [bmv2] [D] [thread 4445] [13.0] [cxt 0] Deparser 'deparser': end
[15:29:11.797] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.797] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.798] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.798] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.798] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.798] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.798] [bmv2] [T] [thread 4444] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.798] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.798] [bmv2] [D] [thread 4444] [14.0] [cxt 0] Egress port is 0
[15:29:11.797] [bmv2] [D] [thread 4449] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.798] [bmv2] [D] [thread 4449] [13.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Pipeline 'egress': start
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Pipeline 'egress': end
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Deparser 'deparser': start
[15:29:11.798] [bmv2] [T] [thread 4445] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.798] [bmv2] [D] [thread 4445] [14.0] [cxt 0] Deparser 'deparser': end
[15:29:11.798] [bmv2] [D] [thread 4449] [14.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.210] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Processing packet received on port 3
[15:29:19.211] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Parser 'parser': start
[15:29:19.211] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.211] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.211] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.212] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Bytes parsed: 14
[15:29:19.212] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Parser 'parser': end
[15:29:19.212] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.212] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.212] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.213] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Looking up key:

[15:29:19.213] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.213] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Action entry is basic169 - 
[15:29:19.213] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Action basic169
[15:29:19.213] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.213] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.214] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.214] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.214] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.215] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Looking up key:

[15:29:19.215] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.215] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.215] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.216] [bmv2] [T] [thread 4444] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.216] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.216] [bmv2] [D] [thread 4444] [15.0] [cxt 0] Egress port is 0
[15:29:19.216] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Processing packet received on port 2
[15:29:19.216] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Parser 'parser': start
[15:29:19.216] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Pipeline 'egress': start
[15:29:19.216] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Pipeline 'egress': end
[15:29:19.216] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Deparser 'deparser': start
[15:29:19.216] [bmv2] [T] [thread 4445] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.216] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.216] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.216] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.217] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.217] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.217] [bmv2] [D] [thread 4445] [15.0] [cxt 0] Deparser 'deparser': end
[15:29:19.217] [bmv2] [D] [thread 4449] [15.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.217] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.217] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Bytes parsed: 14
[15:29:19.217] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Parser 'parser': end
[15:29:19.217] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.217] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.217] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.217] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Looking up key:

[15:29:19.217] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.218] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Action entry is basic169 - 
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Action basic169
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.218] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Looking up key:

[15:29:19.218] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.218] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.218] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.219] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.219] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.219] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.219] [bmv2] [T] [thread 4444] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.219] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.219] [bmv2] [D] [thread 4444] [16.0] [cxt 0] Egress port is 0
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Pipeline 'egress': start
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Pipeline 'egress': end
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Deparser 'deparser': start
[15:29:19.219] [bmv2] [T] [thread 4445] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.219] [bmv2] [D] [thread 4445] [16.0] [cxt 0] Deparser 'deparser': end
[15:29:19.219] [bmv2] [D] [thread 4449] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.722] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Processing packet received on port 1
[15:29:19.722] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Parser 'parser': start
[15:29:19.723] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.724] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.724] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.724] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Bytes parsed: 14
[15:29:19.725] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Parser 'parser': end
[15:29:19.725] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.726] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.726] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.726] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Looking up key:

[15:29:19.726] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.727] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Action entry is basic169 - 
[15:29:19.727] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Action basic169
[15:29:19.727] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.727] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.727] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.728] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Looking up key:

[15:29:19.728] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.728] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.728] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.729] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.729] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.729] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.729] [bmv2] [T] [thread 4444] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.729] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.729] [bmv2] [D] [thread 4444] [17.0] [cxt 0] Egress port is 0
[15:29:19.729] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Pipeline 'egress': start
[15:29:19.729] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Pipeline 'egress': end
[15:29:19.729] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Deparser 'deparser': start
[15:29:19.729] [bmv2] [T] [thread 4445] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.729] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.730] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.730] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.730] [bmv2] [D] [thread 4445] [17.0] [cxt 0] Deparser 'deparser': end
[15:29:19.730] [bmv2] [D] [thread 4449] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.977] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Processing packet received on port 3
[15:29:19.978] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Parser 'parser': start
[15:29:19.978] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.979] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.979] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.980] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Bytes parsed: 14
[15:29:19.980] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Parser 'parser': end
[15:29:19.980] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.980] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.981] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.981] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Looking up key:

[15:29:19.981] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.981] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Action entry is basic169 - 
[15:29:19.981] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Action basic169
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.982] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Looking up key:

[15:29:19.982] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.982] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.982] [bmv2] [T] [thread 4444] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.983] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.983] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.983] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.983] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.983] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.984] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.984] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.984] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.984] [bmv2] [T] [thread 4444] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.984] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.984] [bmv2] [D] [thread 4444] [18.0] [cxt 0] Egress port is 0
[15:29:19.984] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Pipeline 'egress': start
[15:29:19.984] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Pipeline 'egress': end
[15:29:19.985] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Deparser 'deparser': start
[15:29:19.985] [bmv2] [T] [thread 4445] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.985] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.985] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.985] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.985] [bmv2] [D] [thread 4445] [18.0] [cxt 0] Deparser 'deparser': end
[15:29:19.985] [bmv2] [D] [thread 4449] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:20.495] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Processing packet received on port 2
[15:29:20.495] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Parser 'parser': start
[15:29:20.496] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:20.497] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Extracting header 'ethernet'
[15:29:20.497] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:20.498] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Bytes parsed: 14
[15:29:20.498] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Parser 'parser': end
[15:29:20.499] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Pipeline 'ingress': start
[15:29:20.499] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:20.500] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:20.500] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Looking up key:

[15:29:20.500] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:20.500] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Action entry is basic169 - 
[15:29:20.500] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Action basic169
[15:29:20.500] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:20.501] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:20.501] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:20.501] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:20.502] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Looking up key:

[15:29:20.502] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:20.502] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:20.502] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:20.503] [bmv2] [T] [thread 4444] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:20.503] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Pipeline 'ingress': end
[15:29:20.503] [bmv2] [D] [thread 4444] [19.0] [cxt 0] Egress port is 0
[15:29:20.503] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Pipeline 'egress': start
[15:29:20.503] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Pipeline 'egress': end
[15:29:20.503] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Deparser 'deparser': start
[15:29:20.503] [bmv2] [T] [thread 4445] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:20.504] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:29:20.504] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:29:20.504] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:20.504] [bmv2] [D] [thread 4445] [19.0] [cxt 0] Deparser 'deparser': end
[15:29:20.504] [bmv2] [D] [thread 4449] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:34.058] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Processing packet received on port 2
[15:29:34.058] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Parser 'parser': start
[15:29:34.059] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.060] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.060] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.060] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Bytes parsed: 14
[15:29:34.061] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Parser 'parser': end
[15:29:34.061] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.061] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.062] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.062] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Looking up key:

[15:29:34.062] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.063] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Action entry is basic169 - 
[15:29:34.063] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Action basic169
[15:29:34.063] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.063] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.064] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Looking up key:

[15:29:34.064] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.064] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.064] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.065] [bmv2] [T] [thread 4444] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.065] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.065] [bmv2] [D] [thread 4444] [20.0] [cxt 0] Egress port is 0
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Pipeline 'egress': start
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Pipeline 'egress': end
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Deparser 'deparser': start
[15:29:34.066] [bmv2] [T] [thread 4445] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.066] [bmv2] [D] [thread 4445] [20.0] [cxt 0] Deparser 'deparser': end
[15:29:34.066] [bmv2] [D] [thread 4449] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:34.574] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Processing packet received on port 3
[15:29:34.576] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Parser 'parser': start
[15:29:34.576] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.577] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.577] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.578] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Bytes parsed: 14
[15:29:34.578] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Parser 'parser': end
[15:29:34.579] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.579] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.580] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.580] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Looking up key:

[15:29:34.580] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.581] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Action entry is basic169 - 
[15:29:34.581] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Action basic169
[15:29:34.581] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.581] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.581] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.582] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.582] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.583] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.583] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Looking up key:

[15:29:34.583] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.583] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.583] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.583] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.583] [bmv2] [T] [thread 4444] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.583] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.584] [bmv2] [T] [thread 4444] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.584] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.585] [bmv2] [D] [thread 4444] [21.0] [cxt 0] Egress port is 0
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Pipeline 'egress': start
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Pipeline 'egress': end
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Deparser 'deparser': start
[15:29:34.585] [bmv2] [T] [thread 4445] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.585] [bmv2] [D] [thread 4445] [21.0] [cxt 0] Deparser 'deparser': end
[15:29:34.585] [bmv2] [D] [thread 4449] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:36.105] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Processing packet received on port 3
[15:29:36.106] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Parser 'parser': start
[15:29:36.106] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:36.107] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Extracting header 'ethernet'
[15:29:36.107] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:36.107] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Bytes parsed: 14
[15:29:36.108] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Parser 'parser': end
[15:29:36.108] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Pipeline 'ingress': start
[15:29:36.108] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:36.109] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:36.109] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Looking up key:

[15:29:36.109] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:36.110] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Action entry is basic169 - 
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Action basic169
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:36.110] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:36.110] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Looking up key:

[15:29:36.111] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:36.111] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:36.111] [bmv2] [T] [thread 4444] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:36.111] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Pipeline 'ingress': end
[15:29:36.111] [bmv2] [D] [thread 4444] [22.0] [cxt 0] Egress port is 0
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Pipeline 'egress': start
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Pipeline 'egress': end
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Deparser 'deparser': start
[15:29:36.112] [bmv2] [T] [thread 4445] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:36.112] [bmv2] [D] [thread 4445] [22.0] [cxt 0] Deparser 'deparser': end
[15:29:36.112] [bmv2] [D] [thread 4449] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:37.898] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Processing packet received on port 2
[15:29:37.898] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Parser 'parser': start
[15:29:37.898] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Extracting header 'ethernet'
[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:37.899] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Bytes parsed: 14
[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Parser 'parser': end
[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Pipeline 'ingress': start
[15:29:37.899] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:37.899] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Looking up key:

[15:29:37.899] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:37.900] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Action entry is basic169 - 
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Action basic169
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:37.900] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:37.901] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:37.901] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Looking up key:

[15:29:37.901] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:37.902] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:37.903] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:37.903] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:37.904] [bmv2] [T] [thread 4444] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:37.905] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Pipeline 'ingress': end
[15:29:37.905] [bmv2] [D] [thread 4444] [23.0] [cxt 0] Egress port is 0
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Processing packet received on port 1
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Parser 'parser': start
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Extracting header 'ethernet'
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:37.905] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Bytes parsed: 14
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Parser 'parser': end
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Pipeline 'ingress': start
[15:29:37.905] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:37.905] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Pipeline 'egress': start
[15:29:37.905] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Looking up key:

[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:37.905] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Action entry is basic169 - 
[15:29:37.905] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Action basic169
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:37.906] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:37.906] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Looking up key:

[15:29:37.906] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:37.907] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:37.905] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Pipeline 'egress': end
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:37.907] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:37.908] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:37.908] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:37.908] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:37.908] [bmv2] [T] [thread 4444] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:37.908] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Pipeline 'ingress': end
[15:29:37.908] [bmv2] [D] [thread 4444] [24.0] [cxt 0] Egress port is 0
[15:29:37.907] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Deparser 'deparser': start
[15:29:37.908] [bmv2] [T] [thread 4445] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:37.908] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:29:37.908] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:29:37.908] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:37.908] [bmv2] [D] [thread 4445] [23.0] [cxt 0] Deparser 'deparser': end
[15:29:37.908] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Pipeline 'egress': start
[15:29:37.908] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Pipeline 'egress': end
[15:29:37.908] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Deparser 'deparser': start
[15:29:37.909] [bmv2] [T] [thread 4445] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:37.909] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:29:37.909] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:29:37.909] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:37.909] [bmv2] [D] [thread 4445] [24.0] [cxt 0] Deparser 'deparser': end
[15:29:37.908] [bmv2] [D] [thread 4449] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:37.909] [bmv2] [D] [thread 4449] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:04.523] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Processing packet received on port 2
[15:30:04.523] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Parser 'parser': start
[15:30:04.524] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:04.524] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Extracting header 'ethernet'
[15:30:04.524] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:04.525] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Bytes parsed: 14
[15:30:04.525] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Parser 'parser': end
[15:30:04.525] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Pipeline 'ingress': start
[15:30:04.526] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:04.526] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:04.526] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Looking up key:

[15:30:04.526] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:04.526] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Action entry is basic169 - 
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Action basic169
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:04.527] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Looking up key:

[15:30:04.527] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:04.527] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:04.527] [bmv2] [T] [thread 4444] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:04.528] [bmv2] [T] [thread 4444] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:04.528] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Pipeline 'ingress': end
[15:30:04.528] [bmv2] [D] [thread 4444] [25.0] [cxt 0] Egress port is 0
[15:30:04.528] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Pipeline 'egress': start
[15:30:04.528] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Pipeline 'egress': end
[15:30:04.529] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Deparser 'deparser': start
[15:30:04.530] [bmv2] [T] [thread 4445] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:04.530] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:30:04.530] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:30:04.530] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:04.530] [bmv2] [D] [thread 4445] [25.0] [cxt 0] Deparser 'deparser': end
[15:30:04.530] [bmv2] [D] [thread 4449] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:06.570] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Processing packet received on port 3
[15:30:06.570] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Parser 'parser': start
[15:30:06.570] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:06.571] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Extracting header 'ethernet'
[15:30:06.571] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:06.572] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Bytes parsed: 14
[15:30:06.572] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Parser 'parser': end
[15:30:06.572] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Pipeline 'ingress': start
[15:30:06.573] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:06.573] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:06.573] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Looking up key:

[15:30:06.573] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:06.574] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Action entry is basic169 - 
[15:30:06.574] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Action basic169
[15:30:06.574] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:06.574] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:06.574] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:06.575] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Looking up key:

[15:30:06.575] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:06.575] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:06.575] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:06.576] [bmv2] [T] [thread 4444] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:06.576] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Pipeline 'ingress': end
[15:30:06.577] [bmv2] [D] [thread 4444] [26.0] [cxt 0] Egress port is 0
[15:30:06.577] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Pipeline 'egress': start
[15:30:06.577] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Pipeline 'egress': end
[15:30:06.577] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Deparser 'deparser': start
[15:30:06.577] [bmv2] [T] [thread 4445] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:06.577] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:30:06.577] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:30:06.578] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:06.578] [bmv2] [D] [thread 4445] [26.0] [cxt 0] Deparser 'deparser': end
[15:30:06.578] [bmv2] [D] [thread 4449] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:08.618] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Processing packet received on port 3
[15:30:08.618] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Parser 'parser': start
[15:30:08.618] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:08.619] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Extracting header 'ethernet'
[15:30:08.619] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:08.619] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Bytes parsed: 14
[15:30:08.620] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Parser 'parser': end
[15:30:08.620] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Pipeline 'ingress': start
[15:30:08.620] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:08.620] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:08.621] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Looking up key:

[15:30:08.621] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:08.621] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Action entry is basic169 - 
[15:30:08.621] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Action basic169
[15:30:08.621] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:08.621] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:08.622] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Looking up key:

[15:30:08.622] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:08.622] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:08.622] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:08.623] [bmv2] [T] [thread 4444] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:08.623] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:08.623] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:08.624] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:08.625] [bmv2] [T] [thread 4444] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:08.625] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Pipeline 'ingress': end
[15:30:08.625] [bmv2] [D] [thread 4444] [27.0] [cxt 0] Egress port is 0
[15:30:08.625] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Pipeline 'egress': start
[15:30:08.625] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Pipeline 'egress': end
[15:30:08.625] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Deparser 'deparser': start
[15:30:08.625] [bmv2] [T] [thread 4445] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:08.625] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:30:08.626] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:30:08.626] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:08.626] [bmv2] [D] [thread 4445] [27.0] [cxt 0] Deparser 'deparser': end
[15:30:08.626] [bmv2] [D] [thread 4449] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:10.666] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Processing packet received on port 1
[15:30:10.666] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Parser 'parser': start
[15:30:10.667] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:10.667] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Extracting header 'ethernet'
[15:30:10.668] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:10.668] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Bytes parsed: 14
[15:30:10.669] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Parser 'parser': end
[15:30:10.669] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Pipeline 'ingress': start
[15:30:10.669] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:10.669] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:10.669] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Looking up key:

[15:30:10.670] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:10.671] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Action entry is basic169 - 
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Action basic169
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:10.671] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:10.671] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Looking up key:

[15:30:10.671] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:10.672] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:10.672] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:10.673] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:10.673] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:10.673] [bmv2] [T] [thread 4444] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:10.673] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Pipeline 'ingress': end
[15:30:10.673] [bmv2] [D] [thread 4444] [28.0] [cxt 0] Egress port is 0
[15:30:10.673] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Pipeline 'egress': start
[15:30:10.673] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Pipeline 'egress': end
[15:30:10.674] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Deparser 'deparser': start
[15:30:10.674] [bmv2] [T] [thread 4445] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:10.674] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:30:10.674] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:30:10.674] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:10.674] [bmv2] [D] [thread 4445] [28.0] [cxt 0] Deparser 'deparser': end
[15:30:10.674] [bmv2] [D] [thread 4449] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:12.736] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Processing packet received on port 2
[15:30:12.738] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Parser 'parser': start
[15:30:12.739] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:12.739] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Extracting header 'ethernet'
[15:30:12.740] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:12.740] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Bytes parsed: 14
[15:30:12.740] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Parser 'parser': end
[15:30:12.740] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Pipeline 'ingress': start
[15:30:12.740] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Looking up key:

[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Action entry is basic169 - 
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Action basic169
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Looking up key:

[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:12.741] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:12.741] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:12.742] [bmv2] [T] [thread 4444] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:12.742] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Pipeline 'ingress': end
[15:30:12.742] [bmv2] [D] [thread 4444] [29.0] [cxt 0] Egress port is 0
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Pipeline 'egress': start
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Pipeline 'egress': end
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Deparser 'deparser': start
[15:30:12.743] [bmv2] [T] [thread 4445] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:12.743] [bmv2] [D] [thread 4445] [29.0] [cxt 0] Deparser 'deparser': end
[15:30:12.744] [bmv2] [D] [thread 4449] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:05.975] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Processing packet received on port 2
[15:31:05.976] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Parser 'parser': start
[15:31:05.976] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:05.976] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Extracting header 'ethernet'
[15:31:05.977] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:05.977] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Bytes parsed: 14
[15:31:05.978] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Parser 'parser': end
[15:31:05.978] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Pipeline 'ingress': start
[15:31:05.979] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:05.979] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:05.980] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Looking up key:

[15:31:05.980] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:05.980] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Action entry is basic169 - 
[15:31:05.980] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Action basic169
[15:31:05.981] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:05.981] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:05.981] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:05.982] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:05.982] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:05.982] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:05.982] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Looking up key:

[15:31:05.982] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:05.982] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:05.982] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:05.983] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:05.984] [bmv2] [T] [thread 4444] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:05.984] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Pipeline 'ingress': end
[15:31:05.984] [bmv2] [D] [thread 4444] [30.0] [cxt 0] Egress port is 0
[15:31:05.984] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Pipeline 'egress': start
[15:31:05.984] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Pipeline 'egress': end
[15:31:05.984] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Deparser 'deparser': start
[15:31:05.984] [bmv2] [T] [thread 4445] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:05.985] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:31:05.985] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:31:05.985] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:05.985] [bmv2] [D] [thread 4445] [30.0] [cxt 0] Deparser 'deparser': end
[15:31:05.985] [bmv2] [D] [thread 4449] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.059] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Processing packet received on port 3
[15:31:10.059] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Parser 'parser': start
[15:31:10.060] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.060] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.060] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.060] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Bytes parsed: 14
[15:31:10.060] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Parser 'parser': end
[15:31:10.060] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.061] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.061] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.061] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Looking up key:

[15:31:10.062] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.062] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Action entry is basic169 - 
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Action basic169
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.063] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Looking up key:

[15:31:10.063] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.063] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.063] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.064] [bmv2] [T] [thread 4444] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.065] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.065] [bmv2] [D] [thread 4444] [31.0] [cxt 0] Egress port is 0
[15:31:10.065] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Processing packet received on port 3
[15:31:10.065] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Pipeline 'egress': start
[15:31:10.065] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Pipeline 'egress': end
[15:31:10.066] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Deparser 'deparser': start
[15:31:10.066] [bmv2] [T] [thread 4445] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.066] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.066] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.066] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.066] [bmv2] [D] [thread 4445] [31.0] [cxt 0] Deparser 'deparser': end
[15:31:10.065] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Parser 'parser': start
[15:31:10.066] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.066] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.066] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.066] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Bytes parsed: 14
[15:31:10.066] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Parser 'parser': end
[15:31:10.066] [bmv2] [D] [thread 4449] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.066] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.066] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.066] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.067] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Looking up key:

[15:31:10.067] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.067] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Action entry is basic169 - 
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Action basic169
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.067] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.068] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Looking up key:

[15:31:10.068] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.068] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.068] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.069] [bmv2] [T] [thread 4444] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.069] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.069] [bmv2] [D] [thread 4444] [32.0] [cxt 0] Egress port is 0
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Pipeline 'egress': start
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Pipeline 'egress': end
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Deparser 'deparser': start
[15:31:10.069] [bmv2] [T] [thread 4445] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.069] [bmv2] [D] [thread 4445] [32.0] [cxt 0] Deparser 'deparser': end
[15:31:10.069] [bmv2] [D] [thread 4449] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:16.240] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Processing packet received on port 1
[15:31:16.241] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Parser 'parser': start
[15:31:16.241] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:16.241] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Extracting header 'ethernet'
[15:31:16.241] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:16.242] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Bytes parsed: 14
[15:31:16.242] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Parser 'parser': end
[15:31:16.242] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Pipeline 'ingress': start
[15:31:16.242] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Looking up key:

[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Action entry is basic169 - 
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Action basic169
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Looking up key:

[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:16.243] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:16.243] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:16.244] [bmv2] [T] [thread 4444] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:16.244] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Pipeline 'ingress': end
[15:31:16.244] [bmv2] [D] [thread 4444] [33.0] [cxt 0] Egress port is 0
[15:31:16.244] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Pipeline 'egress': start
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Pipeline 'egress': end
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Deparser 'deparser': start
[15:31:16.245] [bmv2] [T] [thread 4445] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:16.245] [bmv2] [D] [thread 4445] [33.0] [cxt 0] Deparser 'deparser': end
[15:31:16.245] [bmv2] [D] [thread 4449] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:22.350] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Processing packet received on port 2
[15:31:22.351] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Parser 'parser': start
[15:31:22.351] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:22.351] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Extracting header 'ethernet'
[15:31:22.352] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:22.352] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Bytes parsed: 14
[15:31:22.353] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Parser 'parser': end
[15:31:22.353] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Pipeline 'ingress': start
[15:31:22.353] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:22.353] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:22.353] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Looking up key:

[15:31:22.354] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:22.354] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Action entry is basic169 - 
[15:31:22.354] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Action basic169
[15:31:22.354] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:22.354] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:22.355] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Looking up key:

[15:31:22.355] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:22.355] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:22.355] [bmv2] [T] [thread 4444] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:22.356] [bmv2] [T] [thread 4444] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:22.356] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Pipeline 'ingress': end
[15:31:22.356] [bmv2] [D] [thread 4444] [34.0] [cxt 0] Egress port is 0
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Pipeline 'egress': start
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Pipeline 'egress': end
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Deparser 'deparser': start
[15:31:22.357] [bmv2] [T] [thread 4445] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:22.357] [bmv2] [D] [thread 4445] [34.0] [cxt 0] Deparser 'deparser': end
[15:31:22.357] [bmv2] [D] [thread 4449] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
