Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec 13 01:10:59 2022
| Host         : LAPTOP-DFFR50AK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  158         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (320)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: clkin (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: U1/clkout_100k_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_new_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (320)
--------------------------------------------------
 There are 320 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  333          inf        0.000                      0                  333           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           333 Endpoints
Min Delay           333 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 0.896ns (14.322%)  route 5.360ns (85.678%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  num_reg[3]/Q
                         net (fo=9, routed)           2.787     3.311    num1[3]
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  num3[7]_i_3/O
                         net (fo=8, routed)           1.275     4.710    num3[7]_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  num3[4]_i_2/O
                         net (fo=1, routed)           0.665     5.499    num3[4]_i_2_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.623 r  num3[4]_i_1/O
                         net (fo=1, routed)           0.633     6.256    num3[4]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 4.019ns (66.611%)  route 2.014ns (33.389%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE                         0.000     0.000 r  seg7_reg[0]/C
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[0]/Q
                         net (fo=1, routed)           2.014     2.470    seg7_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.563     6.033 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.033    seg7[0]
    B4                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.130ns (68.740%)  route 1.878ns (31.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/key_out_reg[1]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U3/key_out_reg[1]/Q
                         net (fo=1, routed)           1.878     2.297    key_out_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.711     6.008 r  key_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.008    key_out[1]
    K13                                                               r  key_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_en_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 4.024ns (67.811%)  route 1.910ns (32.189%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDSE                         0.000     0.000 r  seg_en_reg[0]/C
    SLICE_X65Y75         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  seg_en_reg[0]/Q
                         net (fo=1, routed)           1.910     2.366    seg_en_OBUF[0]
    C2                   OBUF (Prop_obuf_I_O)         3.568     5.935 r  seg_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.935    seg_en[0]
    C2                                                                r  seg_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.980ns (67.298%)  route 1.934ns (32.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/key_out_reg[0]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U3/key_out_reg[0]/Q
                         net (fo=1, routed)           1.934     2.390    key_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524     5.914 r  key_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.914    key_out[0]
    H17                                                               r  key_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 4.023ns (68.318%)  route 1.865ns (31.682%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  seg7_reg[2]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[2]/Q
                         net (fo=1, routed)           1.865     2.321    seg7_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.567     5.888 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.888    seg7[2]
    A3                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.017ns (68.399%)  route 1.856ns (31.601%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  seg7_reg[1]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[1]/Q
                         net (fo=1, routed)           1.856     2.312    seg7_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.561     5.873 r  seg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.873    seg7[1]
    A4                                                                r  seg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.990ns (68.216%)  route 1.859ns (31.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/key_out_reg[3]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U3/key_out_reg[3]/Q
                         net (fo=1, routed)           1.859     2.315    key_out_OBUF[3]
    H14                  OBUF (Prop_obuf_I_O)         3.534     5.849 r  key_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.849    key_out[3]
    H14                                                               r  key_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 4.021ns (69.036%)  route 1.803ns (30.964%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE                         0.000     0.000 r  seg7_reg[5]/C
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[5]/Q
                         net (fo=1, routed)           1.803     2.259    seg7_OBUF[5]
    B3                   OBUF (Prop_obuf_I_O)         3.565     5.824 r  seg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.824    seg7[5]
    B3                                                                r  seg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 4.015ns (69.000%)  route 1.804ns (31.000%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  seg7_reg[3]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[3]/Q
                         net (fo=1, routed)           1.804     2.260    seg7_OBUF[3]
    B1                   OBUF (Prop_obuf_I_O)         3.559     5.819 r  seg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.819    seg7[3]
    B1                                                                r  seg7[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.695%)  route 0.137ns (49.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.137     0.278    key_en
    SLICE_X1Y76          FDRE                                         r  num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.695%)  route 0.137ns (49.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.137     0.278    key_en
    SLICE_X1Y76          FDRE                                         r  num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/key_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  U3/FSM_sequential_flag_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U3/FSM_sequential_flag_reg[1]/Q
                         net (fo=10, routed)          0.109     0.250    U3/flag[1]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  U3/key_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    U3/p_1_in[1]
    SLICE_X1Y74          FDRE                                         r  U3/key_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outputnum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.212ns (71.756%)  route 0.083ns (28.244%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE                         0.000     0.000 r  outputnum_reg[2]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  outputnum_reg[2]/Q
                         net (fo=7, routed)           0.083     0.250    outputnum_reg_n_0_[2]
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  seg7[5]_i_1/O
                         net (fo=1, routed)           0.000     0.295    seg7[5]_i_1_n_0
    SLICE_X65Y78         FDRE                                         r  seg7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outputnum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.212ns (71.514%)  route 0.084ns (28.486%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE                         0.000     0.000 r  outputnum_reg[0]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  outputnum_reg[0]/Q
                         net (fo=7, routed)           0.084     0.251    outputnum_reg_n_0_[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  seg7[4]_i_1/O
                         net (fo=1, routed)           0.000     0.296    seg7[4]_i_1_n_0
    SLICE_X65Y78         FDRE                                         r  seg7_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/key_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  U3/FSM_sequential_flag_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/FSM_sequential_flag_reg[1]/Q
                         net (fo=10, routed)          0.109     0.250    U3/flag[1]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.048     0.298 r  U3/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U3/p_1_in[2]
    SLICE_X1Y74          FDRE                                         r  U3/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outputnum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.212ns (71.034%)  route 0.086ns (28.966%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE                         0.000     0.000 r  outputnum_reg[2]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  outputnum_reg[2]/Q
                         net (fo=7, routed)           0.086     0.253    outputnum_reg_n_0_[2]
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.298 r  seg7[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    seg7[0]_i_1_n_0
    SLICE_X65Y78         FDRE                                         r  seg7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outputnum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.191ns (60.136%)  route 0.127ns (39.864%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE                         0.000     0.000 r  num1_reg[2]/C
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  num1_reg[2]/Q
                         net (fo=5, routed)           0.127     0.273    num1__0[2]
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.045     0.318 r  outputnum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    outputnum[2]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  outputnum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outputnum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.191ns (59.939%)  route 0.128ns (40.061%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE                         0.000     0.000 r  num1_reg[3]/C
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  num1_reg[3]/Q
                         net (fo=5, routed)           0.128     0.274    num1__0[3]
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.045     0.319 r  outputnum[3]_i_2/O
                         net (fo=1, routed)           0.000     0.319    outputnum[3]_i_2_n_0
    SLICE_X62Y78         FDRE                                         r  outputnum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  U3/key_value_reg[4]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U3/key_value_reg[4]/Q
                         net (fo=7, routed)           0.133     0.274    U3/key_value[4]
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.045     0.319 r  U3/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    num[0]
    SLICE_X1Y76          FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------





