sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 128
Number of Virtual Registers: 32
Number of Physical Registers: 128
Datapath Width: 64
Total Power Consumption: 249.062
Branch Predictor Power Consumption: 2.84842  (1.15%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.0867068
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.68501  (1.49%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.257408
 RAT bitline_power (W): 2.69143
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 76.4406  (30.9%)
 tagdrive (W): 6.64903
 tagmatch (W): 2.27024
 Selection Logic (W): 0.461706
 decode_power (W): 2.17466
 wordline_power (W): 1.0557
 bitline_power (W): 63.8292
Load/Store Queue Power Consumption: 4.43192  (1.79%)
 tagdrive (W): 1.99569
 tagmatch (W): 0.80629
 decode_power (W): 0.0813819
 wordline_power (W): 0.0150119
 bitline_power (W): 1.53354
Arch. Register File Power Consumption: 25.1387  (10.2%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 51.7534  (20.9%)
Total Clock Power: 53.5782  (21.7%)
Int ALU Power: 2.33007  (0.943%)
FP ALU Power: 14.281  (5.78%)
Instruction Cache Power Consumption: 2.76773  (1.12%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.107%)
Data Cache Power Consumption: 5.53546  (2.24%)
 decode_power (W): 0.302705
 wordline_power (W): 0.360958
 bitline_power (W): 2.84503
 senseamp_power (W): 1.536
 tagarray_power (W): 0.490764
Dtlb_power (W): 0.903441 (0.366%)
Level 2 Cache Power Consumption: 3.10298 (1.26%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/168.wupwise.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/168.wupwise.spec_ref.eio.gz 

sim: simulation started @ Tue Nov 24 12:44:29 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/27_26_fus/168.wupwise.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 4 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                 128 # register update unit (RUU) size
-lsq:size                  64 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   2 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000003 # total number of instructions committed
sim_num_refs               28876485 # total number of loads and stores committed
sim_num_loads              22580049 # total number of loads committed
sim_num_stores         6296436.0000 # total number of stores committed
sim_num_branches            9891655 # total number of branches committed
sim_elapsed_time                177 # total simulation time in seconds
sim_inst_rate           564971.7684 # simulation speed (in insts/sec)
sim_total_insn            100000003 # total number of instructions executed
sim_total_refs             28876485 # total number of loads and stores executed
sim_total_loads            22580049 # total number of loads executed
sim_total_stores       6296436.0000 # total number of stores executed
sim_total_branches          9891655 # total number of branches executed
sim_cycle                  46052340 # total simulation time in cycles
sim_IPC                      2.1714 # instructions per cycle
sim_CPI                      0.4605 # cycles per instruction
sim_exec_BW                  2.1714 # total instructions (mis-spec + committed) per cycle
sim_IPB                     10.1095 # instruction per branch
IFQ_count                 736625337 # cumulative IFQ occupancy
IFQ_fcount                 46039030 # cumulative IFQ full count
ifq_occupancy               15.9954 # avg IFQ occupancy (insn's)
ifq_rate                     2.1714 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  7.3663 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9997 # fraction of time (cycle's) IFQ was full
RUU_count                5869140234 # cumulative RUU occupancy
RUU_fcount                 42846675 # cumulative RUU full count
ruu_occupancy              127.4450 # avg RUU occupancy (insn's)
ruu_rate                     2.1714 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 58.6914 # avg RUU occupant latency (cycle's)
ruu_full                     0.9304 # fraction of time (cycle's) RUU was full
LSQ_count                1757414546 # cumulative LSQ occupancy
LSQ_fcount                    18054 # cumulative LSQ full count
lsq_occupancy               38.1612 # avg LSQ occupancy (insn's)
lsq_rate                     2.1714 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 17.5741 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0004 # fraction of time (cycle's) LSQ was full
sim_slip                 7755425681 # total number of slip cycles
avg_sim_slip                77.5543 # the average slip between issue and retirement
il1.accesses              141041355 # total number of accesses
il1.hits                  141041234 # total number of hits
il1.misses                      121 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               28562141 # total number of accesses
dl1.hits                   28068195 # total number of hits
dl1.misses                   493946 # total number of misses
dl1.replacements             493690 # total number of replacements
dl1.writebacks                67138 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0173 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0173 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0024 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 561205 # total number of accesses
dl2.hits                     171758 # total number of hits
dl2.misses                   389447 # total number of misses
dl2.replacements             387399 # total number of replacements
dl2.writebacks                38951 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6939 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6903 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0694 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             141041355 # total number of accesses
itlb.hits                 141041348 # total number of hits
itlb.misses                       7 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              28876434 # total number of accesses
dtlb.hits                  28864105 # total number of hits
dtlb.misses                   12329 # total number of misses
dtlb.replacements             12201 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0004 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0004 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           169703537.7229 # total power usage of rename unit
bpred_power            131176621.4678 # total power usage of bpred unit
window_power           3520267507.8126 # total power usage of instruction window
lsq_power              204100095.9733 # total power usage of load/store queue
regfile_power          1157697925.3119 # total power usage of arch. regfile
icache_power           139661282.5324 # total power usage of icache
dcache_power           296526322.6655 # total power usage of dcache
dcache2_power          142899341.2256 # total power usage of dcache2
alu_power              764980493.7131 # total power usage of alu
falu_power             657675537.9147 # total power usage of falu
resultbus_power        2383366439.5011 # total power usage of resultbus
clock_power            2467401430.5120 # total power usage of clock
avg_rename_power             3.6850 # avg power usage of rename unit
avg_bpred_power              2.8484 # avg power usage of bpred unit
avg_window_power            76.4406 # avg power usage of instruction window
avg_lsq_power                4.4319 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power             6.4389 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               16.6111 # avg power usage of alu
avg_falu_power              14.2810 # avg power usage of falu
avg_resultbus_power         51.7534 # avg power usage of resultbus
avg_clock_power             53.5782 # avg power usage of clock
fetch_stage_power      270837904.0002 # total power usage of fetch stage
dispatch_stage_power   169703537.7229 # total power usage of dispatch stage
issue_stage_power      7312140200.8913 # total power usage of issue stage
avg_fetch_power              5.8811 # average power of fetch unit per cycle
avg_dispatch_power           3.6850 # average power of dispatch unit per cycle
avg_issue_power            158.7789 # average power of issue unit per cycle
total_power            11377780998.4383 # total power per cycle
avg_total_power_cycle      247.0620 # average total power per cycle
avg_total_power_cycle_nofp_nod2     229.6779 # average total power per cycle
avg_total_power_insn       113.7778 # average total power per insn
avg_total_power_insn_nofp_nod2     105.7721 # average total power per insn
rename_power_cc1       93225175.6069 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       2562961324.3431 # total power usage of instruction window_cc1
lsq_power_cc1          50064463.1557 # total power usage of lsq_cc1
regfile_power_cc1      575267978.8303 # total power usage of arch. regfile_cc1
icache_power_cc1       76721858.1212 # total power usage of icache_cc1
dcache_power_cc1       119096231.1924 # total power usage of dcache_cc1
dcache2_power_cc1      1407578.5293 # total power usage of dcache2_cc1
alu_power_cc1          340837024.5283 # total power usage of alu_cc1
resultbus_power_cc1    1756620383.9006 # total power usage of resultbus_cc1
clock_power_cc1        1565831831.5255 # total power usage of clock_cc1
avg_rename_power_cc1         2.0243 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1        55.6532 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            1.0871 # avg power usage of lsq_cc1
avg_regfile_power_cc1       12.4916 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.6660 # avg power usage of icache_cc1
avg_dcache_power_cc1         2.5861 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0306 # avg power usage of dcache2_cc1
avg_alu_power_cc1            7.4011 # avg power usage of alu_cc1
avg_resultbus_power_cc1      38.1440 # avg power usage of resultbus_cc1
avg_clock_power_cc1         34.0011 # avg power usage of clock_cc1
fetch_stage_power_cc1  76721858.1212 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 93225175.6069 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  4830987005.6494 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.6660 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       2.0243 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1        104.9021 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  7142033849.7333 # total power per cycle_cc1
avg_total_power_cycle_cc1     155.0851 # average total power per cycle_cc1
avg_total_power_insn_cc1      71.4203 # average total power per insn_cc1
rename_power_cc2       23031340.9212 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       656187466.2322 # total power usage of instruction window_cc2
lsq_power_cc2          36379170.2800 # total power usage of lsq_cc2
regfile_power_cc2      54980361.8954 # total power usage of arch. regfile_cc2
icache_power_cc2       76721858.1212 # total power usage of icache_cc2
dcache_power_cc2       91954357.0915 # total power usage of dcache_cc2
dcache2_power_cc2       870703.0397 # total power usage of dcache2_cc2
alu_power_cc2          189197265.8235 # total power usage of alu_cc2
resultbus_power_cc2    341718957.1561 # total power usage of resultbus_cc2
clock_power_cc2        412901275.2382 # total power usage of clock_cc2
avg_rename_power_cc2         0.5001 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2        14.2487 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.7900 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        1.1939 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.6660 # avg power usage of icache_cc2
avg_dcache_power_cc2         1.9967 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0189 # avg power usage of dcache2_cc2
avg_alu_power_cc2            4.1083 # avg power usage of alu_cc2
avg_resultbus_power_cc2       7.4202 # avg power usage of resultbus_cc2
avg_clock_power_cc2          8.9659 # avg power usage of clock_cc2
fetch_stage_power_cc2  76721858.1212 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 23031340.9212 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  1316307919.6231 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.6660 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.5001 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         28.5829 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1883942755.7991 # total power per cycle_cc2
avg_total_power_cycle_cc2      40.9087 # average total power per cycle_cc2
avg_total_power_insn_cc2      18.8394 # average total power per insn_cc2
rename_power_cc3       30679177.1324 # total power usage of rename unit_cc3
bpred_power_cc3        13117662.1341 # total power usage of bpred unit_cc3
window_power_cc3       727792538.9672 # total power usage of instruction window_cc3
lsq_power_cc3          51695475.1496 # total power usage of lsq_cc3
regfile_power_cc3      108174519.5829 # total power usage of arch. regfile_cc3
icache_power_cc3       83015800.5912 # total power usage of icache_cc3
dcache_power_cc3       110094195.1435 # total power usage of dcache_cc3
dcache2_power_cc3      15022565.8798 # total power usage of dcache2_cc3
alu_power_cc3          231611612.7091 # total power usage of alu_cc3
resultbus_power_cc3    392682761.8463 # total power usage of resultbus_cc3
clock_power_cc3        491667399.6625 # total power usage of clock_cc3
avg_rename_power_cc3         0.6662 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.2848 # avg power usage of bpred unit_cc3
avg_window_power_cc3        15.8036 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            1.1225 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        2.3489 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.8026 # avg power usage of icache_cc3
avg_dcache_power_cc3         2.3906 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3262 # avg power usage of dcache2_cc3
avg_alu_power_cc3            5.0293 # avg power usage of alu_cc3
avg_resultbus_power_cc3       8.5269 # avg power usage of resultbus_cc3
avg_clock_power_cc3         10.6763 # avg power usage of clock_cc3
fetch_stage_power_cc3  96133462.7253 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 30679177.1324 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1528899149.6954 # total power usage of issue stage_cc3
avg_fetch_power_cc3          2.0875 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.6662 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         33.1992 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  2255553708.7985 # total power per cycle_cc3
avg_total_power_cycle_cc3      48.9780 # average total power per cycle_cc3
avg_total_power_insn_cc3      22.5555 # average total power per insn_cc3
total_rename_access       100000003 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       332319736 # total number accesses of instruction window
total_lsq_access           29190727 # total number accesses of load/store queue
total_regfile_access      114812905 # total number accesses of arch. regfile
total_icache_access       141041355 # total number accesses of icache
total_dcache_access        28562141 # total number accesses of dcache
total_dcache2_access         561205 # total number accesses of dcache2
total_alu_access           99715025 # total number accesses of alu
total_resultbus_access    112688257 # total number accesses of resultbus
avg_rename_access            2.1714 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            7.2161 # avg number accesses of instruction window
avg_lsq_access               0.6339 # avg number accesses of lsq
avg_regfile_access           2.4931 # avg number accesses of arch. regfile
avg_icache_access            3.0626 # avg number accesses of icache
avg_dcache_access            0.6202 # avg number accesses of dcache
avg_dcache2_access           0.0122 # avg number accesses of dcache2
avg_alu_access               2.1653 # avg number accesses of alu
avg_resultbus_access         2.4470 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                39 # max number accesses of instruction window
max_lsq_access                   12 # max number accesses of load/store queue
max_regfile_access               40 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    7 # max number accesses of alu
max_resultbus_access             21 # max number accesses of resultbus
max_cycle_power_cc1        217.5405 # maximum cycle power usage of cc1
max_cycle_power_cc2        150.1373 # maximum cycle power usage of cc2
max_cycle_power_cc3        155.4793 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012001ca90 # program entry point (initial PC)
ld_environ_base        0x011ff96b90 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                22628 # total number of pages allocated
mem.page_mem                181024k # total size of memory pages allocated
mem.ptab_misses              117588 # total first level page table misses
mem.ptab_accesses        1076285598 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate

