#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 18 17:31:41 2018
# Process ID: 31523
# Current directory: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_pattern /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
startgroup
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/reset" -diagram "design_1" 
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
apply_board_connection -board_interface "reset" -ip_intf "proc_sys_reset_0/ext_reset" -diagram "design_1" 
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/resetn" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "16KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_ap} CONFIG.CLK_OUT2_PORT {clk_vid} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {159.371} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
copy_bd_objs /  [get_bd_cells {v_tpg_0}]
set_property -dict [list CONFIG.HAS_AXI4S_SLAVE {1}] [get_bd_cells v_tpg_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property -dict [list CONFIG.enable_detection {false}] [get_bd_cells v_tc_0]
set_property location {5 1365 -164} [get_bd_cells v_tpg_1]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_tpg_1/s_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tpg_1/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "dip_switches_16bits ( 16 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
set_property location {7 2205 954} [get_bd_cells v_tc_0]
set_property location {7.5 2672 678} [get_bd_cells v_axi4s_vid_out_0]
set_property location {8 2758 406} [get_bd_cells v_axi4s_vid_out_0]
set_property location {7 2409 720} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tpg_1/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_ap (100 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tc_0/ctrl]
endgroup
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_ap (100 MHz)" }  [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins clk_wiz_0/clk_vid]
disconnect_bd_net /microblaze_0_Clk [get_bd_pins v_tc_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_vid (40 MHz)" }  [get_bd_pins v_tc_0/clk]
save_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports dip_switches_16bits]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/locked] [get_bd_pins axi_gpio_0/gpio_io_i]
save_bd_design
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
regenerate_bd_layout
validate_bd_design
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins v_tc_0/resetn]
set_property location {8 2500 379} [get_bd_cells v_tpg_1]
undo
set_property location {7.5 2367 410} [get_bd_cells proc_sys_reset_0]
validate_bd_design
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_xlconcat_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_microblaze_0_axi_intc_0_synth_1 design_1_microblaze_0_xlconcat_0_synth_1 design_1_mdm_1_0_synth_1 design_1_axi_timer_0_0_synth_1 design_1_v_tpg_0_0_synth_1 design_1_v_tpg_0_1_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xbar_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
validate_bd_design -force
set_property offset 0x40010000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
set_property offset 0x40030000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property offset 0x40040000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tpg_0_Reg}]
set_property offset 0x40050000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tpg_1_Reg}]
set_property offset 0x40060000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tc_0_Reg}]
save_bd_design
file mkdir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new
close [ open /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v w ]
add_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top main [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0_locked]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TREADY]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_active_video]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_hsync]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_vblank]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0_vtg_ce]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TVALID]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TLAST]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_HSYNC]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_VSYNC]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_ACTIVE_VIDEO]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TREADY]]
set_property mark_debug false [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TREADY]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TREADY]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TLAST]]
set_property mark_debug true [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TVALID]]
file mkdir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new
close [ open /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0_locked ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0_vtg_ce ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_ACTIVE_VIDEO ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_HSYNC ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_VSYNC ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_active_video ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_hsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_wrapper_i/design_1_i/vid_io_out_0_vblank ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TLAST ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TREADY ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_0_m_axis_video_TVALID ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TLAST ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TREADY ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_wrapper_i/design_1_i/v_tpg_1_m_axis_video_TVALID ]]
save_constraints
close_design
set_property needs_refresh false [get_runs synth_1]
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210183756705A}
set_property PROBES.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_wrapper_i/design_1_i/v_tc_0_vtiming_out_VSYNC -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
