{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:42:01 2020 " "Info: Processing started: Tue Dec 22 16:42:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_fenpingqi/zjw_fenpingqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_fenpingqi/zjw_fenpingqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_fenpingqi-ART " "Info: Found design unit 1: zjw_fenpingqi-ART" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_fenpingqi " "Info: Found entity 1: zjw_fenpingqi" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_ALU_yiweiluoji-pten " "Info: Found design unit 1: zjw_ALU_yiweiluoji-pten" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_ALU_yiweiluoji " "Info: Found entity 1: zjw_ALU_yiweiluoji" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU/zjw_ALU_yiweiluoji.vhd " "Warning: Can't analyze file -- file J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU/zjw_ALU_yiweiluoji.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_erjiguan/zjw_erjiguan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_erjiguan/zjw_erjiguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_erjiguan-peleven " "Info: Found design unit 1: zjw_erjiguan-peleven" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_erjiguan " "Info: Found entity 1: zjw_erjiguan" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_DCZ/zjw_DCZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_DCZ/zjw_DCZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_DCZ-pnine " "Info: Found design unit 1: zjw_DCZ-pnine" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_DCZ " "Info: Found entity 1: zjw_DCZ" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_IR/zjw_IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_IR/zjw_IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_IR-peight " "Info: Found design unit 1: zjw_IR-peight" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_IR " "Info: Found entity 1: zjw_IR" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_jicunqizu/zjw_jicunqizu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_jicunqizu/zjw_jicunqizu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_jicunqizu-pseven " "Info: Found design unit 1: zjw_jicunqizu-pseven" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_jicunqizu " "Info: Found entity 1: zjw_jicunqizu" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_xuanzeqi/zjw_xuanzeqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_xuanzeqi/zjw_xuanzeqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_xuanzeqi-psix " "Info: Found design unit 1: zjw_xuanzeqi-psix" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_xuanzeqi " "Info: Found entity 1: zjw_xuanzeqi" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_PC/zjw_PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_PC/zjw_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_PC-pfive " "Info: Found design unit 1: zjw_PC-pfive" {  } { { "../zjw_PC/zjw_PC.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_PC/zjw_PC.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_PC " "Info: Found entity 1: zjw_PC" {  } { { "../zjw_PC/zjw_PC.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_PC/zjw_PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_SM/zjw_SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_SM/zjw_SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_SM-pfour " "Info: Found design unit 1: zjw_SM-pfour" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_SM " "Info: Found entity 1: zjw_SM" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_kaiguan/zjw_kaiguan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_kaiguan/zjw_kaiguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_kaiguan-ppp " "Info: Found design unit 1: zjw_kaiguan-ppp" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_kaiguan " "Info: Found entity 1: zjw_kaiguan" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_zhilingyimaqi-pp " "Info: Found design unit 1: zjw_zhilingyimaqi-pp" {  } { { "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_zhilingyimaqi " "Info: Found entity 1: zjw_zhilingyimaqi" {  } { { "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_kongzhiqi/zjw_kongzhiqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_kongzhiqi/zjw_kongzhiqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_kongzhiqi-p " "Info: Found design unit 1: zjw_kongzhiqi-p" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_kongzhiqi " "Info: Found entity 1: zjw_kongzhiqi" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pcpu " "Info: Found entity 1: pcpu" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcpu " "Info: Elaborating entity \"pcpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_jicunqizu zjw_jicunqizu:inst13 " "Info: Elaborating entity \"zjw_jicunqizu\" for hierarchy \"zjw_jicunqizu:inst13\"" {  } { { "pcpu.bdf" "inst13" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 368 144 312 560 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[0\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[0\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[1\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[1\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[2\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[2\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[3\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[3\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[4\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[4\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[5\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[5\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[6\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[6\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[7\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[7\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[0\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[0\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[1\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[1\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[2\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[2\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[3\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[3\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[4\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[4\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[5\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[5\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[6\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[6\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[7\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[7\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_IR zjw_IR:inst14 " "Info: Elaborating entity \"zjw_IR\" for hierarchy \"zjw_IR:inst14\"" {  } { { "pcpu.bdf" "inst14" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1032 1184 408 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_kongzhiqi zjw_kongzhiqi:inst1 " "Info: Elaborating entity \"zjw_kongzhiqi\" for hierarchy \"zjw_kongzhiqi:inst1\"" {  } { { "pcpu.bdf" "inst1" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1568 1704 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] zjw_kongzhiqi.vhd(23) " "Info (10041): Inferred latch for \"MADD\[0\]\" at zjw_kongzhiqi.vhd(23)" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] zjw_kongzhiqi.vhd(23) " "Info (10041): Inferred latch for \"MADD\[1\]\" at zjw_kongzhiqi.vhd(23)" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_zhilingyimaqi zjw_zhilingyimaqi:inst4 " "Info: Elaborating entity \"zjw_zhilingyimaqi\" for hierarchy \"zjw_zhilingyimaqi:inst4\"" {  } { { "pcpu.bdf" "inst4" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1320 1448 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_SM zjw_SM:inst11 " "Info: Elaborating entity \"zjw_SM\" for hierarchy \"zjw_SM:inst11\"" {  } { { "pcpu.bdf" "inst11" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 80 1456 1552 176 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_fenpingqi zjw_fenpingqi:inst6 " "Info: Elaborating entity \"zjw_fenpingqi\" for hierarchy \"zjw_fenpingqi:inst6\"" {  } { { "pcpu.bdf" "inst6" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -192 72 184 -96 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_DCZ zjw_DCZ:inst15 " "Info: Elaborating entity \"zjw_DCZ\" for hierarchy \"zjw_DCZ:inst15\"" {  } { { "pcpu.bdf" "inst15" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 400 752 848 560 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk zjw_DCZ.vhd(13) " "Warning (10492): VHDL Process Statement warning at zjw_DCZ.vhd(13): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_ALU_yiweiluoji zjw_ALU_yiweiluoji:inst20 " "Info: Elaborating entity \"zjw_ALU_yiweiluoji\" for hierarchy \"zjw_ALU_yiweiluoji:inst20\"" {  } { { "pcpu.bdf" "inst20" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 384 504 632 544 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M zjw_ALU_yiweiluoji.vhd(19) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(19): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRBUS zjw_ALU_yiweiluoji.vhd(31) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(31): signal \"FRBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLBUS zjw_ALU_yiweiluoji.vhd(33) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(33): signal \"FLBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZZ zjw_ALU_yiweiluoji.vhd(42) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(42): signal \"ZZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZZ zjw_ALU_yiweiluoji.vhd(17) " "Warning (10631): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(17): inferring latch(es) for signal or variable \"ZZ\", which holds its previous value in one or more paths through the process" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[0\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[0\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[1\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[1\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[2\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[2\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[3\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[3\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[4\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[4\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[5\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[5\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[6\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[6\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[7\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[7\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[8\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[8\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst3 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst3\"" {  } { { "pcpu.bdf" "inst3" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst3 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./pcpu.mif " "Info: Parameter \"LPM_FILE\" = \"./pcpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pb91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pb91 " "Info: Found entity 1: altsyncram_pb91" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pb91 LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated " "Info: Elaborating entity \"altsyncram_pb91\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_xuanzeqi zjw_xuanzeqi:inst " "Info: Elaborating entity \"zjw_xuanzeqi\" for hierarchy \"zjw_xuanzeqi:inst\"" {  } { { "pcpu.bdf" "inst" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 96 424 592 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A zjw_xuanzeqi.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B zjw_xuanzeqi.vhd(17) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C zjw_xuanzeqi.vhd(19) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(19): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT1 zjw_xuanzeqi.vhd(12) " "Warning (10631): VHDL Process Statement warning at zjw_xuanzeqi.vhd(12): inferring latch(es) for signal or variable \"OUT1\", which holds its previous value in one or more paths through the process" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[0\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[0\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[1\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[1\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[2\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[2\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[3\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[3\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[4\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[4\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[5\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[5\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[6\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[6\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[7\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[7\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_PC zjw_PC:inst12 " "Info: Elaborating entity \"zjw_PC\" for hierarchy \"zjw_PC:inst12\"" {  } { { "pcpu.bdf" "inst12" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 112 136 312 240 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_kaiguan zjw_kaiguan:inst7 " "Info: Elaborating entity \"zjw_kaiguan\" for hierarchy \"zjw_kaiguan:inst7\"" {  } { { "pcpu.bdf" "inst7" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 640 136 320 736 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocin zjw_kaiguan.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_kaiguan.vhd(15): signal \"ocin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buscin zjw_kaiguan.vhd(17) " "Warning (10492): VHDL Process Statement warning at zjw_kaiguan.vhd(17): signal \"buscin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_erjiguan zjw_erjiguan:inst19 " "Info: Elaborating entity \"zjw_erjiguan\" for hierarchy \"zjw_erjiguan:inst19\"" {  } { { "pcpu.bdf" "inst19" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 768 544 688 864 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin zjw_erjiguan.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_erjiguan.vhd(15): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst26 " "Warning: Converted tri-state buffer \"inst26\" feeding internal logic into a wire" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -88 224 272 -56 "inst26" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[0\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[0\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[1\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[1\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[2\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[2\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[3\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[3\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[4\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[4\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[5\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[5\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[6\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[6\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[7\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[7\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[0\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[0\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[1\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[1\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[2\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[2\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[3\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[3\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[4\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[4\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[5\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[5\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[6\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[6\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[7\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[7\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[7\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[7\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[6\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[6\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[5\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[5\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[4\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[4\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[3\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[3\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[2\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[2\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[1\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[1\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[0\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[0\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[7\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[7\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[6\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[6\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[5\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[5\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[4\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[4\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[3\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[3\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[2\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[2\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[1\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[1\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[0\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[0\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|FBUS " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|FBUS" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[0\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[1\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[2\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[3\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[4\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[5\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[6\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[7\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sos " "Warning (15610): No output dependent on input pin \"sos\"" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -40 40 208 -24 "sos" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Info: Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Info: Implemented 287 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:42:05 2020 " "Info: Processing ended: Tue Dec 22 16:42:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:42:05 2020 " "Info: Processing started: Tue Dec 22 16:42:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pcpu -c pcpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pcpu -c pcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcpu EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"pcpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 59 " "Warning: No exact pin location assignment(s) for 35 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[7\] " "Info: Pin faguanerjiguan\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[6\] " "Info: Pin faguanerjiguan\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[5\] " "Info: Pin faguanerjiguan\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[4\] " "Info: Pin faguanerjiguan\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[3\] " "Info: Pin faguanerjiguan\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[2\] " "Info: Pin faguanerjiguan\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[1\] " "Info: Pin faguanerjiguan\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[0\] " "Info: Pin faguanerjiguan\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[7\] " "Info: Pin aout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[6\] " "Info: Pin aout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[5\] " "Info: Pin aout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[4\] " "Info: Pin aout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[3\] " "Info: Pin aout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[2\] " "Info: Pin aout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[1\] " "Info: Pin aout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[0\] " "Info: Pin aout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[7\] " "Info: Pin bout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[6\] " "Info: Pin bout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[5\] " "Info: Pin bout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[4\] " "Info: Pin bout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[2\] " "Info: Pin bout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[1\] " "Info: Pin bout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[7\] " "Info: Pin cout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[6\] " "Info: Pin cout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[5\] " "Info: Pin cout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[4\] " "Info: Pin cout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[3\] " "Info: Pin cout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[2\] " "Info: Pin cout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[1\] " "Info: Pin cout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[0\] " "Info: Pin cout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[6\] " "Info: Pin ocin\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[2\] " "Info: Pin ocin\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[1\] " "Info: Pin ocin\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[0\] " "Info: Pin ocin\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 10 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN 10" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "zjw_SM:inst8\|Q1 Global clock " "Info: Automatically promoted some destinations of signal \"zjw_SM:inst8\|Q1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "zjw_SM:inst8\|Q1 " "Info: Destination \"zjw_SM:inst8\|Q1\" may be non-global or may not use global clock" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 Global clock " "Info: Automatically promoted signal \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86\" to use Global clock" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_fenpingqi:inst6\|sec Global clock " "Info: Automatically promoted signal \"zjw_fenpingqi:inst6\|sec\" to use Global clock" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_xuanzeqi:inst\|OUT1\[7\]~17 Global clock " "Info: Automatically promoted signal \"zjw_xuanzeqi:inst\|OUT1\[7\]~17\" to use Global clock" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "zjw_fenpingqi:inst6\|sec " "Info: Destination \"zjw_fenpingqi:inst6\|sec\" may be non-global or may not use global clock" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { reset } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 4 30 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 4 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 5 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 memory lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 -14.909 ns " "Info: Slack time is -14.909 ns between source register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" and destination memory \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-11.566 ns + Largest register memory " "Info: + Largest register to memory requirement is -11.566 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.332 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.722 ns) 8.332 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(4.633 ns) + CELL(0.722 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 37.52 % ) " "Info: Total cell delay = 3.126 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 62.48 % ) " "Info: Total interconnect delay = 5.206 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.332 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.722 ns) 8.332 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(4.633 ns) + CELL(0.722 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 37.52 % ) " "Info: Total cell delay = 3.126 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 62.48 % ) " "Info: Total interconnect delay = 5.206 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 19.346 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 19.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.709 ns) + CELL(0.935 ns) 8.621 ns zjw_SM:inst8\|Q1 3 REG Unassigned 44 " "Info: 3: + IC(4.709 ns) + CELL(0.935 ns) = 8.621 ns; Loc. = Unassigned; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 13.027 ns zjw_SM:inst11\|Q1 4 REG Unassigned 45 " "Info: 4: + IC(3.471 ns) + CELL(0.935 ns) = 13.027 ns; Loc. = Unassigned; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.114 ns) 14.474 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 5 COMB Unassigned 10 " "Info: 5: + IC(1.333 ns) + CELL(0.114 ns) = 14.474 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.758 ns) + CELL(0.114 ns) 19.346 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 6 REG Unassigned 15 " "Info: 6: + IC(4.758 ns) + CELL(0.114 ns) = 19.346 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.502 ns ( 23.27 % ) " "Info: Total cell delay = 4.502 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.844 ns ( 76.73 % ) " "Info: Total interconnect delay = 14.844 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 20.305 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 20.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.709 ns) + CELL(0.935 ns) 8.621 ns zjw_SM:inst8\|Q1 3 REG Unassigned 44 " "Info: 3: + IC(4.709 ns) + CELL(0.935 ns) = 8.621 ns; Loc. = Unassigned; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 13.027 ns zjw_IR:inst14\|Q\[6\] 4 REG Unassigned 12 " "Info: 4: + IC(3.471 ns) + CELL(0.935 ns) = 13.027 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.292 ns) 14.779 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85 5 COMB Unassigned 1 " "Info: 5: + IC(1.460 ns) + CELL(0.292 ns) = 14.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { zjw_IR:inst14|Q[6] zjw_ALU_yiweiluoji:inst20|ZZ[8]~85 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 15.433 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB Unassigned 10 " "Info: 6: + IC(0.212 ns) + CELL(0.442 ns) = 15.433 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~85 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.758 ns) + CELL(0.114 ns) 20.305 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG Unassigned 15 " "Info: 7: + IC(4.758 ns) + CELL(0.114 ns) = 20.305 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.122 ns ( 25.23 % ) " "Info: Total cell delay = 5.122 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.183 ns ( 74.77 % ) " "Info: Total interconnect delay = 15.183 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.343 ns - Longest register memory " "Info: - Longest register to memory delay is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG Unassigned 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 1.347 ns lpm_ram_io:inst3\|datatri\[5\]~13 2 COMB Unassigned 4 " "Info: 2: + IC(1.233 ns) + CELL(0.114 ns) = 1.347 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'lpm_ram_io:inst3\|datatri\[5\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.356 ns) 3.343 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(1.640 ns) + CELL(0.356 ns) = 3.343 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.470 ns ( 14.06 % ) " "Info: Total cell delay = 0.470 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 85.94 % ) " "Info: Total interconnect delay = 2.873 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.343 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LAB_X16_Y7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y7; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 1.347 ns lpm_ram_io:inst3\|datatri\[5\]~13 2 COMB LAB_X16_Y6 4 " "Info: 2: + IC(1.233 ns) + CELL(0.114 ns) = 1.347 ns; Loc. = LAB_X16_Y6; Fanout = 4; COMB Node = 'lpm_ram_io:inst3\|datatri\[5\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.356 ns) 3.343 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(1.640 ns) + CELL(0.356 ns) = 3.343 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.470 ns ( 14.06 % ) " "Info: Total cell delay = 0.470 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 85.94 % ) " "Info: Total interconnect delay = 2.873 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 933 " "Info: 1 (of 933) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:42:08 2020 " "Info: Processing ended: Tue Dec 22 16:42:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:42:09 2020 " "Info: Processing started: Tue Dec 22 16:42:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pcpu -c pcpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pcpu -c pcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:42:10 2020 " "Info: Processing ended: Tue Dec 22 16:42:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:42:10 2020 " "Info: Processing started: Tue Dec 22 16:42:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pcpu -c pcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pcpu -c pcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[0\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[0\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[1\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[1\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[2\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[2\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[3\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[3\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[4\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[4\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[5\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[5\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[6\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[6\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[7\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[7\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[1\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[3\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[2\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[4\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[5\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[6\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[7\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Node \"zjw_kongzhiqi:inst1\|MADD\[1\]\" is a latch" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_kongzhiqi:inst1\|MADD\[0\] " "Warning: Node \"zjw_kongzhiqi:inst1\|MADD\[0\]\" is a latch" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "zjw_kongzhiqi:inst1\|MADD\[0\] " "Info: Detected ripple clock \"zjw_kongzhiqi:inst1\|MADD\[0\]\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|MADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_kongzhiqi:inst1\|MADD\[1\] " "Info: Detected ripple clock \"zjw_kongzhiqi:inst1\|MADD\[1\]\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|MADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_xuanzeqi:inst\|OUT1\[7\]~17 " "Info: Detected gated clock \"zjw_xuanzeqi:inst\|OUT1\[7\]~17\" as buffer" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_xuanzeqi:inst\|OUT1\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[7\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[7\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[4\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[4\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[5\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[5\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[6\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[6\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85 " "Info: Detected gated clock \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85\" as buffer" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_kongzhiqi:inst1\|M~6 " "Info: Detected gated clock \"zjw_kongzhiqi:inst1\|M~6\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|M~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 " "Info: Detected gated clock \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86\" as buffer" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_SM:inst11\|Q1 " "Info: Detected ripple clock \"zjw_SM:inst11\|Q1\" as buffer" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_SM:inst11\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_fenpingqi:inst6\|sec " "Info: Detected ripple clock \"zjw_fenpingqi:inst6\|sec\" as buffer" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_fenpingqi:inst6\|sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_SM:inst8\|Q1 " "Info: Detected ripple clock \"zjw_SM:inst8\|Q1\" as buffer" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_SM:inst8\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 memory lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 30.17 MHz 33.148 ns Internal " "Info: Clock \"clock\" has Internal fmax of 30.17 MHz between source register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" and destination memory \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5\" (period= 33.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.554 ns + Longest register memory " "Info: + Longest register to memory delay is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LC_X16_Y7_N8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.292 ns) 1.475 ns lpm_ram_io:inst3\|datatri\[2\]~16 2 COMB LC_X19_Y7_N7 5 " "Info: 2: + IC(1.183 ns) + CELL(0.292 ns) = 1.475 ns; Loc. = LC_X19_Y7_N7; Fanout = 5; COMB Node = 'lpm_ram_io:inst3\|datatri\[2\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.356 ns) 3.554 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(1.723 ns) + CELL(0.356 ns) = 3.554 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.648 ns ( 18.23 % ) " "Info: Total cell delay = 0.648 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.906 ns ( 81.77 % ) " "Info: Total interconnect delay = 2.906 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[2]~16 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.183ns 1.723ns } { 0.000ns 0.292ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.927 ns - Smallest " "Info: - Smallest clock skew is -12.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.455 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 8.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.779 ns) + CELL(0.722 ns) 8.455 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(4.779 ns) + CELL(0.722 ns) = 8.455 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 36.97 % ) " "Info: Total cell delay = 3.126 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.329 ns ( 63.03 % ) " "Info: Total interconnect delay = 5.329 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 21.382 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 21.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.292 ns) 21.382 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG LC_X16_Y7_N8 15 " "Info: 7: + IC(4.937 ns) + CELL(0.292 ns) = 21.382 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.09 % ) " "Info: Total cell delay = 5.150 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.232 ns ( 75.91 % ) " "Info: Total interconnect delay = 16.232 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[2]~16 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.183ns 1.723ns } { 0.000ns 0.292ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "zjw_SM:inst11\|Q1 zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] clock 5.71 ns " "Info: Found hold time violation between source  pin or register \"zjw_SM:inst11\|Q1\" and destination pin or register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]\" for clock \"clock\" (Hold time is 5.71 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.169 ns + Largest " "Info: + Largest clock skew is 8.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 21.323 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 21.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.878 ns) + CELL(0.292 ns) 21.323 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] 7 REG LC_X16_Y9_N4 1 " "Info: 7: + IC(4.878 ns) + CELL(0.292 ns) = 21.323 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.15 % ) " "Info: Total cell delay = 5.150 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.173 ns ( 75.85 % ) " "Info: Total interconnect delay = 16.173 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 13.154 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 13.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.711 ns) 13.154 ns zjw_SM:inst11\|Q1 4 REG LC_X15_Y8_N7 45 " "Info: 4: + IC(3.826 ns) + CELL(0.711 ns) = 13.154 ns; Loc. = LC_X15_Y8_N7; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.79 % ) " "Info: Total cell delay = 4.050 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.104 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.235 ns - Shortest register register " "Info: - Shortest register to register delay is 2.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_SM:inst11\|Q1 1 REG LC_X15_Y8_N7 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N7; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.292 ns) 1.683 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~122 2 COMB LC_X16_Y9_N5 1 " "Info: 2: + IC(1.391 ns) + CELL(0.292 ns) = 1.683 ns; Loc. = LC_X16_Y9_N5; Fanout = 1; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 2.235 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] 3 REG LC_X16_Y9_N4 1 " "Info: 3: + IC(0.438 ns) + CELL(0.114 ns) = 2.235 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.406 ns ( 18.17 % ) " "Info: Total cell delay = 0.406 ns ( 18.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 81.83 % ) " "Info: Total interconnect delay = 1.829 ns ( 81.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.235 ns" { zjw_SM:inst11|Q1 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 1.391ns 0.438ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.235 ns" { zjw_SM:inst11|Q1 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 1.391ns 0.438ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "zjw_fenpingqi:inst6\|sec reset clock 6.468 ns register " "Info: tsu for register \"zjw_fenpingqi:inst6\|sec\" (data pin = \"reset\", clock pin = \"clock\") is 6.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.161 ns + Longest pin register " "Info: + Longest pin to register delay is 9.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns reset 1 PIN PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_55; Fanout = 67; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.825 ns) + CELL(0.867 ns) 9.161 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(6.825 ns) + CELL(0.867 ns) = 9.161 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 25.50 % ) " "Info: Total cell delay = 2.336 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.825 ns ( 74.50 % ) " "Info: Total interconnect delay = 6.825 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { reset {} reset~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 6.825ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.730 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { reset {} reset~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 6.825ns } { 0.000ns 1.469ns 0.867ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RAM_OUT\[3\] zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 29.799 ns register " "Info: tco from clock \"clock\" to destination pin \"RAM_OUT\[3\]\" through register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" is 29.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 21.382 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 21.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.292 ns) 21.382 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG LC_X16_Y7_N8 15 " "Info: 7: + IC(4.937 ns) + CELL(0.292 ns) = 21.382 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.09 % ) " "Info: Total cell delay = 5.150 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.232 ns ( 75.91 % ) " "Info: Total interconnect delay = 16.232 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.417 ns + Longest register pin " "Info: + Longest register to pin delay is 8.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LC_X16_Y7_N8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.292 ns) 2.311 ns lpm_ram_io:inst3\|datatri\[7\]~19 2 COMB LC_X17_Y7_N7 8 " "Info: 2: + IC(2.019 ns) + CELL(0.292 ns) = 2.311 ns; Loc. = LC_X17_Y7_N7; Fanout = 8; COMB Node = 'lpm_ram_io:inst3\|datatri\[7\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.027 ns) + CELL(2.079 ns) 8.417 ns RAM_OUT\[3\] 3 PIN PIN_99 0 " "Info: 3: + IC(4.027 ns) + CELL(2.079 ns) = 8.417 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'RAM_OUT\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.106 ns" { lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 152 1016 1208 168 "RAM_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.371 ns ( 28.17 % ) " "Info: Total cell delay = 2.371 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.046 ns ( 71.83 % ) " "Info: Total interconnect delay = 6.046 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[7]~19 {} RAM_OUT[3] {} } { 0.000ns 2.019ns 4.027ns } { 0.000ns 0.292ns 2.079ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[7]~19 {} RAM_OUT[3] {} } { 0.000ns 2.019ns 4.027ns } { 0.000ns 0.292ns 2.079ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "zjw_jicunqizu:inst13\|A\[3\] ocin\[3\] clock 5.397 ns register " "Info: th for register \"zjw_jicunqizu:inst13\|A\[3\]\" (data pin = \"ocin\[3\]\", clock pin = \"clock\") is 5.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 13.154 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 13.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.711 ns) 13.154 ns zjw_jicunqizu:inst13\|A\[3\] 4 REG LC_X19_Y8_N0 3 " "Info: 4: + IC(3.826 ns) + CELL(0.711 ns) = 13.154 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; REG Node = 'zjw_jicunqizu:inst13\|A\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.79 % ) " "Info: Total cell delay = 4.050 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.104 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ocin\[3\] 1 PIN PIN_65 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_65; Fanout = 2; PIN Node = 'ocin\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[3] } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.607 ns) 7.772 ns zjw_jicunqizu:inst13\|A\[3\] 2 REG LC_X19_Y8_N0 3 " "Info: 2: + IC(5.696 ns) + CELL(0.607 ns) = 7.772 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; REG Node = 'zjw_jicunqizu:inst13\|A\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 26.71 % ) " "Info: Total cell delay = 2.076 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 73.29 % ) " "Info: Total interconnect delay = 5.696 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { ocin[3] {} ocin[3]~out0 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { ocin[3] {} ocin[3]~out0 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:42:11 2020 " "Info: Processing ended: Tue Dec 22 16:42:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Info: Quartus II Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
