DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/181af8e922ec74b31d0e3924ecb5fccb143ec1fe/lab%201-1.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-2.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-3.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-4.png)

VSD ToolBox

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-5.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-6.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-7.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-8.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-9.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-10.png)

DAY 2: Variable Creation and Processing Contraints from CSV using TCL

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-1.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-2.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-3.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-4.png)

DEMO for computing row numbers

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-5.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-6.png)

DAY 3: Processing Clock and Input Constraints

Creating complete clock constraints

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Grepping input ports from all verilogs and reformatting for fixed space

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Input constraints generation and bits/ bussed differentiation script

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

DAY 4: Complete Scripting and Yosys Synthesis Introduction

TCL PART ONE Completion with full script

YOSYS TOOL INTRO

Memory creation

![image alt](

![image alt](

![image alt](

Execution in Yoysys and output

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Hierarchy checks

![image alt](

![image alt](

![image alt](

![image alt](

Error Handling

![image alt](

![image alt](

![image alt](

![image alt](

Error Handling check FAIL

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Error Handling check PASS

![image alt](

![image alt](

![image alt](

Hierarchy Check logs

![image alt](

![image alt](

![image alt](

![image alt](

Hierarchy check FAIL

![image alt](

![image alt](

![image alt](

Hierarchy check PASS

![image alt](

DAY 5: Advanced Scripting Techniques and Quality of Results Generation

Synthesis main file scripting and output file editing

Synthesis scripting

![image alt](

![image alt](

![image alt](

![image alt](

Synthesis script editing for Yosys

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

PROCS

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Other PROCS

![image alt](

![image alt](

Interpret input, transition and output delay constraint and creation

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Clock constraints

![image alt](

![image alt](

Clock constraints Test

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

Input , output transition constraints

![image alt](

![image alt](

![image alt](

![image alt](

Output constraints

![image alt](

![image alt](

![image alt](

Results

![image alt](

![image alt](

Input, out and transition tests

![image alt](

![image alt](

Process bussed ports and configuration file creation

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

![image alt](

SPEF generation

![image alt](

![image alt](

![image alt](

Config File Creation for OpenTimer

![image alt](

![image alt](

Additional Manual trail for OpenTimer using the generated commands in the config file

![image alt](

![image alt](

![image alt](

Quality of results (QoR)


RunTime

![image alt](

Violation data for setup, hold, FEPs and Instance count

![image alt](

![image alt](

![image alt](

Final Formatting

![image alt](

![image alt](

![image alt](

![image alt](

FINAL REPORT AS PER AGENDA. CONVERSION FROM .CSV to REPORT TABLE

![image alt](

![image alt](

![image alt](







