{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:22:46 2016 " "Info: Processing started: Wed Nov 02 14:22:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappybird EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"flappybird\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk:u0\|clk_1_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk:u0\|clk_1_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk:u0\|clk_1_sig " "Info: Destination \"div_clk:u0\|clk_1_sig\" may be non-global or may not use global clock" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk1:u4\|clk_1_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk1:u4\|clk_1_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk1:u4\|clk_1_sig " "Info: Destination \"div_clk1:u4\|clk_1_sig\" may be non-global or may not use global clock" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk3:u1\|clk_3_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk3:u1\|clk_3_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk3:u1\|clk_3_sig " "Info: Destination \"div_clk3:u1\|clk_3_sig\" may be non-global or may not use global clock" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_left2 " "Warning: Node \"btn_left2\" is assigned to location or region, but does not exist in design" {  } { { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_left2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_right2 " "Warning: Node \"btn_right2\" is assigned to location or region, but does not exist in design" {  } { { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_right2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.845 ns register register " "Info: Estimated most critical path is register to register delay of 32.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_3:u2\|flag_1_sig\[4\] 1 REG LAB_X14_Y7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y7; Fanout = 17; REG Node = 'clk_3:u2\|flag_1_sig\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.914 ns) 1.359 ns clk_3:u2\|flag_1\[4\]~4 2 COMB LAB_X14_Y7 18 " "Info: 2: + IC(0.445 ns) + CELL(0.914 ns) = 1.359 ns; Loc. = LAB_X14_Y7; Fanout = 18; COMB Node = 'clk_3:u2\|flag_1\[4\]~4'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { clk_3:u2|flag_1_sig[4] clk_3:u2|flag_1[4]~4 } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(1.099 ns) 3.805 ns pipe_move:u3\|Add7~7 3 COMB LAB_X13_Y7 2 " "Info: 3: + IC(1.347 ns) + CELL(1.099 ns) = 3.805 ns; Loc. = LAB_X13_Y7; Fanout = 2; COMB Node = 'pipe_move:u3\|Add7~7'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { clk_3:u2|flag_1[4]~4 pipe_move:u3|Add7~7 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.039 ns pipe_move:u3\|Add7~15 4 COMB LAB_X13_Y7 1 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 5.039 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|Add7~15'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { pipe_move:u3|Add7~7 pipe_move:u3|Add7~15 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 6.222 ns pipe_move:u3\|p1~5 5 COMB LAB_X13_Y7 10 " "Info: 5: + IC(0.983 ns) + CELL(0.200 ns) = 6.222 ns; Loc. = LAB_X13_Y7; Fanout = 10; COMB Node = 'pipe_move:u3\|p1~5'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|Add7~15 pipe_move:u3|p1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 7.405 ns pipe_move:u3\|G_sig~67 6 COMB LAB_X13_Y7 8 " "Info: 6: + IC(0.443 ns) + CELL(0.740 ns) = 7.405 ns; Loc. = LAB_X13_Y7; Fanout = 8; COMB Node = 'pipe_move:u3\|G_sig~67'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|p1~5 pipe_move:u3|G_sig~67 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.914 ns) 9.707 ns pipe_move:u3\|G_sig~185 7 COMB LAB_X13_Y8 1 " "Info: 7: + IC(1.388 ns) + CELL(0.914 ns) = 9.707 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~185'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { pipe_move:u3|G_sig~67 pipe_move:u3|G_sig~185 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 10.890 ns pipe_move:u3\|G_sig~186 8 COMB LAB_X13_Y8 1 " "Info: 8: + IC(0.983 ns) + CELL(0.200 ns) = 10.890 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~186'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~185 pipe_move:u3|G_sig~186 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 12.073 ns pipe_move:u3\|G_sig~187 9 COMB LAB_X13_Y8 1 " "Info: 9: + IC(0.269 ns) + CELL(0.914 ns) = 12.073 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~187'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~186 pipe_move:u3|G_sig~187 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 13.256 ns pipe_move:u3\|G_sig~189 10 COMB LAB_X13_Y8 1 " "Info: 10: + IC(0.269 ns) + CELL(0.914 ns) = 13.256 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~189'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~187 pipe_move:u3|G_sig~189 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 14.439 ns pipe_move:u3\|G_sig~190 11 COMB LAB_X13_Y8 1 " "Info: 11: + IC(0.269 ns) + CELL(0.914 ns) = 14.439 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~190'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~189 pipe_move:u3|G_sig~190 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 15.622 ns pipe_move:u3\|G_sig~191 12 COMB LAB_X13_Y8 1 " "Info: 12: + IC(0.269 ns) + CELL(0.914 ns) = 15.622 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~191'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~190 pipe_move:u3|G_sig~191 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 16.805 ns pipe_move:u3\|G_sig~192 13 COMB LAB_X13_Y8 1 " "Info: 13: + IC(0.269 ns) + CELL(0.914 ns) = 16.805 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~192'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~191 pipe_move:u3|G_sig~192 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.914 ns) 19.136 ns pipe_move:u3\|G_sig~193 14 COMB LAB_X12_Y6 1 " "Info: 14: + IC(1.417 ns) + CELL(0.914 ns) = 19.136 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~193'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { pipe_move:u3|G_sig~192 pipe_move:u3|G_sig~193 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 20.319 ns pipe_move:u3\|G_sig~194 15 COMB LAB_X12_Y6 1 " "Info: 15: + IC(0.269 ns) + CELL(0.914 ns) = 20.319 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~194'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~193 pipe_move:u3|G_sig~194 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 21.502 ns pipe_move:u3\|G_sig~195 16 COMB LAB_X12_Y6 1 " "Info: 16: + IC(0.269 ns) + CELL(0.914 ns) = 21.502 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~195'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~194 pipe_move:u3|G_sig~195 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 22.685 ns pipe_move:u3\|G_sig~196 17 COMB LAB_X12_Y6 1 " "Info: 17: + IC(0.269 ns) + CELL(0.914 ns) = 22.685 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~196'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~195 pipe_move:u3|G_sig~196 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 23.868 ns pipe_move:u3\|G_sig~197 18 COMB LAB_X12_Y6 1 " "Info: 18: + IC(0.269 ns) + CELL(0.914 ns) = 23.868 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~197'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~196 pipe_move:u3|G_sig~197 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 25.051 ns pipe_move:u3\|G_sig~198 19 COMB LAB_X12_Y6 1 " "Info: 19: + IC(0.269 ns) + CELL(0.914 ns) = 25.051 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~198'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~197 pipe_move:u3|G_sig~198 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.914 ns) 27.919 ns pipe_move:u3\|G_sig~199 20 COMB LAB_X3_Y6 1 " "Info: 20: + IC(1.954 ns) + CELL(0.914 ns) = 27.919 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~199'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { pipe_move:u3|G_sig~198 pipe_move:u3|G_sig~199 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 29.102 ns pipe_move:u3\|G_sig~200 21 COMB LAB_X3_Y6 1 " "Info: 21: + IC(0.269 ns) + CELL(0.914 ns) = 29.102 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~200'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~199 pipe_move:u3|G_sig~200 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 30.285 ns pipe_move:u3\|G_sig~201 22 COMB LAB_X3_Y6 2 " "Info: 22: + IC(0.269 ns) + CELL(0.914 ns) = 30.285 ns; Loc. = LAB_X3_Y6; Fanout = 2; COMB Node = 'pipe_move:u3\|G_sig~201'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~200 pipe_move:u3|G_sig~201 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 31.468 ns pipe_move:u3\|G_sig~205 23 COMB LAB_X3_Y6 1 " "Info: 23: + IC(0.269 ns) + CELL(0.914 ns) = 31.468 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~205'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~201 pipe_move:u3|G_sig~205 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.280 ns) 32.845 ns pipe_move:u3\|G_sig\[6\] 24 REG LAB_X3_Y6 3 " "Info: 24: + IC(1.097 ns) + CELL(0.280 ns) = 32.845 ns; Loc. = LAB_X3_Y6; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { pipe_move:u3|G_sig~205 pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.291 ns ( 58.73 % ) " "Info: Total cell delay = 19.291 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.554 ns ( 41.27 % ) " "Info: Total interconnect delay = 13.554 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "32.845 ns" { clk_3:u2|flag_1_sig[4] clk_3:u2|flag_1[4]~4 pipe_move:u3|Add7~7 pipe_move:u3|Add7~15 pipe_move:u3|p1~5 pipe_move:u3|G_sig~67 pipe_move:u3|G_sig~185 pipe_move:u3|G_sig~186 pipe_move:u3|G_sig~187 pipe_move:u3|G_sig~189 pipe_move:u3|G_sig~190 pipe_move:u3|G_sig~191 pipe_move:u3|G_sig~192 pipe_move:u3|G_sig~193 pipe_move:u3|G_sig~194 pipe_move:u3|G_sig~195 pipe_move:u3|G_sig~196 pipe_move:u3|G_sig~197 pipe_move:u3|G_sig~198 pipe_move:u3|G_sig~199 pipe_move:u3|G_sig~200 pipe_move:u3|G_sig~201 pipe_move:u3|G_sig~205 pipe_move:u3|G_sig[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "25 2810 " "Info: 25 (of 2810) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Info: Average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/flappybird5.0/flappybird.fit.smsg " "Info: Generated suppressed messages file G:/flappybird5.0/flappybird.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:23:31 2016 " "Info: Processing ended: Wed Nov 02 14:23:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Info: Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
