#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov 17 15:39:24 2023
# Process ID: 23016
# Current directory: C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1
# Command line: vivado.exe -log rhd_axi_tb_rhd_headstage_slave_0_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhd_axi_tb_rhd_headstage_slave_0_6.tcl
# Log file: C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1/rhd_axi_tb_rhd_headstage_slave_0_6.vds
# Journal file: C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1\vivado.jou
# Running On: GramForGram, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16847 MB
#-----------------------------------------------------------
source rhd_axi_tb_rhd_headstage_slave_0_6.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rhd_axi_tb_rhd_headstage_slave_0_6
Command: synth_design -top rhd_axi_tb_rhd_headstage_slave_0_6 -part xck26-sfvc784-2LVI-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1842.711 ; gain = 338.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhd_axi_tb_rhd_headstage_slave_0_6' [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/synth/rhd_axi_tb_rhd_headstage_slave_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave_full' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave_full.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized0' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized0' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized1' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized1' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized2' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized2' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized3' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized3' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized4' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized4' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized5' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized5' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized6' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized6' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave_full' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave_full.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_axi_tb_rhd_headstage_slave_0_6' (0#1) [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/synth/rhd_axi_tb_rhd_headstage_slave_0_6.v:53]
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.102 ; gain = 435.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.102 ; gain = 435.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.102 ; gain = 435.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1939.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2009.484 ; gain = 18.676
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.484 ; gain = 505.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.484 ; gain = 505.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.484 ; gain = 505.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.484 ; gain = 505.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 8     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port MOSI in module rhd_axi_tb_rhd_headstage_slave_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_axi_tb_rhd_headstage_slave_0_6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2009.484 ; gain = 505.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2507.926 ; gain = 1003.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2508.148 ; gain = 1004.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2518.234 ; gain = 1014.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/clk_counter[1] with 1st driver pin 'inst/A/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/clk_counter[1] with 2nd driver pin 'inst/A/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/clk_counter[0] with 1st driver pin 'inst/A/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/clk_counter[0] with 2nd driver pin 'inst/A/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[4] with 1st driver pin 'inst/A/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[4] with 2nd driver pin 'inst/A/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[3] with 1st driver pin 'inst/A/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[3] with 2nd driver pin 'inst/A/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[2] with 1st driver pin 'inst/A/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[2] with 2nd driver pin 'inst/A/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[1] with 1st driver pin 'inst/A/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[1] with 2nd driver pin 'inst/A/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[0] with 1st driver pin 'inst/A/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/A/sclk_counter[0] with 2nd driver pin 'inst/A/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/clk_counter[1] with 1st driver pin 'inst/B/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/clk_counter[1] with 2nd driver pin 'inst/B/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/clk_counter[0] with 1st driver pin 'inst/B/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/clk_counter[0] with 2nd driver pin 'inst/B/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[4] with 1st driver pin 'inst/B/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[4] with 2nd driver pin 'inst/B/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[3] with 1st driver pin 'inst/B/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[3] with 2nd driver pin 'inst/B/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[2] with 1st driver pin 'inst/B/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[2] with 2nd driver pin 'inst/B/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[1] with 1st driver pin 'inst/B/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[1] with 2nd driver pin 'inst/B/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[0] with 1st driver pin 'inst/B/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/B/sclk_counter[0] with 2nd driver pin 'inst/B/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/clk_counter[1] with 1st driver pin 'inst/C/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/clk_counter[1] with 2nd driver pin 'inst/C/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/clk_counter[0] with 1st driver pin 'inst/C/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/clk_counter[0] with 2nd driver pin 'inst/C/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[4] with 1st driver pin 'inst/C/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[4] with 2nd driver pin 'inst/C/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[3] with 1st driver pin 'inst/C/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[3] with 2nd driver pin 'inst/C/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[2] with 1st driver pin 'inst/C/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[2] with 2nd driver pin 'inst/C/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[1] with 1st driver pin 'inst/C/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[1] with 2nd driver pin 'inst/C/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[0] with 1st driver pin 'inst/C/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/C/sclk_counter[0] with 2nd driver pin 'inst/C/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/clk_counter[1] with 1st driver pin 'inst/D/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/clk_counter[1] with 2nd driver pin 'inst/D/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/clk_counter[0] with 1st driver pin 'inst/D/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/clk_counter[0] with 2nd driver pin 'inst/D/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[4] with 1st driver pin 'inst/D/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[4] with 2nd driver pin 'inst/D/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[3] with 1st driver pin 'inst/D/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[3] with 2nd driver pin 'inst/D/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[2] with 1st driver pin 'inst/D/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[2] with 2nd driver pin 'inst/D/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[1] with 1st driver pin 'inst/D/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[1] with 2nd driver pin 'inst/D/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[0] with 1st driver pin 'inst/D/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/D/sclk_counter[0] with 2nd driver pin 'inst/D/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/clk_counter[1] with 1st driver pin 'inst/E/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/clk_counter[1] with 2nd driver pin 'inst/E/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/clk_counter[0] with 1st driver pin 'inst/E/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/clk_counter[0] with 2nd driver pin 'inst/E/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[4] with 1st driver pin 'inst/E/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[4] with 2nd driver pin 'inst/E/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[3] with 1st driver pin 'inst/E/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[3] with 2nd driver pin 'inst/E/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[2] with 1st driver pin 'inst/E/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[2] with 2nd driver pin 'inst/E/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[1] with 1st driver pin 'inst/E/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[1] with 2nd driver pin 'inst/E/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[0] with 1st driver pin 'inst/E/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/E/sclk_counter[0] with 2nd driver pin 'inst/E/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/clk_counter[1] with 1st driver pin 'inst/F/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/clk_counter[1] with 2nd driver pin 'inst/F/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/clk_counter[0] with 1st driver pin 'inst/F/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/clk_counter[0] with 2nd driver pin 'inst/F/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[4] with 1st driver pin 'inst/F/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[4] with 2nd driver pin 'inst/F/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[3] with 1st driver pin 'inst/F/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[3] with 2nd driver pin 'inst/F/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[2] with 1st driver pin 'inst/F/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[2] with 2nd driver pin 'inst/F/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[1] with 1st driver pin 'inst/F/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[1] with 2nd driver pin 'inst/F/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[0] with 1st driver pin 'inst/F/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/F/sclk_counter[0] with 2nd driver pin 'inst/F/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/clk_counter[1] with 1st driver pin 'inst/G/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/clk_counter[1] with 2nd driver pin 'inst/G/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/clk_counter[0] with 1st driver pin 'inst/G/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/clk_counter[0] with 2nd driver pin 'inst/G/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[4] with 1st driver pin 'inst/G/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[4] with 2nd driver pin 'inst/G/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[3] with 1st driver pin 'inst/G/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[3] with 2nd driver pin 'inst/G/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[2] with 1st driver pin 'inst/G/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[2] with 2nd driver pin 'inst/G/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[1] with 1st driver pin 'inst/G/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[1] with 2nd driver pin 'inst/G/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[0] with 1st driver pin 'inst/G/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/G/sclk_counter[0] with 2nd driver pin 'inst/G/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/H/clk_counter[1] with 1st driver pin 'inst/H/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/H/clk_counter[1] with 2nd driver pin 'inst/H/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_headstage_slave.v:19]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       56|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    24|
|2     |LUT1   |    32|
|3     |LUT2   |    24|
|4     |LUT3   |     8|
|5     |LUT4   |     8|
|6     |LUT5   |    16|
|7     |LUT6   |    40|
|8     |MUXF7  |    16|
|9     |FDRE   |   256|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 112 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.980 ; gain = 959.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.980 ; gain = 1030.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2546.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4512b91a
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 19 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 2572.418 ; gain = 2043.941
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1/rhd_axi_tb_rhd_headstage_slave_0_6.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1/rhd_axi_tb_rhd_headstage_slave_0_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhd_axi_tb_rhd_headstage_slave_0_6_utilization_synth.rpt -pb rhd_axi_tb_rhd_headstage_slave_0_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 15:40:05 2023...
