/dts-v1/;

/include/ "zynq-zc706.dtsi"

/ {

	clocks {
		ad9361_clkin: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <40000000>;
			clock-output-names = "ad9361_ext_refclk";
		};
	};

	fpga_axi: fpga-axi@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		i2c0: i2c@0 {
			compatible = "xlnx,axi-iic-1.02.a", "xlnx,xps-iic-2.00.a";
			interrupt-parent = <&gic>;
			interrupts = < 0 53 4 >;
			reg = < 0x41600000 0x10000 >;
			bus-id = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			i2cswitch@74 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;

				i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
					osc@5d {
						compatible = "si570";
						reg = <0x5d>;
						factory-fout = <156250000>;
						initial-fout = <148500000>;
					};
				};

				i2c@1 {
				    #address-cells = <1>;
				    #size-cells = <0>;
				    reg = <1>;

				    adv7511: adv7511 {
						compatible = "adi,adv7511";
						reg = <0x39>;

						adi,input-id = <0x00>;
						adi,input-style = <0x01>;
						adi,bit-justification = <0x00>;
						adi,input-color-depth = <0x3>;
						adi,sync-pulse = <0x03>;
						adi,up-conversion = <0x00>;
						adi,timing-generation-sequence = <0x00>;
						adi,vsync-polarity = <0x02>;
						adi,hsync-polarity = <0x02>;
						adi,tdms-clock-inversion;
						adi,clock-delay = <0x03>;
				    };
				};

				i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
					eeprom@54 {
						compatible = "at,24c08";
						reg = <0x54>;
					};
				};

				i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
					gpio@21 {
						compatible = "ti,tca6416";
						reg = <0x21>;
						gpio-controller;
						#gpio-cells = <2>;
					};
				};

				i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <4>;
					rtc@54 {
						compatible = "nxp,pcf8563";
						reg = <0x51>;
					};
				};

				xcomm_i2c: i2c@6 {
					#size-cells = <0>;
					#address-cells = <1>;
					reg = <6>;
				};
			};
		};

		axi_spi_0: spi@42000000 {
			compatible = "xlnx,axi-spi-1.02.a", "xlnx,xps-spi-2.00.a";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&gic>;
			interrupts = < 0 55 4 >;
			reg = < 0x42000000 0x10000 >;
			xlnx,family = "zynq";
			xlnx,fifo-exist = <0x1>;
			xlnx,instance = "axi_spi_0";
			xlnx,num-ss-bits = <0x2>;
			xlnx,num-transfer-bits = <0x8>;
			xlnx,sck-ratio = <0x10>;

			adc0_ad9361: ad9361@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				compatible = "ad9361";
				reg = <0>;
				spi-cpha;
				spi-max-frequency = <1000000>;
				clocks = <&ad9361_clkin 0>;
				clock-names = "ad9361_ext_refclk";
				clock-output-names = "rx_sampl_clk", "tx_sampl_clk";

				adi,pp-tx-swap-enable;
				adi,pp-rx-swap-enable;
				adi,rx-frame-pulse-mode-enable;
				adi,lvds-mode-enable;
				adi,lvds-bias-mV = <150>;
				adi,lvds-rx-onchip-termination-enable;
				adi,rx-data-delay = <0>;
				adi,tx-fb-clock-delay = <7>;
				adi,rf-bandwidth-hz = <18000000>;
				adi,2rx-2tx-mode-enable;
				adi,frequency-division-duplex-mode-enable;
				//adi,split-gain-table-mode-enable;
				adi,rx-rf-port-input-select = <0>; /* (RX1A_N &  RX1A_P) and (RX2A_N & RX2A_P) enabled; balanced */
				adi,tx-rf-port-input-select = <0>; /* TX1A, TX2A */
				adi,rx-synthesizer-frequency-hz = /bits/ 64 <2000000000>;
				adi,tx-synthesizer-frequency-hz = /bits/ 64 <2400000000>;
				adi,dcxo-coarse-and-fine-tune = <8 4096>;
				/*				BBPLL     ADC        R2CLK     R1CLK    CLKRF    RSAMPL  */
				adi,rx-path-clock-frequencies = <983040000 245760000 122880000 61440000 30720000 30720000>;
				/*				BBPLL     DAC        T2CLK     T1CLK    CLKTF    TSAMPL  */
				adi,tx-path-clock-frequencies = <983040000 122880000 122880000 61440000 30720000 30720000>;
			};
		} ;

		axi_dma_0: axidma@40400000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40400000 0x1000 >;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@40440000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				interrupts = < 0 58 0x4 >;
				xlnx,datawidth = <0x20>;
				xlnx,sg-length-width = <14>;
				xlnx,include-dre = <0x0>;
			};
		};

		axi_vdma_0: axivdma@43000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
			reg = <0x43000000 0x1000>;
			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel@43020000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupts = <0 59 0x4>;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		fpga_clock: fpga_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <200000000>;
		};

		hdmi_clock: axi-clkgen@79000000 {
			compatible = "adi,axi-clkgen-1.00.a";
			reg = <0x79000000 0x10000>;
			#clock-cells = <0>;
			clocks = <&fpga_clock>;
		};

		axi_hdmi@70e00000 {
			compatible = "adi,axi-hdmi-1.00.a";
			reg = <0x70e00000 0x10000>;
			encoder-slave = <&adv7511>;
			dmas = <&axi_vdma_0 0>;
			dma-names = "video";
			clocks = <&hdmi_clock>;
			adi,is-rgb;
		};

		audio_clock: audio_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12288000>;
		};

		axi_spdif_tx_0: axi-spdif-tx@0x75c00000 {
			compatible = "adi,axi-spdif-tx-1.00.a";
			reg = < 0x75c00000 0x1000 >;
			dmas = <&axi_dma_0 0>;
			dma-names = "tx";
			clocks = <&fpga_clock &audio_clock>;
			clock-names = "axi", "spdif";
		};

		adv7511_hdmi_snd: adv7511_hdmi_snd {
			compatible = "adv7511-hdmi-snd";
			audio-codec = <&adv7511>;
			cpu-dai = <&axi_spdif_tx_0>;
		};

		axi_dma_1: axidma@40440000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40440000 0x10000 >;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@40420000 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupts = < 0 56 0x4 >;
				xlnx,datawidth = <0x40>;
				xlnx,sg-length-width = <23>;
				xlnx,include-dre = <0x0>;
			} ;
		} ;

		axi_vdma_1: axivdma@43040000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
			reg = <0x43040000 0x1000>;
			/*xlnx,include-sg = <0x0>;*/
			xlnx,num-fstores = <0x3>;
			dma-channel@43000000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupts = <0 57 0x4>;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		cf_ad9361_adc_core_0: cf-ad9361-lpc@79020000 {
			compatible = "xlnx,axi-adc-2c-1.00.a";
			reg = < 0x79020000 0x1000 >;
			dmas = <&axi_dma_1 0>;
			dma-names = "rx";
			spibus-connected = <&adc0_ad9361>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		} ;

		cf_ad9361_dac_core_0: cf-ad9361-dds-core-lpc@74200000 {
			compatible = "xlnx,axi-ad9361-dds-1.00.a";
			reg = < 0x79024000 0x1000 >;
//			spibus-connected = <&dac0_ad9122>;
			clocks = <&adc0_ad9361 13>;
			clock-names = "sampl_clk";
			dmas = <&axi_vdma_1 0>;
			dma-names = "tx";
			dac-sample-frequency = <491520000>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		} ;
	};
};

