
*** Running vivado
    with args -log affine_rotation_generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source affine_rotation_generator.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source affine_rotation_generator.tcl -notrace
Command: synth_design -top affine_rotation_generator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17320 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 333.414 ; gain = 123.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'affine_rotation_generator' [C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd:27]
INFO: [Synth 8-4471] merging register 'a00_reg[31:0]' into 'cosine_reg[31:0]' [C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd:121]
INFO: [Synth 8-4471] merging register 'a10_reg[31:0]' into 'sine_reg[31:0]' [C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd:123]
INFO: [Synth 8-4471] merging register 'a11_reg[31:0]' into 'cosine_reg[31:0]' [C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'affine_rotation_generator' (1#1) [C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 370.844 ; gain = 160.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 370.844 ; gain = 160.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 370.844 ; gain = 160.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 419.430 ; gain = 209.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 1     
	  23 Input     30 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module affine_rotation_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 1     
	  23 Input     30 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'cosine_reg[26]' (FDE) to 'cosine_reg[27]'
INFO: [Synth 8-3886] merging instance 'cosine_reg[27]' (FDE) to 'cosine_reg[28]'
INFO: [Synth 8-3886] merging instance 'cosine_reg[28]' (FDE) to 'cosine_reg[29]'
INFO: [Synth 8-3886] merging instance 'cosine_reg[30]' (FDE) to 'cosine_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cosine_reg[31] )
WARNING: [Synth 8-3332] Sequential element (cosine_reg[31]) is unused and will be removed from module affine_rotation_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 523.285 ; gain = 312.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 523.285 ; gain = 312.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (angle_reg[0]) is unused and will be removed from module affine_rotation_generator.
WARNING: [Synth 8-3332] Sequential element (sine_reg[31]) is unused and will be removed from module affine_rotation_generator.
WARNING: [Synth 8-3332] Sequential element (sine_reg[30]) is unused and will be removed from module affine_rotation_generator.
INFO: [Synth 8-3886] merging instance 'a01_reg[30]' (FD) to 'a01_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a01_reg[31] )
WARNING: [Synth 8-3332] Sequential element (a01_reg[31]) is unused and will be removed from module affine_rotation_generator.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    95|
|4     |LUT2   |    76|
|5     |LUT3   |    13|
|6     |LUT4   |    20|
|7     |LUT5   |    83|
|8     |LUT6   |    60|
|9     |FDRE   |   140|
|10    |FDSE   |    10|
|11    |IBUF   |     2|
|12    |OBUF   |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   660|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 524.898 ; gain = 314.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 524.898 ; gain = 262.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 524.898 ; gain = 314.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 590.355 ; gain = 339.676
INFO: [Common 17-1381] The checkpoint 'C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.runs/synth_1/affine_rotation_generator.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 590.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 10:04:58 2017...
