#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 18 17:22:32 2024
# Process ID: 692
# Current directory: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12572 C:\Users\kmironp\Desktop\Szakdoga_vegso\Kodok\impm3\Scratch\Scratch.xpr
# Log file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/vivado.log
# Journal file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/CORTEXM3_AXI_0/CM3_SYS_AXI3} Slave {/axi_gpio_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/CORTEXM3_AXI_0/CM3_SYS_AXI3} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_cells smartconnect_0]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
