$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Dec 02 19:02:22 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R WRITE_ENABLE $end
$var wire 1 S sampler $end
$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var tri1 1 W devclrn $end
$var tri1 1 X devpor $end
$var tri1 1 Y devoe $end
$var wire 1 Z WRITE_ENABLE~output_o $end
$var wire 1 [ MIR[35]~output_o $end
$var wire 1 \ MIR[34]~output_o $end
$var wire 1 ] MIR[33]~output_o $end
$var wire 1 ^ MIR[32]~output_o $end
$var wire 1 _ MIR[31]~output_o $end
$var wire 1 ` MIR[30]~output_o $end
$var wire 1 a MIR[29]~output_o $end
$var wire 1 b MIR[28]~output_o $end
$var wire 1 c MIR[27]~output_o $end
$var wire 1 d MIR[26]~output_o $end
$var wire 1 e MIR[25]~output_o $end
$var wire 1 f MIR[24]~output_o $end
$var wire 1 g MIR[23]~output_o $end
$var wire 1 h MIR[22]~output_o $end
$var wire 1 i MIR[21]~output_o $end
$var wire 1 j MIR[20]~output_o $end
$var wire 1 k MIR[19]~output_o $end
$var wire 1 l MIR[18]~output_o $end
$var wire 1 m MIR[17]~output_o $end
$var wire 1 n MIR[16]~output_o $end
$var wire 1 o MIR[15]~output_o $end
$var wire 1 p MIR[14]~output_o $end
$var wire 1 q MIR[13]~output_o $end
$var wire 1 r MIR[12]~output_o $end
$var wire 1 s MIR[11]~output_o $end
$var wire 1 t MIR[10]~output_o $end
$var wire 1 u MIR[9]~output_o $end
$var wire 1 v MIR[8]~output_o $end
$var wire 1 w MIR[7]~output_o $end
$var wire 1 x MIR[6]~output_o $end
$var wire 1 y MIR[5]~output_o $end
$var wire 1 z MIR[4]~output_o $end
$var wire 1 { MIR[3]~output_o $end
$var wire 1 | MIR[2]~output_o $end
$var wire 1 } MIR[1]~output_o $end
$var wire 1 ~ MIR[0]~output_o $end
$var wire 1 !! MPC[8]~output_o $end
$var wire 1 "! MPC[7]~output_o $end
$var wire 1 #! MPC[6]~output_o $end
$var wire 1 $! MPC[5]~output_o $end
$var wire 1 %! MPC[4]~output_o $end
$var wire 1 &! MPC[3]~output_o $end
$var wire 1 '! MPC[2]~output_o $end
$var wire 1 (! MPC[1]~output_o $end
$var wire 1 )! MPC[0]~output_o $end
$var wire 1 *! CLOCK~input_o $end
$var wire 1 +! CLOCK~inputclkctrl_outclk $end
$var wire 1 ,! MBR_IN[1]~input_o $end
$var wire 1 -! MBR_IN[4]~input_o $end
$var wire 1 .! MBR_IN[5]~input_o $end
$var wire 1 /! MBR_IN[6]~input_o $end
$var wire 1 0! MBR_IN[7]~input_o $end
$var wire 1 1! Z~input_o $end
$var wire 1 2! inst|inst8~q $end
$var wire 1 3! N~input_o $end
$var wire 1 4! inst|inst1~q $end
$var wire 1 5! inst|inst~0_combout $end
$var wire 1 6! inst|inst~combout $end
$var wire 1 7! MBR_IN[3]~input_o $end
$var wire 1 8! MBR_IN[2]~input_o $end
$var wire 1 9! MBR_IN[0]~input_o $end
$var wire 1 :! inst1~feeder_combout $end
$var wire 1 ;! inst1~q $end
$var wire 1 <! inst|inst12 [7] $end
$var wire 1 =! inst|inst12 [6] $end
$var wire 1 >! inst|inst12 [5] $end
$var wire 1 ?! inst|inst12 [4] $end
$var wire 1 @! inst|inst12 [3] $end
$var wire 1 A! inst|inst12 [2] $end
$var wire 1 B! inst|inst12 [1] $end
$var wire 1 C! inst|inst12 [0] $end
$var wire 1 D! inst8|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 E! inst8|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 F! inst8|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 G! inst8|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 H! inst8|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 I! inst8|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 J! inst8|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 K! inst8|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 L! inst8|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 M! inst8|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 N! inst8|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 O! inst8|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 P! inst8|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 Q! inst8|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 R! inst8|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 S! inst8|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 T! inst8|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 U! inst8|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 V! inst8|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 W! inst8|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 X! inst8|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 Y! inst8|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 Z! inst8|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 [! inst8|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 \! inst8|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 ]! inst8|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 ^! inst8|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 _! inst8|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 `! inst8|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 a! inst8|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 b! inst8|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 c! inst8|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 d! inst8|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 e! inst8|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 f! inst8|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 g! inst8|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 h! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [17] $end
$var wire 1 i! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [16] $end
$var wire 1 j! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [15] $end
$var wire 1 k! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [14] $end
$var wire 1 l! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [13] $end
$var wire 1 m! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [12] $end
$var wire 1 n! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [11] $end
$var wire 1 o! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [10] $end
$var wire 1 p! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [9] $end
$var wire 1 q! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 r! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 s! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 t! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 u! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 v! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 w! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 x! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 y! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 z! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 {! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 |! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 }! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ~! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 !" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 "" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 #" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 $" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 %" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 &" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 '" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 (" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 )" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 *" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 +" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ," inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 -" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b110110 "
0#
0$
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xR
xS
0T
1U
xV
1W
1X
1Y
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
0*!
x+!
1,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
x6!
07!
18!
09!
x:!
0;!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
$end
#367
0+!
#820
0C!
#835
0:!
#843
0A!
#1009
0<!
#1010
0B!
#1012
0@!
#1013
0>!
#1016
0=!
#1127
0?!
#1230
06!
#3350
0a
0+
#3357
0g
01
#3457
0c
0-
#3481
0~
0H
#3572
0`
0*
#3585
0d
0.
#3634
0_
0)
#3661
0[
0%
#3718
0\
0&
#3739
0}
0G
#3746
0p
0:
#3901
0{
0E
#3915
0e
0/
#3941
0'!
0O
#3948
0u
0?
#3990
0v
0@
#3996
0t
0>
#4038
0k
05
#4047
0q
0;
#4086
0j
0Z
04
0R
#4093
0i
03
#4103
0"!
0J
#4147
0|
0F
#4179
0)!
0Q
#4181
0s
0=
#4196
0b
0,
#4249
0^
0(
#4260
0h
02
#4319
0#!
0K
#4326
0(!
0P
#4350
0o
09
#4363
0&!
0N
#4366
0m
07
#4460
0r
0<
#4464
0f
00
#4513
0n
08
#4563
0]
0'
#4725
0y
0C
#4758
0!!
0I
#4812
0$!
0L
#4863
0w
0A
#4915
0%!
0M
#5331
0x
0B
#5349
0z
0D
#5389
0l
06
#140000
1!
0S
#140497
1*!
#140877
1+!
#200000
0!
1S
#200671
0*!
#201038
0+!
#205424
1o!
1K!
#206256
1B!
#209688
1(!
1P
#209690
1b
1,
#340000
1!
0S
#340497
1*!
#340877
1+!
#400000
0!
1S
#400671
0*!
#401038
0+!
#405424
1y!
1w!
1v!
1q!
0o!
1-"
1)"
1$"
1{!
1U!
1S!
1R!
1M!
0K!
1g!
1c!
1^!
1W!
#405952
1A!
#406284
0B!
#406419
1B!
#406422
1>!
#406510
1?!
#408981
1~
1H
#409116
1d
1.
#409151
1'!
1O
#409418
1u
1?
#409589
1j
14
#409595
1i
13
#409620
0b
0,
#409948
1n
18
#410322
1$!
1L
#410354
1%!
1M
#410715
1z
1D
#410788
1l
16
#420000
b10110 "
b110 "
b10 "
0S
#420671
0-!
#420698
0.!
#420711
08!
#424290
0A!
#424816
0?!
#425030
0>!
#427388
0'!
0O
#428604
0%!
0M
#428829
0$!
0L
#540000
1!
1S
#540497
1*!
#540877
1+!
#600000
0!
0S
#600671
0*!
#601038
0+!
#740000
1!
1S
#740497
1*!
#740877
1+!
#800000
0!
0S
#800671
0*!
#801038
0+!
#940000
1!
1S
#940497
1*!
#940877
1+!
#1000000
0!
0S
#1000671
0*!
#1001038
0+!
#1140000
1!
1S
#1140497
1*!
#1140877
1+!
#1200000
0!
0S
#1200671
0*!
#1201038
0+!
#1340000
1!
1S
#1340497
1*!
#1340877
1+!
#1399000
b0 "
0S
#1399698
0,!
#1400000
0!
1S
#1400671
0*!
#1401038
0+!
#1404120
0B!
#1407436
0(!
0P
#1540000
1!
0S
#1540497
1*!
#1540877
1+!
#1600000
0!
1S
#1600671
0*!
#1601038
0+!
#1605424
0y!
0w!
0v!
0q!
1o!
0-"
0)"
0$"
0{!
0U!
0S!
0R!
0M!
1K!
0g!
0c!
0^!
0W!
#1606256
1B!
#1608905
0~
0H
#1609009
0d
0.
#1609372
0u
0?
#1609510
0j
04
#1609517
0i
03
#1609688
1(!
1P
#1609690
1b
1,
#1609937
0n
08
#1610773
0z
0D
#1610813
0l
06
#1740000
1!
0S
#1740497
1*!
#1740877
1+!
#1800000
