Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 19 14:10:49 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eje2_funcional_timing_summary_routed.rpt -pb eje2_funcional_timing_summary_routed.pb -rpx eje2_funcional_timing_summary_routed.rpx -warn_on_violation
| Design       : eje2_funcional
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    5           
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: a (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: b (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: d (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DOV_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            DOV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.146ns (58.862%)  route 2.898ns (41.138%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         LDCE                         0.000     0.000 r  DOV_reg/L7/G
    SLICE_X64Y53         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  DOV_reg/L7/Q
                         net (fo=1, routed)           2.898     3.523    DOV_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.044 r  DOV_OBUF_inst/O
                         net (fo=0)                   0.000     7.044    DOV
    L1                                                                r  DOV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CUV_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            CUV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 4.066ns (61.798%)  route 2.514ns (38.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  CUV_reg/L7/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CUV_reg/L7/Q
                         net (fo=1, routed)           2.514     3.073    CUV_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     6.580 r  CUV_OBUF_inst/O
                         net (fo=0)                   0.000     6.580    CUV
    N3                                                                r  CUV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEV_reg/G
                            (positive level-sensitive latch)
  Destination:            SEV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 4.077ns (62.131%)  route 2.485ns (37.869%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         LDCE                         0.000     0.000 r  SEV_reg/G
    SLICE_X65Y53         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  SEV_reg/Q
                         net (fo=1, routed)           2.485     3.044    SEV_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.562 r  SEV_OBUF_inst/O
                         net (fo=0)                   0.000     6.562    SEV
    P3                                                                r  SEV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_reg/G
                            (positive level-sensitive latch)
  Destination:            DIV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 4.140ns (68.429%)  route 1.910ns (31.571%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  DIV_reg/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  DIV_reg/Q
                         net (fo=1, routed)           1.910     2.535    DIV_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.051 r  DIV_OBUF_inst/O
                         net (fo=0)                   0.000     6.051    DIV
    P1                                                                r  DIV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            CUV_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 1.703ns (39.892%)  route 2.566ns (60.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF_inst/O
                         net (fo=8, routed)           1.890     3.346    b_IBUF
    SLICE_X63Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.470 r  CUV_reg_i_2/O
                         net (fo=2, routed)           0.676     4.146    CUV_reg/PRE
    SLICE_X63Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.270 r  CUV_reg/L3_1/O
                         net (fo=1, routed)           0.000     4.270    CUV_reg/D0
    SLICE_X63Y53         LDCE                                         r  CUV_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            DOV_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 1.717ns (40.429%)  route 2.530ns (59.571%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  d_IBUF_inst/O
                         net (fo=8, routed)           1.838     3.307    d_IBUF
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.124     3.431 f  DOV_reg_i_2/O
                         net (fo=2, routed)           0.691     4.122    DOV_reg/CLR
    SLICE_X64Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.246 r  DOV_reg/L3_1/O
                         net (fo=1, routed)           0.000     4.246    DOV_reg/D0
    SLICE_X64Y53         LDCE                                         r  DOV_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            DIV_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.593ns (39.164%)  route 2.474ns (60.836%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  d_IBUF_inst/O
                         net (fo=8, routed)           1.797     3.266    d_IBUF
    SLICE_X64Y52         LUT4 (Prop_lut4_I3_O)        0.124     3.390 f  DOV_reg_i_3/O
                         net (fo=3, routed)           0.677     4.067    DOV01_out
    SLICE_X64Y52         LDCE                                         f  DIV_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            SEV_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 1.577ns (39.908%)  route 2.374ns (60.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  c_IBUF_inst/O
                         net (fo=8, routed)           1.806     3.259    c_IBUF
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.124     3.383 f  SEV_reg_i_1/O
                         net (fo=1, routed)           0.569     3.951    SEV_reg_i_1_n_0
    SLICE_X65Y53         LDCE                                         f  SEV_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            SEV_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.849ns  (logic 1.593ns (41.384%)  route 2.256ns (58.616%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  d_IBUF_inst/O
                         net (fo=8, routed)           1.819     3.288    d_IBUF
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.124     3.412 r  DOV_reg_i_1/O
                         net (fo=4, routed)           0.436     3.849    DOV0
    SLICE_X65Y53         LDCE                                         r  SEV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            DIV_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 1.599ns (49.425%)  route 1.636ns (50.575%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  c_IBUF_inst/O
                         net (fo=8, routed)           1.636     3.089    c_IBUF
    SLICE_X64Y52         LUT4 (Prop_lut4_I3_O)        0.146     3.235 r  DIV_reg_i_1/O
                         net (fo=1, routed)           0.000     3.235    DOV10_out
    SLICE_X64Y52         LDCE                                         r  DIV_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DIV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.842ns  (logic 0.266ns (31.637%)  route 0.575ns (68.363%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.575     0.799    b_IBUF
    SLICE_X64Y52         LUT4 (Prop_lut4_I2_O)        0.043     0.842 r  DIV_reg_i_1/O
                         net (fo=1, routed)           0.000     0.842    DOV10_out
    SLICE_X64Y52         LDCE                                         r  DIV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            SEV_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.269ns (28.076%)  route 0.690ns (71.924%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.500     0.724    a_IBUF
    SLICE_X65Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.769 f  SEV_reg_i_1/O
                         net (fo=1, routed)           0.190     0.959    SEV_reg_i_1_n_0
    SLICE_X65Y53         LDCE                                         f  SEV_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DOV_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.980ns  (logic 0.313ns (31.965%)  route 0.667ns (68.035%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.503     0.727    b_IBUF
    SLICE_X64Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.772 r  DOV_reg_i_3/O
                         net (fo=3, routed)           0.163     0.935    DOV_reg/PRE
    SLICE_X64Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.980 r  DOV_reg/L3_1/O
                         net (fo=1, routed)           0.000     0.980    DOV_reg/D0
    SLICE_X64Y53         LDCE                                         r  DOV_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            CUV_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 0.314ns (31.341%)  route 0.688ns (68.659%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.523     0.747    a_IBUF
    SLICE_X63Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.792 f  CUV_reg_i_1/O
                         net (fo=2, routed)           0.166     0.958    CUV_reg/CLR
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.003 r  CUV_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.003    CUV_reg/D0
    SLICE_X63Y53         LDCE                                         r  CUV_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            SEV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 0.268ns (26.682%)  route 0.737ns (73.318%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.570     0.793    b_IBUF
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.045     0.838 r  DOV_reg_i_1/O
                         net (fo=4, routed)           0.167     1.006    DOV0
    SLICE_X65Y53         LDCE                                         r  SEV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DIV_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.268ns (24.097%)  route 0.845ns (75.903%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.503     0.727    b_IBUF
    SLICE_X64Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.772 f  DOV_reg_i_3/O
                         net (fo=3, routed)           0.342     1.113    DOV01_out
    SLICE_X64Y52         LDCE                                         f  DIV_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_reg/G
                            (positive level-sensitive latch)
  Destination:            DIV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.394ns (75.962%)  route 0.441ns (24.038%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  DIV_reg/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  DIV_reg/Q
                         net (fo=1, routed)           0.441     0.619    DIV_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.836 r  DIV_OBUF_inst/O
                         net (fo=0)                   0.000     1.836    DIV
    P1                                                                r  DIV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEV_reg/G
                            (positive level-sensitive latch)
  Destination:            SEV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.377ns (66.330%)  route 0.699ns (33.670%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         LDCE                         0.000     0.000 r  SEV_reg/G
    SLICE_X65Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SEV_reg/Q
                         net (fo=1, routed)           0.699     0.857    SEV_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.076 r  SEV_OBUF_inst/O
                         net (fo=0)                   0.000     2.076    SEV
    P3                                                                r  SEV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CUV_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            CUV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.366ns (65.189%)  route 0.730ns (34.811%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  CUV_reg/L7/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CUV_reg/L7/Q
                         net (fo=1, routed)           0.730     0.888    CUV_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.096 r  CUV_OBUF_inst/O
                         net (fo=0)                   0.000     2.096    CUV
    N3                                                                r  CUV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOV_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            DOV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.400ns (61.254%)  route 0.886ns (38.746%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         LDCE                         0.000     0.000 r  DOV_reg/L7/G
    SLICE_X64Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  DOV_reg/L7/Q
                         net (fo=1, routed)           0.886     1.064    DOV_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.286 r  DOV_OBUF_inst/O
                         net (fo=0)                   0.000     2.286    DOV
    L1                                                                r  DOV (OUT)
  -------------------------------------------------------------------    -------------------





