.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Rx__0__MASK, 0x02
.set Rx__0__PC, CYREG_PRT0_PC1
.set Rx__0__PORT, 0
.set Rx__0__SHIFT, 1
.set Rx__AG, CYREG_PRT0_AG
.set Rx__AMUX, CYREG_PRT0_AMUX
.set Rx__BIE, CYREG_PRT0_BIE
.set Rx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx__BYP, CYREG_PRT0_BYP
.set Rx__CTL, CYREG_PRT0_CTL
.set Rx__DM0, CYREG_PRT0_DM0
.set Rx__DM1, CYREG_PRT0_DM1
.set Rx__DM2, CYREG_PRT0_DM2
.set Rx__DR, CYREG_PRT0_DR
.set Rx__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx__MASK, 0x02
.set Rx__PORT, 0
.set Rx__PRT, CYREG_PRT0_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx__PS, CYREG_PRT0_PS
.set Rx__SHIFT, 1
.set Rx__SLW, CYREG_PRT0_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Tx__0__MASK, 0x01
.set Tx__0__PC, CYREG_PRT0_PC0
.set Tx__0__PORT, 0
.set Tx__0__SHIFT, 0
.set Tx__AG, CYREG_PRT0_AG
.set Tx__AMUX, CYREG_PRT0_AMUX
.set Tx__BIE, CYREG_PRT0_BIE
.set Tx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx__BYP, CYREG_PRT0_BYP
.set Tx__CTL, CYREG_PRT0_CTL
.set Tx__DM0, CYREG_PRT0_DM0
.set Tx__DM1, CYREG_PRT0_DM1
.set Tx__DM2, CYREG_PRT0_DM2
.set Tx__DR, CYREG_PRT0_DR
.set Tx__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx__MASK, 0x01
.set Tx__PORT, 0
.set Tx__PRT, CYREG_PRT0_PRT
.set Tx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx__PS, CYREG_PRT0_PS
.set Tx__SHIFT, 0
.set Tx__SLW, CYREG_PRT0_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x02
.set isr_1__INTC_NUMBER, 1
.set isr_1__INTC_PRIOR_NUM, 1
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x04
.set isr_2__INTC_NUMBER, 2
.set isr_2__INTC_PRIOR_NUM, 4
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x08
.set isr_3__INTC_NUMBER, 3
.set isr_3__INTC_PRIOR_NUM, 3
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x10
.set isr_4__INTC_NUMBER, 4
.set isr_4__INTC_PRIOR_NUM, 2
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_5 */
.set isr_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_5__INTC_MASK, 0x20
.set isr_5__INTC_NUMBER, 5
.set isr_5__INTC_PRIOR_NUM, 5
.set isr_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Out */
.set PWM_Out__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set PWM_Out__0__MASK, 0x80
.set PWM_Out__0__PC, CYREG_PRT4_PC7
.set PWM_Out__0__PORT, 4
.set PWM_Out__0__SHIFT, 7
.set PWM_Out__AG, CYREG_PRT4_AG
.set PWM_Out__AMUX, CYREG_PRT4_AMUX
.set PWM_Out__BIE, CYREG_PRT4_BIE
.set PWM_Out__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PWM_Out__BYP, CYREG_PRT4_BYP
.set PWM_Out__CTL, CYREG_PRT4_CTL
.set PWM_Out__DM0, CYREG_PRT4_DM0
.set PWM_Out__DM1, CYREG_PRT4_DM1
.set PWM_Out__DM2, CYREG_PRT4_DM2
.set PWM_Out__DR, CYREG_PRT4_DR
.set PWM_Out__INP_DIS, CYREG_PRT4_INP_DIS
.set PWM_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PWM_Out__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PWM_Out__LCD_EN, CYREG_PRT4_LCD_EN
.set PWM_Out__MASK, 0x80
.set PWM_Out__PORT, 4
.set PWM_Out__PRT, CYREG_PRT4_PRT
.set PWM_Out__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PWM_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PWM_Out__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PWM_Out__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PWM_Out__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PWM_Out__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PWM_Out__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PWM_Out__PS, CYREG_PRT4_PS
.set PWM_Out__SHIFT, 7
.set PWM_Out__SLW, CYREG_PRT4_SLW

/* Log_Clock */
.set Log_Clock__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Log_Clock__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Log_Clock__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Log_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Log_Clock__INDEX, 0x07
.set Log_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Log_Clock__PM_ACT_MSK, 0x80
.set Log_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Log_Clock__PM_STBY_MSK, 0x80

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__INDEX, 0x01
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x02
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x02

/* PWM_Speed_PWMUDB */
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_Speed_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Speed_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Speed_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_Speed_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set PWM_Speed_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Speed_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Speed_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Speed_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Speed_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Speed_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set PWM_Speed_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_Speed_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1

/* Pin_Speed */
.set Pin_Speed__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_Speed__0__MASK, 0x01
.set Pin_Speed__0__PC, CYREG_PRT3_PC0
.set Pin_Speed__0__PORT, 3
.set Pin_Speed__0__SHIFT, 0
.set Pin_Speed__AG, CYREG_PRT3_AG
.set Pin_Speed__AMUX, CYREG_PRT3_AMUX
.set Pin_Speed__BIE, CYREG_PRT3_BIE
.set Pin_Speed__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Speed__BYP, CYREG_PRT3_BYP
.set Pin_Speed__CTL, CYREG_PRT3_CTL
.set Pin_Speed__DM0, CYREG_PRT3_DM0
.set Pin_Speed__DM1, CYREG_PRT3_DM1
.set Pin_Speed__DM2, CYREG_PRT3_DM2
.set Pin_Speed__DR, CYREG_PRT3_DR
.set Pin_Speed__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Speed__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Speed__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Speed__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Speed__MASK, 0x01
.set Pin_Speed__PORT, 3
.set Pin_Speed__PRT, CYREG_PRT3_PRT
.set Pin_Speed__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Speed__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Speed__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Speed__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Speed__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Speed__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Speed__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Speed__PS, CYREG_PRT3_PS
.set Pin_Speed__SHIFT, 0
.set Pin_Speed__SLW, CYREG_PRT3_SLW

/* Pin_Torque */
.set Pin_Torque__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_Torque__0__MASK, 0x40
.set Pin_Torque__0__PC, CYREG_PRT3_PC6
.set Pin_Torque__0__PORT, 3
.set Pin_Torque__0__SHIFT, 6
.set Pin_Torque__AG, CYREG_PRT3_AG
.set Pin_Torque__AMUX, CYREG_PRT3_AMUX
.set Pin_Torque__BIE, CYREG_PRT3_BIE
.set Pin_Torque__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Torque__BYP, CYREG_PRT3_BYP
.set Pin_Torque__CTL, CYREG_PRT3_CTL
.set Pin_Torque__DM0, CYREG_PRT3_DM0
.set Pin_Torque__DM1, CYREG_PRT3_DM1
.set Pin_Torque__DM2, CYREG_PRT3_DM2
.set Pin_Torque__DR, CYREG_PRT3_DR
.set Pin_Torque__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Torque__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Torque__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Torque__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Torque__MASK, 0x40
.set Pin_Torque__PORT, 3
.set Pin_Torque__PRT, CYREG_PRT3_PRT
.set Pin_Torque__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Torque__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Torque__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Torque__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Torque__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Torque__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Torque__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Torque__PS, CYREG_PRT3_PS
.set Pin_Torque__SHIFT, 6
.set Pin_Torque__SLW, CYREG_PRT3_SLW

/* Pin_Current */
.set Pin_Current__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_Current__0__MASK, 0x10
.set Pin_Current__0__PC, CYREG_PRT3_PC4
.set Pin_Current__0__PORT, 3
.set Pin_Current__0__SHIFT, 4
.set Pin_Current__AG, CYREG_PRT3_AG
.set Pin_Current__AMUX, CYREG_PRT3_AMUX
.set Pin_Current__BIE, CYREG_PRT3_BIE
.set Pin_Current__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Current__BYP, CYREG_PRT3_BYP
.set Pin_Current__CTL, CYREG_PRT3_CTL
.set Pin_Current__DM0, CYREG_PRT3_DM0
.set Pin_Current__DM1, CYREG_PRT3_DM1
.set Pin_Current__DM2, CYREG_PRT3_DM2
.set Pin_Current__DR, CYREG_PRT3_DR
.set Pin_Current__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Current__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Current__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Current__MASK, 0x10
.set Pin_Current__PORT, 3
.set Pin_Current__PRT, CYREG_PRT3_PRT
.set Pin_Current__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Current__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Current__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Current__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Current__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Current__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Current__PS, CYREG_PRT3_PS
.set Pin_Current__SHIFT, 4
.set Pin_Current__SLW, CYREG_PRT3_SLW

/* Pin_Voltage */
.set Pin_Voltage__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_Voltage__0__MASK, 0x08
.set Pin_Voltage__0__PC, CYREG_PRT3_PC3
.set Pin_Voltage__0__PORT, 3
.set Pin_Voltage__0__SHIFT, 3
.set Pin_Voltage__AG, CYREG_PRT3_AG
.set Pin_Voltage__AMUX, CYREG_PRT3_AMUX
.set Pin_Voltage__BIE, CYREG_PRT3_BIE
.set Pin_Voltage__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Voltage__BYP, CYREG_PRT3_BYP
.set Pin_Voltage__CTL, CYREG_PRT3_CTL
.set Pin_Voltage__DM0, CYREG_PRT3_DM0
.set Pin_Voltage__DM1, CYREG_PRT3_DM1
.set Pin_Voltage__DM2, CYREG_PRT3_DM2
.set Pin_Voltage__DR, CYREG_PRT3_DR
.set Pin_Voltage__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Voltage__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Voltage__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Voltage__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Voltage__MASK, 0x08
.set Pin_Voltage__PORT, 3
.set Pin_Voltage__PRT, CYREG_PRT3_PRT
.set Pin_Voltage__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Voltage__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Voltage__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Voltage__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Voltage__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Voltage__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Voltage__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Voltage__PS, CYREG_PRT3_PS
.set Pin_Voltage__SHIFT, 3
.set Pin_Voltage__SLW, CYREG_PRT3_SLW

/* Speed_Clock */
.set Speed_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Speed_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Speed_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Speed_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Speed_Clock__INDEX, 0x04
.set Speed_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Speed_Clock__PM_ACT_MSK, 0x10
.set Speed_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Speed_Clock__PM_STBY_MSK, 0x10

/* AD_konverter_bSAR_SEQ */
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set AD_konverter_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set AD_konverter_bSAR_SEQ_CtrlReg__0__POS, 0
.set AD_konverter_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set AD_konverter_bSAR_SEQ_CtrlReg__1__POS, 1
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set AD_konverter_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set AD_konverter_bSAR_SEQ_CtrlReg__MASK, 0x03
.set AD_konverter_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set AD_konverter_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set AD_konverter_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set AD_konverter_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set AD_konverter_bSAR_SEQ_EOCSts__0__POS, 0
.set AD_konverter_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set AD_konverter_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set AD_konverter_bSAR_SEQ_EOCSts__MASK, 0x01
.set AD_konverter_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB02_MSK
.set AD_konverter_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set AD_konverter_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB02_ST

/* AD_konverter_FinalBuf */
.set AD_konverter_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set AD_konverter_FinalBuf__DRQ_NUMBER, 0
.set AD_konverter_FinalBuf__NUMBEROF_TDS, 0
.set AD_konverter_FinalBuf__PRIORITY, 2
.set AD_konverter_FinalBuf__TERMIN_EN, 0
.set AD_konverter_FinalBuf__TERMIN_SEL, 0
.set AD_konverter_FinalBuf__TERMOUT0_EN, 1
.set AD_konverter_FinalBuf__TERMOUT0_SEL, 0
.set AD_konverter_FinalBuf__TERMOUT1_EN, 0
.set AD_konverter_FinalBuf__TERMOUT1_SEL, 0

/* AD_konverter_IntClock */
.set AD_konverter_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set AD_konverter_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set AD_konverter_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set AD_konverter_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set AD_konverter_IntClock__INDEX, 0x02
.set AD_konverter_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set AD_konverter_IntClock__PM_ACT_MSK, 0x04
.set AD_konverter_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set AD_konverter_IntClock__PM_STBY_MSK, 0x04

/* AD_konverter_IRQ */
.set AD_konverter_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set AD_konverter_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set AD_konverter_IRQ__INTC_MASK, 0x01
.set AD_konverter_IRQ__INTC_NUMBER, 0
.set AD_konverter_IRQ__INTC_PRIOR_NUM, 7
.set AD_konverter_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set AD_konverter_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set AD_konverter_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* AD_konverter_SAR_ADC_SAR */
.set AD_konverter_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set AD_konverter_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set AD_konverter_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set AD_konverter_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set AD_konverter_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set AD_konverter_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set AD_konverter_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set AD_konverter_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set AD_konverter_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set AD_konverter_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set AD_konverter_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set AD_konverter_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set AD_konverter_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set AD_konverter_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set AD_konverter_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set AD_konverter_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set AD_konverter_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set AD_konverter_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set AD_konverter_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set AD_konverter_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* AD_konverter_TempBuf */
.set AD_konverter_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set AD_konverter_TempBuf__DRQ_NUMBER, 1
.set AD_konverter_TempBuf__NUMBEROF_TDS, 0
.set AD_konverter_TempBuf__PRIORITY, 2
.set AD_konverter_TempBuf__TERMIN_EN, 0
.set AD_konverter_TempBuf__TERMIN_SEL, 0
.set AD_konverter_TempBuf__TERMOUT0_EN, 1
.set AD_konverter_TempBuf__TERMOUT0_SEL, 1
.set AD_konverter_TempBuf__TERMOUT1_EN, 0
.set AD_konverter_TempBuf__TERMOUT1_SEL, 0

/* Sample_Clock */
.set Sample_Clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Sample_Clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Sample_Clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Sample_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Sample_Clock__INDEX, 0x05
.set Sample_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Sample_Clock__PM_ACT_MSK, 0x20
.set Sample_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Sample_Clock__PM_STBY_MSK, 0x20

/* Counter_Clock */
.set Counter_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Counter_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Counter_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Counter_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Counter_Clock__INDEX, 0x00
.set Counter_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Counter_Clock__PM_ACT_MSK, 0x01
.set Counter_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Counter_Clock__PM_STBY_MSK, 0x01

/* Counter_Speed_CounterUDB */
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB10_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB11_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB11_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB11_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB11_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB11_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB11_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB12_A0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB12_A1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB12_D0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB12_D1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB12_F0
.set Counter_Speed_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB12_F1
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__0__MASK, 0x01
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__0__POS, 0
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__1__MASK, 0x02
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__1__POS, 1
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__2__MASK, 0x04
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__2__POS, 2
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x87
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_Speed_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* PWM_Regulering_PWMUDB */
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Regulering_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_Regulering_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Regulering_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Regulering_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_Regulering_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Regulering_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Regulering_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Regulering_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Regulering_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Regulering_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_Regulering_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Regulering_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL

/* Pin_Load_Current */
.set Pin_Load_Current__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_Load_Current__0__MASK, 0x20
.set Pin_Load_Current__0__PC, CYREG_PRT3_PC5
.set Pin_Load_Current__0__PORT, 3
.set Pin_Load_Current__0__SHIFT, 5
.set Pin_Load_Current__AG, CYREG_PRT3_AG
.set Pin_Load_Current__AMUX, CYREG_PRT3_AMUX
.set Pin_Load_Current__BIE, CYREG_PRT3_BIE
.set Pin_Load_Current__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Load_Current__BYP, CYREG_PRT3_BYP
.set Pin_Load_Current__CTL, CYREG_PRT3_CTL
.set Pin_Load_Current__DM0, CYREG_PRT3_DM0
.set Pin_Load_Current__DM1, CYREG_PRT3_DM1
.set Pin_Load_Current__DM2, CYREG_PRT3_DM2
.set Pin_Load_Current__DR, CYREG_PRT3_DR
.set Pin_Load_Current__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Load_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Load_Current__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Load_Current__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Load_Current__MASK, 0x20
.set Pin_Load_Current__PORT, 3
.set Pin_Load_Current__PRT, CYREG_PRT3_PRT
.set Pin_Load_Current__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Load_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Load_Current__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Load_Current__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Load_Current__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Load_Current__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Load_Current__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Load_Current__PS, CYREG_PRT3_PS
.set Pin_Load_Current__SHIFT, 5
.set Pin_Load_Current__SLW, CYREG_PRT3_SLW

/* Regulation_Clock */
.set Regulation_Clock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Regulation_Clock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Regulation_Clock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Regulation_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Regulation_Clock__INDEX, 0x06
.set Regulation_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Regulation_Clock__PM_ACT_MSK, 0x40
.set Regulation_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Regulation_Clock__PM_STBY_MSK, 0x40

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
