<<<<<<< HEAD
{C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu_tb.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity scu_tb
-- Compiling architecture behavior of scu_tb
-- Loading entity compare_golden
-- Loading entity asu_golden
-- Loading entity scu

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/asu_golden.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/asu_golden.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity asu_golden
-- Compiling architecture golden of asu_golden

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 3/compare_golden.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 3/compare_golden.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity compare_golden
-- Compiling architecture golden of compare_golden

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity scu
-- Compiling architecture mixed of scu
-- Loading entity mux_2to1

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/mux_2to1.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/mux_2to1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_2to1
-- Compiling architecture mixed of mux_2to1

} {} {}}
=======
{C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu_tb.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity scu_tb
-- Compiling architecture behavior of scu_tb
-- Loading entity compare_golden
-- Loading entity asu_golden
-- Loading entity scu

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/asu_golden.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/asu_golden.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity asu_golden
-- Compiling architecture golden of asu_golden

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 3/compare_golden.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 3/compare_golden.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity compare_golden
-- Compiling architecture golden of compare_golden

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/scu.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity scu
-- Compiling architecture mixed of scu
-- Loading entity mux_2to1

} {} {}} {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/mux_2to1.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 4/task 4/mux_2to1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_2to1
-- Compiling architecture mixed of mux_2to1

} {} {}}
>>>>>>> 69632eae6f22b9232cdd19c08328f81436b79a3d
