
XEstation_InventoryManagement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007db4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  08007f68  08007f68  00017f68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084c4  080084c4  00020214  2**0
                  CONTENTS
  4 .ARM          00000008  080084c4  080084c4  000184c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084cc  080084cc  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084cc  080084cc  000184cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084d0  080084d0  000184d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  080084d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020214  2**0
                  CONTENTS
 10 .bss          00000308  20000214  20000214  00020214  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000051c  2000051c  00020214  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001782f  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002dac  00000000  00000000  00037a73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001128  00000000  00000000  0003a820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001038  00000000  00000000  0003b948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002603f  00000000  00000000  0003c980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015d5c  00000000  00000000  000629bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dea51  00000000  00000000  0007871b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015716c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005920  00000000  00000000  001571c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stabstr      0000004e  00000000  00000000  0015cae0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000214 	.word	0x20000214
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007f4c 	.word	0x08007f4c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000218 	.word	0x20000218
 80001ec:	08007f4c 	.word	0x08007f4c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_ldivmod>:
 8000bc8:	b97b      	cbnz	r3, 8000bea <__aeabi_ldivmod+0x22>
 8000bca:	b972      	cbnz	r2, 8000bea <__aeabi_ldivmod+0x22>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bfbe      	ittt	lt
 8000bd0:	2000      	movlt	r0, #0
 8000bd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bd6:	e006      	blt.n	8000be6 <__aeabi_ldivmod+0x1e>
 8000bd8:	bf08      	it	eq
 8000bda:	2800      	cmpeq	r0, #0
 8000bdc:	bf1c      	itt	ne
 8000bde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000be2:	f04f 30ff 	movne.w	r0, #4294967295
 8000be6:	f000 b9b9 	b.w	8000f5c <__aeabi_idiv0>
 8000bea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	db09      	blt.n	8000c0a <__aeabi_ldivmod+0x42>
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db1a      	blt.n	8000c30 <__aeabi_ldivmod+0x68>
 8000bfa:	f000 f84d 	bl	8000c98 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4770      	bx	lr
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db1b      	blt.n	8000c4c <__aeabi_ldivmod+0x84>
 8000c14:	f000 f840 	bl	8000c98 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4240      	negs	r0, r0
 8000c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c28:	4252      	negs	r2, r2
 8000c2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2e:	4770      	bx	lr
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	f000 f82f 	bl	8000c98 <__udivmoddi4>
 8000c3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c42:	b004      	add	sp, #16
 8000c44:	4240      	negs	r0, r0
 8000c46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c4a:	4770      	bx	lr
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c52:	f000 f821 	bl	8000c98 <__udivmoddi4>
 8000c56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c5e:	b004      	add	sp, #16
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96e 	b.w	8000f5c <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468c      	mov	ip, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	f040 8083 	bne.w	8000dae <__udivmoddi4+0x116>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d947      	bls.n	8000d3e <__udivmoddi4+0xa6>
 8000cae:	fab2 f282 	clz	r2, r2
 8000cb2:	b142      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	f1c2 0020 	rsb	r0, r2, #32
 8000cb8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cbc:	4091      	lsls	r1, r2
 8000cbe:	4097      	lsls	r7, r2
 8000cc0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cd0:	fa1f fe87 	uxth.w	lr, r7
 8000cd4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb06 f10e 	mul.w	r1, r6, lr
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cea:	f080 8119 	bcs.w	8000f20 <__udivmoddi4+0x288>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8116 	bls.w	8000f20 <__udivmoddi4+0x288>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	443b      	add	r3, r7
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	193c      	adds	r4, r7, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8105 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000d1a:	45a6      	cmp	lr, r4
 8000d1c:	f240 8102 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000d20:	3802      	subs	r0, #2
 8000d22:	443c      	add	r4, r7
 8000d24:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	b11d      	cbz	r5, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c5 4300 	strd	r4, r3, [r5]
 8000d38:	4631      	mov	r1, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	b902      	cbnz	r2, 8000d42 <__udivmoddi4+0xaa>
 8000d40:	deff      	udf	#255	; 0xff
 8000d42:	fab2 f282 	clz	r2, r2
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	d150      	bne.n	8000dec <__udivmoddi4+0x154>
 8000d4a:	1bcb      	subs	r3, r1, r7
 8000d4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d50:	fa1f f887 	uxth.w	r8, r7
 8000d54:	2601      	movs	r6, #1
 8000d56:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d5a:	0c21      	lsrs	r1, r4, #16
 8000d5c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb08 f30c 	mul.w	r3, r8, ip
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0xe2>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	f200 80e9 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000d7a:	4684      	mov	ip, r0
 8000d7c:	1ac9      	subs	r1, r1, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d84:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d88:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x10c>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x10a>
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	f200 80d9 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 0408 	sub.w	r4, r4, r8
 8000da8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dac:	e7bf      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x12e>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	f000 80b1 	beq.w	8000f1a <__udivmoddi4+0x282>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	4631      	mov	r1, r6
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f683 	clz	r6, r3
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d14a      	bne.n	8000e64 <__udivmoddi4+0x1cc>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0x140>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80b8 	bhi.w	8000f48 <__udivmoddi4+0x2b0>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0103 	sbc.w	r1, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	468c      	mov	ip, r1
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d0a8      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000de6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dea:	e7a5      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f603 	lsr.w	r6, r0, r3
 8000df4:	4097      	lsls	r7, r2
 8000df6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfe:	40d9      	lsrs	r1, r3
 8000e00:	4330      	orrs	r0, r6
 8000e02:	0c03      	lsrs	r3, r0, #16
 8000e04:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e08:	fa1f f887 	uxth.w	r8, r7
 8000e0c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e14:	fb06 f108 	mul.w	r1, r6, r8
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1e:	d909      	bls.n	8000e34 <__udivmoddi4+0x19c>
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e26:	f080 808d 	bcs.w	8000f44 <__udivmoddi4+0x2ac>
 8000e2a:	4299      	cmp	r1, r3
 8000e2c:	f240 808a 	bls.w	8000f44 <__udivmoddi4+0x2ac>
 8000e30:	3e02      	subs	r6, #2
 8000e32:	443b      	add	r3, r7
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b281      	uxth	r1, r0
 8000e38:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e44:	fb00 f308 	mul.w	r3, r0, r8
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x1c4>
 8000e4c:	1879      	adds	r1, r7, r1
 8000e4e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e52:	d273      	bcs.n	8000f3c <__udivmoddi4+0x2a4>
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d971      	bls.n	8000f3c <__udivmoddi4+0x2a4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	4439      	add	r1, r7
 8000e5c:	1acb      	subs	r3, r1, r3
 8000e5e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e62:	e778      	b.n	8000d56 <__udivmoddi4+0xbe>
 8000e64:	f1c6 0c20 	rsb	ip, r6, #32
 8000e68:	fa03 f406 	lsl.w	r4, r3, r6
 8000e6c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e70:	431c      	orrs	r4, r3
 8000e72:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e76:	fa01 f306 	lsl.w	r3, r1, r6
 8000e7a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e7e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e82:	431f      	orrs	r7, r3
 8000e84:	0c3b      	lsrs	r3, r7, #16
 8000e86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8a:	fa1f f884 	uxth.w	r8, r4
 8000e8e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e92:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e96:	fb09 fa08 	mul.w	sl, r9, r8
 8000e9a:	458a      	cmp	sl, r1
 8000e9c:	fa02 f206 	lsl.w	r2, r2, r6
 8000ea0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x220>
 8000ea6:	1861      	adds	r1, r4, r1
 8000ea8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eac:	d248      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000eae:	458a      	cmp	sl, r1
 8000eb0:	d946      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000eb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb6:	4421      	add	r1, r4
 8000eb8:	eba1 010a 	sub.w	r1, r1, sl
 8000ebc:	b2bf      	uxth	r7, r7
 8000ebe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ec6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eca:	fb00 f808 	mul.w	r8, r0, r8
 8000ece:	45b8      	cmp	r8, r7
 8000ed0:	d907      	bls.n	8000ee2 <__udivmoddi4+0x24a>
 8000ed2:	19e7      	adds	r7, r4, r7
 8000ed4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed8:	d22e      	bcs.n	8000f38 <__udivmoddi4+0x2a0>
 8000eda:	45b8      	cmp	r8, r7
 8000edc:	d92c      	bls.n	8000f38 <__udivmoddi4+0x2a0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4427      	add	r7, r4
 8000ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee6:	eba7 0708 	sub.w	r7, r7, r8
 8000eea:	fba0 8902 	umull	r8, r9, r0, r2
 8000eee:	454f      	cmp	r7, r9
 8000ef0:	46c6      	mov	lr, r8
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	d31a      	bcc.n	8000f2c <__udivmoddi4+0x294>
 8000ef6:	d017      	beq.n	8000f28 <__udivmoddi4+0x290>
 8000ef8:	b15d      	cbz	r5, 8000f12 <__udivmoddi4+0x27a>
 8000efa:	ebb3 020e 	subs.w	r2, r3, lr
 8000efe:	eb67 0701 	sbc.w	r7, r7, r1
 8000f02:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f06:	40f2      	lsrs	r2, r6
 8000f08:	ea4c 0202 	orr.w	r2, ip, r2
 8000f0c:	40f7      	lsrs	r7, r6
 8000f0e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f12:	2600      	movs	r6, #0
 8000f14:	4631      	mov	r1, r6
 8000f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e70b      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e9      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6fd      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f28:	4543      	cmp	r3, r8
 8000f2a:	d2e5      	bcs.n	8000ef8 <__udivmoddi4+0x260>
 8000f2c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f30:	eb69 0104 	sbc.w	r1, r9, r4
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7df      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e7d2      	b.n	8000ee2 <__udivmoddi4+0x24a>
 8000f3c:	4660      	mov	r0, ip
 8000f3e:	e78d      	b.n	8000e5c <__udivmoddi4+0x1c4>
 8000f40:	4681      	mov	r9, r0
 8000f42:	e7b9      	b.n	8000eb8 <__udivmoddi4+0x220>
 8000f44:	4666      	mov	r6, ip
 8000f46:	e775      	b.n	8000e34 <__udivmoddi4+0x19c>
 8000f48:	4630      	mov	r0, r6
 8000f4a:	e74a      	b.n	8000de2 <__udivmoddi4+0x14a>
 8000f4c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f50:	4439      	add	r1, r7
 8000f52:	e713      	b.n	8000d7c <__udivmoddi4+0xe4>
 8000f54:	3802      	subs	r0, #2
 8000f56:	443c      	add	r4, r7
 8000f58:	e724      	b.n	8000da4 <__udivmoddi4+0x10c>
 8000f5a:	bf00      	nop

08000f5c <__aeabi_idiv0>:
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 10) == HAL_OK)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	230a      	movs	r3, #10
 8000f72:	68b9      	ldr	r1, [r7, #8]
 8000f74:	4806      	ldr	r0, [pc, #24]	; (8000f90 <_write+0x30>)
 8000f76:	f002 ff48 	bl	8003e0a <HAL_UART_Transmit>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d101      	bne.n	8000f84 <_write+0x24>
		return len;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	e001      	b.n	8000f88 <_write+0x28>
	return -1;
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000248 	.word	0x20000248

08000f94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f000 ff9c 	bl	8001ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f81e 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f000 fb0a 	bl	80015b8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fa4:	f000 f88a 	bl	80010bc <MX_I2C1_Init>
  MX_I2C2_Init();
 8000fa8:	f000 f8c8 	bl	800113c <MX_I2C2_Init>
  MX_TIM1_Init();
 8000fac:	f000 f906 	bl	80011bc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fb0:	f000 f990 	bl	80012d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fb4:	f000 fa00 	bl	80013b8 <MX_TIM3_Init>
  MX_UART5_Init();
 8000fb8:	f000 fa7e 	bl	80014b8 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8000fbc:	f000 faa8 	bl	8001510 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8000fc0:	f000 fad0 	bl	8001564 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

//  init_Lidar();
//  Lidar3dTest();
  printf("start hx711 !!\n");
 8000fc4:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <main+0x44>)
 8000fc6:	f005 f807 	bl	8005fd8 <puts>
  initHx711();
 8000fca:	f003 feb9 	bl	8004d40 <initHx711>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  pcTest();

	  HAL_Delay(1000);
 8000fce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fd2:	f000 fff1 	bl	8001fb8 <HAL_Delay>
 8000fd6:	e7fa      	b.n	8000fce <main+0x3a>
 8000fd8:	08007f68 	.word	0x08007f68

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b094      	sub	sp, #80	; 0x50
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0320 	add.w	r3, r7, #32
 8000fe6:	2230      	movs	r2, #48	; 0x30
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f004 fa52 	bl	8005494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <SystemClock_Config+0xd8>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001008:	4a2a      	ldr	r2, [pc, #168]	; (80010b4 <SystemClock_Config+0xd8>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100e:	6413      	str	r3, [r2, #64]	; 0x40
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <SystemClock_Config+0xd8>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	4b25      	ldr	r3, [pc, #148]	; (80010b8 <SystemClock_Config+0xdc>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a24      	ldr	r2, [pc, #144]	; (80010b8 <SystemClock_Config+0xdc>)
 8001026:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800102a:	6013      	str	r3, [r2, #0]
 800102c:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <SystemClock_Config+0xdc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001038:	2302      	movs	r3, #2
 800103a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800103c:	2301      	movs	r3, #1
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001040:	2310      	movs	r3, #16
 8001042:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001044:	2302      	movs	r3, #2
 8001046:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001048:	2300      	movs	r3, #0
 800104a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800104c:	2308      	movs	r3, #8
 800104e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001050:	23b4      	movs	r3, #180	; 0xb4
 8001052:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001054:	2302      	movs	r3, #2
 8001056:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001058:	2304      	movs	r3, #4
 800105a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	f107 0320 	add.w	r3, r7, #32
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fd5f 	bl	8002b24 <HAL_RCC_OscConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800106c:	f000 fbce 	bl	800180c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001070:	f001 fd08 	bl	8002a84 <HAL_PWREx_EnableOverDrive>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800107a:	f000 fbc7 	bl	800180c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107e:	230f      	movs	r3, #15
 8001080:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001082:	2302      	movs	r3, #2
 8001084:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800108a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800108e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001094:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	2105      	movs	r1, #5
 800109c:	4618      	mov	r0, r3
 800109e:	f001 ffb9 	bl	8003014 <HAL_RCC_ClockConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80010a8:	f000 fbb0 	bl	800180c <Error_Handler>
  }
}
 80010ac:	bf00      	nop
 80010ae:	3750      	adds	r7, #80	; 0x50
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40007000 	.word	0x40007000

080010bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010c0:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <MX_I2C1_Init+0x74>)
 80010c2:	4a1c      	ldr	r2, [pc, #112]	; (8001134 <MX_I2C1_Init+0x78>)
 80010c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <MX_I2C1_Init+0x74>)
 80010c8:	4a1b      	ldr	r2, [pc, #108]	; (8001138 <MX_I2C1_Init+0x7c>)
 80010ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010cc:	4b18      	ldr	r3, [pc, #96]	; (8001130 <MX_I2C1_Init+0x74>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010d2:	4b17      	ldr	r3, [pc, #92]	; (8001130 <MX_I2C1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <MX_I2C1_Init+0x74>)
 80010da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e0:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_I2C1_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010e6:	4b12      	ldr	r3, [pc, #72]	; (8001130 <MX_I2C1_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010ec:	4b10      	ldr	r3, [pc, #64]	; (8001130 <MX_I2C1_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_I2C1_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f8:	480d      	ldr	r0, [pc, #52]	; (8001130 <MX_I2C1_Init+0x74>)
 80010fa:	f001 fb03 	bl	8002704 <HAL_I2C_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001104:	f000 fb82 	bl	800180c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	4809      	ldr	r0, [pc, #36]	; (8001130 <MX_I2C1_Init+0x74>)
 800110c:	f001 fc3e 	bl	800298c <HAL_I2CEx_ConfigAnalogFilter>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001116:	f000 fb79 	bl	800180c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4804      	ldr	r0, [pc, #16]	; (8001130 <MX_I2C1_Init+0x74>)
 800111e:	f001 fc71 	bl	8002a04 <HAL_I2CEx_ConfigDigitalFilter>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001128:	f000 fb70 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2000028c 	.word	0x2000028c
 8001134:	40005400 	.word	0x40005400
 8001138:	000186a0 	.word	0x000186a0

0800113c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001142:	4a1c      	ldr	r2, [pc, #112]	; (80011b4 <MX_I2C2_Init+0x78>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001148:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <MX_I2C2_Init+0x7c>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_I2C2_Init+0x74>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_I2C2_Init+0x74>)
 800115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116c:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <MX_I2C2_Init+0x74>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C2_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001178:	480d      	ldr	r0, [pc, #52]	; (80011b0 <MX_I2C2_Init+0x74>)
 800117a:	f001 fac3 	bl	8002704 <HAL_I2C_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001184:	f000 fb42 	bl	800180c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001188:	2100      	movs	r1, #0
 800118a:	4809      	ldr	r0, [pc, #36]	; (80011b0 <MX_I2C2_Init+0x74>)
 800118c:	f001 fbfe 	bl	800298c <HAL_I2CEx_ConfigAnalogFilter>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001196:	f000 fb39 	bl	800180c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800119a:	2100      	movs	r1, #0
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_I2C2_Init+0x74>)
 800119e:	f001 fc31 	bl	8002a04 <HAL_I2CEx_ConfigDigitalFilter>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80011a8:	f000 fb30 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200002e0 	.word	0x200002e0
 80011b4:	40005800 	.word	0x40005800
 80011b8:	000186a0 	.word	0x000186a0

080011bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	; 0x30
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
 80011d0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011e8:	4b38      	ldr	r3, [pc, #224]	; (80012cc <MX_TIM1_Init+0x110>)
 80011ea:	4a39      	ldr	r2, [pc, #228]	; (80012d0 <MX_TIM1_Init+0x114>)
 80011ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011ee:	4b37      	ldr	r3, [pc, #220]	; (80012cc <MX_TIM1_Init+0x110>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f4:	4b35      	ldr	r3, [pc, #212]	; (80012cc <MX_TIM1_Init+0x110>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011fa:	4b34      	ldr	r3, [pc, #208]	; (80012cc <MX_TIM1_Init+0x110>)
 80011fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001200:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001202:	4b32      	ldr	r3, [pc, #200]	; (80012cc <MX_TIM1_Init+0x110>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001208:	4b30      	ldr	r3, [pc, #192]	; (80012cc <MX_TIM1_Init+0x110>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120e:	4b2f      	ldr	r3, [pc, #188]	; (80012cc <MX_TIM1_Init+0x110>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001214:	482d      	ldr	r0, [pc, #180]	; (80012cc <MX_TIM1_Init+0x110>)
 8001216:	f002 f8cd 	bl	80033b4 <HAL_TIM_Base_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 8001220:	f000 faf4 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001224:	4829      	ldr	r0, [pc, #164]	; (80012cc <MX_TIM1_Init+0x110>)
 8001226:	f002 f914 	bl	8003452 <HAL_TIM_IC_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001230:	f000 faec 	bl	800180c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4619      	mov	r1, r3
 8001242:	4822      	ldr	r0, [pc, #136]	; (80012cc <MX_TIM1_Init+0x110>)
 8001244:	f002 f9fa 	bl	800363c <HAL_TIM_SlaveConfigSynchro>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800124e:	f000 fadd 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	481a      	ldr	r0, [pc, #104]	; (80012cc <MX_TIM1_Init+0x110>)
 8001262:	f002 fd09 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800126c:	f000 face 	bl	800180c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001274:	2301      	movs	r3, #1
 8001276:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	4619      	mov	r1, r3
 8001286:	4811      	ldr	r0, [pc, #68]	; (80012cc <MX_TIM1_Init+0x110>)
 8001288:	f002 f93c 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8001292:	f000 fabb 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2204      	movs	r2, #4
 800129a:	4619      	mov	r1, r3
 800129c:	480b      	ldr	r0, [pc, #44]	; (80012cc <MX_TIM1_Init+0x110>)
 800129e:	f002 f931 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80012a8:	f000 fab0 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2208      	movs	r2, #8
 80012b0:	4619      	mov	r1, r3
 80012b2:	4806      	ldr	r0, [pc, #24]	; (80012cc <MX_TIM1_Init+0x110>)
 80012b4:	f002 f926 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80012be:	f000 faa5 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	3730      	adds	r7, #48	; 0x30
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200003e0 	.word	0x200003e0
 80012d0:	40010000 	.word	0x40010000

080012d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08c      	sub	sp, #48	; 0x30
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80012da:	f107 031c 	add.w	r3, r7, #28
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]
 80012fe:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001300:	4b2c      	ldr	r3, [pc, #176]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001302:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001306:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001308:	4b2a      	ldr	r3, [pc, #168]	; (80013b4 <MX_TIM2_Init+0xe0>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001314:	4b27      	ldr	r3, [pc, #156]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001316:	f04f 32ff 	mov.w	r2, #4294967295
 800131a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b25      	ldr	r3, [pc, #148]	; (80013b4 <MX_TIM2_Init+0xe0>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001328:	4822      	ldr	r0, [pc, #136]	; (80013b4 <MX_TIM2_Init+0xe0>)
 800132a:	f002 f843 	bl	80033b4 <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001334:	f000 fa6a 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001338:	481e      	ldr	r0, [pc, #120]	; (80013b4 <MX_TIM2_Init+0xe0>)
 800133a:	f002 f88a 	bl	8003452 <HAL_TIM_IC_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001344:	f000 fa62 	bl	800180c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	4619      	mov	r1, r3
 8001356:	4817      	ldr	r0, [pc, #92]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001358:	f002 f970 	bl	800363c <HAL_TIM_SlaveConfigSynchro>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001362:	f000 fa53 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	480f      	ldr	r0, [pc, #60]	; (80013b4 <MX_TIM2_Init+0xe0>)
 8001376:	f002 fc7f 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001380:	f000 fa44 	bl	800180c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001388:	2301      	movs	r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2204      	movs	r2, #4
 8001398:	4619      	mov	r1, r3
 800139a:	4806      	ldr	r0, [pc, #24]	; (80013b4 <MX_TIM2_Init+0xe0>)
 800139c:	f002 f8b2 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80013a6:	f000 fa31 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	3730      	adds	r7, #48	; 0x30
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200004c0 	.word	0x200004c0

080013b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08c      	sub	sp, #48	; 0x30
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013e4:	4b32      	ldr	r3, [pc, #200]	; (80014b0 <MX_TIM3_Init+0xf8>)
 80013e6:	4a33      	ldr	r2, [pc, #204]	; (80014b4 <MX_TIM3_Init+0xfc>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 65535-1;
 80013ea:	4b31      	ldr	r3, [pc, #196]	; (80014b0 <MX_TIM3_Init+0xf8>)
 80013ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80013f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f2:	4b2f      	ldr	r3, [pc, #188]	; (80014b0 <MX_TIM3_Init+0xf8>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013f8:	4b2d      	ldr	r3, [pc, #180]	; (80014b0 <MX_TIM3_Init+0xf8>)
 80013fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001400:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <MX_TIM3_Init+0xf8>)
 8001402:	2200      	movs	r2, #0
 8001404:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001406:	4b2a      	ldr	r3, [pc, #168]	; (80014b0 <MX_TIM3_Init+0xf8>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800140c:	4828      	ldr	r0, [pc, #160]	; (80014b0 <MX_TIM3_Init+0xf8>)
 800140e:	f001 ffd1 	bl	80033b4 <HAL_TIM_Base_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001418:	f000 f9f8 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800141c:	4824      	ldr	r0, [pc, #144]	; (80014b0 <MX_TIM3_Init+0xf8>)
 800141e:	f002 f818 	bl	8003452 <HAL_TIM_IC_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001428:	f000 f9f0 	bl	800180c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8001430:	2340      	movs	r3, #64	; 0x40
 8001432:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001438:	f107 031c 	add.w	r3, r7, #28
 800143c:	4619      	mov	r1, r3
 800143e:	481c      	ldr	r0, [pc, #112]	; (80014b0 <MX_TIM3_Init+0xf8>)
 8001440:	f002 f8fc 	bl	800363c <HAL_TIM_SlaveConfigSynchro>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800144a:	f000 f9df 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	4814      	ldr	r0, [pc, #80]	; (80014b0 <MX_TIM3_Init+0xf8>)
 800145e:	f002 fc0b 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001468:	f000 f9d0 	bl	800180c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001470:	2301      	movs	r3, #1
 8001472:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2204      	movs	r2, #4
 8001480:	4619      	mov	r1, r3
 8001482:	480b      	ldr	r0, [pc, #44]	; (80014b0 <MX_TIM3_Init+0xf8>)
 8001484:	f002 f83e 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800148e:	f000 f9bd 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	2208      	movs	r2, #8
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_TIM3_Init+0xf8>)
 800149a:	f002 f833 	bl	8003504 <HAL_TIM_IC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 80014a4:	f000 f9b2 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	3730      	adds	r7, #48	; 0x30
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000350 	.word	0x20000350
 80014b4:	40000400 	.word	0x40000400

080014b8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_UART5_Init+0x4c>)
 80014be:	4a12      	ldr	r2, [pc, #72]	; (8001508 <MX_UART5_Init+0x50>)
 80014c0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 3000000;
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <MX_UART5_Init+0x4c>)
 80014c4:	4a11      	ldr	r2, [pc, #68]	; (800150c <MX_UART5_Init+0x54>)
 80014c6:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80014c8:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_UART5_Init+0x4c>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <MX_UART5_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80014d4:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_UART5_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <MX_UART5_Init+0x4c>)
 80014dc:	220c      	movs	r2, #12
 80014de:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_UART5_Init+0x4c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_8;
 80014e6:	4b07      	ldr	r3, [pc, #28]	; (8001504 <MX_UART5_Init+0x4c>)
 80014e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_UART5_Init+0x4c>)
 80014f0:	f002 fc3e 	bl	8003d70 <HAL_UART_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80014fa:	f000 f987 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000398 	.word	0x20000398
 8001508:	40005000 	.word	0x40005000
 800150c:	002dc6c0 	.word	0x002dc6c0

08001510 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001516:	4a12      	ldr	r2, [pc, #72]	; (8001560 <MX_USART3_UART_Init+0x50>)
 8001518:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_USART3_UART_Init+0x4c>)
 800151c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001520:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <MX_USART3_UART_Init+0x4c>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <MX_USART3_UART_Init+0x4c>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <MX_USART3_UART_Init+0x4c>)
 8001548:	f002 fc12 	bl	8003d70 <HAL_UART_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001552:	f000 f95b 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000248 	.word	0x20000248
 8001560:	40004800 	.word	0x40004800

08001564 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 800156a:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <MX_USART6_UART_Init+0x50>)
 800156c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 8001570:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001574:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 8001596:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800159a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800159c:	4804      	ldr	r0, [pc, #16]	; (80015b0 <MX_USART6_UART_Init+0x4c>)
 800159e:	f002 fbe7 	bl	8003d70 <HAL_UART_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 80015a8:	f000 f930 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000478 	.word	0x20000478
 80015b4:	40011400 	.word	0x40011400

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08c      	sub	sp, #48	; 0x30
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
 80015d2:	4b87      	ldr	r3, [pc, #540]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a86      	ldr	r2, [pc, #536]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015d8:	f043 0310 	orr.w	r3, r3, #16
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b84      	ldr	r3, [pc, #528]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0310 	and.w	r3, r3, #16
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	4b80      	ldr	r3, [pc, #512]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a7f      	ldr	r2, [pc, #508]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015f4:	f043 0320 	orr.w	r3, r3, #32
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b7d      	ldr	r3, [pc, #500]	; (80017f0 <MX_GPIO_Init+0x238>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0320 	and.w	r3, r3, #32
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b79      	ldr	r3, [pc, #484]	; (80017f0 <MX_GPIO_Init+0x238>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a78      	ldr	r2, [pc, #480]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b76      	ldr	r3, [pc, #472]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b72      	ldr	r3, [pc, #456]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a71      	ldr	r2, [pc, #452]	; (80017f0 <MX_GPIO_Init+0x238>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b6f      	ldr	r3, [pc, #444]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	4b6b      	ldr	r3, [pc, #428]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a6a      	ldr	r2, [pc, #424]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b68      	ldr	r3, [pc, #416]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	4b64      	ldr	r3, [pc, #400]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a63      	ldr	r2, [pc, #396]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001664:	f043 0308 	orr.w	r3, r3, #8
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b61      	ldr	r3, [pc, #388]	; (80017f0 <MX_GPIO_Init+0x238>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	4b5d      	ldr	r3, [pc, #372]	; (80017f0 <MX_GPIO_Init+0x238>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	4a5c      	ldr	r2, [pc, #368]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001684:	6313      	str	r3, [r2, #48]	; 0x30
 8001686:	4b5a      	ldr	r3, [pc, #360]	; (80017f0 <MX_GPIO_Init+0x238>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EXPD01_sck_Pin|PD03_sck_Pin|PD05_sck_Pin|EXIC01_sck_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	f244 5104 	movw	r1, #17668	; 0x4504
 8001698:	4856      	ldr	r0, [pc, #344]	; (80017f4 <MX_GPIO_Init+0x23c>)
 800169a:	f001 f819 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PD01_sck_GPIO_Port, PD01_sck_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2104      	movs	r1, #4
 80016a2:	4855      	ldr	r0, [pc, #340]	; (80017f8 <MX_GPIO_Init+0x240>)
 80016a4:	f001 f814 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CP01_echo_GPIO_Port, CP01_echo_Pin, GPIO_PIN_RESET);
 80016a8:	2200      	movs	r2, #0
 80016aa:	2180      	movs	r1, #128	; 0x80
 80016ac:	4853      	ldr	r0, [pc, #332]	; (80017fc <MX_GPIO_Init+0x244>)
 80016ae:	f001 f80f 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PD01_echo_Pin|JG01_echo_Pin|JG02_echo_Pin|LD01_echo_Pin, GPIO_PIN_RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80016b8:	4851      	ldr	r0, [pc, #324]	; (8001800 <MX_GPIO_Init+0x248>)
 80016ba:	f001 f809 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PD04_sck_Pin|CF01_echo_Pin, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80016c4:	484f      	ldr	r0, [pc, #316]	; (8001804 <MX_GPIO_Init+0x24c>)
 80016c6:	f001 f803 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PD02_sck_GPIO_Port, PD02_sck_Pin, GPIO_PIN_RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2140      	movs	r1, #64	; 0x40
 80016ce:	484e      	ldr	r0, [pc, #312]	; (8001808 <MX_GPIO_Init+0x250>)
 80016d0:	f000 fffe 	bl	80026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EXPD01_sck_Pin PD03_sck_Pin PD05_sck_Pin EXIC01_sck_Pin */
  GPIO_InitStruct.Pin = EXPD01_sck_Pin|PD03_sck_Pin|PD05_sck_Pin|EXIC01_sck_Pin;
 80016d4:	f244 5304 	movw	r3, #17668	; 0x4504
 80016d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	4619      	mov	r1, r3
 80016ec:	4841      	ldr	r0, [pc, #260]	; (80017f4 <MX_GPIO_Init+0x23c>)
 80016ee:	f000 fe2b 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD02_dout_Pin */
  GPIO_InitStruct.Pin = PD02_dout_Pin;
 80016f2:	2310      	movs	r3, #16
 80016f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PD02_dout_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	4619      	mov	r1, r3
 8001704:	483e      	ldr	r0, [pc, #248]	; (8001800 <MX_GPIO_Init+0x248>)
 8001706:	f000 fe1f 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD01_sck_Pin */
  GPIO_InitStruct.Pin = PD01_sck_Pin;
 800170a:	2304      	movs	r3, #4
 800170c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170e:	2301      	movs	r3, #1
 8001710:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PD01_sck_GPIO_Port, &GPIO_InitStruct);
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	4619      	mov	r1, r3
 8001720:	4835      	ldr	r0, [pc, #212]	; (80017f8 <MX_GPIO_Init+0x240>)
 8001722:	f000 fe11 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : CP01_echo_Pin */
  GPIO_InitStruct.Pin = CP01_echo_Pin;
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172a:	2301      	movs	r3, #1
 800172c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001732:	2300      	movs	r3, #0
 8001734:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CP01_echo_GPIO_Port, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	482f      	ldr	r0, [pc, #188]	; (80017fc <MX_GPIO_Init+0x244>)
 800173e:	f000 fe03 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD01_dout_Pin PD03_dout_Pin */
  GPIO_InitStruct.Pin = PD01_dout_Pin|PD03_dout_Pin;
 8001742:	2306      	movs	r3, #6
 8001744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	482c      	ldr	r0, [pc, #176]	; (8001808 <MX_GPIO_Init+0x250>)
 8001756:	f000 fdf7 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD01_echo_Pin JG01_echo_Pin JG02_echo_Pin LD01_echo_Pin */
  GPIO_InitStruct.Pin = PD01_echo_Pin|JG01_echo_Pin|JG02_echo_Pin|LD01_echo_Pin;
 800175a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800175e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001760:	2301      	movs	r3, #1
 8001762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800176c:	f107 031c 	add.w	r3, r7, #28
 8001770:	4619      	mov	r1, r3
 8001772:	4823      	ldr	r0, [pc, #140]	; (8001800 <MX_GPIO_Init+0x248>)
 8001774:	f000 fde8 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD05_dout_Pin EXIC01_dout_Pin */
  GPIO_InitStruct.Pin = PD05_dout_Pin|EXIC01_dout_Pin;
 8001778:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800177c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177e:	2300      	movs	r3, #0
 8001780:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001786:	f107 031c 	add.w	r3, r7, #28
 800178a:	4619      	mov	r1, r3
 800178c:	4819      	ldr	r0, [pc, #100]	; (80017f4 <MX_GPIO_Init+0x23c>)
 800178e:	f000 fddb 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXPD01_dout_Pin PD04_dout_Pin */
  GPIO_InitStruct.Pin = EXPD01_dout_Pin|PD04_dout_Pin;
 8001792:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001796:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	4619      	mov	r1, r3
 80017a6:	4817      	ldr	r0, [pc, #92]	; (8001804 <MX_GPIO_Init+0x24c>)
 80017a8:	f000 fdce 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD04_sck_Pin CF01_echo_Pin */
  GPIO_InitStruct.Pin = PD04_sck_Pin|CF01_echo_Pin;
 80017ac:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80017b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017be:	f107 031c 	add.w	r3, r7, #28
 80017c2:	4619      	mov	r1, r3
 80017c4:	480f      	ldr	r0, [pc, #60]	; (8001804 <MX_GPIO_Init+0x24c>)
 80017c6:	f000 fdbf 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD02_sck_Pin */
  GPIO_InitStruct.Pin = PD02_sck_Pin;
 80017ca:	2340      	movs	r3, #64	; 0x40
 80017cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PD02_sck_GPIO_Port, &GPIO_InitStruct);
 80017da:	f107 031c 	add.w	r3, r7, #28
 80017de:	4619      	mov	r1, r3
 80017e0:	4809      	ldr	r0, [pc, #36]	; (8001808 <MX_GPIO_Init+0x250>)
 80017e2:	f000 fdb1 	bl	8002348 <HAL_GPIO_Init>

}
 80017e6:	bf00      	nop
 80017e8:	3730      	adds	r7, #48	; 0x30
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40020800 	.word	0x40020800
 80017fc:	40020000 	.word	0x40020000
 8001800:	40021400 	.word	0x40021400
 8001804:	40020c00 	.word	0x40020c00
 8001808:	40020400 	.word	0x40020400

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001814:	e7fe      	b.n	8001814 <Error_Handler+0x8>
	...

08001818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <HAL_MspInit+0x4c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <HAL_MspInit+0x4c>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182c:	6453      	str	r3, [r2, #68]	; 0x44
 800182e:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <HAL_MspInit+0x4c>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a08      	ldr	r2, [pc, #32]	; (8001864 <HAL_MspInit+0x4c>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_MspInit+0x4c>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08c      	sub	sp, #48	; 0x30
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 031c 	add.w	r3, r7, #28
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a33      	ldr	r2, [pc, #204]	; (8001954 <HAL_I2C_MspInit+0xec>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d12d      	bne.n	80018e6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
 800188e:	4b32      	ldr	r3, [pc, #200]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a31      	ldr	r2, [pc, #196]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b2f      	ldr	r3, [pc, #188]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	61bb      	str	r3, [r7, #24]
 80018a4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Cup_Bakery_SCL_Pin|Cup_Bakery_SDA_Pin;
 80018a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ac:	2312      	movs	r3, #18
 80018ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b4:	2303      	movs	r3, #3
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018b8:	2304      	movs	r3, #4
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018bc:	f107 031c 	add.w	r3, r7, #28
 80018c0:	4619      	mov	r1, r3
 80018c2:	4826      	ldr	r0, [pc, #152]	; (800195c <HAL_I2C_MspInit+0xf4>)
 80018c4:	f000 fd40 	bl	8002348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	4b22      	ldr	r3, [pc, #136]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	4a21      	ldr	r2, [pc, #132]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 80018d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018d6:	6413      	str	r3, [r2, #64]	; 0x40
 80018d8:	4b1f      	ldr	r3, [pc, #124]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80018e4:	e031      	b.n	800194a <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1d      	ldr	r2, [pc, #116]	; (8001960 <HAL_I2C_MspInit+0xf8>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d12c      	bne.n	800194a <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f0:	2300      	movs	r3, #0
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	4b18      	ldr	r3, [pc, #96]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f8:	4a17      	ldr	r2, [pc, #92]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 80018fa:	f043 0302 	orr.w	r3, r3, #2
 80018fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001900:	4b15      	ldr	r3, [pc, #84]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Lid_SCL_Pin|Lid_SDA_Pin;
 800190c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001912:	2312      	movs	r3, #18
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191a:	2303      	movs	r3, #3
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800191e:	2304      	movs	r3, #4
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001922:	f107 031c 	add.w	r3, r7, #28
 8001926:	4619      	mov	r1, r3
 8001928:	480c      	ldr	r0, [pc, #48]	; (800195c <HAL_I2C_MspInit+0xf4>)
 800192a:	f000 fd0d 	bl	8002348 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	4a08      	ldr	r2, [pc, #32]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001938:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800193c:	6413      	str	r3, [r2, #64]	; 0x40
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_I2C_MspInit+0xf0>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
}
 800194a:	bf00      	nop
 800194c:	3730      	adds	r7, #48	; 0x30
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40005400 	.word	0x40005400
 8001958:	40023800 	.word	0x40023800
 800195c:	40020400 	.word	0x40020400
 8001960:	40005800 	.word	0x40005800

08001964 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08e      	sub	sp, #56	; 0x38
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a4b      	ldr	r2, [pc, #300]	; (8001ab0 <HAL_TIM_Base_MspInit+0x14c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d12d      	bne.n	80019e2 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	623b      	str	r3, [r7, #32]
 800198a:	4b4a      	ldr	r3, [pc, #296]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a49      	ldr	r2, [pc, #292]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b47      	ldr	r3, [pc, #284]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	623b      	str	r3, [r7, #32]
 80019a0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
 80019a6:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a42      	ldr	r2, [pc, #264]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019ac:	f043 0310 	orr.w	r3, r3, #16
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b40      	ldr	r3, [pc, #256]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0310 	and.w	r3, r3, #16
 80019ba:	61fb      	str	r3, [r7, #28]
 80019bc:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = JG01_TIM_Pin|JG02_TIM_Pin|LD01_TIM_Pin;
 80019be:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c4:	2302      	movs	r3, #2
 80019c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019d0:	2301      	movs	r3, #1
 80019d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d8:	4619      	mov	r1, r3
 80019da:	4837      	ldr	r0, [pc, #220]	; (8001ab8 <HAL_TIM_Base_MspInit+0x154>)
 80019dc:	f000 fcb4 	bl	8002348 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019e0:	e062      	b.n	8001aa8 <HAL_TIM_Base_MspInit+0x144>
  else if(htim_base->Instance==TIM2)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ea:	d12c      	bne.n	8001a46 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019ec:	2300      	movs	r3, #0
 80019ee:	61bb      	str	r3, [r7, #24]
 80019f0:	4b30      	ldr	r3, [pc, #192]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f4:	4a2f      	ldr	r2, [pc, #188]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6413      	str	r3, [r2, #64]	; 0x40
 80019fc:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	4b29      	ldr	r3, [pc, #164]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a10:	4a28      	ldr	r2, [pc, #160]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a12:	f043 0302 	orr.w	r3, r3, #2
 8001a16:	6313      	str	r3, [r2, #48]	; 0x30
 8001a18:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PD01_TIM_Pin;
 8001a24:	2308      	movs	r3, #8
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a30:	2300      	movs	r3, #0
 8001a32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a34:	2301      	movs	r3, #1
 8001a36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PD01_TIM_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	481f      	ldr	r0, [pc, #124]	; (8001abc <HAL_TIM_Base_MspInit+0x158>)
 8001a40:	f000 fc82 	bl	8002348 <HAL_GPIO_Init>
}
 8001a44:	e030      	b.n	8001aa8 <HAL_TIM_Base_MspInit+0x144>
  else if(htim_base->Instance==TIM3)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a1d      	ldr	r2, [pc, #116]	; (8001ac0 <HAL_TIM_Base_MspInit+0x15c>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d12b      	bne.n	8001aa8 <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	4a16      	ldr	r2, [pc, #88]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a5a:	f043 0302 	orr.w	r3, r3, #2
 8001a5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a60:	4b14      	ldr	r3, [pc, #80]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a74:	4a0f      	ldr	r2, [pc, #60]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a76:	f043 0302 	orr.w	r3, r3, #2
 8001a7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|CF01_TIM_Pin|CP01_TIM_Pin;
 8001a88:	2331      	movs	r3, #49	; 0x31
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2300      	movs	r3, #0
 8001a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4806      	ldr	r0, [pc, #24]	; (8001abc <HAL_TIM_Base_MspInit+0x158>)
 8001aa4:	f000 fc50 	bl	8002348 <HAL_GPIO_Init>
}
 8001aa8:	bf00      	nop
 8001aaa:	3738      	adds	r7, #56	; 0x38
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40010000 	.word	0x40010000
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40020400 	.word	0x40020400
 8001ac0:	40000400 	.word	0x40000400

08001ac4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08e      	sub	sp, #56	; 0x38
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a63      	ldr	r2, [pc, #396]	; (8001c70 <HAL_UART_MspInit+0x1ac>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d153      	bne.n	8001b8e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
 8001aea:	4b62      	ldr	r3, [pc, #392]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	4a61      	ldr	r2, [pc, #388]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001af0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001af4:	6413      	str	r3, [r2, #64]	; 0x40
 8001af6:	4b5f      	ldr	r3, [pc, #380]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001afe:	623b      	str	r3, [r7, #32]
 8001b00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	61fb      	str	r3, [r7, #28]
 8001b06:	4b5b      	ldr	r3, [pc, #364]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	4a5a      	ldr	r2, [pc, #360]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	; 0x30
 8001b12:	4b58      	ldr	r3, [pc, #352]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	61fb      	str	r3, [r7, #28]
 8001b1c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
 8001b22:	4b54      	ldr	r3, [pc, #336]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a53      	ldr	r2, [pc, #332]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b28:	f043 0308 	orr.w	r3, r3, #8
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b51      	ldr	r3, [pc, #324]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b54:	4619      	mov	r1, r3
 8001b56:	4848      	ldr	r0, [pc, #288]	; (8001c78 <HAL_UART_MspInit+0x1b4>)
 8001b58:	f000 fbf6 	bl	8002348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b5c:	2304      	movs	r3, #4
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b74:	4619      	mov	r1, r3
 8001b76:	4841      	ldr	r0, [pc, #260]	; (8001c7c <HAL_UART_MspInit+0x1b8>)
 8001b78:	f000 fbe6 	bl	8002348 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2100      	movs	r1, #0
 8001b80:	2035      	movs	r0, #53	; 0x35
 8001b82:	f000 fb18 	bl	80021b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001b86:	2035      	movs	r0, #53	; 0x35
 8001b88:	f000 fb31 	bl	80021ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001b8c:	e06c      	b.n	8001c68 <HAL_UART_MspInit+0x1a4>
  else if(huart->Instance==USART3)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a3b      	ldr	r2, [pc, #236]	; (8001c80 <HAL_UART_MspInit+0x1bc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d135      	bne.n	8001c04 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a34      	ldr	r2, [pc, #208]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001ba2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba8:	4b32      	ldr	r3, [pc, #200]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	4b2e      	ldr	r3, [pc, #184]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbc:	4a2d      	ldr	r2, [pc, #180]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001bbe:	f043 0308 	orr.w	r3, r3, #8
 8001bc2:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc4:	4b2b      	ldr	r3, [pc, #172]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PC_TX_Pin|PC_RX_Pin;
 8001bd0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bde:	2303      	movs	r3, #3
 8001be0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001be2:	2307      	movs	r3, #7
 8001be4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bea:	4619      	mov	r1, r3
 8001bec:	4823      	ldr	r0, [pc, #140]	; (8001c7c <HAL_UART_MspInit+0x1b8>)
 8001bee:	f000 fbab 	bl	8002348 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	2027      	movs	r0, #39	; 0x27
 8001bf8:	f000 fadd 	bl	80021b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bfc:	2027      	movs	r0, #39	; 0x27
 8001bfe:	f000 faf6 	bl	80021ee <HAL_NVIC_EnableIRQ>
}
 8001c02:	e031      	b.n	8001c68 <HAL_UART_MspInit+0x1a4>
  else if(huart->Instance==USART6)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a1e      	ldr	r2, [pc, #120]	; (8001c84 <HAL_UART_MspInit+0x1c0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d12c      	bne.n	8001c68 <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a17      	ldr	r2, [pc, #92]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c18:	f043 0320 	orr.w	r3, r3, #32
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f003 0320 	and.w	r3, r3, #32
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	4a10      	ldr	r2, [pc, #64]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c38:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <HAL_UART_MspInit+0x1b0>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Lidar2_RX_Pin|Lidar2_TX_Pin;
 8001c46:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001c58:	2308      	movs	r3, #8
 8001c5a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c60:	4619      	mov	r1, r3
 8001c62:	4809      	ldr	r0, [pc, #36]	; (8001c88 <HAL_UART_MspInit+0x1c4>)
 8001c64:	f000 fb70 	bl	8002348 <HAL_GPIO_Init>
}
 8001c68:	bf00      	nop
 8001c6a:	3738      	adds	r7, #56	; 0x38
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40005000 	.word	0x40005000
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020800 	.word	0x40020800
 8001c7c:	40020c00 	.word	0x40020c00
 8001c80:	40004800 	.word	0x40004800
 8001c84:	40011400 	.word	0x40011400
 8001c88:	40021800 	.word	0x40021800

08001c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <NMI_Handler+0x4>

08001c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c96:	e7fe      	b.n	8001c96 <HardFault_Handler+0x4>

08001c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c9c:	e7fe      	b.n	8001c9c <MemManage_Handler+0x4>

08001c9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ca2:	e7fe      	b.n	8001ca2 <BusFault_Handler+0x4>

08001ca4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca8:	e7fe      	b.n	8001ca8 <UsageFault_Handler+0x4>

08001caa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd8:	f000 f94e 	bl	8001f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <USART3_IRQHandler+0x10>)
 8001ce6:	f002 f953 	bl	8003f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000248 	.word	0x20000248

08001cf4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <UART5_IRQHandler+0x10>)
 8001cfa:	f002 f949 	bl	8003f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000398 	.word	0x20000398

08001d08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
	return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <_kill>:

int _kill(int pid, int sig)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d22:	f003 fb85 	bl	8005430 <__errno>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2216      	movs	r2, #22
 8001d2a:	601a      	str	r2, [r3, #0]
	return -1;
 8001d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <_exit>:

void _exit (int status)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d40:	f04f 31ff 	mov.w	r1, #4294967295
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ffe7 	bl	8001d18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d4a:	e7fe      	b.n	8001d4a <_exit+0x12>

08001d4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	e00a      	b.n	8001d74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d5e:	f3af 8000 	nop.w
 8001d62:	4601      	mov	r1, r0
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	b2ca      	uxtb	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	dbf0      	blt.n	8001d5e <_read+0x12>
	}

return len;
 8001d7c:	687b      	ldr	r3, [r7, #4]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
 8001da6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dae:	605a      	str	r2, [r3, #4]
	return 0;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <_isatty>:

int _isatty(int file)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
	return 1;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
	return 0;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
	...

08001df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df8:	4a14      	ldr	r2, [pc, #80]	; (8001e4c <_sbrk+0x5c>)
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <_sbrk+0x60>)
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e04:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <_sbrk+0x64>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d102      	bne.n	8001e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <_sbrk+0x64>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <_sbrk+0x68>)
 8001e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <_sbrk+0x64>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d207      	bcs.n	8001e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e20:	f003 fb06 	bl	8005430 <__errno>
 8001e24:	4603      	mov	r3, r0
 8001e26:	220c      	movs	r2, #12
 8001e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2e:	e009      	b.n	8001e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <_sbrk+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e36:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <_sbrk+0x64>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4a05      	ldr	r2, [pc, #20]	; (8001e54 <_sbrk+0x64>)
 8001e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20030000 	.word	0x20030000
 8001e50:	00000400 	.word	0x00000400
 8001e54:	20000230 	.word	0x20000230
 8001e58:	20000520 	.word	0x20000520

08001e5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <SystemInit+0x20>)
 8001e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e66:	4a05      	ldr	r2, [pc, #20]	; (8001e7c <SystemInit+0x20>)
 8001e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e84:	480d      	ldr	r0, [pc, #52]	; (8001ebc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e86:	490e      	ldr	r1, [pc, #56]	; (8001ec0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e88:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e8c:	e002      	b.n	8001e94 <LoopCopyDataInit>

08001e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e92:	3304      	adds	r3, #4

08001e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e98:	d3f9      	bcc.n	8001e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9a:	4a0b      	ldr	r2, [pc, #44]	; (8001ec8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e9c:	4c0b      	ldr	r4, [pc, #44]	; (8001ecc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea0:	e001      	b.n	8001ea6 <LoopFillZerobss>

08001ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea4:	3204      	adds	r2, #4

08001ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea8:	d3fb      	bcc.n	8001ea2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001eaa:	f7ff ffd7 	bl	8001e5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eae:	f003 fac5 	bl	800543c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb2:	f7ff f86f 	bl	8000f94 <main>
  bx  lr    
 8001eb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001eb8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec0:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8001ec4:	080084d4 	.word	0x080084d4
  ldr r2, =_sbss
 8001ec8:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8001ecc:	2000051c 	.word	0x2000051c

08001ed0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC_IRQHandler>
	...

08001ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ed8:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HAL_Init+0x40>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a0d      	ldr	r2, [pc, #52]	; (8001f14 <HAL_Init+0x40>)
 8001ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ee2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <HAL_Init+0x40>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <HAL_Init+0x40>)
 8001eea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <HAL_Init+0x40>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a07      	ldr	r2, [pc, #28]	; (8001f14 <HAL_Init+0x40>)
 8001ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001efa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001efc:	2003      	movs	r0, #3
 8001efe:	f000 f94f 	bl	80021a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f02:	200f      	movs	r0, #15
 8001f04:	f000 f808 	bl	8001f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f08:	f7ff fc86 	bl	8001818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40023c00 	.word	0x40023c00

08001f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_InitTick+0x54>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_InitTick+0x58>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 f967 	bl	800220a <HAL_SYSTICK_Config>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e00e      	b.n	8001f64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b0f      	cmp	r3, #15
 8001f4a:	d80a      	bhi.n	8001f62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	f000 f92f 	bl	80021b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f58:	4a06      	ldr	r2, [pc, #24]	; (8001f74 <HAL_InitTick+0x5c>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	e000      	b.n	8001f64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000008 	.word	0x20000008
 8001f74:	20000004 	.word	0x20000004

08001f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <HAL_IncTick+0x20>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	461a      	mov	r2, r3
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_IncTick+0x24>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4413      	add	r3, r2
 8001f88:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <HAL_IncTick+0x24>)
 8001f8a:	6013      	str	r3, [r2, #0]
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	20000008 	.word	0x20000008
 8001f9c:	20000508 	.word	0x20000508

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b03      	ldr	r3, [pc, #12]	; (8001fb4 <HAL_GetTick+0x14>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000508 	.word	0x20000508

08001fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc0:	f7ff ffee 	bl	8001fa0 <HAL_GetTick>
 8001fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d005      	beq.n	8001fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <HAL_Delay+0x44>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fde:	bf00      	nop
 8001fe0:	f7ff ffde 	bl	8001fa0 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d8f7      	bhi.n	8001fe0 <HAL_Delay+0x28>
  {
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	bf00      	nop
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000008 	.word	0x20000008

08002000 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <__NVIC_SetPriorityGrouping+0x44>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800201c:	4013      	ands	r3, r2
 800201e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800202c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002032:	4a04      	ldr	r2, [pc, #16]	; (8002044 <__NVIC_SetPriorityGrouping+0x44>)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	60d3      	str	r3, [r2, #12]
}
 8002038:	bf00      	nop
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <__NVIC_GetPriorityGrouping+0x18>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	0a1b      	lsrs	r3, r3, #8
 8002052:	f003 0307 	and.w	r3, r3, #7
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	2b00      	cmp	r3, #0
 8002074:	db0b      	blt.n	800208e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	f003 021f 	and.w	r2, r3, #31
 800207c:	4907      	ldr	r1, [pc, #28]	; (800209c <__NVIC_EnableIRQ+0x38>)
 800207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	2001      	movs	r0, #1
 8002086:	fa00 f202 	lsl.w	r2, r0, r2
 800208a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	e000e100 	.word	0xe000e100

080020a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	6039      	str	r1, [r7, #0]
 80020aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	db0a      	blt.n	80020ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	b2da      	uxtb	r2, r3
 80020b8:	490c      	ldr	r1, [pc, #48]	; (80020ec <__NVIC_SetPriority+0x4c>)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	0112      	lsls	r2, r2, #4
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	440b      	add	r3, r1
 80020c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c8:	e00a      	b.n	80020e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	4908      	ldr	r1, [pc, #32]	; (80020f0 <__NVIC_SetPriority+0x50>)
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	3b04      	subs	r3, #4
 80020d8:	0112      	lsls	r2, r2, #4
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	440b      	add	r3, r1
 80020de:	761a      	strb	r2, [r3, #24]
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000e100 	.word	0xe000e100
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b089      	sub	sp, #36	; 0x24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f003 0307 	and.w	r3, r3, #7
 8002106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	f1c3 0307 	rsb	r3, r3, #7
 800210e:	2b04      	cmp	r3, #4
 8002110:	bf28      	it	cs
 8002112:	2304      	movcs	r3, #4
 8002114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	3304      	adds	r3, #4
 800211a:	2b06      	cmp	r3, #6
 800211c:	d902      	bls.n	8002124 <NVIC_EncodePriority+0x30>
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	3b03      	subs	r3, #3
 8002122:	e000      	b.n	8002126 <NVIC_EncodePriority+0x32>
 8002124:	2300      	movs	r3, #0
 8002126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002128:	f04f 32ff 	mov.w	r2, #4294967295
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43da      	mvns	r2, r3
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	401a      	ands	r2, r3
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800213c:	f04f 31ff 	mov.w	r1, #4294967295
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	fa01 f303 	lsl.w	r3, r1, r3
 8002146:	43d9      	mvns	r1, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800214c:	4313      	orrs	r3, r2
         );
}
 800214e:	4618      	mov	r0, r3
 8002150:	3724      	adds	r7, #36	; 0x24
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3b01      	subs	r3, #1
 8002168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800216c:	d301      	bcc.n	8002172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800216e:	2301      	movs	r3, #1
 8002170:	e00f      	b.n	8002192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002172:	4a0a      	ldr	r2, [pc, #40]	; (800219c <SysTick_Config+0x40>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3b01      	subs	r3, #1
 8002178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800217a:	210f      	movs	r1, #15
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	f7ff ff8e 	bl	80020a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <SysTick_Config+0x40>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218a:	4b04      	ldr	r3, [pc, #16]	; (800219c <SysTick_Config+0x40>)
 800218c:	2207      	movs	r2, #7
 800218e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	e000e010 	.word	0xe000e010

080021a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff ff29 	bl	8002000 <__NVIC_SetPriorityGrouping>
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c8:	f7ff ff3e 	bl	8002048 <__NVIC_GetPriorityGrouping>
 80021cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68b9      	ldr	r1, [r7, #8]
 80021d2:	6978      	ldr	r0, [r7, #20]
 80021d4:	f7ff ff8e 	bl	80020f4 <NVIC_EncodePriority>
 80021d8:	4602      	mov	r2, r0
 80021da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff5d 	bl	80020a0 <__NVIC_SetPriority>
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	4603      	mov	r3, r0
 80021f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff31 	bl	8002064 <__NVIC_EnableIRQ>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ffa2 	bl	800215c <SysTick_Config>
 8002218:	4603      	mov	r3, r0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b084      	sub	sp, #16
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002230:	f7ff feb6 	bl	8001fa0 <HAL_GetTick>
 8002234:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d008      	beq.n	8002254 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2280      	movs	r2, #128	; 0x80
 8002246:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e052      	b.n	80022fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0216 	bic.w	r2, r2, #22
 8002262:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002272:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002278:	2b00      	cmp	r3, #0
 800227a:	d103      	bne.n	8002284 <HAL_DMA_Abort+0x62>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002280:	2b00      	cmp	r3, #0
 8002282:	d007      	beq.n	8002294 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0208 	bic.w	r2, r2, #8
 8002292:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022a4:	e013      	b.n	80022ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022a6:	f7ff fe7b 	bl	8001fa0 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b05      	cmp	r3, #5
 80022b2:	d90c      	bls.n	80022ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2220      	movs	r2, #32
 80022b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2203      	movs	r2, #3
 80022be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e015      	b.n	80022fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1e4      	bne.n	80022a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e0:	223f      	movs	r2, #63	; 0x3f
 80022e2:	409a      	lsls	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d004      	beq.n	8002320 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2280      	movs	r2, #128	; 0x80
 800231a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e00c      	b.n	800233a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2205      	movs	r2, #5
 8002324:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
	...

08002348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	; 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002356:	2300      	movs	r3, #0
 8002358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
 8002362:	e177      	b.n	8002654 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002364:	2201      	movs	r2, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	429a      	cmp	r2, r3
 800237e:	f040 8166 	bne.w	800264e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d005      	beq.n	800239a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002396:	2b02      	cmp	r3, #2
 8002398:	d130      	bne.n	80023fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	2203      	movs	r2, #3
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023d0:	2201      	movs	r2, #1
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	4013      	ands	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 0201 	and.w	r2, r3, #1
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	2b03      	cmp	r3, #3
 8002406:	d017      	beq.n	8002438 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	2203      	movs	r2, #3
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d123      	bne.n	800248c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	08da      	lsrs	r2, r3, #3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3208      	adds	r2, #8
 800244c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	220f      	movs	r2, #15
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	691a      	ldr	r2, [r3, #16]
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	08da      	lsrs	r2, r3, #3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3208      	adds	r2, #8
 8002486:	69b9      	ldr	r1, [r7, #24]
 8002488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	2203      	movs	r2, #3
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0203 	and.w	r2, r3, #3
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f000 80c0 	beq.w	800264e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	4b66      	ldr	r3, [pc, #408]	; (800266c <HAL_GPIO_Init+0x324>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	4a65      	ldr	r2, [pc, #404]	; (800266c <HAL_GPIO_Init+0x324>)
 80024d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024dc:	6453      	str	r3, [r2, #68]	; 0x44
 80024de:	4b63      	ldr	r3, [pc, #396]	; (800266c <HAL_GPIO_Init+0x324>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024ea:	4a61      	ldr	r2, [pc, #388]	; (8002670 <HAL_GPIO_Init+0x328>)
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	3302      	adds	r3, #2
 80024f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	220f      	movs	r2, #15
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43db      	mvns	r3, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4013      	ands	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a58      	ldr	r2, [pc, #352]	; (8002674 <HAL_GPIO_Init+0x32c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d037      	beq.n	8002586 <HAL_GPIO_Init+0x23e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a57      	ldr	r2, [pc, #348]	; (8002678 <HAL_GPIO_Init+0x330>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d031      	beq.n	8002582 <HAL_GPIO_Init+0x23a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a56      	ldr	r2, [pc, #344]	; (800267c <HAL_GPIO_Init+0x334>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d02b      	beq.n	800257e <HAL_GPIO_Init+0x236>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a55      	ldr	r2, [pc, #340]	; (8002680 <HAL_GPIO_Init+0x338>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d025      	beq.n	800257a <HAL_GPIO_Init+0x232>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a54      	ldr	r2, [pc, #336]	; (8002684 <HAL_GPIO_Init+0x33c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d01f      	beq.n	8002576 <HAL_GPIO_Init+0x22e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a53      	ldr	r2, [pc, #332]	; (8002688 <HAL_GPIO_Init+0x340>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d019      	beq.n	8002572 <HAL_GPIO_Init+0x22a>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a52      	ldr	r2, [pc, #328]	; (800268c <HAL_GPIO_Init+0x344>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d013      	beq.n	800256e <HAL_GPIO_Init+0x226>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a51      	ldr	r2, [pc, #324]	; (8002690 <HAL_GPIO_Init+0x348>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d00d      	beq.n	800256a <HAL_GPIO_Init+0x222>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a50      	ldr	r2, [pc, #320]	; (8002694 <HAL_GPIO_Init+0x34c>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d007      	beq.n	8002566 <HAL_GPIO_Init+0x21e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a4f      	ldr	r2, [pc, #316]	; (8002698 <HAL_GPIO_Init+0x350>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d101      	bne.n	8002562 <HAL_GPIO_Init+0x21a>
 800255e:	2309      	movs	r3, #9
 8002560:	e012      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002562:	230a      	movs	r3, #10
 8002564:	e010      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002566:	2308      	movs	r3, #8
 8002568:	e00e      	b.n	8002588 <HAL_GPIO_Init+0x240>
 800256a:	2307      	movs	r3, #7
 800256c:	e00c      	b.n	8002588 <HAL_GPIO_Init+0x240>
 800256e:	2306      	movs	r3, #6
 8002570:	e00a      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002572:	2305      	movs	r3, #5
 8002574:	e008      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002576:	2304      	movs	r3, #4
 8002578:	e006      	b.n	8002588 <HAL_GPIO_Init+0x240>
 800257a:	2303      	movs	r3, #3
 800257c:	e004      	b.n	8002588 <HAL_GPIO_Init+0x240>
 800257e:	2302      	movs	r3, #2
 8002580:	e002      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002582:	2301      	movs	r3, #1
 8002584:	e000      	b.n	8002588 <HAL_GPIO_Init+0x240>
 8002586:	2300      	movs	r3, #0
 8002588:	69fa      	ldr	r2, [r7, #28]
 800258a:	f002 0203 	and.w	r2, r2, #3
 800258e:	0092      	lsls	r2, r2, #2
 8002590:	4093      	lsls	r3, r2
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002598:	4935      	ldr	r1, [pc, #212]	; (8002670 <HAL_GPIO_Init+0x328>)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	089b      	lsrs	r3, r3, #2
 800259e:	3302      	adds	r3, #2
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a6:	4b3d      	ldr	r3, [pc, #244]	; (800269c <HAL_GPIO_Init+0x354>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	43db      	mvns	r3, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4013      	ands	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025ca:	4a34      	ldr	r2, [pc, #208]	; (800269c <HAL_GPIO_Init+0x354>)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025d0:	4b32      	ldr	r3, [pc, #200]	; (800269c <HAL_GPIO_Init+0x354>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	43db      	mvns	r3, r3
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4013      	ands	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025f4:	4a29      	ldr	r2, [pc, #164]	; (800269c <HAL_GPIO_Init+0x354>)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025fa:	4b28      	ldr	r3, [pc, #160]	; (800269c <HAL_GPIO_Init+0x354>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	43db      	mvns	r3, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4013      	ands	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800261e:	4a1f      	ldr	r2, [pc, #124]	; (800269c <HAL_GPIO_Init+0x354>)
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002624:	4b1d      	ldr	r3, [pc, #116]	; (800269c <HAL_GPIO_Init+0x354>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	4313      	orrs	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002648:	4a14      	ldr	r2, [pc, #80]	; (800269c <HAL_GPIO_Init+0x354>)
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3301      	adds	r3, #1
 8002652:	61fb      	str	r3, [r7, #28]
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	2b0f      	cmp	r3, #15
 8002658:	f67f ae84 	bls.w	8002364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	3724      	adds	r7, #36	; 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800
 8002670:	40013800 	.word	0x40013800
 8002674:	40020000 	.word	0x40020000
 8002678:	40020400 	.word	0x40020400
 800267c:	40020800 	.word	0x40020800
 8002680:	40020c00 	.word	0x40020c00
 8002684:	40021000 	.word	0x40021000
 8002688:	40021400 	.word	0x40021400
 800268c:	40021800 	.word	0x40021800
 8002690:	40021c00 	.word	0x40021c00
 8002694:	40022000 	.word	0x40022000
 8002698:	40022400 	.word	0x40022400
 800269c:	40013c00 	.word	0x40013c00

080026a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	887b      	ldrh	r3, [r7, #2]
 80026b2:	4013      	ands	r3, r2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026b8:	2301      	movs	r3, #1
 80026ba:	73fb      	strb	r3, [r7, #15]
 80026bc:	e001      	b.n	80026c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
 80026dc:	4613      	mov	r3, r2
 80026de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026e0:	787b      	ldrb	r3, [r7, #1]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d003      	beq.n	80026ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026e6:	887a      	ldrh	r2, [r7, #2]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026ec:	e003      	b.n	80026f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026ee:	887b      	ldrh	r3, [r7, #2]
 80026f0:	041a      	lsls	r2, r3, #16
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	619a      	str	r2, [r3, #24]
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e12b      	b.n	800296e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff f89c 	bl	8001868 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2224      	movs	r2, #36	; 0x24
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0201 	bic.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002756:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002766:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002768:	f000 fdfc 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 800276c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4a81      	ldr	r2, [pc, #516]	; (8002978 <HAL_I2C_Init+0x274>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d807      	bhi.n	8002788 <HAL_I2C_Init+0x84>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4a80      	ldr	r2, [pc, #512]	; (800297c <HAL_I2C_Init+0x278>)
 800277c:	4293      	cmp	r3, r2
 800277e:	bf94      	ite	ls
 8002780:	2301      	movls	r3, #1
 8002782:	2300      	movhi	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	e006      	b.n	8002796 <HAL_I2C_Init+0x92>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4a7d      	ldr	r2, [pc, #500]	; (8002980 <HAL_I2C_Init+0x27c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	bf94      	ite	ls
 8002790:	2301      	movls	r3, #1
 8002792:	2300      	movhi	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0e7      	b.n	800296e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4a78      	ldr	r2, [pc, #480]	; (8002984 <HAL_I2C_Init+0x280>)
 80027a2:	fba2 2303 	umull	r2, r3, r2, r3
 80027a6:	0c9b      	lsrs	r3, r3, #18
 80027a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a6a      	ldr	r2, [pc, #424]	; (8002978 <HAL_I2C_Init+0x274>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d802      	bhi.n	80027d8 <HAL_I2C_Init+0xd4>
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	3301      	adds	r3, #1
 80027d6:	e009      	b.n	80027ec <HAL_I2C_Init+0xe8>
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	4a69      	ldr	r2, [pc, #420]	; (8002988 <HAL_I2C_Init+0x284>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	099b      	lsrs	r3, r3, #6
 80027ea:	3301      	adds	r3, #1
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	430b      	orrs	r3, r1
 80027f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80027fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	495c      	ldr	r1, [pc, #368]	; (8002978 <HAL_I2C_Init+0x274>)
 8002808:	428b      	cmp	r3, r1
 800280a:	d819      	bhi.n	8002840 <HAL_I2C_Init+0x13c>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1e59      	subs	r1, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fbb1 f3f3 	udiv	r3, r1, r3
 800281a:	1c59      	adds	r1, r3, #1
 800281c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002820:	400b      	ands	r3, r1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00a      	beq.n	800283c <HAL_I2C_Init+0x138>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1e59      	subs	r1, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fbb1 f3f3 	udiv	r3, r1, r3
 8002834:	3301      	adds	r3, #1
 8002836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800283a:	e051      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 800283c:	2304      	movs	r3, #4
 800283e:	e04f      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d111      	bne.n	800286c <HAL_I2C_Init+0x168>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1e58      	subs	r0, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	440b      	add	r3, r1
 8002856:	fbb0 f3f3 	udiv	r3, r0, r3
 800285a:	3301      	adds	r3, #1
 800285c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	e012      	b.n	8002892 <HAL_I2C_Init+0x18e>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1e58      	subs	r0, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6859      	ldr	r1, [r3, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	0099      	lsls	r1, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002882:	3301      	adds	r3, #1
 8002884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf0c      	ite	eq
 800288c:	2301      	moveq	r3, #1
 800288e:	2300      	movne	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_Init+0x196>
 8002896:	2301      	movs	r3, #1
 8002898:	e022      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10e      	bne.n	80028c0 <HAL_I2C_Init+0x1bc>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	1e58      	subs	r0, r3, #1
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6859      	ldr	r1, [r3, #4]
 80028aa:	460b      	mov	r3, r1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	440b      	add	r3, r1
 80028b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b4:	3301      	adds	r3, #1
 80028b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028be:	e00f      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1e58      	subs	r0, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6859      	ldr	r1, [r3, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	0099      	lsls	r1, r3, #2
 80028d0:	440b      	add	r3, r1
 80028d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d6:	3301      	adds	r3, #1
 80028d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	6809      	ldr	r1, [r1, #0]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69da      	ldr	r2, [r3, #28]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800290e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6911      	ldr	r1, [r2, #16]
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68d2      	ldr	r2, [r2, #12]
 800291a:	4311      	orrs	r1, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	430b      	orrs	r3, r1
 8002922:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695a      	ldr	r2, [r3, #20]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	000186a0 	.word	0x000186a0
 800297c:	001e847f 	.word	0x001e847f
 8002980:	003d08ff 	.word	0x003d08ff
 8002984:	431bde83 	.word	0x431bde83
 8002988:	10624dd3 	.word	0x10624dd3

0800298c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b20      	cmp	r3, #32
 80029a0:	d129      	bne.n	80029f6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2224      	movs	r2, #36	; 0x24
 80029a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0210 	bic.w	r2, r2, #16
 80029c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0201 	orr.w	r2, r2, #1
 80029e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b20      	cmp	r3, #32
 8002a1c:	d12a      	bne.n	8002a74 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2224      	movs	r2, #36	; 0x24
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0201 	bic.w	r2, r2, #1
 8002a34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	f023 030f 	bic.w	r3, r3, #15
 8002a44:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	89fb      	ldrh	r3, [r7, #14]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	89fa      	ldrh	r2, [r7, #14]
 8002a56:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e000      	b.n	8002a76 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
  }
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	603b      	str	r3, [r7, #0]
 8002a92:	4b20      	ldr	r3, [pc, #128]	; (8002b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	4a1f      	ldr	r2, [pc, #124]	; (8002b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9e:	4b1d      	ldr	r3, [pc, #116]	; (8002b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <HAL_PWREx_EnableOverDrive+0x94>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ab0:	f7ff fa76 	bl	8001fa0 <HAL_GetTick>
 8002ab4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ab6:	e009      	b.n	8002acc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ab8:	f7ff fa72 	bl	8001fa0 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ac6:	d901      	bls.n	8002acc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e01f      	b.n	8002b0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002acc:	4b13      	ldr	r3, [pc, #76]	; (8002b1c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad8:	d1ee      	bne.n	8002ab8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ada:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ae0:	f7ff fa5e 	bl	8001fa0 <HAL_GetTick>
 8002ae4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ae6:	e009      	b.n	8002afc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ae8:	f7ff fa5a 	bl	8001fa0 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002af6:	d901      	bls.n	8002afc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e007      	b.n	8002b0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002afc:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <HAL_PWREx_EnableOverDrive+0x98>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b08:	d1ee      	bne.n	8002ae8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40023800 	.word	0x40023800
 8002b18:	420e0040 	.word	0x420e0040
 8002b1c:	40007000 	.word	0x40007000
 8002b20:	420e0044 	.word	0x420e0044

08002b24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e264      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d075      	beq.n	8002c2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b42:	4ba3      	ldr	r3, [pc, #652]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d00c      	beq.n	8002b68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b4e:	4ba0      	ldr	r3, [pc, #640]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d112      	bne.n	8002b80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b5a:	4b9d      	ldr	r3, [pc, #628]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b66:	d10b      	bne.n	8002b80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b68:	4b99      	ldr	r3, [pc, #612]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d05b      	beq.n	8002c2c <HAL_RCC_OscConfig+0x108>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d157      	bne.n	8002c2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e23f      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b88:	d106      	bne.n	8002b98 <HAL_RCC_OscConfig+0x74>
 8002b8a:	4b91      	ldr	r3, [pc, #580]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a90      	ldr	r2, [pc, #576]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e01d      	b.n	8002bd4 <HAL_RCC_OscConfig+0xb0>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ba0:	d10c      	bne.n	8002bbc <HAL_RCC_OscConfig+0x98>
 8002ba2:	4b8b      	ldr	r3, [pc, #556]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a8a      	ldr	r2, [pc, #552]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b88      	ldr	r3, [pc, #544]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a87      	ldr	r2, [pc, #540]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	e00b      	b.n	8002bd4 <HAL_RCC_OscConfig+0xb0>
 8002bbc:	4b84      	ldr	r3, [pc, #528]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a83      	ldr	r2, [pc, #524]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b81      	ldr	r3, [pc, #516]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a80      	ldr	r2, [pc, #512]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d013      	beq.n	8002c04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bdc:	f7ff f9e0 	bl	8001fa0 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002be4:	f7ff f9dc 	bl	8001fa0 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b64      	cmp	r3, #100	; 0x64
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e204      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	4b76      	ldr	r3, [pc, #472]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0xc0>
 8002c02:	e014      	b.n	8002c2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c04:	f7ff f9cc 	bl	8001fa0 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c0c:	f7ff f9c8 	bl	8001fa0 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	; 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e1f0      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1e:	4b6c      	ldr	r3, [pc, #432]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f0      	bne.n	8002c0c <HAL_RCC_OscConfig+0xe8>
 8002c2a:	e000      	b.n	8002c2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d063      	beq.n	8002d02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c3a:	4b65      	ldr	r3, [pc, #404]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00b      	beq.n	8002c5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c46:	4b62      	ldr	r3, [pc, #392]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d11c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c52:	4b5f      	ldr	r3, [pc, #380]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d116      	bne.n	8002c8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5e:	4b5c      	ldr	r3, [pc, #368]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d005      	beq.n	8002c76 <HAL_RCC_OscConfig+0x152>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d001      	beq.n	8002c76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e1c4      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c76:	4b56      	ldr	r3, [pc, #344]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	4952      	ldr	r1, [pc, #328]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8a:	e03a      	b.n	8002d02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d020      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c94:	4b4f      	ldr	r3, [pc, #316]	; (8002dd4 <HAL_RCC_OscConfig+0x2b0>)
 8002c96:	2201      	movs	r2, #1
 8002c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7ff f981 	bl	8001fa0 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca0:	e008      	b.n	8002cb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ca2:	f7ff f97d 	bl	8001fa0 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e1a5      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb4:	4b46      	ldr	r3, [pc, #280]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0f0      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc0:	4b43      	ldr	r3, [pc, #268]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4940      	ldr	r1, [pc, #256]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	600b      	str	r3, [r1, #0]
 8002cd4:	e015      	b.n	8002d02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd6:	4b3f      	ldr	r3, [pc, #252]	; (8002dd4 <HAL_RCC_OscConfig+0x2b0>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7ff f960 	bl	8001fa0 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ce4:	f7ff f95c 	bl	8001fa0 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e184      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf6:	4b36      	ldr	r3, [pc, #216]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d030      	beq.n	8002d70 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d016      	beq.n	8002d44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d16:	4b30      	ldr	r3, [pc, #192]	; (8002dd8 <HAL_RCC_OscConfig+0x2b4>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1c:	f7ff f940 	bl	8001fa0 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d24:	f7ff f93c 	bl	8001fa0 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e164      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d36:	4b26      	ldr	r3, [pc, #152]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0x200>
 8002d42:	e015      	b.n	8002d70 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d44:	4b24      	ldr	r3, [pc, #144]	; (8002dd8 <HAL_RCC_OscConfig+0x2b4>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d4a:	f7ff f929 	bl	8001fa0 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d52:	f7ff f925 	bl	8001fa0 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e14d      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d64:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f0      	bne.n	8002d52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 80a0 	beq.w	8002ebe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d82:	4b13      	ldr	r3, [pc, #76]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10f      	bne.n	8002dae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60bb      	str	r3, [r7, #8]
 8002d92:	4b0f      	ldr	r3, [pc, #60]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	4a0e      	ldr	r2, [pc, #56]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <HAL_RCC_OscConfig+0x2ac>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da6:	60bb      	str	r3, [r7, #8]
 8002da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002daa:	2301      	movs	r3, #1
 8002dac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <HAL_RCC_OscConfig+0x2b8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d121      	bne.n	8002dfe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dba:	4b08      	ldr	r3, [pc, #32]	; (8002ddc <HAL_RCC_OscConfig+0x2b8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a07      	ldr	r2, [pc, #28]	; (8002ddc <HAL_RCC_OscConfig+0x2b8>)
 8002dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc6:	f7ff f8eb 	bl	8001fa0 <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dcc:	e011      	b.n	8002df2 <HAL_RCC_OscConfig+0x2ce>
 8002dce:	bf00      	nop
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	42470000 	.word	0x42470000
 8002dd8:	42470e80 	.word	0x42470e80
 8002ddc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de0:	f7ff f8de 	bl	8001fa0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e106      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df2:	4b85      	ldr	r3, [pc, #532]	; (8003008 <HAL_RCC_OscConfig+0x4e4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f0      	beq.n	8002de0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d106      	bne.n	8002e14 <HAL_RCC_OscConfig+0x2f0>
 8002e06:	4b81      	ldr	r3, [pc, #516]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0a:	4a80      	ldr	r2, [pc, #512]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	; 0x70
 8002e12:	e01c      	b.n	8002e4e <HAL_RCC_OscConfig+0x32a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d10c      	bne.n	8002e36 <HAL_RCC_OscConfig+0x312>
 8002e1c:	4b7b      	ldr	r3, [pc, #492]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e20:	4a7a      	ldr	r2, [pc, #488]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	6713      	str	r3, [r2, #112]	; 0x70
 8002e28:	4b78      	ldr	r3, [pc, #480]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2c:	4a77      	ldr	r2, [pc, #476]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6713      	str	r3, [r2, #112]	; 0x70
 8002e34:	e00b      	b.n	8002e4e <HAL_RCC_OscConfig+0x32a>
 8002e36:	4b75      	ldr	r3, [pc, #468]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e3a:	4a74      	ldr	r2, [pc, #464]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	6713      	str	r3, [r2, #112]	; 0x70
 8002e42:	4b72      	ldr	r3, [pc, #456]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e46:	4a71      	ldr	r2, [pc, #452]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e48:	f023 0304 	bic.w	r3, r3, #4
 8002e4c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d015      	beq.n	8002e82 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e56:	f7ff f8a3 	bl	8001fa0 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e5c:	e00a      	b.n	8002e74 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e5e:	f7ff f89f 	bl	8001fa0 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e0c5      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e74:	4b65      	ldr	r3, [pc, #404]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0ee      	beq.n	8002e5e <HAL_RCC_OscConfig+0x33a>
 8002e80:	e014      	b.n	8002eac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e82:	f7ff f88d 	bl	8001fa0 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e88:	e00a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e8a:	f7ff f889 	bl	8001fa0 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e0af      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea0:	4b5a      	ldr	r3, [pc, #360]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1ee      	bne.n	8002e8a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eb2:	4b56      	ldr	r3, [pc, #344]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	4a55      	ldr	r2, [pc, #340]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ebc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 809b 	beq.w	8002ffe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ec8:	4b50      	ldr	r3, [pc, #320]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 030c 	and.w	r3, r3, #12
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d05c      	beq.n	8002f8e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d141      	bne.n	8002f60 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002edc:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <HAL_RCC_OscConfig+0x4ec>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee2:	f7ff f85d 	bl	8001fa0 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eea:	f7ff f859 	bl	8001fa0 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e081      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efc:	4b43      	ldr	r3, [pc, #268]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69da      	ldr	r2, [r3, #28]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	019b      	lsls	r3, r3, #6
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1e:	085b      	lsrs	r3, r3, #1
 8002f20:	3b01      	subs	r3, #1
 8002f22:	041b      	lsls	r3, r3, #16
 8002f24:	431a      	orrs	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2a:	061b      	lsls	r3, r3, #24
 8002f2c:	4937      	ldr	r1, [pc, #220]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f32:	4b37      	ldr	r3, [pc, #220]	; (8003010 <HAL_RCC_OscConfig+0x4ec>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f38:	f7ff f832 	bl	8001fa0 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f40:	f7ff f82e 	bl	8001fa0 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e056      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f52:	4b2e      	ldr	r3, [pc, #184]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0f0      	beq.n	8002f40 <HAL_RCC_OscConfig+0x41c>
 8002f5e:	e04e      	b.n	8002ffe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f60:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <HAL_RCC_OscConfig+0x4ec>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7ff f81b 	bl	8001fa0 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f6e:	f7ff f817 	bl	8001fa0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e03f      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f80:	4b22      	ldr	r3, [pc, #136]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d1f0      	bne.n	8002f6e <HAL_RCC_OscConfig+0x44a>
 8002f8c:	e037      	b.n	8002ffe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e032      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	; (800300c <HAL_RCC_OscConfig+0x4e8>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d028      	beq.n	8002ffa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d121      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d11a      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002fca:	4013      	ands	r3, r2
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fd0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d111      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	085b      	lsrs	r3, r3, #1
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40007000 	.word	0x40007000
 800300c:	40023800 	.word	0x40023800
 8003010:	42470060 	.word	0x42470060

08003014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e0cc      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003028:	4b68      	ldr	r3, [pc, #416]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 030f 	and.w	r3, r3, #15
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d90c      	bls.n	8003050 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003036:	4b65      	ldr	r3, [pc, #404]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800303e:	4b63      	ldr	r3, [pc, #396]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e0b8      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d020      	beq.n	800309e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003068:	4b59      	ldr	r3, [pc, #356]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	4a58      	ldr	r2, [pc, #352]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 800306e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003072:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003080:	4b53      	ldr	r3, [pc, #332]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	4a52      	ldr	r2, [pc, #328]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003086:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800308a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800308c:	4b50      	ldr	r3, [pc, #320]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	494d      	ldr	r1, [pc, #308]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	4313      	orrs	r3, r2
 800309c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d044      	beq.n	8003134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d107      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b2:	4b47      	ldr	r3, [pc, #284]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d119      	bne.n	80030f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e07f      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d003      	beq.n	80030d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d107      	bne.n	80030e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d2:	4b3f      	ldr	r3, [pc, #252]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d109      	bne.n	80030f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e06f      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e2:	4b3b      	ldr	r3, [pc, #236]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e067      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030f2:	4b37      	ldr	r3, [pc, #220]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f023 0203 	bic.w	r2, r3, #3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	4934      	ldr	r1, [pc, #208]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	4313      	orrs	r3, r2
 8003102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003104:	f7fe ff4c 	bl	8001fa0 <HAL_GetTick>
 8003108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310a:	e00a      	b.n	8003122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800310c:	f7fe ff48 	bl	8001fa0 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	; 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e04f      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003122:	4b2b      	ldr	r3, [pc, #172]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 020c 	and.w	r2, r3, #12
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	429a      	cmp	r2, r3
 8003132:	d1eb      	bne.n	800310c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003134:	4b25      	ldr	r3, [pc, #148]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 030f 	and.w	r3, r3, #15
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	429a      	cmp	r2, r3
 8003140:	d20c      	bcs.n	800315c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003142:	4b22      	ldr	r3, [pc, #136]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800314a:	4b20      	ldr	r3, [pc, #128]	; (80031cc <HAL_RCC_ClockConfig+0x1b8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d001      	beq.n	800315c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e032      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	d008      	beq.n	800317a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003168:	4b19      	ldr	r3, [pc, #100]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	4916      	ldr	r1, [pc, #88]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003176:	4313      	orrs	r3, r2
 8003178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d009      	beq.n	800319a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	490e      	ldr	r1, [pc, #56]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	4313      	orrs	r3, r2
 8003198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800319a:	f000 f821 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 800319e:	4602      	mov	r2, r0
 80031a0:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	091b      	lsrs	r3, r3, #4
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	490a      	ldr	r1, [pc, #40]	; (80031d4 <HAL_RCC_ClockConfig+0x1c0>)
 80031ac:	5ccb      	ldrb	r3, [r1, r3]
 80031ae:	fa22 f303 	lsr.w	r3, r2, r3
 80031b2:	4a09      	ldr	r2, [pc, #36]	; (80031d8 <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <HAL_RCC_ClockConfig+0x1c8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe feac 	bl	8001f18 <HAL_InitTick>

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023c00 	.word	0x40023c00
 80031d0:	40023800 	.word	0x40023800
 80031d4:	080080c8 	.word	0x080080c8
 80031d8:	20000000 	.word	0x20000000
 80031dc:	20000004 	.word	0x20000004

080031e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e0:	b5b0      	push	{r4, r5, r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80031e6:	2100      	movs	r1, #0
 80031e8:	6079      	str	r1, [r7, #4]
 80031ea:	2100      	movs	r1, #0
 80031ec:	60f9      	str	r1, [r7, #12]
 80031ee:	2100      	movs	r1, #0
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80031f2:	2100      	movs	r1, #0
 80031f4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031f6:	4952      	ldr	r1, [pc, #328]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 80031f8:	6889      	ldr	r1, [r1, #8]
 80031fa:	f001 010c 	and.w	r1, r1, #12
 80031fe:	2908      	cmp	r1, #8
 8003200:	d00d      	beq.n	800321e <HAL_RCC_GetSysClockFreq+0x3e>
 8003202:	2908      	cmp	r1, #8
 8003204:	f200 8094 	bhi.w	8003330 <HAL_RCC_GetSysClockFreq+0x150>
 8003208:	2900      	cmp	r1, #0
 800320a:	d002      	beq.n	8003212 <HAL_RCC_GetSysClockFreq+0x32>
 800320c:	2904      	cmp	r1, #4
 800320e:	d003      	beq.n	8003218 <HAL_RCC_GetSysClockFreq+0x38>
 8003210:	e08e      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003212:	4b4c      	ldr	r3, [pc, #304]	; (8003344 <HAL_RCC_GetSysClockFreq+0x164>)
 8003214:	60bb      	str	r3, [r7, #8]
       break;
 8003216:	e08e      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003218:	4b4b      	ldr	r3, [pc, #300]	; (8003348 <HAL_RCC_GetSysClockFreq+0x168>)
 800321a:	60bb      	str	r3, [r7, #8]
      break;
 800321c:	e08b      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800321e:	4948      	ldr	r1, [pc, #288]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 8003220:	6849      	ldr	r1, [r1, #4]
 8003222:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003226:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003228:	4945      	ldr	r1, [pc, #276]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 800322a:	6849      	ldr	r1, [r1, #4]
 800322c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003230:	2900      	cmp	r1, #0
 8003232:	d024      	beq.n	800327e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003234:	4942      	ldr	r1, [pc, #264]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 8003236:	6849      	ldr	r1, [r1, #4]
 8003238:	0989      	lsrs	r1, r1, #6
 800323a:	4608      	mov	r0, r1
 800323c:	f04f 0100 	mov.w	r1, #0
 8003240:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003244:	f04f 0500 	mov.w	r5, #0
 8003248:	ea00 0204 	and.w	r2, r0, r4
 800324c:	ea01 0305 	and.w	r3, r1, r5
 8003250:	493d      	ldr	r1, [pc, #244]	; (8003348 <HAL_RCC_GetSysClockFreq+0x168>)
 8003252:	fb01 f003 	mul.w	r0, r1, r3
 8003256:	2100      	movs	r1, #0
 8003258:	fb01 f102 	mul.w	r1, r1, r2
 800325c:	1844      	adds	r4, r0, r1
 800325e:	493a      	ldr	r1, [pc, #232]	; (8003348 <HAL_RCC_GetSysClockFreq+0x168>)
 8003260:	fba2 0101 	umull	r0, r1, r2, r1
 8003264:	1863      	adds	r3, r4, r1
 8003266:	4619      	mov	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	461a      	mov	r2, r3
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	f7fd fcfa 	bl	8000c68 <__aeabi_uldivmod>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4613      	mov	r3, r2
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	e04a      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800327e:	4b30      	ldr	r3, [pc, #192]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	099b      	lsrs	r3, r3, #6
 8003284:	461a      	mov	r2, r3
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800328e:	f04f 0100 	mov.w	r1, #0
 8003292:	ea02 0400 	and.w	r4, r2, r0
 8003296:	ea03 0501 	and.w	r5, r3, r1
 800329a:	4620      	mov	r0, r4
 800329c:	4629      	mov	r1, r5
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	014b      	lsls	r3, r1, #5
 80032a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032ac:	0142      	lsls	r2, r0, #5
 80032ae:	4610      	mov	r0, r2
 80032b0:	4619      	mov	r1, r3
 80032b2:	1b00      	subs	r0, r0, r4
 80032b4:	eb61 0105 	sbc.w	r1, r1, r5
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	018b      	lsls	r3, r1, #6
 80032c2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032c6:	0182      	lsls	r2, r0, #6
 80032c8:	1a12      	subs	r2, r2, r0
 80032ca:	eb63 0301 	sbc.w	r3, r3, r1
 80032ce:	f04f 0000 	mov.w	r0, #0
 80032d2:	f04f 0100 	mov.w	r1, #0
 80032d6:	00d9      	lsls	r1, r3, #3
 80032d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032dc:	00d0      	lsls	r0, r2, #3
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	1912      	adds	r2, r2, r4
 80032e4:	eb45 0303 	adc.w	r3, r5, r3
 80032e8:	f04f 0000 	mov.w	r0, #0
 80032ec:	f04f 0100 	mov.w	r1, #0
 80032f0:	0299      	lsls	r1, r3, #10
 80032f2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80032f6:	0290      	lsls	r0, r2, #10
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	f7fd fcae 	bl	8000c68 <__aeabi_uldivmod>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4613      	mov	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003314:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <HAL_RCC_GetSysClockFreq+0x160>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	0c1b      	lsrs	r3, r3, #16
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	3301      	adds	r3, #1
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	fbb2 f3f3 	udiv	r3, r2, r3
 800332c:	60bb      	str	r3, [r7, #8]
      break;
 800332e:	e002      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003330:	4b04      	ldr	r3, [pc, #16]	; (8003344 <HAL_RCC_GetSysClockFreq+0x164>)
 8003332:	60bb      	str	r3, [r7, #8]
      break;
 8003334:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003336:	68bb      	ldr	r3, [r7, #8]
}
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bdb0      	pop	{r4, r5, r7, pc}
 8003340:	40023800 	.word	0x40023800
 8003344:	00f42400 	.word	0x00f42400
 8003348:	017d7840 	.word	0x017d7840

0800334c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003350:	4b03      	ldr	r3, [pc, #12]	; (8003360 <HAL_RCC_GetHCLKFreq+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000000 	.word	0x20000000

08003364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003368:	f7ff fff0 	bl	800334c <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b05      	ldr	r3, [pc, #20]	; (8003384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0a9b      	lsrs	r3, r3, #10
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4903      	ldr	r1, [pc, #12]	; (8003388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	080080d8 	.word	0x080080d8

0800338c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003390:	f7ff ffdc 	bl	800334c <HAL_RCC_GetHCLKFreq>
 8003394:	4602      	mov	r2, r0
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0b5b      	lsrs	r3, r3, #13
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033a2:	5ccb      	ldrb	r3, [r1, r3]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	080080d8 	.word	0x080080d8

080033b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e041      	b.n	800344a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fe fac2 	bl	8001964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3304      	adds	r3, #4
 80033f0:	4619      	mov	r1, r3
 80033f2:	4610      	mov	r0, r2
 80033f4:	f000 f964 	bl	80036c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b082      	sub	sp, #8
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e041      	b.n	80034e8 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d106      	bne.n	800347e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f839 	bl	80034f0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3304      	adds	r3, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4610      	mov	r0, r2
 8003492:	f000 f915 	bl	80036c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800351a:	2b01      	cmp	r3, #1
 800351c:	d101      	bne.n	8003522 <HAL_TIM_IC_ConfigChannel+0x1e>
 800351e:	2302      	movs	r3, #2
 8003520:	e088      	b.n	8003634 <HAL_TIM_IC_ConfigChannel+0x130>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d11b      	bne.n	8003568 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f000 f9f0 	bl	8003924 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 020c 	bic.w	r2, r2, #12
 8003552:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6999      	ldr	r1, [r3, #24]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	619a      	str	r2, [r3, #24]
 8003566:	e060      	b.n	800362a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b04      	cmp	r3, #4
 800356c:	d11c      	bne.n	80035a8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6818      	ldr	r0, [r3, #0]
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	6819      	ldr	r1, [r3, #0]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	f000 fa74 	bl	8003a6a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	699a      	ldr	r2, [r3, #24]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003590:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6999      	ldr	r1, [r3, #24]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	021a      	lsls	r2, r3, #8
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	619a      	str	r2, [r3, #24]
 80035a6:	e040      	b.n	800362a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b08      	cmp	r3, #8
 80035ac:	d11b      	bne.n	80035e6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6818      	ldr	r0, [r3, #0]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	6819      	ldr	r1, [r3, #0]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f000 fac1 	bl	8003b44 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69da      	ldr	r2, [r3, #28]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 020c 	bic.w	r2, r2, #12
 80035d0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	69d9      	ldr	r1, [r3, #28]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	61da      	str	r2, [r3, #28]
 80035e4:	e021      	b.n	800362a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b0c      	cmp	r3, #12
 80035ea:	d11c      	bne.n	8003626 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6818      	ldr	r0, [r3, #0]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	6819      	ldr	r1, [r3, #0]
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f000 fade 	bl	8003bbc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800360e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69d9      	ldr	r1, [r3, #28]
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	021a      	lsls	r2, r3, #8
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	61da      	str	r2, [r3, #28]
 8003624:	e001      	b.n	800362a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003632:	7dfb      	ldrb	r3, [r7, #23]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800364c:	2b01      	cmp	r3, #1
 800364e:	d101      	bne.n	8003654 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003650:	2302      	movs	r3, #2
 8003652:	e031      	b.n	80036b8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2202      	movs	r2, #2
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003664:	6839      	ldr	r1, [r7, #0]
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f8ca 	bl	8003800 <TIM_SlaveTimer_SetConfig>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d009      	beq.n	8003686 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e018      	b.n	80036b8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003694:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036a4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a40      	ldr	r2, [pc, #256]	; (80037d4 <TIM_Base_SetConfig+0x114>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d013      	beq.n	8003700 <TIM_Base_SetConfig+0x40>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036de:	d00f      	beq.n	8003700 <TIM_Base_SetConfig+0x40>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a3d      	ldr	r2, [pc, #244]	; (80037d8 <TIM_Base_SetConfig+0x118>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00b      	beq.n	8003700 <TIM_Base_SetConfig+0x40>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a3c      	ldr	r2, [pc, #240]	; (80037dc <TIM_Base_SetConfig+0x11c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d007      	beq.n	8003700 <TIM_Base_SetConfig+0x40>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a3b      	ldr	r2, [pc, #236]	; (80037e0 <TIM_Base_SetConfig+0x120>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d003      	beq.n	8003700 <TIM_Base_SetConfig+0x40>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a3a      	ldr	r2, [pc, #232]	; (80037e4 <TIM_Base_SetConfig+0x124>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d108      	bne.n	8003712 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4313      	orrs	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a2f      	ldr	r2, [pc, #188]	; (80037d4 <TIM_Base_SetConfig+0x114>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d02b      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003720:	d027      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a2c      	ldr	r2, [pc, #176]	; (80037d8 <TIM_Base_SetConfig+0x118>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d023      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a2b      	ldr	r2, [pc, #172]	; (80037dc <TIM_Base_SetConfig+0x11c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d01f      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a2a      	ldr	r2, [pc, #168]	; (80037e0 <TIM_Base_SetConfig+0x120>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d01b      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a29      	ldr	r2, [pc, #164]	; (80037e4 <TIM_Base_SetConfig+0x124>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d017      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a28      	ldr	r2, [pc, #160]	; (80037e8 <TIM_Base_SetConfig+0x128>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d013      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a27      	ldr	r2, [pc, #156]	; (80037ec <TIM_Base_SetConfig+0x12c>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00f      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a26      	ldr	r2, [pc, #152]	; (80037f0 <TIM_Base_SetConfig+0x130>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00b      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a25      	ldr	r2, [pc, #148]	; (80037f4 <TIM_Base_SetConfig+0x134>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d007      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a24      	ldr	r2, [pc, #144]	; (80037f8 <TIM_Base_SetConfig+0x138>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d003      	beq.n	8003772 <TIM_Base_SetConfig+0xb2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a23      	ldr	r2, [pc, #140]	; (80037fc <TIM_Base_SetConfig+0x13c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d108      	bne.n	8003784 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003778:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4313      	orrs	r3, r2
 8003782:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a0a      	ldr	r2, [pc, #40]	; (80037d4 <TIM_Base_SetConfig+0x114>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d003      	beq.n	80037b8 <TIM_Base_SetConfig+0xf8>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a0c      	ldr	r2, [pc, #48]	; (80037e4 <TIM_Base_SetConfig+0x124>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d103      	bne.n	80037c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	615a      	str	r2, [r3, #20]
}
 80037c6:	bf00      	nop
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40010000 	.word	0x40010000
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40010400 	.word	0x40010400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	40014400 	.word	0x40014400
 80037f0:	40014800 	.word	0x40014800
 80037f4:	40001800 	.word	0x40001800
 80037f8:	40001c00 	.word	0x40001c00
 80037fc:	40002000 	.word	0x40002000

08003800 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800380a:	2300      	movs	r3, #0
 800380c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800381c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	f023 0307 	bic.w	r3, r3, #7
 800382e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b70      	cmp	r3, #112	; 0x70
 8003848:	d01a      	beq.n	8003880 <TIM_SlaveTimer_SetConfig+0x80>
 800384a:	2b70      	cmp	r3, #112	; 0x70
 800384c:	d860      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 800384e:	2b60      	cmp	r3, #96	; 0x60
 8003850:	d054      	beq.n	80038fc <TIM_SlaveTimer_SetConfig+0xfc>
 8003852:	2b60      	cmp	r3, #96	; 0x60
 8003854:	d85c      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 8003856:	2b50      	cmp	r3, #80	; 0x50
 8003858:	d046      	beq.n	80038e8 <TIM_SlaveTimer_SetConfig+0xe8>
 800385a:	2b50      	cmp	r3, #80	; 0x50
 800385c:	d858      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 800385e:	2b40      	cmp	r3, #64	; 0x40
 8003860:	d019      	beq.n	8003896 <TIM_SlaveTimer_SetConfig+0x96>
 8003862:	2b40      	cmp	r3, #64	; 0x40
 8003864:	d854      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 8003866:	2b30      	cmp	r3, #48	; 0x30
 8003868:	d055      	beq.n	8003916 <TIM_SlaveTimer_SetConfig+0x116>
 800386a:	2b30      	cmp	r3, #48	; 0x30
 800386c:	d850      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 800386e:	2b20      	cmp	r3, #32
 8003870:	d051      	beq.n	8003916 <TIM_SlaveTimer_SetConfig+0x116>
 8003872:	2b20      	cmp	r3, #32
 8003874:	d84c      	bhi.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
 8003876:	2b00      	cmp	r3, #0
 8003878:	d04d      	beq.n	8003916 <TIM_SlaveTimer_SetConfig+0x116>
 800387a:	2b10      	cmp	r3, #16
 800387c:	d04b      	beq.n	8003916 <TIM_SlaveTimer_SetConfig+0x116>
 800387e:	e047      	b.n	8003910 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	68d9      	ldr	r1, [r3, #12]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	f000 f9d1 	bl	8003c36 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8003894:	e040      	b.n	8003918 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b05      	cmp	r3, #5
 800389c:	d101      	bne.n	80038a2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e03b      	b.n	800391a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6a1b      	ldr	r3, [r3, #32]
 80038a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6a1a      	ldr	r2, [r3, #32]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0201 	bic.w	r2, r2, #1
 80038b8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038c8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	621a      	str	r2, [r3, #32]
      break;
 80038e6:	e017      	b.n	8003918 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6818      	ldr	r0, [r3, #0]
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	6899      	ldr	r1, [r3, #8]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	461a      	mov	r2, r3
 80038f6:	f000 f889 	bl	8003a0c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80038fa:	e00d      	b.n	8003918 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	6899      	ldr	r1, [r3, #8]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	461a      	mov	r2, r3
 800390a:	f000 f8eb 	bl	8003ae4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800390e:	e003      	b.n	8003918 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	75fb      	strb	r3, [r7, #23]
      break;
 8003914:	e000      	b.n	8003918 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003916:	bf00      	nop
  }

  return status;
 8003918:	7dfb      	ldrb	r3, [r7, #23]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	f023 0201 	bic.w	r2, r3, #1
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4a28      	ldr	r2, [pc, #160]	; (80039f0 <TIM_TI1_SetConfig+0xcc>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01b      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003958:	d017      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4a25      	ldr	r2, [pc, #148]	; (80039f4 <TIM_TI1_SetConfig+0xd0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4a24      	ldr	r2, [pc, #144]	; (80039f8 <TIM_TI1_SetConfig+0xd4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00f      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4a23      	ldr	r2, [pc, #140]	; (80039fc <TIM_TI1_SetConfig+0xd8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00b      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4a22      	ldr	r2, [pc, #136]	; (8003a00 <TIM_TI1_SetConfig+0xdc>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d007      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4a21      	ldr	r2, [pc, #132]	; (8003a04 <TIM_TI1_SetConfig+0xe0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d003      	beq.n	800398a <TIM_TI1_SetConfig+0x66>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4a20      	ldr	r2, [pc, #128]	; (8003a08 <TIM_TI1_SetConfig+0xe4>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d101      	bne.n	800398e <TIM_TI1_SetConfig+0x6a>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <TIM_TI1_SetConfig+0x6c>
 800398e:	2300      	movs	r3, #0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d008      	beq.n	80039a6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	f023 0303 	bic.w	r3, r3, #3
 800399a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	e003      	b.n	80039ae <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f023 030a 	bic.w	r3, r3, #10
 80039c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f003 030a 	and.w	r3, r3, #10
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	621a      	str	r2, [r3, #32]
}
 80039e2:	bf00      	nop
 80039e4:	371c      	adds	r7, #28
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	40010000 	.word	0x40010000
 80039f4:	40000400 	.word	0x40000400
 80039f8:	40000800 	.word	0x40000800
 80039fc:	40000c00 	.word	0x40000c00
 8003a00:	40010400 	.word	0x40010400
 8003a04:	40014000 	.word	0x40014000
 8003a08:	40001800 	.word	0x40001800

08003a0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f023 0201 	bic.w	r2, r3, #1
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 030a 	bic.w	r3, r3, #10
 8003a48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	621a      	str	r2, [r3, #32]
}
 8003a5e:	bf00      	nop
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b087      	sub	sp, #28
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	60f8      	str	r0, [r7, #12]
 8003a72:	60b9      	str	r1, [r7, #8]
 8003a74:	607a      	str	r2, [r7, #4]
 8003a76:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	f023 0210 	bic.w	r2, r3, #16
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003aa8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	031b      	lsls	r3, r3, #12
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003abc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	011b      	lsls	r3, r3, #4
 8003ac2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	621a      	str	r2, [r3, #32]
}
 8003ad8:	bf00      	nop
 8003ada:	371c      	adds	r7, #28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a1b      	ldr	r3, [r3, #32]
 8003af4:	f023 0210 	bic.w	r2, r3, #16
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b0e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	031b      	lsls	r3, r3, #12
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	621a      	str	r2, [r3, #32]
}
 8003b38:	bf00      	nop
 8003b3a:	371c      	adds	r7, #28
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	69db      	ldr	r3, [r3, #28]
 8003b62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	f023 0303 	bic.w	r3, r3, #3
 8003b70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b80:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003b94:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	621a      	str	r2, [r3, #32]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003be8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	021b      	lsls	r3, r3, #8
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003bfa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	031b      	lsls	r3, r3, #12
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003c0e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	031b      	lsls	r3, r3, #12
 8003c14:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	621a      	str	r2, [r3, #32]
}
 8003c2a:	bf00      	nop
 8003c2c:	371c      	adds	r7, #28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b087      	sub	sp, #28
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	60b9      	str	r1, [r7, #8]
 8003c40:	607a      	str	r2, [r7, #4]
 8003c42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	021a      	lsls	r2, r3, #8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	609a      	str	r2, [r3, #8]
}
 8003c6a:	bf00      	nop
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e05a      	b.n	8003d46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a21      	ldr	r2, [pc, #132]	; (8003d54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d022      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cdc:	d01d      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d018      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1b      	ldr	r2, [pc, #108]	; (8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d013      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a1a      	ldr	r2, [pc, #104]	; (8003d60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d00e      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a18      	ldr	r2, [pc, #96]	; (8003d64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d009      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a17      	ldr	r2, [pc, #92]	; (8003d68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d004      	beq.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a15      	ldr	r2, [pc, #84]	; (8003d6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d10c      	bne.n	8003d34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40000800 	.word	0x40000800
 8003d60:	40000c00 	.word	0x40000c00
 8003d64:	40010400 	.word	0x40010400
 8003d68:	40014000 	.word	0x40014000
 8003d6c:	40001800 	.word	0x40001800

08003d70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e03f      	b.n	8003e02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fd fe94 	bl	8001ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2224      	movs	r2, #36	; 0x24
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003db2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 fddb 	bl	8004970 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695a      	ldr	r2, [r3, #20]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003de8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b08a      	sub	sp, #40	; 0x28
 8003e0e:	af02      	add	r7, sp, #8
 8003e10:	60f8      	str	r0, [r7, #12]
 8003e12:	60b9      	str	r1, [r7, #8]
 8003e14:	603b      	str	r3, [r7, #0]
 8003e16:	4613      	mov	r3, r2
 8003e18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b20      	cmp	r3, #32
 8003e28:	d17c      	bne.n	8003f24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <HAL_UART_Transmit+0x2c>
 8003e30:	88fb      	ldrh	r3, [r7, #6]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e075      	b.n	8003f26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d101      	bne.n	8003e48 <HAL_UART_Transmit+0x3e>
 8003e44:	2302      	movs	r3, #2
 8003e46:	e06e      	b.n	8003f26 <HAL_UART_Transmit+0x11c>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2221      	movs	r2, #33	; 0x21
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e5e:	f7fe f89f 	bl	8001fa0 <HAL_GetTick>
 8003e62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	88fa      	ldrh	r2, [r7, #6]
 8003e68:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	88fa      	ldrh	r2, [r7, #6]
 8003e6e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e78:	d108      	bne.n	8003e8c <HAL_UART_Transmit+0x82>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d104      	bne.n	8003e8c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e82:	2300      	movs	r3, #0
 8003e84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	61bb      	str	r3, [r7, #24]
 8003e8a:	e003      	b.n	8003e94 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e90:	2300      	movs	r3, #0
 8003e92:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e9c:	e02a      	b.n	8003ef4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2180      	movs	r1, #128	; 0x80
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fb1f 	bl	80044ec <UART_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e036      	b.n	8003f26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ecc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	e007      	b.n	8003ee6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	781a      	ldrb	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1cf      	bne.n	8003e9e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2200      	movs	r2, #0
 8003f06:	2140      	movs	r1, #64	; 0x40
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 faef 	bl	80044ec <UART_WaitOnFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e006      	b.n	8003f26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	e000      	b.n	8003f26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
  }
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3720      	adds	r7, #32
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	d11d      	bne.n	8003f84 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_UART_Receive_IT+0x26>
 8003f4e:	88fb      	ldrh	r3, [r7, #6]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e016      	b.n	8003f86 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_UART_Receive_IT+0x38>
 8003f62:	2302      	movs	r3, #2
 8003f64:	e00f      	b.n	8003f86 <HAL_UART_Receive_IT+0x58>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f74:	88fb      	ldrh	r3, [r7, #6]
 8003f76:	461a      	mov	r2, r3
 8003f78:	68b9      	ldr	r1, [r7, #8]
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 fb24 	bl	80045c8 <UART_Start_Receive_IT>
 8003f80:	4603      	mov	r3, r0
 8003f82:	e000      	b.n	8003f86 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003f84:	2302      	movs	r3, #2
  }
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b0ba      	sub	sp, #232	; 0xe8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10f      	bne.n	8003ff6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d009      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x66>
 8003fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fe6:	f003 0320 	and.w	r3, r3, #32
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fc03 	bl	80047fa <UART_Receive_IT>
      return;
 8003ff4:	e256      	b.n	80044a4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80de 	beq.w	80041bc <HAL_UART_IRQHandler+0x22c>
 8004000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b00      	cmp	r3, #0
 800400a:	d106      	bne.n	800401a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800400c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004010:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 80d1 	beq.w	80041bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800401a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <HAL_UART_IRQHandler+0xae>
 8004026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800402a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f043 0201 	orr.w	r2, r3, #1
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800403e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00b      	beq.n	8004062 <HAL_UART_IRQHandler+0xd2>
 800404a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d005      	beq.n	8004062 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	f043 0202 	orr.w	r2, r3, #2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_UART_IRQHandler+0xf6>
 800406e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d005      	beq.n	8004086 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	f043 0204 	orr.w	r2, r3, #4
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d011      	beq.n	80040b6 <HAL_UART_IRQHandler+0x126>
 8004092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b00      	cmp	r3, #0
 800409c:	d105      	bne.n	80040aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800409e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	f043 0208 	orr.w	r2, r3, #8
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 81ed 	beq.w	800449a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040c4:	f003 0320 	and.w	r3, r3, #32
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d008      	beq.n	80040de <HAL_UART_IRQHandler+0x14e>
 80040cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fb8e 	bl	80047fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e8:	2b40      	cmp	r3, #64	; 0x40
 80040ea:	bf0c      	ite	eq
 80040ec:	2301      	moveq	r3, #1
 80040ee:	2300      	movne	r3, #0
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d103      	bne.n	800410a <HAL_UART_IRQHandler+0x17a>
 8004102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004106:	2b00      	cmp	r3, #0
 8004108:	d04f      	beq.n	80041aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fa96 	bl	800463c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800411a:	2b40      	cmp	r3, #64	; 0x40
 800411c:	d141      	bne.n	80041a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3314      	adds	r3, #20
 8004124:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800412c:	e853 3f00 	ldrex	r3, [r3]
 8004130:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004134:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004138:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800413c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3314      	adds	r3, #20
 8004146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800414a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800414e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800415a:	e841 2300 	strex	r3, r2, [r1]
 800415e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1d9      	bne.n	800411e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	2b00      	cmp	r3, #0
 8004170:	d013      	beq.n	800419a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004176:	4a7d      	ldr	r2, [pc, #500]	; (800436c <HAL_UART_IRQHandler+0x3dc>)
 8004178:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe f8bf 	bl	8002302 <HAL_DMA_Abort_IT>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d016      	beq.n	80041b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004194:	4610      	mov	r0, r2
 8004196:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004198:	e00e      	b.n	80041b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f990 	bl	80044c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a0:	e00a      	b.n	80041b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f98c 	bl	80044c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a8:	e006      	b.n	80041b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f988 	bl	80044c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80041b6:	e170      	b.n	800449a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b8:	bf00      	nop
    return;
 80041ba:	e16e      	b.n	800449a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	f040 814a 	bne.w	800445a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 8143 	beq.w	800445a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80041d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041d8:	f003 0310 	and.w	r3, r3, #16
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 813c 	beq.w	800445a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	60bb      	str	r3, [r7, #8]
 80041f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004202:	2b40      	cmp	r3, #64	; 0x40
 8004204:	f040 80b4 	bne.w	8004370 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004214:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 8140 	beq.w	800449e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004222:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004226:	429a      	cmp	r2, r3
 8004228:	f080 8139 	bcs.w	800449e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004232:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800423e:	f000 8088 	beq.w	8004352 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	330c      	adds	r3, #12
 8004248:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004250:	e853 3f00 	ldrex	r3, [r3]
 8004254:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004258:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800425c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004260:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800426e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004272:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004276:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800427a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800427e:	e841 2300 	strex	r3, r2, [r1]
 8004282:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004286:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1d9      	bne.n	8004242 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3314      	adds	r3, #20
 8004294:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004296:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004298:	e853 3f00 	ldrex	r3, [r3]
 800429c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800429e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042a0:	f023 0301 	bic.w	r3, r3, #1
 80042a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3314      	adds	r3, #20
 80042ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80042b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80042b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042be:	e841 2300 	strex	r3, r2, [r1]
 80042c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1e1      	bne.n	800428e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3314      	adds	r3, #20
 80042d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042d4:	e853 3f00 	ldrex	r3, [r3]
 80042d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80042da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3314      	adds	r3, #20
 80042ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80042ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80042f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80042f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80042fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1e3      	bne.n	80042ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	330c      	adds	r3, #12
 8004316:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431a:	e853 3f00 	ldrex	r3, [r3]
 800431e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004320:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004322:	f023 0310 	bic.w	r3, r3, #16
 8004326:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	330c      	adds	r3, #12
 8004330:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004334:	65ba      	str	r2, [r7, #88]	; 0x58
 8004336:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004338:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800433a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800433c:	e841 2300 	strex	r3, r2, [r1]
 8004340:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004342:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1e3      	bne.n	8004310 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434c:	4618      	mov	r0, r3
 800434e:	f7fd ff68 	bl	8002222 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800435a:	b29b      	uxth	r3, r3
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	b29b      	uxth	r3, r3
 8004360:	4619      	mov	r1, r3
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f8b6 	bl	80044d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004368:	e099      	b.n	800449e <HAL_UART_IRQHandler+0x50e>
 800436a:	bf00      	nop
 800436c:	08004703 	.word	0x08004703
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004378:	b29b      	uxth	r3, r3
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004384:	b29b      	uxth	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 808b 	beq.w	80044a2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800438c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 8086 	beq.w	80044a2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	330c      	adds	r3, #12
 800439c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a0:	e853 3f00 	ldrex	r3, [r3]
 80043a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80043a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80043ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	330c      	adds	r3, #12
 80043b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80043ba:	647a      	str	r2, [r7, #68]	; 0x44
 80043bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043c2:	e841 2300 	strex	r3, r2, [r1]
 80043c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1e3      	bne.n	8004396 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3314      	adds	r3, #20
 80043d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	e853 3f00 	ldrex	r3, [r3]
 80043dc:	623b      	str	r3, [r7, #32]
   return(result);
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	f023 0301 	bic.w	r3, r3, #1
 80043e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	3314      	adds	r3, #20
 80043ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80043f2:	633a      	str	r2, [r7, #48]	; 0x30
 80043f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043fa:	e841 2300 	strex	r3, r2, [r1]
 80043fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1e3      	bne.n	80043ce <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2220      	movs	r2, #32
 800440a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	330c      	adds	r3, #12
 800441a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	e853 3f00 	ldrex	r3, [r3]
 8004422:	60fb      	str	r3, [r7, #12]
   return(result);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0310 	bic.w	r3, r3, #16
 800442a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	330c      	adds	r3, #12
 8004434:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004438:	61fa      	str	r2, [r7, #28]
 800443a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443c:	69b9      	ldr	r1, [r7, #24]
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	e841 2300 	strex	r3, r2, [r1]
 8004444:	617b      	str	r3, [r7, #20]
   return(result);
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1e3      	bne.n	8004414 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800444c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004450:	4619      	mov	r1, r3
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f83e 	bl	80044d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004458:	e023      	b.n	80044a2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800445a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800445e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004462:	2b00      	cmp	r3, #0
 8004464:	d009      	beq.n	800447a <HAL_UART_IRQHandler+0x4ea>
 8004466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800446a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f959 	bl	800472a <UART_Transmit_IT>
    return;
 8004478:	e014      	b.n	80044a4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800447a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800447e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00e      	beq.n	80044a4 <HAL_UART_IRQHandler+0x514>
 8004486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800448a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448e:	2b00      	cmp	r3, #0
 8004490:	d008      	beq.n	80044a4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f999 	bl	80047ca <UART_EndTransmit_IT>
    return;
 8004498:	e004      	b.n	80044a4 <HAL_UART_IRQHandler+0x514>
    return;
 800449a:	bf00      	nop
 800449c:	e002      	b.n	80044a4 <HAL_UART_IRQHandler+0x514>
      return;
 800449e:	bf00      	nop
 80044a0:	e000      	b.n	80044a4 <HAL_UART_IRQHandler+0x514>
      return;
 80044a2:	bf00      	nop
  }
}
 80044a4:	37e8      	adds	r7, #232	; 0xe8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop

080044ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b090      	sub	sp, #64	; 0x40
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	603b      	str	r3, [r7, #0]
 80044f8:	4613      	mov	r3, r2
 80044fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fc:	e050      	b.n	80045a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004504:	d04c      	beq.n	80045a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004506:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004508:	2b00      	cmp	r3, #0
 800450a:	d007      	beq.n	800451c <UART_WaitOnFlagUntilTimeout+0x30>
 800450c:	f7fd fd48 	bl	8001fa0 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004518:	429a      	cmp	r2, r3
 800451a:	d241      	bcs.n	80045a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	330c      	adds	r3, #12
 8004522:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004526:	e853 3f00 	ldrex	r3, [r3]
 800452a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004532:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	330c      	adds	r3, #12
 800453a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800453c:	637a      	str	r2, [r7, #52]	; 0x34
 800453e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004540:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004542:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004544:	e841 2300 	strex	r3, r2, [r1]
 8004548:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800454a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1e5      	bne.n	800451c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	3314      	adds	r3, #20
 8004556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	e853 3f00 	ldrex	r3, [r3]
 800455e:	613b      	str	r3, [r7, #16]
   return(result);
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f023 0301 	bic.w	r3, r3, #1
 8004566:	63bb      	str	r3, [r7, #56]	; 0x38
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3314      	adds	r3, #20
 800456e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004570:	623a      	str	r2, [r7, #32]
 8004572:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004574:	69f9      	ldr	r1, [r7, #28]
 8004576:	6a3a      	ldr	r2, [r7, #32]
 8004578:	e841 2300 	strex	r3, r2, [r1]
 800457c:	61bb      	str	r3, [r7, #24]
   return(result);
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1e5      	bne.n	8004550 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2220      	movs	r2, #32
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e00f      	b.n	80045c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4013      	ands	r3, r2
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	461a      	mov	r2, r3
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d09f      	beq.n	80044fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3740      	adds	r7, #64	; 0x40
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	88fa      	ldrh	r2, [r7, #6]
 80045e0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	88fa      	ldrh	r2, [r7, #6]
 80045e6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2222      	movs	r2, #34	; 0x22
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800460c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	695a      	ldr	r2, [r3, #20]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0201 	orr.w	r2, r2, #1
 800461c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68da      	ldr	r2, [r3, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f042 0220 	orr.w	r2, r2, #32
 800462c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800463c:	b480      	push	{r7}
 800463e:	b095      	sub	sp, #84	; 0x54
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	330c      	adds	r3, #12
 800464a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800464e:	e853 3f00 	ldrex	r3, [r3]
 8004652:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800465a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	330c      	adds	r3, #12
 8004662:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004664:	643a      	str	r2, [r7, #64]	; 0x40
 8004666:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004668:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800466a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800466c:	e841 2300 	strex	r3, r2, [r1]
 8004670:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e5      	bne.n	8004644 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	3314      	adds	r3, #20
 800467e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	e853 3f00 	ldrex	r3, [r3]
 8004686:	61fb      	str	r3, [r7, #28]
   return(result);
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f023 0301 	bic.w	r3, r3, #1
 800468e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	3314      	adds	r3, #20
 8004696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004698:	62fa      	str	r2, [r7, #44]	; 0x2c
 800469a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800469e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046a0:	e841 2300 	strex	r3, r2, [r1]
 80046a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1e5      	bne.n	8004678 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d119      	bne.n	80046e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	330c      	adds	r3, #12
 80046ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	e853 3f00 	ldrex	r3, [r3]
 80046c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f023 0310 	bic.w	r3, r3, #16
 80046ca:	647b      	str	r3, [r7, #68]	; 0x44
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	330c      	adds	r3, #12
 80046d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046d4:	61ba      	str	r2, [r7, #24]
 80046d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d8:	6979      	ldr	r1, [r7, #20]
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	e841 2300 	strex	r3, r2, [r1]
 80046e0:	613b      	str	r3, [r7, #16]
   return(result);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e5      	bne.n	80046b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046f6:	bf00      	nop
 80046f8:	3754      	adds	r7, #84	; 0x54
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr

08004702 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b084      	sub	sp, #16
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7ff fecf 	bl	80044c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004722:	bf00      	nop
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800472a:	b480      	push	{r7}
 800472c:	b085      	sub	sp, #20
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b21      	cmp	r3, #33	; 0x21
 800473c:	d13e      	bne.n	80047bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004746:	d114      	bne.n	8004772 <UART_Transmit_IT+0x48>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d110      	bne.n	8004772 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	461a      	mov	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004764:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	1c9a      	adds	r2, r3, #2
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	621a      	str	r2, [r3, #32]
 8004770:	e008      	b.n	8004784 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	1c59      	adds	r1, r3, #1
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6211      	str	r1, [r2, #32]
 800477c:	781a      	ldrb	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004788:	b29b      	uxth	r3, r3
 800478a:	3b01      	subs	r3, #1
 800478c:	b29b      	uxth	r3, r3
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	4619      	mov	r1, r3
 8004792:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10f      	bne.n	80047b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	e000      	b.n	80047be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80047bc:	2302      	movs	r3, #2
  }
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68da      	ldr	r2, [r3, #12]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff fe5e 	bl	80044ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}

080047fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b08c      	sub	sp, #48	; 0x30
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b22      	cmp	r3, #34	; 0x22
 800480c:	f040 80ab 	bne.w	8004966 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004818:	d117      	bne.n	800484a <UART_Receive_IT+0x50>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d113      	bne.n	800484a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004822:	2300      	movs	r3, #0
 8004824:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	b29b      	uxth	r3, r3
 8004834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004838:	b29a      	uxth	r2, r3
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004842:	1c9a      	adds	r2, r3, #2
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	629a      	str	r2, [r3, #40]	; 0x28
 8004848:	e026      	b.n	8004898 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004850:	2300      	movs	r3, #0
 8004852:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485c:	d007      	beq.n	800486e <UART_Receive_IT+0x74>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10a      	bne.n	800487c <UART_Receive_IT+0x82>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d106      	bne.n	800487c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	b2da      	uxtb	r2, r3
 8004876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004878:	701a      	strb	r2, [r3, #0]
 800487a:	e008      	b.n	800488e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004888:	b2da      	uxtb	r2, r3
 800488a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800489c:	b29b      	uxth	r3, r3
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	4619      	mov	r1, r3
 80048a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d15a      	bne.n	8004962 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0220 	bic.w	r2, r2, #32
 80048ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	695a      	ldr	r2, [r3, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0201 	bic.w	r2, r2, #1
 80048da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d135      	bne.n	8004958 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	e853 3f00 	ldrex	r3, [r3]
 8004900:	613b      	str	r3, [r7, #16]
   return(result);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f023 0310 	bic.w	r3, r3, #16
 8004908:	627b      	str	r3, [r7, #36]	; 0x24
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004912:	623a      	str	r2, [r7, #32]
 8004914:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004916:	69f9      	ldr	r1, [r7, #28]
 8004918:	6a3a      	ldr	r2, [r7, #32]
 800491a:	e841 2300 	strex	r3, r2, [r1]
 800491e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1e5      	bne.n	80048f2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b10      	cmp	r3, #16
 8004932:	d10a      	bne.n	800494a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	60fb      	str	r3, [r7, #12]
 8004948:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800494e:	4619      	mov	r1, r3
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff fdbf 	bl	80044d4 <HAL_UARTEx_RxEventCallback>
 8004956:	e002      	b.n	800495e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f9d1 	bl	8004d00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800495e:	2300      	movs	r3, #0
 8004960:	e002      	b.n	8004968 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	e000      	b.n	8004968 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004966:	2302      	movs	r3, #2
  }
}
 8004968:	4618      	mov	r0, r3
 800496a:	3730      	adds	r7, #48	; 0x30
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004974:	b09f      	sub	sp, #124	; 0x7c
 8004976:	af00      	add	r7, sp, #0
 8004978:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800497a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004986:	68d9      	ldr	r1, [r3, #12]
 8004988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	ea40 0301 	orr.w	r3, r0, r1
 8004990:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	431a      	orrs	r2, r3
 800499c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	431a      	orrs	r2, r3
 80049a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80049aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80049b4:	f021 010c 	bic.w	r1, r1, #12
 80049b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049be:	430b      	orrs	r3, r1
 80049c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80049cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ce:	6999      	ldr	r1, [r3, #24]
 80049d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	ea40 0301 	orr.w	r3, r0, r1
 80049d8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	4bc5      	ldr	r3, [pc, #788]	; (8004cf4 <UART_SetConfig+0x384>)
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d004      	beq.n	80049ee <UART_SetConfig+0x7e>
 80049e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	4bc3      	ldr	r3, [pc, #780]	; (8004cf8 <UART_SetConfig+0x388>)
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d103      	bne.n	80049f6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049ee:	f7fe fccd 	bl	800338c <HAL_RCC_GetPCLK2Freq>
 80049f2:	6778      	str	r0, [r7, #116]	; 0x74
 80049f4:	e002      	b.n	80049fc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049f6:	f7fe fcb5 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 80049fa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a04:	f040 80b6 	bne.w	8004b74 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a0a:	461c      	mov	r4, r3
 8004a0c:	f04f 0500 	mov.w	r5, #0
 8004a10:	4622      	mov	r2, r4
 8004a12:	462b      	mov	r3, r5
 8004a14:	1891      	adds	r1, r2, r2
 8004a16:	6439      	str	r1, [r7, #64]	; 0x40
 8004a18:	415b      	adcs	r3, r3
 8004a1a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a1c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a20:	1912      	adds	r2, r2, r4
 8004a22:	eb45 0303 	adc.w	r3, r5, r3
 8004a26:	f04f 0000 	mov.w	r0, #0
 8004a2a:	f04f 0100 	mov.w	r1, #0
 8004a2e:	00d9      	lsls	r1, r3, #3
 8004a30:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a34:	00d0      	lsls	r0, r2, #3
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	1911      	adds	r1, r2, r4
 8004a3c:	6639      	str	r1, [r7, #96]	; 0x60
 8004a3e:	416b      	adcs	r3, r5
 8004a40:	667b      	str	r3, [r7, #100]	; 0x64
 8004a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	461a      	mov	r2, r3
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	1891      	adds	r1, r2, r2
 8004a4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a50:	415b      	adcs	r3, r3
 8004a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a58:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004a5c:	f7fc f904 	bl	8000c68 <__aeabi_uldivmod>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4ba5      	ldr	r3, [pc, #660]	; (8004cfc <UART_SetConfig+0x38c>)
 8004a66:	fba3 2302 	umull	r2, r3, r3, r2
 8004a6a:	095b      	lsrs	r3, r3, #5
 8004a6c:	011e      	lsls	r6, r3, #4
 8004a6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a70:	461c      	mov	r4, r3
 8004a72:	f04f 0500 	mov.w	r5, #0
 8004a76:	4622      	mov	r2, r4
 8004a78:	462b      	mov	r3, r5
 8004a7a:	1891      	adds	r1, r2, r2
 8004a7c:	6339      	str	r1, [r7, #48]	; 0x30
 8004a7e:	415b      	adcs	r3, r3
 8004a80:	637b      	str	r3, [r7, #52]	; 0x34
 8004a82:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004a86:	1912      	adds	r2, r2, r4
 8004a88:	eb45 0303 	adc.w	r3, r5, r3
 8004a8c:	f04f 0000 	mov.w	r0, #0
 8004a90:	f04f 0100 	mov.w	r1, #0
 8004a94:	00d9      	lsls	r1, r3, #3
 8004a96:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a9a:	00d0      	lsls	r0, r2, #3
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	1911      	adds	r1, r2, r4
 8004aa2:	65b9      	str	r1, [r7, #88]	; 0x58
 8004aa4:	416b      	adcs	r3, r5
 8004aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	461a      	mov	r2, r3
 8004aae:	f04f 0300 	mov.w	r3, #0
 8004ab2:	1891      	adds	r1, r2, r2
 8004ab4:	62b9      	str	r1, [r7, #40]	; 0x28
 8004ab6:	415b      	adcs	r3, r3
 8004ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004abe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004ac2:	f7fc f8d1 	bl	8000c68 <__aeabi_uldivmod>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	460b      	mov	r3, r1
 8004aca:	4b8c      	ldr	r3, [pc, #560]	; (8004cfc <UART_SetConfig+0x38c>)
 8004acc:	fba3 1302 	umull	r1, r3, r3, r2
 8004ad0:	095b      	lsrs	r3, r3, #5
 8004ad2:	2164      	movs	r1, #100	; 0x64
 8004ad4:	fb01 f303 	mul.w	r3, r1, r3
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	00db      	lsls	r3, r3, #3
 8004adc:	3332      	adds	r3, #50	; 0x32
 8004ade:	4a87      	ldr	r2, [pc, #540]	; (8004cfc <UART_SetConfig+0x38c>)
 8004ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004aec:	441e      	add	r6, r3
 8004aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004af0:	4618      	mov	r0, r3
 8004af2:	f04f 0100 	mov.w	r1, #0
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	1894      	adds	r4, r2, r2
 8004afc:	623c      	str	r4, [r7, #32]
 8004afe:	415b      	adcs	r3, r3
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
 8004b02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b06:	1812      	adds	r2, r2, r0
 8004b08:	eb41 0303 	adc.w	r3, r1, r3
 8004b0c:	f04f 0400 	mov.w	r4, #0
 8004b10:	f04f 0500 	mov.w	r5, #0
 8004b14:	00dd      	lsls	r5, r3, #3
 8004b16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b1a:	00d4      	lsls	r4, r2, #3
 8004b1c:	4622      	mov	r2, r4
 8004b1e:	462b      	mov	r3, r5
 8004b20:	1814      	adds	r4, r2, r0
 8004b22:	653c      	str	r4, [r7, #80]	; 0x50
 8004b24:	414b      	adcs	r3, r1
 8004b26:	657b      	str	r3, [r7, #84]	; 0x54
 8004b28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	1891      	adds	r1, r2, r2
 8004b34:	61b9      	str	r1, [r7, #24]
 8004b36:	415b      	adcs	r3, r3
 8004b38:	61fb      	str	r3, [r7, #28]
 8004b3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b3e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004b42:	f7fc f891 	bl	8000c68 <__aeabi_uldivmod>
 8004b46:	4602      	mov	r2, r0
 8004b48:	460b      	mov	r3, r1
 8004b4a:	4b6c      	ldr	r3, [pc, #432]	; (8004cfc <UART_SetConfig+0x38c>)
 8004b4c:	fba3 1302 	umull	r1, r3, r3, r2
 8004b50:	095b      	lsrs	r3, r3, #5
 8004b52:	2164      	movs	r1, #100	; 0x64
 8004b54:	fb01 f303 	mul.w	r3, r1, r3
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	3332      	adds	r3, #50	; 0x32
 8004b5e:	4a67      	ldr	r2, [pc, #412]	; (8004cfc <UART_SetConfig+0x38c>)
 8004b60:	fba2 2303 	umull	r2, r3, r2, r3
 8004b64:	095b      	lsrs	r3, r3, #5
 8004b66:	f003 0207 	and.w	r2, r3, #7
 8004b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4432      	add	r2, r6
 8004b70:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b72:	e0b9      	b.n	8004ce8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b76:	461c      	mov	r4, r3
 8004b78:	f04f 0500 	mov.w	r5, #0
 8004b7c:	4622      	mov	r2, r4
 8004b7e:	462b      	mov	r3, r5
 8004b80:	1891      	adds	r1, r2, r2
 8004b82:	6139      	str	r1, [r7, #16]
 8004b84:	415b      	adcs	r3, r3
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b8c:	1912      	adds	r2, r2, r4
 8004b8e:	eb45 0303 	adc.w	r3, r5, r3
 8004b92:	f04f 0000 	mov.w	r0, #0
 8004b96:	f04f 0100 	mov.w	r1, #0
 8004b9a:	00d9      	lsls	r1, r3, #3
 8004b9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ba0:	00d0      	lsls	r0, r2, #3
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	eb12 0804 	adds.w	r8, r2, r4
 8004baa:	eb43 0905 	adc.w	r9, r3, r5
 8004bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f04f 0100 	mov.w	r1, #0
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	008b      	lsls	r3, r1, #2
 8004bc2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004bc6:	0082      	lsls	r2, r0, #2
 8004bc8:	4640      	mov	r0, r8
 8004bca:	4649      	mov	r1, r9
 8004bcc:	f7fc f84c 	bl	8000c68 <__aeabi_uldivmod>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4b49      	ldr	r3, [pc, #292]	; (8004cfc <UART_SetConfig+0x38c>)
 8004bd6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bda:	095b      	lsrs	r3, r3, #5
 8004bdc:	011e      	lsls	r6, r3, #4
 8004bde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004be0:	4618      	mov	r0, r3
 8004be2:	f04f 0100 	mov.w	r1, #0
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	1894      	adds	r4, r2, r2
 8004bec:	60bc      	str	r4, [r7, #8]
 8004bee:	415b      	adcs	r3, r3
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bf6:	1812      	adds	r2, r2, r0
 8004bf8:	eb41 0303 	adc.w	r3, r1, r3
 8004bfc:	f04f 0400 	mov.w	r4, #0
 8004c00:	f04f 0500 	mov.w	r5, #0
 8004c04:	00dd      	lsls	r5, r3, #3
 8004c06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c0a:	00d4      	lsls	r4, r2, #3
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	462b      	mov	r3, r5
 8004c10:	1814      	adds	r4, r2, r0
 8004c12:	64bc      	str	r4, [r7, #72]	; 0x48
 8004c14:	414b      	adcs	r3, r1
 8004c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f04f 0100 	mov.w	r1, #0
 8004c22:	f04f 0200 	mov.w	r2, #0
 8004c26:	f04f 0300 	mov.w	r3, #0
 8004c2a:	008b      	lsls	r3, r1, #2
 8004c2c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004c30:	0082      	lsls	r2, r0, #2
 8004c32:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c36:	f7fc f817 	bl	8000c68 <__aeabi_uldivmod>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	4b2f      	ldr	r3, [pc, #188]	; (8004cfc <UART_SetConfig+0x38c>)
 8004c40:	fba3 1302 	umull	r1, r3, r3, r2
 8004c44:	095b      	lsrs	r3, r3, #5
 8004c46:	2164      	movs	r1, #100	; 0x64
 8004c48:	fb01 f303 	mul.w	r3, r1, r3
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	3332      	adds	r3, #50	; 0x32
 8004c52:	4a2a      	ldr	r2, [pc, #168]	; (8004cfc <UART_SetConfig+0x38c>)
 8004c54:	fba2 2303 	umull	r2, r3, r2, r3
 8004c58:	095b      	lsrs	r3, r3, #5
 8004c5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c5e:	441e      	add	r6, r3
 8004c60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c62:	4618      	mov	r0, r3
 8004c64:	f04f 0100 	mov.w	r1, #0
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	1894      	adds	r4, r2, r2
 8004c6e:	603c      	str	r4, [r7, #0]
 8004c70:	415b      	adcs	r3, r3
 8004c72:	607b      	str	r3, [r7, #4]
 8004c74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c78:	1812      	adds	r2, r2, r0
 8004c7a:	eb41 0303 	adc.w	r3, r1, r3
 8004c7e:	f04f 0400 	mov.w	r4, #0
 8004c82:	f04f 0500 	mov.w	r5, #0
 8004c86:	00dd      	lsls	r5, r3, #3
 8004c88:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c8c:	00d4      	lsls	r4, r2, #3
 8004c8e:	4622      	mov	r2, r4
 8004c90:	462b      	mov	r3, r5
 8004c92:	eb12 0a00 	adds.w	sl, r2, r0
 8004c96:	eb43 0b01 	adc.w	fp, r3, r1
 8004c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f04f 0100 	mov.w	r1, #0
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	008b      	lsls	r3, r1, #2
 8004cae:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004cb2:	0082      	lsls	r2, r0, #2
 8004cb4:	4650      	mov	r0, sl
 8004cb6:	4659      	mov	r1, fp
 8004cb8:	f7fb ffd6 	bl	8000c68 <__aeabi_uldivmod>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4b0e      	ldr	r3, [pc, #56]	; (8004cfc <UART_SetConfig+0x38c>)
 8004cc2:	fba3 1302 	umull	r1, r3, r3, r2
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	2164      	movs	r1, #100	; 0x64
 8004cca:	fb01 f303 	mul.w	r3, r1, r3
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	3332      	adds	r3, #50	; 0x32
 8004cd4:	4a09      	ldr	r2, [pc, #36]	; (8004cfc <UART_SetConfig+0x38c>)
 8004cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cda:	095b      	lsrs	r3, r3, #5
 8004cdc:	f003 020f 	and.w	r2, r3, #15
 8004ce0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4432      	add	r2, r6
 8004ce6:	609a      	str	r2, [r3, #8]
}
 8004ce8:	bf00      	nop
 8004cea:	377c      	adds	r7, #124	; 0x7c
 8004cec:	46bd      	mov	sp, r7
 8004cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40011000 	.word	0x40011000
 8004cf8:	40011400 	.word	0x40011400
 8004cfc:	51eb851f 	.word	0x51eb851f

08004d00 <HAL_UART_RxCpltCallback>:
		HAL_UART_Transmit(&huart5, (uint8_t *)data_arr, sizeof(data_arr), 100);
		HAL_Delay(1500);
	}
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART5)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a08      	ldr	r2, [pc, #32]	; (8004d30 <HAL_UART_RxCpltCallback+0x30>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d10a      	bne.n	8004d28 <HAL_UART_RxCpltCallback+0x28>
	{
		HAL_UART_Transmit(&huart3, pc_res_packet, sizeof(pc_res_packet), 100);
 8004d12:	2364      	movs	r3, #100	; 0x64
 8004d14:	2205      	movs	r2, #5
 8004d16:	4907      	ldr	r1, [pc, #28]	; (8004d34 <HAL_UART_RxCpltCallback+0x34>)
 8004d18:	4807      	ldr	r0, [pc, #28]	; (8004d38 <HAL_UART_RxCpltCallback+0x38>)
 8004d1a:	f7ff f876 	bl	8003e0a <HAL_UART_Transmit>

	    HAL_UART_Receive_IT(&huart5, pc_res_packet, sizeof(pc_res_packet));
 8004d1e:	2205      	movs	r2, #5
 8004d20:	4904      	ldr	r1, [pc, #16]	; (8004d34 <HAL_UART_RxCpltCallback+0x34>)
 8004d22:	4806      	ldr	r0, [pc, #24]	; (8004d3c <HAL_UART_RxCpltCallback+0x3c>)
 8004d24:	f7ff f903 	bl	8003f2e <HAL_UART_Receive_IT>


	}
}
 8004d28:	bf00      	nop
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40005000 	.word	0x40005000
 8004d34:	20000234 	.word	0x20000234
 8004d38:	20000248 	.word	0x20000248
 8004d3c:	20000398 	.word	0x20000398

08004d40 <initHx711>:
//							{PD05_sck_Pin, PD05_dout_Pin},
//							{EXIC01_sck_Pin, EXIC01_dout_Pin},
//							{EXPD01_sck_Pin, EXPD01_dout_Pin}};

void initHx711(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b098      	sub	sp, #96	; 0x60
 8004d44:	af00      	add	r7, sp, #0
	// load cell
	// hx711
	hx711_t* hx711_arr[HX711_NUM][2];
	printf("gpio port : %x\n",PD01_sck_GPIO_Port);
 8004d46:	4958      	ldr	r1, [pc, #352]	; (8004ea8 <initHx711+0x168>)
 8004d48:	4858      	ldr	r0, [pc, #352]	; (8004eac <initHx711+0x16c>)
 8004d4a:	f001 f8bf 	bl	8005ecc <iprintf>
//	printf("%x\n", HX711_GPIO_Port[0][SCK]);

	printf("pin :%x\n",PD01_sck_Pin );
 8004d4e:	2104      	movs	r1, #4
 8004d50:	4857      	ldr	r0, [pc, #348]	; (8004eb0 <initHx711+0x170>)
 8004d52:	f001 f8bb 	bl	8005ecc <iprintf>
//	printf("%x\n", HX711_Pin[0][SCK] );

	hx711_t loadcellA;
//	hx711_init(&loadcellA, PD01_sck_GPIO_Port, PD01_sck_Pin, PD01_dout_GPIO_Port, PD01_dout_Pin, 'A');

	for(uint8_t i=0; i<HX711_NUM; i++){
 8004d56:	2300      	movs	r3, #0
 8004d58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004d5c:	e073      	b.n	8004e46 <initHx711+0x106>
//		hx711_init(hx711_arr[i][CHANNEL_A], HX711_GPIO_Port[i][SCK], HX711_Pin[i][SCK], HX711_GPIO_Port[i][DOUT], HX711_Pin[i][DOUT], 'A');
		hx711_init(hx711_arr[i][CHANNEL_A], i, 'A');
 8004d5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004d68:	4413      	add	r3, r2
 8004d6a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004d6e:	f897 105f 	ldrb.w	r1, [r7, #95]	; 0x5f
 8004d72:	2241      	movs	r2, #65	; 0x41
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 f8dd 	bl	8004f34 <hx711_init>

		hx711_coef_set(hx711_arr[i][CHANNEL_A], hx711_cali_factor[i][CHANNEL_A]);
 8004d7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004d84:	4413      	add	r3, r2
 8004d86:	f853 2c44 	ldr.w	r2, [r3, #-68]
 8004d8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d8e:	4949      	ldr	r1, [pc, #292]	; (8004eb4 <initHx711+0x174>)
 8004d90:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8004d94:	ee07 3a90 	vmov	s15, r3
 8004d98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8004da0:	4610      	mov	r0, r2
 8004da2:	f000 fb36 	bl	8005412 <hx711_coef_set>
		hx711_tare(hx711_arr[i][CHANNEL_A], 10);
 8004da6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004daa:	00db      	lsls	r3, r3, #3
 8004dac:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004db0:	4413      	add	r3, r2
 8004db2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004db6:	210a      	movs	r1, #10
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 fa9f 	bl	80052fc <hx711_tare>
			printf("a completed\n");
 8004dbe:	483e      	ldr	r0, [pc, #248]	; (8004eb8 <initHx711+0x178>)
 8004dc0:	f001 f90a 	bl	8005fd8 <puts>

		if(hx711_cali_factor[i][CHANNEL_B] != 0){
 8004dc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004dc8:	4a3a      	ldr	r2, [pc, #232]	; (8004eb4 <initHx711+0x174>)
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4413      	add	r3, r2
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d033      	beq.n	8004e3c <initHx711+0xfc>
//			hx711_init(hx711_arr[i][CHANNEL_B],  HX711_GPIO_Port[i][SCK], HX711_Pin[i][SCK], HX711_GPIO_Port[i][DOUT], HX711_Pin[i][DOUT], 'B');
			hx711_init(hx711_arr[i][CHANNEL_A], i, 'B');
 8004dd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004dde:	4413      	add	r3, r2
 8004de0:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004de4:	f897 105f 	ldrb.w	r1, [r7, #95]	; 0x5f
 8004de8:	2242      	movs	r2, #66	; 0x42
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 f8a2 	bl	8004f34 <hx711_init>

			hx711_coef_set(hx711_arr[i][CHANNEL_B], hx711_cali_factor[i][CHANNEL_B]);
 8004df0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f853 2c40 	ldr.w	r2, [r3, #-64]
 8004e00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e04:	492b      	ldr	r1, [pc, #172]	; (8004eb4 <initHx711+0x174>)
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	440b      	add	r3, r1
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	ee07 3a90 	vmov	s15, r3
 8004e10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e14:	eeb0 0a67 	vmov.f32	s0, s15
 8004e18:	4610      	mov	r0, r2
 8004e1a:	f000 fafa 	bl	8005412 <hx711_coef_set>
			hx711_tare(hx711_arr[i][CHANNEL_B], 10);
 8004e1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004e28:	4413      	add	r3, r2
 8004e2a:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8004e2e:	210a      	movs	r1, #10
 8004e30:	4618      	mov	r0, r3
 8004e32:	f000 fa63 	bl	80052fc <hx711_tare>
			printf("b completed\n");
 8004e36:	4821      	ldr	r0, [pc, #132]	; (8004ebc <initHx711+0x17c>)
 8004e38:	f001 f8ce 	bl	8005fd8 <puts>
	for(uint8_t i=0; i<HX711_NUM; i++){
 8004e3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e40:	3301      	adds	r3, #1
 8004e42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004e46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e4a:	2b06      	cmp	r3, #6
 8004e4c:	d987      	bls.n	8004d5e <initHx711+0x1e>
//	hx711_coef_set(&loadcellB, 115); // read afer calibration
//	hx711_tare(&loadcellB, 10);
////

	while(1){
		int A = (int)(hx711_weight(hx711_arr[0][CHANNEL_A], 10));
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	210a      	movs	r1, #10
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 fa8e 	bl	8005374 <hx711_weight>
 8004e58:	eef0 7a40 	vmov.f32	s15, s0
 8004e5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e60:	ee17 3a90 	vmov	r3, s15
 8004e64:	65bb      	str	r3, [r7, #88]	; 0x58
		int B = (int)(hx711_weight(hx711_arr[0][CHANNEL_B], 10));
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	210a      	movs	r1, #10
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fa82 	bl	8005374 <hx711_weight>
 8004e70:	eef0 7a40 	vmov.f32	s15, s0
 8004e74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e78:	ee17 3a90 	vmov	r3, s15
 8004e7c:	657b      	str	r3, [r7, #84]	; 0x54
		printf("A:%d g\n", A);
 8004e7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e80:	480f      	ldr	r0, [pc, #60]	; (8004ec0 <initHx711+0x180>)
 8004e82:	f001 f823 	bl	8005ecc <iprintf>
		printf("B:%d g\n", B);
 8004e86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e88:	480e      	ldr	r0, [pc, #56]	; (8004ec4 <initHx711+0x184>)
 8004e8a:	f001 f81f 	bl	8005ecc <iprintf>
		printf("A+B:%d g\n\n\n", A+B+2515);
 8004e8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e92:	4413      	add	r3, r2
 8004e94:	f603 13d3 	addw	r3, r3, #2515	; 0x9d3
 8004e98:	4619      	mov	r1, r3
 8004e9a:	480b      	ldr	r0, [pc, #44]	; (8004ec8 <initHx711+0x188>)
 8004e9c:	f001 f816 	bl	8005ecc <iprintf>
		HAL_Delay(100);
 8004ea0:	2064      	movs	r0, #100	; 0x64
 8004ea2:	f7fd f889 	bl	8001fb8 <HAL_Delay>
	while(1){
 8004ea6:	e7d2      	b.n	8004e4e <initHx711+0x10e>
 8004ea8:	40020800 	.word	0x40020800
 8004eac:	08007f78 	.word	0x08007f78
 8004eb0:	08007f88 	.word	0x08007f88
 8004eb4:	2000000c 	.word	0x2000000c
 8004eb8:	08007f94 	.word	0x08007f94
 8004ebc:	08007fa0 	.word	0x08007fa0
 8004ec0:	08007fac 	.word	0x08007fac
 8004ec4:	08007fb4 	.word	0x08007fb4
 8004ec8:	08007fbc 	.word	0x08007fbc

08004ecc <hx711_delay_us>:
#define hx711_delay(x)    HAL_Delay(x)
#endif

//#############################################################################################
void hx711_delay_us(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
  uint32_t delay = _HX711_DELAY_US_LOOP;
 8004ed2:	2304      	movs	r3, #4
 8004ed4:	607b      	str	r3, [r7, #4]
  while (delay > 0)
 8004ed6:	e002      	b.n	8004ede <hx711_delay_us+0x12>
  {
    delay--;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3b01      	subs	r3, #1
 8004edc:	607b      	str	r3, [r7, #4]
  while (delay > 0)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1f9      	bne.n	8004ed8 <hx711_delay_us+0xc>
//    __nop(); __nop(); __nop(); __nop();
  }
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <hx711_lock>:
//#############################################################################################
void hx711_lock(hx711_t *hx711)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b082      	sub	sp, #8
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  while (hx711->lock)
 8004efa:	e002      	b.n	8004f02 <hx711_lock+0x10>
    hx711_delay(1);
 8004efc:	2001      	movs	r0, #1
 8004efe:	f7fd f85b 	bl	8001fb8 <HAL_Delay>
  while (hx711->lock)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	7d1b      	ldrb	r3, [r3, #20]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f8      	bne.n	8004efc <hx711_lock+0xa>
  hx711->lock = 1;      
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	751a      	strb	r2, [r3, #20]
}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <hx711_unlock>:
//#############################################################################################
void hx711_unlock(hx711_t *hx711)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  hx711->lock = 0;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	751a      	strb	r2, [r3, #20]
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <hx711_init>:
//#############################################################################################
//void hx711_init(hx711_t *hx711, uint8_t hx711_idx, GPIO_TypeDef** HX711_GPIO_Port, uint16_t* HX711_Pin, char channel)
//void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin, char channel)
void hx711_init(hx711_t *hx711, uint8_t hx711_idx, char channel)
{
 8004f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f36:	b0a9      	sub	sp, #164	; 0xa4
 8004f38:	af08      	add	r7, sp, #32
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	70fb      	strb	r3, [r7, #3]
 8004f40:	4613      	mov	r3, r2
 8004f42:	70bb      	strb	r3, [r7, #2]

	GPIO_TypeDef* HX711_GPIO_Port[][2] = {{PD01_sck_GPIO_Port, PD01_dout_GPIO_Port},
 8004f44:	4b8a      	ldr	r3, [pc, #552]	; (8005170 <hx711_init+0x23c>)
 8004f46:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8004f4a:	461d      	mov	r5, r3
 8004f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004f5c:	e884 0003 	stmia.w	r4, {r0, r1}
											{PD04_sck_GPIO_Port, PD04_dout_GPIO_Port},
											{PD05_sck_GPIO_Port, PD05_dout_GPIO_Port},
											{EXIC01_sck_GPIO_Port, EXIC01_dout_GPIO_Port},
											{EXPD01_sck_GPIO_Port, EXPD01_dout_GPIO_Port}};

	uint16_t HX711_Pin[][2] = {{PD01_sck_Pin, PD01_dout_Pin},
 8004f60:	4b84      	ldr	r3, [pc, #528]	; (8005174 <hx711_init+0x240>)
 8004f62:	f107 041c 	add.w	r4, r7, #28
 8004f66:	461d      	mov	r5, r3
 8004f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004f70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
								{PD03_sck_Pin, PD03_dout_Pin},
								{PD04_sck_Pin, PD04_dout_Pin},
								{PD05_sck_Pin, PD05_dout_Pin},
								{EXIC01_sck_Pin, EXIC01_dout_Pin},
								{EXPD01_sck_Pin, EXPD01_dout_Pin}};
  hx711_lock(hx711);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7ff ffbc 	bl	8004ef2 <hx711_lock>

	GPIO_TypeDef* clk_gpio = HX711_GPIO_Port[hx711_idx][SCK];
 8004f7a:	78fb      	ldrb	r3, [r7, #3]
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004f82:	4413      	add	r3, r2
 8004f84:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8004f88:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint16_t clk_pin = HX711_Pin[hx711_idx][SCK];
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004f92:	4413      	add	r3, r2
 8004f94:	f833 3c64 	ldrh.w	r3, [r3, #-100]
 8004f98:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	GPIO_TypeDef* dat_gpio = HX711_GPIO_Port[hx711_idx][DOUT];
 8004f9c:	78fb      	ldrb	r3, [r7, #3]
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004faa:	677b      	str	r3, [r7, #116]	; 0x74
	uint16_t dat_pin = HX711_Pin[hx711_idx][DOUT];
 8004fac:	78fb      	ldrb	r3, [r7, #3]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f833 3c62 	ldrh.w	r3, [r3, #-98]
 8004fba:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

//	printf("clk_gpio : %x\n", clk_gpio);
	printf("clk_pin : %x\n", clk_pin);
 8004fbe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	486c      	ldr	r0, [pc, #432]	; (8005178 <hx711_init+0x244>)
 8004fc6:	f000 ff81 	bl	8005ecc <iprintf>
//	printf("dat_gpio : %x\n", dat_gpio);
//	printf("dat_pin : %x\n", dat_pin);

  hx711->clk_gpio = HX711_GPIO_Port[hx711_idx][SCK];
 8004fca:	78fb      	ldrb	r3, [r7, #3]
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004fd2:	4413      	add	r3, r2
 8004fd4:	f853 2c48 	ldr.w	r2, [r3, #-72]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	601a      	str	r2, [r3, #0]
  printf("hx711->clk_gpio : %x\n", hx711->clk_gpio);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4866      	ldr	r0, [pc, #408]	; (800517c <hx711_init+0x248>)
 8004fe4:	f000 ff72 	bl	8005ecc <iprintf>
  hx711->clk_pin = NULL;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	811a      	strh	r2, [r3, #8]
  printf("hx711->clk_pin : %x\n", hx711->clk_pin);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	891b      	ldrh	r3, [r3, #8]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4862      	ldr	r0, [pc, #392]	; (8005180 <hx711_init+0x24c>)
 8004ff6:	f000 ff69 	bl	8005ecc <iprintf>

  hx711->clk_pin = clk_pin;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8005000:	811a      	strh	r2, [r3, #8]
  printf("hx711->clk_pin : %x\n", hx711->clk_pin);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	891b      	ldrh	r3, [r3, #8]
 8005006:	4619      	mov	r1, r3
 8005008:	485d      	ldr	r0, [pc, #372]	; (8005180 <hx711_init+0x24c>)
 800500a:	f000 ff5f 	bl	8005ecc <iprintf>
//  hx711->clk_pin = HX711_Pin[hx711_idx][SCK];
//  hx711->clk_pin = PD01_sck_Pin;
  printf("hx711->clk_pin : %d\n", hx711->clk_pin);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	891b      	ldrh	r3, [r3, #8]
 8005012:	4619      	mov	r1, r3
 8005014:	485b      	ldr	r0, [pc, #364]	; (8005184 <hx711_init+0x250>)
 8005016:	f000 ff59 	bl	8005ecc <iprintf>
  hx711->dat_gpio = HX711_GPIO_Port[hx711_idx][DOUT];
 800501a:	78fb      	ldrb	r3, [r7, #3]
 800501c:	00db      	lsls	r3, r3, #3
 800501e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8005022:	4413      	add	r3, r2
 8005024:	f853 2c44 	ldr.w	r2, [r3, #-68]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = HX711_Pin[hx711_idx][DOUT];
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8005034:	4413      	add	r3, r2
 8005036:	f833 2c62 	ldrh.w	r2, [r3, #-98]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	815a      	strh	r2, [r3, #10]
  hx711->channel = channel;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	78ba      	ldrb	r2, [r7, #2]
 8005042:	755a      	strb	r2, [r3, #21]
	printf("4\n");
 8005044:	4850      	ldr	r0, [pc, #320]	; (8005188 <hx711_init+0x254>)
 8005046:	f000 ffc7 	bl	8005fd8 <puts>

  GPIO_InitTypeDef  gpio = {0};
 800504a:	f107 0308 	add.w	r3, r7, #8
 800504e:	2200      	movs	r2, #0
 8005050:	601a      	str	r2, [r3, #0]
 8005052:	605a      	str	r2, [r3, #4]
 8005054:	609a      	str	r2, [r3, #8]
 8005056:	60da      	str	r2, [r3, #12]
 8005058:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 800505a:	2301      	movs	r3, #1
 800505c:	60fb      	str	r3, [r7, #12]
  gpio.Pull = GPIO_NOPULL;
 800505e:	2300      	movs	r3, #0
 8005060:	613b      	str	r3, [r7, #16]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8005062:	2302      	movs	r3, #2
 8005064:	617b      	str	r3, [r7, #20]
  gpio.Pin = HX711_Pin[hx711_idx][SCK];
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800506e:	4413      	add	r3, r2
 8005070:	f833 3c64 	ldrh.w	r3, [r3, #-100]
 8005074:	60bb      	str	r3, [r7, #8]
  printf("5\n");
 8005076:	4845      	ldr	r0, [pc, #276]	; (800518c <hx711_init+0x258>)
 8005078:	f000 ffae 	bl	8005fd8 <puts>
  HAL_GPIO_Init(HX711_GPIO_Port[hx711_idx][SCK], &gpio);
 800507c:	78fb      	ldrb	r3, [r7, #3]
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8005084:	4413      	add	r3, r2
 8005086:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800508a:	f107 0208 	add.w	r2, r7, #8
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f7fd f959 	bl	8002348 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8005096:	2300      	movs	r3, #0
 8005098:	60fb      	str	r3, [r7, #12]
  gpio.Pull = GPIO_PULLUP;
 800509a:	2301      	movs	r3, #1
 800509c:	613b      	str	r3, [r7, #16]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 800509e:	2302      	movs	r3, #2
 80050a0:	617b      	str	r3, [r7, #20]
  gpio.Pin = HX711_Pin[hx711_idx][DOUT];
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80050aa:	4413      	add	r3, r2
 80050ac:	f833 3c62 	ldrh.w	r3, [r3, #-98]
 80050b0:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(HX711_GPIO_Port[hx711_idx][DOUT], &gpio);
 80050b2:	78fb      	ldrb	r3, [r7, #3]
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80050ba:	4413      	add	r3, r2
 80050bc:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80050c0:	f107 0208 	add.w	r2, r7, #8
 80050c4:	4611      	mov	r1, r2
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7fd f93e 	bl	8002348 <HAL_GPIO_Init>
  printf("9\n");
 80050cc:	4830      	ldr	r0, [pc, #192]	; (8005190 <hx711_init+0x25c>)
 80050ce:	f000 ff83 	bl	8005fd8 <puts>
  printf("hx711->clk_gpio : %x\n", hx711->clk_gpio);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4619      	mov	r1, r3
 80050d8:	4828      	ldr	r0, [pc, #160]	; (800517c <hx711_init+0x248>)
 80050da:	f000 fef7 	bl	8005ecc <iprintf>
  printf("hx711->clk_pin : %x\n", hx711->clk_pin);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	891b      	ldrh	r3, [r3, #8]
 80050e2:	4619      	mov	r1, r3
 80050e4:	4826      	ldr	r0, [pc, #152]	; (8005180 <hx711_init+0x24c>)
 80050e6:	f000 fef1 	bl	8005ecc <iprintf>
  printf("*hx711->clk_gpio : %x\n", *(GPIO_TypeDef *)hx711->clk_gpio);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681e      	ldr	r6, [r3, #0]
 80050ee:	466d      	mov	r5, sp
 80050f0:	f106 040c 	add.w	r4, r6, #12
 80050f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050f8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80050fc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8005100:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8005104:	4823      	ldr	r0, [pc, #140]	; (8005194 <hx711_init+0x260>)
 8005106:	f000 fee1 	bl	8005ecc <iprintf>
  printf("*hx711->clk_pin : %x\n", (uint16_t*)hx711->clk_pin);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	891b      	ldrh	r3, [r3, #8]
 800510e:	4619      	mov	r1, r3
 8005110:	4821      	ldr	r0, [pc, #132]	; (8005198 <hx711_init+0x264>)
 8005112:	f000 fedb 	bl	8005ecc <iprintf>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6818      	ldr	r0, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	891b      	ldrh	r3, [r3, #8]
 800511e:	2201      	movs	r2, #1
 8005120:	4619      	mov	r1, r3
 8005122:	f7fd fad5 	bl	80026d0 <HAL_GPIO_WritePin>
  printf("10\n");
 8005126:	481d      	ldr	r0, [pc, #116]	; (800519c <hx711_init+0x268>)
 8005128:	f000 ff56 	bl	8005fd8 <puts>

  hx711_delay(10);
 800512c:	200a      	movs	r0, #10
 800512e:	f7fc ff43 	bl	8001fb8 <HAL_Delay>
  printf("11\n");
 8005132:	481b      	ldr	r0, [pc, #108]	; (80051a0 <hx711_init+0x26c>)
 8005134:	f000 ff50 	bl	8005fd8 <puts>

  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6818      	ldr	r0, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	891b      	ldrh	r3, [r3, #8]
 8005140:	2200      	movs	r2, #0
 8005142:	4619      	mov	r1, r3
 8005144:	f7fd fac4 	bl	80026d0 <HAL_GPIO_WritePin>
  hx711_delay(10);  
 8005148:	200a      	movs	r0, #10
 800514a:	f7fc ff35 	bl	8001fb8 <HAL_Delay>
	printf("3\n");
 800514e:	4815      	ldr	r0, [pc, #84]	; (80051a4 <hx711_init+0x270>)
 8005150:	f000 ff42 	bl	8005fd8 <puts>
  hx711_value(hx711);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f827 	bl	80051a8 <hx711_value>
  hx711_value(hx711);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f824 	bl	80051a8 <hx711_value>
  hx711_unlock(hx711); 
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff fed9 	bl	8004f18 <hx711_unlock>
}
 8005166:	bf00      	nop
 8005168:	3784      	adds	r7, #132	; 0x84
 800516a:	46bd      	mov	sp, r7
 800516c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800516e:	bf00      	nop
 8005170:	08008074 	.word	0x08008074
 8005174:	080080ac 	.word	0x080080ac
 8005178:	08007fd4 	.word	0x08007fd4
 800517c:	08007fe4 	.word	0x08007fe4
 8005180:	08007ffc 	.word	0x08007ffc
 8005184:	08008014 	.word	0x08008014
 8005188:	0800802c 	.word	0x0800802c
 800518c:	08008030 	.word	0x08008030
 8005190:	08008034 	.word	0x08008034
 8005194:	08008038 	.word	0x08008038
 8005198:	08008050 	.word	0x08008050
 800519c:	08008068 	.word	0x08008068
 80051a0:	0800806c 	.word	0x0800806c
 80051a4:	08008070 	.word	0x08008070

080051a8 <hx711_value>:
//#############################################################################################
int32_t hx711_value(hx711_t *hx711)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t data = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]
  uint32_t  startTime = HAL_GetTick();
 80051b4:	f7fc fef4 	bl	8001fa0 <HAL_GetTick>
 80051b8:	60f8      	str	r0, [r7, #12]
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 80051ba:	e00b      	b.n	80051d4 <hx711_value+0x2c>
  {
    hx711_delay(1);
 80051bc:	2001      	movs	r0, #1
 80051be:	f7fc fefb 	bl	8001fb8 <HAL_Delay>
    if(HAL_GetTick() - startTime > 150)
 80051c2:	f7fc feed 	bl	8001fa0 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b96      	cmp	r3, #150	; 0x96
 80051ce:	d901      	bls.n	80051d4 <hx711_value+0x2c>
      return 0;
 80051d0:	2300      	movs	r3, #0
 80051d2:	e08f      	b.n	80052f4 <hx711_value+0x14c>
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	895b      	ldrh	r3, [r3, #10]
 80051dc:	4619      	mov	r1, r3
 80051de:	4610      	mov	r0, r2
 80051e0:	f7fd fa5e 	bl	80026a0 <HAL_GPIO_ReadPin>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d0e8      	beq.n	80051bc <hx711_value+0x14>
  }
  switch(hx711->channel){
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	7d5b      	ldrb	r3, [r3, #21]
 80051ee:	2b41      	cmp	r3, #65	; 0x41
 80051f0:	d032      	beq.n	8005258 <hx711_value+0xb0>
 80051f2:	2b42      	cmp	r3, #66	; 0x42
 80051f4:	d133      	bne.n	800525e <hx711_value+0xb6>
  case 'A':
//	  PD_SCK_Pulses = 24;
	  break;
  case 'B':
//	  PD_SCK_Pulses = 24;
	  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	891b      	ldrh	r3, [r3, #8]
 80051fe:	2201      	movs	r2, #1
 8005200:	4619      	mov	r1, r3
 8005202:	f7fd fa65 	bl	80026d0 <HAL_GPIO_WritePin>
	  hx711_delay_us();
 8005206:	f7ff fe61 	bl	8004ecc <hx711_delay_us>
	  if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	895b      	ldrh	r3, [r3, #10]
 8005212:	4619      	mov	r1, r3
 8005214:	4610      	mov	r0, r2
 8005216:	f7fd fa43 	bl	80026a0 <HAL_GPIO_ReadPin>
 800521a:	4603      	mov	r3, r0
 800521c:	2b01      	cmp	r3, #1
 800521e:	d102      	bne.n	8005226 <hx711_value+0x7e>
		data ++;
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	3301      	adds	r3, #1
 8005224:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6818      	ldr	r0, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	891b      	ldrh	r3, [r3, #8]
 800522e:	2200      	movs	r2, #0
 8005230:	4619      	mov	r1, r3
 8005232:	f7fd fa4d 	bl	80026d0 <HAL_GPIO_WritePin>
	  hx711_delay_us();
 8005236:	f7ff fe49 	bl	8004ecc <hx711_delay_us>
	  if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	895b      	ldrh	r3, [r3, #10]
 8005242:	4619      	mov	r1, r3
 8005244:	4610      	mov	r0, r2
 8005246:	f7fd fa2b 	bl	80026a0 <HAL_GPIO_ReadPin>
 800524a:	4603      	mov	r3, r0
 800524c:	2b01      	cmp	r3, #1
 800524e:	d105      	bne.n	800525c <hx711_value+0xb4>
		data ++;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	3301      	adds	r3, #1
 8005254:	617b      	str	r3, [r7, #20]
	  break;
 8005256:	e001      	b.n	800525c <hx711_value+0xb4>
	  break;
 8005258:	bf00      	nop
 800525a:	e000      	b.n	800525e <hx711_value+0xb6>
	  break;
 800525c:	bf00      	nop
  }
  for(int8_t i=0; i<24 ; i++)
 800525e:	2300      	movs	r3, #0
 8005260:	74fb      	strb	r3, [r7, #19]
 8005262:	e02a      	b.n	80052ba <hx711_value+0x112>
  {
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	891b      	ldrh	r3, [r3, #8]
 800526c:	2201      	movs	r2, #1
 800526e:	4619      	mov	r1, r3
 8005270:	f7fd fa2e 	bl	80026d0 <HAL_GPIO_WritePin>
    hx711_delay_us();
 8005274:	f7ff fe2a 	bl	8004ecc <hx711_delay_us>
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6818      	ldr	r0, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	891b      	ldrh	r3, [r3, #8]
 8005280:	2200      	movs	r2, #0
 8005282:	4619      	mov	r1, r3
 8005284:	f7fd fa24 	bl	80026d0 <HAL_GPIO_WritePin>
    hx711_delay_us();
 8005288:	f7ff fe20 	bl	8004ecc <hx711_delay_us>
    data = data << 1;    
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	617b      	str	r3, [r7, #20]
    if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	895b      	ldrh	r3, [r3, #10]
 800529a:	4619      	mov	r1, r3
 800529c:	4610      	mov	r0, r2
 800529e:	f7fd f9ff 	bl	80026a0 <HAL_GPIO_ReadPin>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d102      	bne.n	80052ae <hx711_value+0x106>
      data ++;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	3301      	adds	r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
  for(int8_t i=0; i<24 ; i++)
 80052ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	3301      	adds	r3, #1
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	74fb      	strb	r3, [r7, #19]
 80052ba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80052be:	2b17      	cmp	r3, #23
 80052c0:	ddd0      	ble.n	8005264 <hx711_value+0xbc>
  }
  data = data ^ 0x800000; 
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 80052c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6818      	ldr	r0, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	891b      	ldrh	r3, [r3, #8]
 80052d2:	2201      	movs	r2, #1
 80052d4:	4619      	mov	r1, r3
 80052d6:	f7fd f9fb 	bl	80026d0 <HAL_GPIO_WritePin>
  hx711_delay_us();
 80052da:	f7ff fdf7 	bl	8004ecc <hx711_delay_us>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6818      	ldr	r0, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	891b      	ldrh	r3, [r3, #8]
 80052e6:	2200      	movs	r2, #0
 80052e8:	4619      	mov	r1, r3
 80052ea:	f7fd f9f1 	bl	80026d0 <HAL_GPIO_WritePin>
  hx711_delay_us();
 80052ee:	f7ff fded 	bl	8004ecc <hx711_delay_us>
  return data;    
 80052f2:	697b      	ldr	r3, [r7, #20]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <hx711_tare>:
  hx711_unlock(hx711);
  return answer;
}
//#############################################################################################
void hx711_tare(hx711_t *hx711, uint16_t sample)
{
 80052fc:	b5b0      	push	{r4, r5, r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff fdf2 	bl	8004ef2 <hx711_lock>
  int64_t  ave = 0;
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	f04f 0300 	mov.w	r3, #0
 8005316:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 800531a:	2300      	movs	r3, #0
 800531c:	81fb      	strh	r3, [r7, #14]
 800531e:	e013      	b.n	8005348 <hx711_tare+0x4c>
  {
    ave += hx711_value(hx711);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7ff ff41 	bl	80051a8 <hx711_value>
 8005326:	4603      	mov	r3, r0
 8005328:	461a      	mov	r2, r3
 800532a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800532e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005332:	1884      	adds	r4, r0, r2
 8005334:	eb41 0503 	adc.w	r5, r1, r3
 8005338:	e9c7 4504 	strd	r4, r5, [r7, #16]
    hx711_delay(5);
 800533c:	2005      	movs	r0, #5
 800533e:	f7fc fe3b 	bl	8001fb8 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 8005342:	89fb      	ldrh	r3, [r7, #14]
 8005344:	3301      	adds	r3, #1
 8005346:	81fb      	strh	r3, [r7, #14]
 8005348:	89fa      	ldrh	r2, [r7, #14]
 800534a:	887b      	ldrh	r3, [r7, #2]
 800534c:	429a      	cmp	r2, r3
 800534e:	d3e7      	bcc.n	8005320 <hx711_tare+0x24>
  }
  hx711->offset = (int32_t)(ave / sample);
 8005350:	887a      	ldrh	r2, [r7, #2]
 8005352:	f04f 0300 	mov.w	r3, #0
 8005356:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800535a:	f7fb fc35 	bl	8000bc8 <__aeabi_ldivmod>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	60da      	str	r2, [r3, #12]
  hx711_unlock(hx711);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7ff fdd6 	bl	8004f18 <hx711_unlock>
}
 800536c:	bf00      	nop
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bdb0      	pop	{r4, r5, r7, pc}

08005374 <hx711_weight>:
  hx711->coef = (load_raw - noload_raw) / scale;  
  hx711_unlock(hx711);
}
//#############################################################################################
float hx711_weight(hx711_t *hx711, uint16_t sample)
{
 8005374:	b5b0      	push	{r4, r5, r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff fdb6 	bl	8004ef2 <hx711_lock>
  int64_t  ave = 0;
 8005386:	f04f 0200 	mov.w	r2, #0
 800538a:	f04f 0300 	mov.w	r3, #0
 800538e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 8005392:	2300      	movs	r3, #0
 8005394:	82fb      	strh	r3, [r7, #22]
 8005396:	e013      	b.n	80053c0 <hx711_weight+0x4c>
  {
    ave += hx711_value(hx711);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff ff05 	bl	80051a8 <hx711_value>
 800539e:	4603      	mov	r3, r0
 80053a0:	461a      	mov	r2, r3
 80053a2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80053a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80053aa:	1884      	adds	r4, r0, r2
 80053ac:	eb41 0503 	adc.w	r5, r1, r3
 80053b0:	e9c7 4506 	strd	r4, r5, [r7, #24]
    hx711_delay(5);
 80053b4:	2005      	movs	r0, #5
 80053b6:	f7fc fdff 	bl	8001fb8 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 80053ba:	8afb      	ldrh	r3, [r7, #22]
 80053bc:	3301      	adds	r3, #1
 80053be:	82fb      	strh	r3, [r7, #22]
 80053c0:	8afa      	ldrh	r2, [r7, #22]
 80053c2:	887b      	ldrh	r3, [r7, #2]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d3e7      	bcc.n	8005398 <hx711_weight+0x24>
  }
  int32_t data = (int32_t)(ave / sample);
 80053c8:	887a      	ldrh	r2, [r7, #2]
 80053ca:	f04f 0300 	mov.w	r3, #0
 80053ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80053d2:	f7fb fbf9 	bl	8000bc8 <__aeabi_ldivmod>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4613      	mov	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]
  float answer =  (data - hx711->offset) / hx711->coef;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80053f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053f8:	edc7 7a03 	vstr	s15, [r7, #12]
  hx711_unlock(hx711);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7ff fd8b 	bl	8004f18 <hx711_unlock>
  return answer;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	ee07 3a90 	vmov	s15, r3
}
 8005408:	eeb0 0a67 	vmov.f32	s0, s15
 800540c:	3720      	adds	r7, #32
 800540e:	46bd      	mov	sp, r7
 8005410:	bdb0      	pop	{r4, r5, r7, pc}

08005412 <hx711_coef_set>:
//#############################################################################################
void hx711_coef_set(hx711_t *hx711, float coef)
{
 8005412:	b480      	push	{r7}
 8005414:	b083      	sub	sp, #12
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
 800541a:	ed87 0a00 	vstr	s0, [r7]
  hx711->coef = coef;  
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	611a      	str	r2, [r3, #16]
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <__errno>:
 8005430:	4b01      	ldr	r3, [pc, #4]	; (8005438 <__errno+0x8>)
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	20000044 	.word	0x20000044

0800543c <__libc_init_array>:
 800543c:	b570      	push	{r4, r5, r6, lr}
 800543e:	4d0d      	ldr	r5, [pc, #52]	; (8005474 <__libc_init_array+0x38>)
 8005440:	4c0d      	ldr	r4, [pc, #52]	; (8005478 <__libc_init_array+0x3c>)
 8005442:	1b64      	subs	r4, r4, r5
 8005444:	10a4      	asrs	r4, r4, #2
 8005446:	2600      	movs	r6, #0
 8005448:	42a6      	cmp	r6, r4
 800544a:	d109      	bne.n	8005460 <__libc_init_array+0x24>
 800544c:	4d0b      	ldr	r5, [pc, #44]	; (800547c <__libc_init_array+0x40>)
 800544e:	4c0c      	ldr	r4, [pc, #48]	; (8005480 <__libc_init_array+0x44>)
 8005450:	f002 fd7c 	bl	8007f4c <_init>
 8005454:	1b64      	subs	r4, r4, r5
 8005456:	10a4      	asrs	r4, r4, #2
 8005458:	2600      	movs	r6, #0
 800545a:	42a6      	cmp	r6, r4
 800545c:	d105      	bne.n	800546a <__libc_init_array+0x2e>
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	f855 3b04 	ldr.w	r3, [r5], #4
 8005464:	4798      	blx	r3
 8005466:	3601      	adds	r6, #1
 8005468:	e7ee      	b.n	8005448 <__libc_init_array+0xc>
 800546a:	f855 3b04 	ldr.w	r3, [r5], #4
 800546e:	4798      	blx	r3
 8005470:	3601      	adds	r6, #1
 8005472:	e7f2      	b.n	800545a <__libc_init_array+0x1e>
 8005474:	080084cc 	.word	0x080084cc
 8005478:	080084cc 	.word	0x080084cc
 800547c:	080084cc 	.word	0x080084cc
 8005480:	080084d0 	.word	0x080084d0

08005484 <malloc>:
 8005484:	4b02      	ldr	r3, [pc, #8]	; (8005490 <malloc+0xc>)
 8005486:	4601      	mov	r1, r0
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	f000 b85b 	b.w	8005544 <_malloc_r>
 800548e:	bf00      	nop
 8005490:	20000044 	.word	0x20000044

08005494 <memset>:
 8005494:	4402      	add	r2, r0
 8005496:	4603      	mov	r3, r0
 8005498:	4293      	cmp	r3, r2
 800549a:	d100      	bne.n	800549e <memset+0xa>
 800549c:	4770      	bx	lr
 800549e:	f803 1b01 	strb.w	r1, [r3], #1
 80054a2:	e7f9      	b.n	8005498 <memset+0x4>

080054a4 <_free_r>:
 80054a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054a6:	2900      	cmp	r1, #0
 80054a8:	d048      	beq.n	800553c <_free_r+0x98>
 80054aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054ae:	9001      	str	r0, [sp, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f1a1 0404 	sub.w	r4, r1, #4
 80054b6:	bfb8      	it	lt
 80054b8:	18e4      	addlt	r4, r4, r3
 80054ba:	f001 ff0f 	bl	80072dc <__malloc_lock>
 80054be:	4a20      	ldr	r2, [pc, #128]	; (8005540 <_free_r+0x9c>)
 80054c0:	9801      	ldr	r0, [sp, #4]
 80054c2:	6813      	ldr	r3, [r2, #0]
 80054c4:	4615      	mov	r5, r2
 80054c6:	b933      	cbnz	r3, 80054d6 <_free_r+0x32>
 80054c8:	6063      	str	r3, [r4, #4]
 80054ca:	6014      	str	r4, [r2, #0]
 80054cc:	b003      	add	sp, #12
 80054ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054d2:	f001 bf09 	b.w	80072e8 <__malloc_unlock>
 80054d6:	42a3      	cmp	r3, r4
 80054d8:	d90b      	bls.n	80054f2 <_free_r+0x4e>
 80054da:	6821      	ldr	r1, [r4, #0]
 80054dc:	1862      	adds	r2, r4, r1
 80054de:	4293      	cmp	r3, r2
 80054e0:	bf04      	itt	eq
 80054e2:	681a      	ldreq	r2, [r3, #0]
 80054e4:	685b      	ldreq	r3, [r3, #4]
 80054e6:	6063      	str	r3, [r4, #4]
 80054e8:	bf04      	itt	eq
 80054ea:	1852      	addeq	r2, r2, r1
 80054ec:	6022      	streq	r2, [r4, #0]
 80054ee:	602c      	str	r4, [r5, #0]
 80054f0:	e7ec      	b.n	80054cc <_free_r+0x28>
 80054f2:	461a      	mov	r2, r3
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	b10b      	cbz	r3, 80054fc <_free_r+0x58>
 80054f8:	42a3      	cmp	r3, r4
 80054fa:	d9fa      	bls.n	80054f2 <_free_r+0x4e>
 80054fc:	6811      	ldr	r1, [r2, #0]
 80054fe:	1855      	adds	r5, r2, r1
 8005500:	42a5      	cmp	r5, r4
 8005502:	d10b      	bne.n	800551c <_free_r+0x78>
 8005504:	6824      	ldr	r4, [r4, #0]
 8005506:	4421      	add	r1, r4
 8005508:	1854      	adds	r4, r2, r1
 800550a:	42a3      	cmp	r3, r4
 800550c:	6011      	str	r1, [r2, #0]
 800550e:	d1dd      	bne.n	80054cc <_free_r+0x28>
 8005510:	681c      	ldr	r4, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	6053      	str	r3, [r2, #4]
 8005516:	4421      	add	r1, r4
 8005518:	6011      	str	r1, [r2, #0]
 800551a:	e7d7      	b.n	80054cc <_free_r+0x28>
 800551c:	d902      	bls.n	8005524 <_free_r+0x80>
 800551e:	230c      	movs	r3, #12
 8005520:	6003      	str	r3, [r0, #0]
 8005522:	e7d3      	b.n	80054cc <_free_r+0x28>
 8005524:	6825      	ldr	r5, [r4, #0]
 8005526:	1961      	adds	r1, r4, r5
 8005528:	428b      	cmp	r3, r1
 800552a:	bf04      	itt	eq
 800552c:	6819      	ldreq	r1, [r3, #0]
 800552e:	685b      	ldreq	r3, [r3, #4]
 8005530:	6063      	str	r3, [r4, #4]
 8005532:	bf04      	itt	eq
 8005534:	1949      	addeq	r1, r1, r5
 8005536:	6021      	streq	r1, [r4, #0]
 8005538:	6054      	str	r4, [r2, #4]
 800553a:	e7c7      	b.n	80054cc <_free_r+0x28>
 800553c:	b003      	add	sp, #12
 800553e:	bd30      	pop	{r4, r5, pc}
 8005540:	2000023c 	.word	0x2000023c

08005544 <_malloc_r>:
 8005544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005546:	1ccd      	adds	r5, r1, #3
 8005548:	f025 0503 	bic.w	r5, r5, #3
 800554c:	3508      	adds	r5, #8
 800554e:	2d0c      	cmp	r5, #12
 8005550:	bf38      	it	cc
 8005552:	250c      	movcc	r5, #12
 8005554:	2d00      	cmp	r5, #0
 8005556:	4606      	mov	r6, r0
 8005558:	db01      	blt.n	800555e <_malloc_r+0x1a>
 800555a:	42a9      	cmp	r1, r5
 800555c:	d903      	bls.n	8005566 <_malloc_r+0x22>
 800555e:	230c      	movs	r3, #12
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	2000      	movs	r0, #0
 8005564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005566:	f001 feb9 	bl	80072dc <__malloc_lock>
 800556a:	4921      	ldr	r1, [pc, #132]	; (80055f0 <_malloc_r+0xac>)
 800556c:	680a      	ldr	r2, [r1, #0]
 800556e:	4614      	mov	r4, r2
 8005570:	b99c      	cbnz	r4, 800559a <_malloc_r+0x56>
 8005572:	4f20      	ldr	r7, [pc, #128]	; (80055f4 <_malloc_r+0xb0>)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	b923      	cbnz	r3, 8005582 <_malloc_r+0x3e>
 8005578:	4621      	mov	r1, r4
 800557a:	4630      	mov	r0, r6
 800557c:	f000 fd34 	bl	8005fe8 <_sbrk_r>
 8005580:	6038      	str	r0, [r7, #0]
 8005582:	4629      	mov	r1, r5
 8005584:	4630      	mov	r0, r6
 8005586:	f000 fd2f 	bl	8005fe8 <_sbrk_r>
 800558a:	1c43      	adds	r3, r0, #1
 800558c:	d123      	bne.n	80055d6 <_malloc_r+0x92>
 800558e:	230c      	movs	r3, #12
 8005590:	6033      	str	r3, [r6, #0]
 8005592:	4630      	mov	r0, r6
 8005594:	f001 fea8 	bl	80072e8 <__malloc_unlock>
 8005598:	e7e3      	b.n	8005562 <_malloc_r+0x1e>
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	1b5b      	subs	r3, r3, r5
 800559e:	d417      	bmi.n	80055d0 <_malloc_r+0x8c>
 80055a0:	2b0b      	cmp	r3, #11
 80055a2:	d903      	bls.n	80055ac <_malloc_r+0x68>
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	441c      	add	r4, r3
 80055a8:	6025      	str	r5, [r4, #0]
 80055aa:	e004      	b.n	80055b6 <_malloc_r+0x72>
 80055ac:	6863      	ldr	r3, [r4, #4]
 80055ae:	42a2      	cmp	r2, r4
 80055b0:	bf0c      	ite	eq
 80055b2:	600b      	streq	r3, [r1, #0]
 80055b4:	6053      	strne	r3, [r2, #4]
 80055b6:	4630      	mov	r0, r6
 80055b8:	f001 fe96 	bl	80072e8 <__malloc_unlock>
 80055bc:	f104 000b 	add.w	r0, r4, #11
 80055c0:	1d23      	adds	r3, r4, #4
 80055c2:	f020 0007 	bic.w	r0, r0, #7
 80055c6:	1ac2      	subs	r2, r0, r3
 80055c8:	d0cc      	beq.n	8005564 <_malloc_r+0x20>
 80055ca:	1a1b      	subs	r3, r3, r0
 80055cc:	50a3      	str	r3, [r4, r2]
 80055ce:	e7c9      	b.n	8005564 <_malloc_r+0x20>
 80055d0:	4622      	mov	r2, r4
 80055d2:	6864      	ldr	r4, [r4, #4]
 80055d4:	e7cc      	b.n	8005570 <_malloc_r+0x2c>
 80055d6:	1cc4      	adds	r4, r0, #3
 80055d8:	f024 0403 	bic.w	r4, r4, #3
 80055dc:	42a0      	cmp	r0, r4
 80055de:	d0e3      	beq.n	80055a8 <_malloc_r+0x64>
 80055e0:	1a21      	subs	r1, r4, r0
 80055e2:	4630      	mov	r0, r6
 80055e4:	f000 fd00 	bl	8005fe8 <_sbrk_r>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d1dd      	bne.n	80055a8 <_malloc_r+0x64>
 80055ec:	e7cf      	b.n	800558e <_malloc_r+0x4a>
 80055ee:	bf00      	nop
 80055f0:	2000023c 	.word	0x2000023c
 80055f4:	20000240 	.word	0x20000240

080055f8 <__cvt>:
 80055f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055fc:	ec55 4b10 	vmov	r4, r5, d0
 8005600:	2d00      	cmp	r5, #0
 8005602:	460e      	mov	r6, r1
 8005604:	4619      	mov	r1, r3
 8005606:	462b      	mov	r3, r5
 8005608:	bfbb      	ittet	lt
 800560a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800560e:	461d      	movlt	r5, r3
 8005610:	2300      	movge	r3, #0
 8005612:	232d      	movlt	r3, #45	; 0x2d
 8005614:	700b      	strb	r3, [r1, #0]
 8005616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005618:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800561c:	4691      	mov	r9, r2
 800561e:	f023 0820 	bic.w	r8, r3, #32
 8005622:	bfbc      	itt	lt
 8005624:	4622      	movlt	r2, r4
 8005626:	4614      	movlt	r4, r2
 8005628:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800562c:	d005      	beq.n	800563a <__cvt+0x42>
 800562e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005632:	d100      	bne.n	8005636 <__cvt+0x3e>
 8005634:	3601      	adds	r6, #1
 8005636:	2102      	movs	r1, #2
 8005638:	e000      	b.n	800563c <__cvt+0x44>
 800563a:	2103      	movs	r1, #3
 800563c:	ab03      	add	r3, sp, #12
 800563e:	9301      	str	r3, [sp, #4]
 8005640:	ab02      	add	r3, sp, #8
 8005642:	9300      	str	r3, [sp, #0]
 8005644:	ec45 4b10 	vmov	d0, r4, r5
 8005648:	4653      	mov	r3, sl
 800564a:	4632      	mov	r2, r6
 800564c:	f000 fe28 	bl	80062a0 <_dtoa_r>
 8005650:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005654:	4607      	mov	r7, r0
 8005656:	d102      	bne.n	800565e <__cvt+0x66>
 8005658:	f019 0f01 	tst.w	r9, #1
 800565c:	d022      	beq.n	80056a4 <__cvt+0xac>
 800565e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005662:	eb07 0906 	add.w	r9, r7, r6
 8005666:	d110      	bne.n	800568a <__cvt+0x92>
 8005668:	783b      	ldrb	r3, [r7, #0]
 800566a:	2b30      	cmp	r3, #48	; 0x30
 800566c:	d10a      	bne.n	8005684 <__cvt+0x8c>
 800566e:	2200      	movs	r2, #0
 8005670:	2300      	movs	r3, #0
 8005672:	4620      	mov	r0, r4
 8005674:	4629      	mov	r1, r5
 8005676:	f7fb fa37 	bl	8000ae8 <__aeabi_dcmpeq>
 800567a:	b918      	cbnz	r0, 8005684 <__cvt+0x8c>
 800567c:	f1c6 0601 	rsb	r6, r6, #1
 8005680:	f8ca 6000 	str.w	r6, [sl]
 8005684:	f8da 3000 	ldr.w	r3, [sl]
 8005688:	4499      	add	r9, r3
 800568a:	2200      	movs	r2, #0
 800568c:	2300      	movs	r3, #0
 800568e:	4620      	mov	r0, r4
 8005690:	4629      	mov	r1, r5
 8005692:	f7fb fa29 	bl	8000ae8 <__aeabi_dcmpeq>
 8005696:	b108      	cbz	r0, 800569c <__cvt+0xa4>
 8005698:	f8cd 900c 	str.w	r9, [sp, #12]
 800569c:	2230      	movs	r2, #48	; 0x30
 800569e:	9b03      	ldr	r3, [sp, #12]
 80056a0:	454b      	cmp	r3, r9
 80056a2:	d307      	bcc.n	80056b4 <__cvt+0xbc>
 80056a4:	9b03      	ldr	r3, [sp, #12]
 80056a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056a8:	1bdb      	subs	r3, r3, r7
 80056aa:	4638      	mov	r0, r7
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	b004      	add	sp, #16
 80056b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b4:	1c59      	adds	r1, r3, #1
 80056b6:	9103      	str	r1, [sp, #12]
 80056b8:	701a      	strb	r2, [r3, #0]
 80056ba:	e7f0      	b.n	800569e <__cvt+0xa6>

080056bc <__exponent>:
 80056bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056be:	4603      	mov	r3, r0
 80056c0:	2900      	cmp	r1, #0
 80056c2:	bfb8      	it	lt
 80056c4:	4249      	neglt	r1, r1
 80056c6:	f803 2b02 	strb.w	r2, [r3], #2
 80056ca:	bfb4      	ite	lt
 80056cc:	222d      	movlt	r2, #45	; 0x2d
 80056ce:	222b      	movge	r2, #43	; 0x2b
 80056d0:	2909      	cmp	r1, #9
 80056d2:	7042      	strb	r2, [r0, #1]
 80056d4:	dd2a      	ble.n	800572c <__exponent+0x70>
 80056d6:	f10d 0407 	add.w	r4, sp, #7
 80056da:	46a4      	mov	ip, r4
 80056dc:	270a      	movs	r7, #10
 80056de:	46a6      	mov	lr, r4
 80056e0:	460a      	mov	r2, r1
 80056e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80056e6:	fb07 1516 	mls	r5, r7, r6, r1
 80056ea:	3530      	adds	r5, #48	; 0x30
 80056ec:	2a63      	cmp	r2, #99	; 0x63
 80056ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80056f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80056f6:	4631      	mov	r1, r6
 80056f8:	dcf1      	bgt.n	80056de <__exponent+0x22>
 80056fa:	3130      	adds	r1, #48	; 0x30
 80056fc:	f1ae 0502 	sub.w	r5, lr, #2
 8005700:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005704:	1c44      	adds	r4, r0, #1
 8005706:	4629      	mov	r1, r5
 8005708:	4561      	cmp	r1, ip
 800570a:	d30a      	bcc.n	8005722 <__exponent+0x66>
 800570c:	f10d 0209 	add.w	r2, sp, #9
 8005710:	eba2 020e 	sub.w	r2, r2, lr
 8005714:	4565      	cmp	r5, ip
 8005716:	bf88      	it	hi
 8005718:	2200      	movhi	r2, #0
 800571a:	4413      	add	r3, r2
 800571c:	1a18      	subs	r0, r3, r0
 800571e:	b003      	add	sp, #12
 8005720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005722:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005726:	f804 2f01 	strb.w	r2, [r4, #1]!
 800572a:	e7ed      	b.n	8005708 <__exponent+0x4c>
 800572c:	2330      	movs	r3, #48	; 0x30
 800572e:	3130      	adds	r1, #48	; 0x30
 8005730:	7083      	strb	r3, [r0, #2]
 8005732:	70c1      	strb	r1, [r0, #3]
 8005734:	1d03      	adds	r3, r0, #4
 8005736:	e7f1      	b.n	800571c <__exponent+0x60>

08005738 <_printf_float>:
 8005738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800573c:	ed2d 8b02 	vpush	{d8}
 8005740:	b08d      	sub	sp, #52	; 0x34
 8005742:	460c      	mov	r4, r1
 8005744:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005748:	4616      	mov	r6, r2
 800574a:	461f      	mov	r7, r3
 800574c:	4605      	mov	r5, r0
 800574e:	f001 fd4b 	bl	80071e8 <_localeconv_r>
 8005752:	f8d0 a000 	ldr.w	sl, [r0]
 8005756:	4650      	mov	r0, sl
 8005758:	f7fa fd4a 	bl	80001f0 <strlen>
 800575c:	2300      	movs	r3, #0
 800575e:	930a      	str	r3, [sp, #40]	; 0x28
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	9305      	str	r3, [sp, #20]
 8005764:	f8d8 3000 	ldr.w	r3, [r8]
 8005768:	f894 b018 	ldrb.w	fp, [r4, #24]
 800576c:	3307      	adds	r3, #7
 800576e:	f023 0307 	bic.w	r3, r3, #7
 8005772:	f103 0208 	add.w	r2, r3, #8
 8005776:	f8c8 2000 	str.w	r2, [r8]
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005782:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005786:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800578a:	9307      	str	r3, [sp, #28]
 800578c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005790:	ee08 0a10 	vmov	s16, r0
 8005794:	4b9f      	ldr	r3, [pc, #636]	; (8005a14 <_printf_float+0x2dc>)
 8005796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800579a:	f04f 32ff 	mov.w	r2, #4294967295
 800579e:	f7fb f9d5 	bl	8000b4c <__aeabi_dcmpun>
 80057a2:	bb88      	cbnz	r0, 8005808 <_printf_float+0xd0>
 80057a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057a8:	4b9a      	ldr	r3, [pc, #616]	; (8005a14 <_printf_float+0x2dc>)
 80057aa:	f04f 32ff 	mov.w	r2, #4294967295
 80057ae:	f7fb f9af 	bl	8000b10 <__aeabi_dcmple>
 80057b2:	bb48      	cbnz	r0, 8005808 <_printf_float+0xd0>
 80057b4:	2200      	movs	r2, #0
 80057b6:	2300      	movs	r3, #0
 80057b8:	4640      	mov	r0, r8
 80057ba:	4649      	mov	r1, r9
 80057bc:	f7fb f99e 	bl	8000afc <__aeabi_dcmplt>
 80057c0:	b110      	cbz	r0, 80057c8 <_printf_float+0x90>
 80057c2:	232d      	movs	r3, #45	; 0x2d
 80057c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057c8:	4b93      	ldr	r3, [pc, #588]	; (8005a18 <_printf_float+0x2e0>)
 80057ca:	4894      	ldr	r0, [pc, #592]	; (8005a1c <_printf_float+0x2e4>)
 80057cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80057d0:	bf94      	ite	ls
 80057d2:	4698      	movls	r8, r3
 80057d4:	4680      	movhi	r8, r0
 80057d6:	2303      	movs	r3, #3
 80057d8:	6123      	str	r3, [r4, #16]
 80057da:	9b05      	ldr	r3, [sp, #20]
 80057dc:	f023 0204 	bic.w	r2, r3, #4
 80057e0:	6022      	str	r2, [r4, #0]
 80057e2:	f04f 0900 	mov.w	r9, #0
 80057e6:	9700      	str	r7, [sp, #0]
 80057e8:	4633      	mov	r3, r6
 80057ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80057ec:	4621      	mov	r1, r4
 80057ee:	4628      	mov	r0, r5
 80057f0:	f000 f9d8 	bl	8005ba4 <_printf_common>
 80057f4:	3001      	adds	r0, #1
 80057f6:	f040 8090 	bne.w	800591a <_printf_float+0x1e2>
 80057fa:	f04f 30ff 	mov.w	r0, #4294967295
 80057fe:	b00d      	add	sp, #52	; 0x34
 8005800:	ecbd 8b02 	vpop	{d8}
 8005804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005808:	4642      	mov	r2, r8
 800580a:	464b      	mov	r3, r9
 800580c:	4640      	mov	r0, r8
 800580e:	4649      	mov	r1, r9
 8005810:	f7fb f99c 	bl	8000b4c <__aeabi_dcmpun>
 8005814:	b140      	cbz	r0, 8005828 <_printf_float+0xf0>
 8005816:	464b      	mov	r3, r9
 8005818:	2b00      	cmp	r3, #0
 800581a:	bfbc      	itt	lt
 800581c:	232d      	movlt	r3, #45	; 0x2d
 800581e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005822:	487f      	ldr	r0, [pc, #508]	; (8005a20 <_printf_float+0x2e8>)
 8005824:	4b7f      	ldr	r3, [pc, #508]	; (8005a24 <_printf_float+0x2ec>)
 8005826:	e7d1      	b.n	80057cc <_printf_float+0x94>
 8005828:	6863      	ldr	r3, [r4, #4]
 800582a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800582e:	9206      	str	r2, [sp, #24]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	d13f      	bne.n	80058b4 <_printf_float+0x17c>
 8005834:	2306      	movs	r3, #6
 8005836:	6063      	str	r3, [r4, #4]
 8005838:	9b05      	ldr	r3, [sp, #20]
 800583a:	6861      	ldr	r1, [r4, #4]
 800583c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005840:	2300      	movs	r3, #0
 8005842:	9303      	str	r3, [sp, #12]
 8005844:	ab0a      	add	r3, sp, #40	; 0x28
 8005846:	e9cd b301 	strd	fp, r3, [sp, #4]
 800584a:	ab09      	add	r3, sp, #36	; 0x24
 800584c:	ec49 8b10 	vmov	d0, r8, r9
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	6022      	str	r2, [r4, #0]
 8005854:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005858:	4628      	mov	r0, r5
 800585a:	f7ff fecd 	bl	80055f8 <__cvt>
 800585e:	9b06      	ldr	r3, [sp, #24]
 8005860:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005862:	2b47      	cmp	r3, #71	; 0x47
 8005864:	4680      	mov	r8, r0
 8005866:	d108      	bne.n	800587a <_printf_float+0x142>
 8005868:	1cc8      	adds	r0, r1, #3
 800586a:	db02      	blt.n	8005872 <_printf_float+0x13a>
 800586c:	6863      	ldr	r3, [r4, #4]
 800586e:	4299      	cmp	r1, r3
 8005870:	dd41      	ble.n	80058f6 <_printf_float+0x1be>
 8005872:	f1ab 0b02 	sub.w	fp, fp, #2
 8005876:	fa5f fb8b 	uxtb.w	fp, fp
 800587a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800587e:	d820      	bhi.n	80058c2 <_printf_float+0x18a>
 8005880:	3901      	subs	r1, #1
 8005882:	465a      	mov	r2, fp
 8005884:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005888:	9109      	str	r1, [sp, #36]	; 0x24
 800588a:	f7ff ff17 	bl	80056bc <__exponent>
 800588e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005890:	1813      	adds	r3, r2, r0
 8005892:	2a01      	cmp	r2, #1
 8005894:	4681      	mov	r9, r0
 8005896:	6123      	str	r3, [r4, #16]
 8005898:	dc02      	bgt.n	80058a0 <_printf_float+0x168>
 800589a:	6822      	ldr	r2, [r4, #0]
 800589c:	07d2      	lsls	r2, r2, #31
 800589e:	d501      	bpl.n	80058a4 <_printf_float+0x16c>
 80058a0:	3301      	adds	r3, #1
 80058a2:	6123      	str	r3, [r4, #16]
 80058a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d09c      	beq.n	80057e6 <_printf_float+0xae>
 80058ac:	232d      	movs	r3, #45	; 0x2d
 80058ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b2:	e798      	b.n	80057e6 <_printf_float+0xae>
 80058b4:	9a06      	ldr	r2, [sp, #24]
 80058b6:	2a47      	cmp	r2, #71	; 0x47
 80058b8:	d1be      	bne.n	8005838 <_printf_float+0x100>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1bc      	bne.n	8005838 <_printf_float+0x100>
 80058be:	2301      	movs	r3, #1
 80058c0:	e7b9      	b.n	8005836 <_printf_float+0xfe>
 80058c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80058c6:	d118      	bne.n	80058fa <_printf_float+0x1c2>
 80058c8:	2900      	cmp	r1, #0
 80058ca:	6863      	ldr	r3, [r4, #4]
 80058cc:	dd0b      	ble.n	80058e6 <_printf_float+0x1ae>
 80058ce:	6121      	str	r1, [r4, #16]
 80058d0:	b913      	cbnz	r3, 80058d8 <_printf_float+0x1a0>
 80058d2:	6822      	ldr	r2, [r4, #0]
 80058d4:	07d0      	lsls	r0, r2, #31
 80058d6:	d502      	bpl.n	80058de <_printf_float+0x1a6>
 80058d8:	3301      	adds	r3, #1
 80058da:	440b      	add	r3, r1
 80058dc:	6123      	str	r3, [r4, #16]
 80058de:	65a1      	str	r1, [r4, #88]	; 0x58
 80058e0:	f04f 0900 	mov.w	r9, #0
 80058e4:	e7de      	b.n	80058a4 <_printf_float+0x16c>
 80058e6:	b913      	cbnz	r3, 80058ee <_printf_float+0x1b6>
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	07d2      	lsls	r2, r2, #31
 80058ec:	d501      	bpl.n	80058f2 <_printf_float+0x1ba>
 80058ee:	3302      	adds	r3, #2
 80058f0:	e7f4      	b.n	80058dc <_printf_float+0x1a4>
 80058f2:	2301      	movs	r3, #1
 80058f4:	e7f2      	b.n	80058dc <_printf_float+0x1a4>
 80058f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80058fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058fc:	4299      	cmp	r1, r3
 80058fe:	db05      	blt.n	800590c <_printf_float+0x1d4>
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	6121      	str	r1, [r4, #16]
 8005904:	07d8      	lsls	r0, r3, #31
 8005906:	d5ea      	bpl.n	80058de <_printf_float+0x1a6>
 8005908:	1c4b      	adds	r3, r1, #1
 800590a:	e7e7      	b.n	80058dc <_printf_float+0x1a4>
 800590c:	2900      	cmp	r1, #0
 800590e:	bfd4      	ite	le
 8005910:	f1c1 0202 	rsble	r2, r1, #2
 8005914:	2201      	movgt	r2, #1
 8005916:	4413      	add	r3, r2
 8005918:	e7e0      	b.n	80058dc <_printf_float+0x1a4>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	055a      	lsls	r2, r3, #21
 800591e:	d407      	bmi.n	8005930 <_printf_float+0x1f8>
 8005920:	6923      	ldr	r3, [r4, #16]
 8005922:	4642      	mov	r2, r8
 8005924:	4631      	mov	r1, r6
 8005926:	4628      	mov	r0, r5
 8005928:	47b8      	blx	r7
 800592a:	3001      	adds	r0, #1
 800592c:	d12c      	bne.n	8005988 <_printf_float+0x250>
 800592e:	e764      	b.n	80057fa <_printf_float+0xc2>
 8005930:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005934:	f240 80e0 	bls.w	8005af8 <_printf_float+0x3c0>
 8005938:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800593c:	2200      	movs	r2, #0
 800593e:	2300      	movs	r3, #0
 8005940:	f7fb f8d2 	bl	8000ae8 <__aeabi_dcmpeq>
 8005944:	2800      	cmp	r0, #0
 8005946:	d034      	beq.n	80059b2 <_printf_float+0x27a>
 8005948:	4a37      	ldr	r2, [pc, #220]	; (8005a28 <_printf_float+0x2f0>)
 800594a:	2301      	movs	r3, #1
 800594c:	4631      	mov	r1, r6
 800594e:	4628      	mov	r0, r5
 8005950:	47b8      	blx	r7
 8005952:	3001      	adds	r0, #1
 8005954:	f43f af51 	beq.w	80057fa <_printf_float+0xc2>
 8005958:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800595c:	429a      	cmp	r2, r3
 800595e:	db02      	blt.n	8005966 <_printf_float+0x22e>
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	07d8      	lsls	r0, r3, #31
 8005964:	d510      	bpl.n	8005988 <_printf_float+0x250>
 8005966:	ee18 3a10 	vmov	r3, s16
 800596a:	4652      	mov	r2, sl
 800596c:	4631      	mov	r1, r6
 800596e:	4628      	mov	r0, r5
 8005970:	47b8      	blx	r7
 8005972:	3001      	adds	r0, #1
 8005974:	f43f af41 	beq.w	80057fa <_printf_float+0xc2>
 8005978:	f04f 0800 	mov.w	r8, #0
 800597c:	f104 091a 	add.w	r9, r4, #26
 8005980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005982:	3b01      	subs	r3, #1
 8005984:	4543      	cmp	r3, r8
 8005986:	dc09      	bgt.n	800599c <_printf_float+0x264>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	079b      	lsls	r3, r3, #30
 800598c:	f100 8105 	bmi.w	8005b9a <_printf_float+0x462>
 8005990:	68e0      	ldr	r0, [r4, #12]
 8005992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005994:	4298      	cmp	r0, r3
 8005996:	bfb8      	it	lt
 8005998:	4618      	movlt	r0, r3
 800599a:	e730      	b.n	80057fe <_printf_float+0xc6>
 800599c:	2301      	movs	r3, #1
 800599e:	464a      	mov	r2, r9
 80059a0:	4631      	mov	r1, r6
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b8      	blx	r7
 80059a6:	3001      	adds	r0, #1
 80059a8:	f43f af27 	beq.w	80057fa <_printf_float+0xc2>
 80059ac:	f108 0801 	add.w	r8, r8, #1
 80059b0:	e7e6      	b.n	8005980 <_printf_float+0x248>
 80059b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	dc39      	bgt.n	8005a2c <_printf_float+0x2f4>
 80059b8:	4a1b      	ldr	r2, [pc, #108]	; (8005a28 <_printf_float+0x2f0>)
 80059ba:	2301      	movs	r3, #1
 80059bc:	4631      	mov	r1, r6
 80059be:	4628      	mov	r0, r5
 80059c0:	47b8      	blx	r7
 80059c2:	3001      	adds	r0, #1
 80059c4:	f43f af19 	beq.w	80057fa <_printf_float+0xc2>
 80059c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059cc:	4313      	orrs	r3, r2
 80059ce:	d102      	bne.n	80059d6 <_printf_float+0x29e>
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	07d9      	lsls	r1, r3, #31
 80059d4:	d5d8      	bpl.n	8005988 <_printf_float+0x250>
 80059d6:	ee18 3a10 	vmov	r3, s16
 80059da:	4652      	mov	r2, sl
 80059dc:	4631      	mov	r1, r6
 80059de:	4628      	mov	r0, r5
 80059e0:	47b8      	blx	r7
 80059e2:	3001      	adds	r0, #1
 80059e4:	f43f af09 	beq.w	80057fa <_printf_float+0xc2>
 80059e8:	f04f 0900 	mov.w	r9, #0
 80059ec:	f104 0a1a 	add.w	sl, r4, #26
 80059f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f2:	425b      	negs	r3, r3
 80059f4:	454b      	cmp	r3, r9
 80059f6:	dc01      	bgt.n	80059fc <_printf_float+0x2c4>
 80059f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059fa:	e792      	b.n	8005922 <_printf_float+0x1ea>
 80059fc:	2301      	movs	r3, #1
 80059fe:	4652      	mov	r2, sl
 8005a00:	4631      	mov	r1, r6
 8005a02:	4628      	mov	r0, r5
 8005a04:	47b8      	blx	r7
 8005a06:	3001      	adds	r0, #1
 8005a08:	f43f aef7 	beq.w	80057fa <_printf_float+0xc2>
 8005a0c:	f109 0901 	add.w	r9, r9, #1
 8005a10:	e7ee      	b.n	80059f0 <_printf_float+0x2b8>
 8005a12:	bf00      	nop
 8005a14:	7fefffff 	.word	0x7fefffff
 8005a18:	080080e4 	.word	0x080080e4
 8005a1c:	080080e8 	.word	0x080080e8
 8005a20:	080080f0 	.word	0x080080f0
 8005a24:	080080ec 	.word	0x080080ec
 8005a28:	080080f4 	.word	0x080080f4
 8005a2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a30:	429a      	cmp	r2, r3
 8005a32:	bfa8      	it	ge
 8005a34:	461a      	movge	r2, r3
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	4691      	mov	r9, r2
 8005a3a:	dc37      	bgt.n	8005aac <_printf_float+0x374>
 8005a3c:	f04f 0b00 	mov.w	fp, #0
 8005a40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a44:	f104 021a 	add.w	r2, r4, #26
 8005a48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a4a:	9305      	str	r3, [sp, #20]
 8005a4c:	eba3 0309 	sub.w	r3, r3, r9
 8005a50:	455b      	cmp	r3, fp
 8005a52:	dc33      	bgt.n	8005abc <_printf_float+0x384>
 8005a54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	db3b      	blt.n	8005ad4 <_printf_float+0x39c>
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	07da      	lsls	r2, r3, #31
 8005a60:	d438      	bmi.n	8005ad4 <_printf_float+0x39c>
 8005a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a64:	9b05      	ldr	r3, [sp, #20]
 8005a66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	eba2 0901 	sub.w	r9, r2, r1
 8005a6e:	4599      	cmp	r9, r3
 8005a70:	bfa8      	it	ge
 8005a72:	4699      	movge	r9, r3
 8005a74:	f1b9 0f00 	cmp.w	r9, #0
 8005a78:	dc35      	bgt.n	8005ae6 <_printf_float+0x3ae>
 8005a7a:	f04f 0800 	mov.w	r8, #0
 8005a7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a82:	f104 0a1a 	add.w	sl, r4, #26
 8005a86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a8a:	1a9b      	subs	r3, r3, r2
 8005a8c:	eba3 0309 	sub.w	r3, r3, r9
 8005a90:	4543      	cmp	r3, r8
 8005a92:	f77f af79 	ble.w	8005988 <_printf_float+0x250>
 8005a96:	2301      	movs	r3, #1
 8005a98:	4652      	mov	r2, sl
 8005a9a:	4631      	mov	r1, r6
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	47b8      	blx	r7
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	f43f aeaa 	beq.w	80057fa <_printf_float+0xc2>
 8005aa6:	f108 0801 	add.w	r8, r8, #1
 8005aaa:	e7ec      	b.n	8005a86 <_printf_float+0x34e>
 8005aac:	4613      	mov	r3, r2
 8005aae:	4631      	mov	r1, r6
 8005ab0:	4642      	mov	r2, r8
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	47b8      	blx	r7
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	d1c0      	bne.n	8005a3c <_printf_float+0x304>
 8005aba:	e69e      	b.n	80057fa <_printf_float+0xc2>
 8005abc:	2301      	movs	r3, #1
 8005abe:	4631      	mov	r1, r6
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	9205      	str	r2, [sp, #20]
 8005ac4:	47b8      	blx	r7
 8005ac6:	3001      	adds	r0, #1
 8005ac8:	f43f ae97 	beq.w	80057fa <_printf_float+0xc2>
 8005acc:	9a05      	ldr	r2, [sp, #20]
 8005ace:	f10b 0b01 	add.w	fp, fp, #1
 8005ad2:	e7b9      	b.n	8005a48 <_printf_float+0x310>
 8005ad4:	ee18 3a10 	vmov	r3, s16
 8005ad8:	4652      	mov	r2, sl
 8005ada:	4631      	mov	r1, r6
 8005adc:	4628      	mov	r0, r5
 8005ade:	47b8      	blx	r7
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d1be      	bne.n	8005a62 <_printf_float+0x32a>
 8005ae4:	e689      	b.n	80057fa <_printf_float+0xc2>
 8005ae6:	9a05      	ldr	r2, [sp, #20]
 8005ae8:	464b      	mov	r3, r9
 8005aea:	4442      	add	r2, r8
 8005aec:	4631      	mov	r1, r6
 8005aee:	4628      	mov	r0, r5
 8005af0:	47b8      	blx	r7
 8005af2:	3001      	adds	r0, #1
 8005af4:	d1c1      	bne.n	8005a7a <_printf_float+0x342>
 8005af6:	e680      	b.n	80057fa <_printf_float+0xc2>
 8005af8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005afa:	2a01      	cmp	r2, #1
 8005afc:	dc01      	bgt.n	8005b02 <_printf_float+0x3ca>
 8005afe:	07db      	lsls	r3, r3, #31
 8005b00:	d538      	bpl.n	8005b74 <_printf_float+0x43c>
 8005b02:	2301      	movs	r3, #1
 8005b04:	4642      	mov	r2, r8
 8005b06:	4631      	mov	r1, r6
 8005b08:	4628      	mov	r0, r5
 8005b0a:	47b8      	blx	r7
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	f43f ae74 	beq.w	80057fa <_printf_float+0xc2>
 8005b12:	ee18 3a10 	vmov	r3, s16
 8005b16:	4652      	mov	r2, sl
 8005b18:	4631      	mov	r1, r6
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	47b8      	blx	r7
 8005b1e:	3001      	adds	r0, #1
 8005b20:	f43f ae6b 	beq.w	80057fa <_printf_float+0xc2>
 8005b24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	f7fa ffdc 	bl	8000ae8 <__aeabi_dcmpeq>
 8005b30:	b9d8      	cbnz	r0, 8005b6a <_printf_float+0x432>
 8005b32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b34:	f108 0201 	add.w	r2, r8, #1
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	4631      	mov	r1, r6
 8005b3c:	4628      	mov	r0, r5
 8005b3e:	47b8      	blx	r7
 8005b40:	3001      	adds	r0, #1
 8005b42:	d10e      	bne.n	8005b62 <_printf_float+0x42a>
 8005b44:	e659      	b.n	80057fa <_printf_float+0xc2>
 8005b46:	2301      	movs	r3, #1
 8005b48:	4652      	mov	r2, sl
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	47b8      	blx	r7
 8005b50:	3001      	adds	r0, #1
 8005b52:	f43f ae52 	beq.w	80057fa <_printf_float+0xc2>
 8005b56:	f108 0801 	add.w	r8, r8, #1
 8005b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	4543      	cmp	r3, r8
 8005b60:	dcf1      	bgt.n	8005b46 <_printf_float+0x40e>
 8005b62:	464b      	mov	r3, r9
 8005b64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b68:	e6dc      	b.n	8005924 <_printf_float+0x1ec>
 8005b6a:	f04f 0800 	mov.w	r8, #0
 8005b6e:	f104 0a1a 	add.w	sl, r4, #26
 8005b72:	e7f2      	b.n	8005b5a <_printf_float+0x422>
 8005b74:	2301      	movs	r3, #1
 8005b76:	4642      	mov	r2, r8
 8005b78:	e7df      	b.n	8005b3a <_printf_float+0x402>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	464a      	mov	r2, r9
 8005b7e:	4631      	mov	r1, r6
 8005b80:	4628      	mov	r0, r5
 8005b82:	47b8      	blx	r7
 8005b84:	3001      	adds	r0, #1
 8005b86:	f43f ae38 	beq.w	80057fa <_printf_float+0xc2>
 8005b8a:	f108 0801 	add.w	r8, r8, #1
 8005b8e:	68e3      	ldr	r3, [r4, #12]
 8005b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b92:	1a5b      	subs	r3, r3, r1
 8005b94:	4543      	cmp	r3, r8
 8005b96:	dcf0      	bgt.n	8005b7a <_printf_float+0x442>
 8005b98:	e6fa      	b.n	8005990 <_printf_float+0x258>
 8005b9a:	f04f 0800 	mov.w	r8, #0
 8005b9e:	f104 0919 	add.w	r9, r4, #25
 8005ba2:	e7f4      	b.n	8005b8e <_printf_float+0x456>

08005ba4 <_printf_common>:
 8005ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba8:	4616      	mov	r6, r2
 8005baa:	4699      	mov	r9, r3
 8005bac:	688a      	ldr	r2, [r1, #8]
 8005bae:	690b      	ldr	r3, [r1, #16]
 8005bb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	bfb8      	it	lt
 8005bb8:	4613      	movlt	r3, r2
 8005bba:	6033      	str	r3, [r6, #0]
 8005bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	b10a      	cbz	r2, 8005bca <_printf_common+0x26>
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	6033      	str	r3, [r6, #0]
 8005bca:	6823      	ldr	r3, [r4, #0]
 8005bcc:	0699      	lsls	r1, r3, #26
 8005bce:	bf42      	ittt	mi
 8005bd0:	6833      	ldrmi	r3, [r6, #0]
 8005bd2:	3302      	addmi	r3, #2
 8005bd4:	6033      	strmi	r3, [r6, #0]
 8005bd6:	6825      	ldr	r5, [r4, #0]
 8005bd8:	f015 0506 	ands.w	r5, r5, #6
 8005bdc:	d106      	bne.n	8005bec <_printf_common+0x48>
 8005bde:	f104 0a19 	add.w	sl, r4, #25
 8005be2:	68e3      	ldr	r3, [r4, #12]
 8005be4:	6832      	ldr	r2, [r6, #0]
 8005be6:	1a9b      	subs	r3, r3, r2
 8005be8:	42ab      	cmp	r3, r5
 8005bea:	dc26      	bgt.n	8005c3a <_printf_common+0x96>
 8005bec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bf0:	1e13      	subs	r3, r2, #0
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	bf18      	it	ne
 8005bf6:	2301      	movne	r3, #1
 8005bf8:	0692      	lsls	r2, r2, #26
 8005bfa:	d42b      	bmi.n	8005c54 <_printf_common+0xb0>
 8005bfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c00:	4649      	mov	r1, r9
 8005c02:	4638      	mov	r0, r7
 8005c04:	47c0      	blx	r8
 8005c06:	3001      	adds	r0, #1
 8005c08:	d01e      	beq.n	8005c48 <_printf_common+0xa4>
 8005c0a:	6823      	ldr	r3, [r4, #0]
 8005c0c:	68e5      	ldr	r5, [r4, #12]
 8005c0e:	6832      	ldr	r2, [r6, #0]
 8005c10:	f003 0306 	and.w	r3, r3, #6
 8005c14:	2b04      	cmp	r3, #4
 8005c16:	bf08      	it	eq
 8005c18:	1aad      	subeq	r5, r5, r2
 8005c1a:	68a3      	ldr	r3, [r4, #8]
 8005c1c:	6922      	ldr	r2, [r4, #16]
 8005c1e:	bf0c      	ite	eq
 8005c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c24:	2500      	movne	r5, #0
 8005c26:	4293      	cmp	r3, r2
 8005c28:	bfc4      	itt	gt
 8005c2a:	1a9b      	subgt	r3, r3, r2
 8005c2c:	18ed      	addgt	r5, r5, r3
 8005c2e:	2600      	movs	r6, #0
 8005c30:	341a      	adds	r4, #26
 8005c32:	42b5      	cmp	r5, r6
 8005c34:	d11a      	bne.n	8005c6c <_printf_common+0xc8>
 8005c36:	2000      	movs	r0, #0
 8005c38:	e008      	b.n	8005c4c <_printf_common+0xa8>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	4652      	mov	r2, sl
 8005c3e:	4649      	mov	r1, r9
 8005c40:	4638      	mov	r0, r7
 8005c42:	47c0      	blx	r8
 8005c44:	3001      	adds	r0, #1
 8005c46:	d103      	bne.n	8005c50 <_printf_common+0xac>
 8005c48:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c50:	3501      	adds	r5, #1
 8005c52:	e7c6      	b.n	8005be2 <_printf_common+0x3e>
 8005c54:	18e1      	adds	r1, r4, r3
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	2030      	movs	r0, #48	; 0x30
 8005c5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c5e:	4422      	add	r2, r4
 8005c60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c68:	3302      	adds	r3, #2
 8005c6a:	e7c7      	b.n	8005bfc <_printf_common+0x58>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	4622      	mov	r2, r4
 8005c70:	4649      	mov	r1, r9
 8005c72:	4638      	mov	r0, r7
 8005c74:	47c0      	blx	r8
 8005c76:	3001      	adds	r0, #1
 8005c78:	d0e6      	beq.n	8005c48 <_printf_common+0xa4>
 8005c7a:	3601      	adds	r6, #1
 8005c7c:	e7d9      	b.n	8005c32 <_printf_common+0x8e>
	...

08005c80 <_printf_i>:
 8005c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	460c      	mov	r4, r1
 8005c86:	4691      	mov	r9, r2
 8005c88:	7e27      	ldrb	r7, [r4, #24]
 8005c8a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c8c:	2f78      	cmp	r7, #120	; 0x78
 8005c8e:	4680      	mov	r8, r0
 8005c90:	469a      	mov	sl, r3
 8005c92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c96:	d807      	bhi.n	8005ca8 <_printf_i+0x28>
 8005c98:	2f62      	cmp	r7, #98	; 0x62
 8005c9a:	d80a      	bhi.n	8005cb2 <_printf_i+0x32>
 8005c9c:	2f00      	cmp	r7, #0
 8005c9e:	f000 80d8 	beq.w	8005e52 <_printf_i+0x1d2>
 8005ca2:	2f58      	cmp	r7, #88	; 0x58
 8005ca4:	f000 80a3 	beq.w	8005dee <_printf_i+0x16e>
 8005ca8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cb0:	e03a      	b.n	8005d28 <_printf_i+0xa8>
 8005cb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cb6:	2b15      	cmp	r3, #21
 8005cb8:	d8f6      	bhi.n	8005ca8 <_printf_i+0x28>
 8005cba:	a001      	add	r0, pc, #4	; (adr r0, 8005cc0 <_printf_i+0x40>)
 8005cbc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005cc0:	08005d19 	.word	0x08005d19
 8005cc4:	08005d2d 	.word	0x08005d2d
 8005cc8:	08005ca9 	.word	0x08005ca9
 8005ccc:	08005ca9 	.word	0x08005ca9
 8005cd0:	08005ca9 	.word	0x08005ca9
 8005cd4:	08005ca9 	.word	0x08005ca9
 8005cd8:	08005d2d 	.word	0x08005d2d
 8005cdc:	08005ca9 	.word	0x08005ca9
 8005ce0:	08005ca9 	.word	0x08005ca9
 8005ce4:	08005ca9 	.word	0x08005ca9
 8005ce8:	08005ca9 	.word	0x08005ca9
 8005cec:	08005e39 	.word	0x08005e39
 8005cf0:	08005d5d 	.word	0x08005d5d
 8005cf4:	08005e1b 	.word	0x08005e1b
 8005cf8:	08005ca9 	.word	0x08005ca9
 8005cfc:	08005ca9 	.word	0x08005ca9
 8005d00:	08005e5b 	.word	0x08005e5b
 8005d04:	08005ca9 	.word	0x08005ca9
 8005d08:	08005d5d 	.word	0x08005d5d
 8005d0c:	08005ca9 	.word	0x08005ca9
 8005d10:	08005ca9 	.word	0x08005ca9
 8005d14:	08005e23 	.word	0x08005e23
 8005d18:	680b      	ldr	r3, [r1, #0]
 8005d1a:	1d1a      	adds	r2, r3, #4
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	600a      	str	r2, [r1, #0]
 8005d20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e0a3      	b.n	8005e74 <_printf_i+0x1f4>
 8005d2c:	6825      	ldr	r5, [r4, #0]
 8005d2e:	6808      	ldr	r0, [r1, #0]
 8005d30:	062e      	lsls	r6, r5, #24
 8005d32:	f100 0304 	add.w	r3, r0, #4
 8005d36:	d50a      	bpl.n	8005d4e <_printf_i+0xce>
 8005d38:	6805      	ldr	r5, [r0, #0]
 8005d3a:	600b      	str	r3, [r1, #0]
 8005d3c:	2d00      	cmp	r5, #0
 8005d3e:	da03      	bge.n	8005d48 <_printf_i+0xc8>
 8005d40:	232d      	movs	r3, #45	; 0x2d
 8005d42:	426d      	negs	r5, r5
 8005d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d48:	485e      	ldr	r0, [pc, #376]	; (8005ec4 <_printf_i+0x244>)
 8005d4a:	230a      	movs	r3, #10
 8005d4c:	e019      	b.n	8005d82 <_printf_i+0x102>
 8005d4e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d52:	6805      	ldr	r5, [r0, #0]
 8005d54:	600b      	str	r3, [r1, #0]
 8005d56:	bf18      	it	ne
 8005d58:	b22d      	sxthne	r5, r5
 8005d5a:	e7ef      	b.n	8005d3c <_printf_i+0xbc>
 8005d5c:	680b      	ldr	r3, [r1, #0]
 8005d5e:	6825      	ldr	r5, [r4, #0]
 8005d60:	1d18      	adds	r0, r3, #4
 8005d62:	6008      	str	r0, [r1, #0]
 8005d64:	0628      	lsls	r0, r5, #24
 8005d66:	d501      	bpl.n	8005d6c <_printf_i+0xec>
 8005d68:	681d      	ldr	r5, [r3, #0]
 8005d6a:	e002      	b.n	8005d72 <_printf_i+0xf2>
 8005d6c:	0669      	lsls	r1, r5, #25
 8005d6e:	d5fb      	bpl.n	8005d68 <_printf_i+0xe8>
 8005d70:	881d      	ldrh	r5, [r3, #0]
 8005d72:	4854      	ldr	r0, [pc, #336]	; (8005ec4 <_printf_i+0x244>)
 8005d74:	2f6f      	cmp	r7, #111	; 0x6f
 8005d76:	bf0c      	ite	eq
 8005d78:	2308      	moveq	r3, #8
 8005d7a:	230a      	movne	r3, #10
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d82:	6866      	ldr	r6, [r4, #4]
 8005d84:	60a6      	str	r6, [r4, #8]
 8005d86:	2e00      	cmp	r6, #0
 8005d88:	bfa2      	ittt	ge
 8005d8a:	6821      	ldrge	r1, [r4, #0]
 8005d8c:	f021 0104 	bicge.w	r1, r1, #4
 8005d90:	6021      	strge	r1, [r4, #0]
 8005d92:	b90d      	cbnz	r5, 8005d98 <_printf_i+0x118>
 8005d94:	2e00      	cmp	r6, #0
 8005d96:	d04d      	beq.n	8005e34 <_printf_i+0x1b4>
 8005d98:	4616      	mov	r6, r2
 8005d9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d9e:	fb03 5711 	mls	r7, r3, r1, r5
 8005da2:	5dc7      	ldrb	r7, [r0, r7]
 8005da4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005da8:	462f      	mov	r7, r5
 8005daa:	42bb      	cmp	r3, r7
 8005dac:	460d      	mov	r5, r1
 8005dae:	d9f4      	bls.n	8005d9a <_printf_i+0x11a>
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d10b      	bne.n	8005dcc <_printf_i+0x14c>
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	07df      	lsls	r7, r3, #31
 8005db8:	d508      	bpl.n	8005dcc <_printf_i+0x14c>
 8005dba:	6923      	ldr	r3, [r4, #16]
 8005dbc:	6861      	ldr	r1, [r4, #4]
 8005dbe:	4299      	cmp	r1, r3
 8005dc0:	bfde      	ittt	le
 8005dc2:	2330      	movle	r3, #48	; 0x30
 8005dc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dcc:	1b92      	subs	r2, r2, r6
 8005dce:	6122      	str	r2, [r4, #16]
 8005dd0:	f8cd a000 	str.w	sl, [sp]
 8005dd4:	464b      	mov	r3, r9
 8005dd6:	aa03      	add	r2, sp, #12
 8005dd8:	4621      	mov	r1, r4
 8005dda:	4640      	mov	r0, r8
 8005ddc:	f7ff fee2 	bl	8005ba4 <_printf_common>
 8005de0:	3001      	adds	r0, #1
 8005de2:	d14c      	bne.n	8005e7e <_printf_i+0x1fe>
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295
 8005de8:	b004      	add	sp, #16
 8005dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dee:	4835      	ldr	r0, [pc, #212]	; (8005ec4 <_printf_i+0x244>)
 8005df0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	680e      	ldr	r6, [r1, #0]
 8005df8:	061f      	lsls	r7, r3, #24
 8005dfa:	f856 5b04 	ldr.w	r5, [r6], #4
 8005dfe:	600e      	str	r6, [r1, #0]
 8005e00:	d514      	bpl.n	8005e2c <_printf_i+0x1ac>
 8005e02:	07d9      	lsls	r1, r3, #31
 8005e04:	bf44      	itt	mi
 8005e06:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0a:	6023      	strmi	r3, [r4, #0]
 8005e0c:	b91d      	cbnz	r5, 8005e16 <_printf_i+0x196>
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	f023 0320 	bic.w	r3, r3, #32
 8005e14:	6023      	str	r3, [r4, #0]
 8005e16:	2310      	movs	r3, #16
 8005e18:	e7b0      	b.n	8005d7c <_printf_i+0xfc>
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	f043 0320 	orr.w	r3, r3, #32
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	2378      	movs	r3, #120	; 0x78
 8005e24:	4828      	ldr	r0, [pc, #160]	; (8005ec8 <_printf_i+0x248>)
 8005e26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e2a:	e7e3      	b.n	8005df4 <_printf_i+0x174>
 8005e2c:	065e      	lsls	r6, r3, #25
 8005e2e:	bf48      	it	mi
 8005e30:	b2ad      	uxthmi	r5, r5
 8005e32:	e7e6      	b.n	8005e02 <_printf_i+0x182>
 8005e34:	4616      	mov	r6, r2
 8005e36:	e7bb      	b.n	8005db0 <_printf_i+0x130>
 8005e38:	680b      	ldr	r3, [r1, #0]
 8005e3a:	6826      	ldr	r6, [r4, #0]
 8005e3c:	6960      	ldr	r0, [r4, #20]
 8005e3e:	1d1d      	adds	r5, r3, #4
 8005e40:	600d      	str	r5, [r1, #0]
 8005e42:	0635      	lsls	r5, r6, #24
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	d501      	bpl.n	8005e4c <_printf_i+0x1cc>
 8005e48:	6018      	str	r0, [r3, #0]
 8005e4a:	e002      	b.n	8005e52 <_printf_i+0x1d2>
 8005e4c:	0671      	lsls	r1, r6, #25
 8005e4e:	d5fb      	bpl.n	8005e48 <_printf_i+0x1c8>
 8005e50:	8018      	strh	r0, [r3, #0]
 8005e52:	2300      	movs	r3, #0
 8005e54:	6123      	str	r3, [r4, #16]
 8005e56:	4616      	mov	r6, r2
 8005e58:	e7ba      	b.n	8005dd0 <_printf_i+0x150>
 8005e5a:	680b      	ldr	r3, [r1, #0]
 8005e5c:	1d1a      	adds	r2, r3, #4
 8005e5e:	600a      	str	r2, [r1, #0]
 8005e60:	681e      	ldr	r6, [r3, #0]
 8005e62:	6862      	ldr	r2, [r4, #4]
 8005e64:	2100      	movs	r1, #0
 8005e66:	4630      	mov	r0, r6
 8005e68:	f7fa f9ca 	bl	8000200 <memchr>
 8005e6c:	b108      	cbz	r0, 8005e72 <_printf_i+0x1f2>
 8005e6e:	1b80      	subs	r0, r0, r6
 8005e70:	6060      	str	r0, [r4, #4]
 8005e72:	6863      	ldr	r3, [r4, #4]
 8005e74:	6123      	str	r3, [r4, #16]
 8005e76:	2300      	movs	r3, #0
 8005e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e7c:	e7a8      	b.n	8005dd0 <_printf_i+0x150>
 8005e7e:	6923      	ldr	r3, [r4, #16]
 8005e80:	4632      	mov	r2, r6
 8005e82:	4649      	mov	r1, r9
 8005e84:	4640      	mov	r0, r8
 8005e86:	47d0      	blx	sl
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d0ab      	beq.n	8005de4 <_printf_i+0x164>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	079b      	lsls	r3, r3, #30
 8005e90:	d413      	bmi.n	8005eba <_printf_i+0x23a>
 8005e92:	68e0      	ldr	r0, [r4, #12]
 8005e94:	9b03      	ldr	r3, [sp, #12]
 8005e96:	4298      	cmp	r0, r3
 8005e98:	bfb8      	it	lt
 8005e9a:	4618      	movlt	r0, r3
 8005e9c:	e7a4      	b.n	8005de8 <_printf_i+0x168>
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	4632      	mov	r2, r6
 8005ea2:	4649      	mov	r1, r9
 8005ea4:	4640      	mov	r0, r8
 8005ea6:	47d0      	blx	sl
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	d09b      	beq.n	8005de4 <_printf_i+0x164>
 8005eac:	3501      	adds	r5, #1
 8005eae:	68e3      	ldr	r3, [r4, #12]
 8005eb0:	9903      	ldr	r1, [sp, #12]
 8005eb2:	1a5b      	subs	r3, r3, r1
 8005eb4:	42ab      	cmp	r3, r5
 8005eb6:	dcf2      	bgt.n	8005e9e <_printf_i+0x21e>
 8005eb8:	e7eb      	b.n	8005e92 <_printf_i+0x212>
 8005eba:	2500      	movs	r5, #0
 8005ebc:	f104 0619 	add.w	r6, r4, #25
 8005ec0:	e7f5      	b.n	8005eae <_printf_i+0x22e>
 8005ec2:	bf00      	nop
 8005ec4:	080080f6 	.word	0x080080f6
 8005ec8:	08008107 	.word	0x08008107

08005ecc <iprintf>:
 8005ecc:	b40f      	push	{r0, r1, r2, r3}
 8005ece:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <iprintf+0x2c>)
 8005ed0:	b513      	push	{r0, r1, r4, lr}
 8005ed2:	681c      	ldr	r4, [r3, #0]
 8005ed4:	b124      	cbz	r4, 8005ee0 <iprintf+0x14>
 8005ed6:	69a3      	ldr	r3, [r4, #24]
 8005ed8:	b913      	cbnz	r3, 8005ee0 <iprintf+0x14>
 8005eda:	4620      	mov	r0, r4
 8005edc:	f001 f8e6 	bl	80070ac <__sinit>
 8005ee0:	ab05      	add	r3, sp, #20
 8005ee2:	9a04      	ldr	r2, [sp, #16]
 8005ee4:	68a1      	ldr	r1, [r4, #8]
 8005ee6:	9301      	str	r3, [sp, #4]
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f001 fdb9 	bl	8007a60 <_vfiprintf_r>
 8005eee:	b002      	add	sp, #8
 8005ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ef4:	b004      	add	sp, #16
 8005ef6:	4770      	bx	lr
 8005ef8:	20000044 	.word	0x20000044

08005efc <_puts_r>:
 8005efc:	b570      	push	{r4, r5, r6, lr}
 8005efe:	460e      	mov	r6, r1
 8005f00:	4605      	mov	r5, r0
 8005f02:	b118      	cbz	r0, 8005f0c <_puts_r+0x10>
 8005f04:	6983      	ldr	r3, [r0, #24]
 8005f06:	b90b      	cbnz	r3, 8005f0c <_puts_r+0x10>
 8005f08:	f001 f8d0 	bl	80070ac <__sinit>
 8005f0c:	69ab      	ldr	r3, [r5, #24]
 8005f0e:	68ac      	ldr	r4, [r5, #8]
 8005f10:	b913      	cbnz	r3, 8005f18 <_puts_r+0x1c>
 8005f12:	4628      	mov	r0, r5
 8005f14:	f001 f8ca 	bl	80070ac <__sinit>
 8005f18:	4b2c      	ldr	r3, [pc, #176]	; (8005fcc <_puts_r+0xd0>)
 8005f1a:	429c      	cmp	r4, r3
 8005f1c:	d120      	bne.n	8005f60 <_puts_r+0x64>
 8005f1e:	686c      	ldr	r4, [r5, #4]
 8005f20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f22:	07db      	lsls	r3, r3, #31
 8005f24:	d405      	bmi.n	8005f32 <_puts_r+0x36>
 8005f26:	89a3      	ldrh	r3, [r4, #12]
 8005f28:	0598      	lsls	r0, r3, #22
 8005f2a:	d402      	bmi.n	8005f32 <_puts_r+0x36>
 8005f2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f2e:	f001 f960 	bl	80071f2 <__retarget_lock_acquire_recursive>
 8005f32:	89a3      	ldrh	r3, [r4, #12]
 8005f34:	0719      	lsls	r1, r3, #28
 8005f36:	d51d      	bpl.n	8005f74 <_puts_r+0x78>
 8005f38:	6923      	ldr	r3, [r4, #16]
 8005f3a:	b1db      	cbz	r3, 8005f74 <_puts_r+0x78>
 8005f3c:	3e01      	subs	r6, #1
 8005f3e:	68a3      	ldr	r3, [r4, #8]
 8005f40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f44:	3b01      	subs	r3, #1
 8005f46:	60a3      	str	r3, [r4, #8]
 8005f48:	bb39      	cbnz	r1, 8005f9a <_puts_r+0x9e>
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	da38      	bge.n	8005fc0 <_puts_r+0xc4>
 8005f4e:	4622      	mov	r2, r4
 8005f50:	210a      	movs	r1, #10
 8005f52:	4628      	mov	r0, r5
 8005f54:	f000 f858 	bl	8006008 <__swbuf_r>
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d011      	beq.n	8005f80 <_puts_r+0x84>
 8005f5c:	250a      	movs	r5, #10
 8005f5e:	e011      	b.n	8005f84 <_puts_r+0x88>
 8005f60:	4b1b      	ldr	r3, [pc, #108]	; (8005fd0 <_puts_r+0xd4>)
 8005f62:	429c      	cmp	r4, r3
 8005f64:	d101      	bne.n	8005f6a <_puts_r+0x6e>
 8005f66:	68ac      	ldr	r4, [r5, #8]
 8005f68:	e7da      	b.n	8005f20 <_puts_r+0x24>
 8005f6a:	4b1a      	ldr	r3, [pc, #104]	; (8005fd4 <_puts_r+0xd8>)
 8005f6c:	429c      	cmp	r4, r3
 8005f6e:	bf08      	it	eq
 8005f70:	68ec      	ldreq	r4, [r5, #12]
 8005f72:	e7d5      	b.n	8005f20 <_puts_r+0x24>
 8005f74:	4621      	mov	r1, r4
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 f898 	bl	80060ac <__swsetup_r>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d0dd      	beq.n	8005f3c <_puts_r+0x40>
 8005f80:	f04f 35ff 	mov.w	r5, #4294967295
 8005f84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f86:	07da      	lsls	r2, r3, #31
 8005f88:	d405      	bmi.n	8005f96 <_puts_r+0x9a>
 8005f8a:	89a3      	ldrh	r3, [r4, #12]
 8005f8c:	059b      	lsls	r3, r3, #22
 8005f8e:	d402      	bmi.n	8005f96 <_puts_r+0x9a>
 8005f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f92:	f001 f92f 	bl	80071f4 <__retarget_lock_release_recursive>
 8005f96:	4628      	mov	r0, r5
 8005f98:	bd70      	pop	{r4, r5, r6, pc}
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	da04      	bge.n	8005fa8 <_puts_r+0xac>
 8005f9e:	69a2      	ldr	r2, [r4, #24]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	dc06      	bgt.n	8005fb2 <_puts_r+0xb6>
 8005fa4:	290a      	cmp	r1, #10
 8005fa6:	d004      	beq.n	8005fb2 <_puts_r+0xb6>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	1c5a      	adds	r2, r3, #1
 8005fac:	6022      	str	r2, [r4, #0]
 8005fae:	7019      	strb	r1, [r3, #0]
 8005fb0:	e7c5      	b.n	8005f3e <_puts_r+0x42>
 8005fb2:	4622      	mov	r2, r4
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	f000 f827 	bl	8006008 <__swbuf_r>
 8005fba:	3001      	adds	r0, #1
 8005fbc:	d1bf      	bne.n	8005f3e <_puts_r+0x42>
 8005fbe:	e7df      	b.n	8005f80 <_puts_r+0x84>
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	250a      	movs	r5, #10
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	6022      	str	r2, [r4, #0]
 8005fc8:	701d      	strb	r5, [r3, #0]
 8005fca:	e7db      	b.n	8005f84 <_puts_r+0x88>
 8005fcc:	080081cc 	.word	0x080081cc
 8005fd0:	080081ec 	.word	0x080081ec
 8005fd4:	080081ac 	.word	0x080081ac

08005fd8 <puts>:
 8005fd8:	4b02      	ldr	r3, [pc, #8]	; (8005fe4 <puts+0xc>)
 8005fda:	4601      	mov	r1, r0
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	f7ff bf8d 	b.w	8005efc <_puts_r>
 8005fe2:	bf00      	nop
 8005fe4:	20000044 	.word	0x20000044

08005fe8 <_sbrk_r>:
 8005fe8:	b538      	push	{r3, r4, r5, lr}
 8005fea:	4d06      	ldr	r5, [pc, #24]	; (8006004 <_sbrk_r+0x1c>)
 8005fec:	2300      	movs	r3, #0
 8005fee:	4604      	mov	r4, r0
 8005ff0:	4608      	mov	r0, r1
 8005ff2:	602b      	str	r3, [r5, #0]
 8005ff4:	f7fb fefc 	bl	8001df0 <_sbrk>
 8005ff8:	1c43      	adds	r3, r0, #1
 8005ffa:	d102      	bne.n	8006002 <_sbrk_r+0x1a>
 8005ffc:	682b      	ldr	r3, [r5, #0]
 8005ffe:	b103      	cbz	r3, 8006002 <_sbrk_r+0x1a>
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	bd38      	pop	{r3, r4, r5, pc}
 8006004:	20000518 	.word	0x20000518

08006008 <__swbuf_r>:
 8006008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600a:	460e      	mov	r6, r1
 800600c:	4614      	mov	r4, r2
 800600e:	4605      	mov	r5, r0
 8006010:	b118      	cbz	r0, 800601a <__swbuf_r+0x12>
 8006012:	6983      	ldr	r3, [r0, #24]
 8006014:	b90b      	cbnz	r3, 800601a <__swbuf_r+0x12>
 8006016:	f001 f849 	bl	80070ac <__sinit>
 800601a:	4b21      	ldr	r3, [pc, #132]	; (80060a0 <__swbuf_r+0x98>)
 800601c:	429c      	cmp	r4, r3
 800601e:	d12b      	bne.n	8006078 <__swbuf_r+0x70>
 8006020:	686c      	ldr	r4, [r5, #4]
 8006022:	69a3      	ldr	r3, [r4, #24]
 8006024:	60a3      	str	r3, [r4, #8]
 8006026:	89a3      	ldrh	r3, [r4, #12]
 8006028:	071a      	lsls	r2, r3, #28
 800602a:	d52f      	bpl.n	800608c <__swbuf_r+0x84>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	b36b      	cbz	r3, 800608c <__swbuf_r+0x84>
 8006030:	6923      	ldr	r3, [r4, #16]
 8006032:	6820      	ldr	r0, [r4, #0]
 8006034:	1ac0      	subs	r0, r0, r3
 8006036:	6963      	ldr	r3, [r4, #20]
 8006038:	b2f6      	uxtb	r6, r6
 800603a:	4283      	cmp	r3, r0
 800603c:	4637      	mov	r7, r6
 800603e:	dc04      	bgt.n	800604a <__swbuf_r+0x42>
 8006040:	4621      	mov	r1, r4
 8006042:	4628      	mov	r0, r5
 8006044:	f000 ff9e 	bl	8006f84 <_fflush_r>
 8006048:	bb30      	cbnz	r0, 8006098 <__swbuf_r+0x90>
 800604a:	68a3      	ldr	r3, [r4, #8]
 800604c:	3b01      	subs	r3, #1
 800604e:	60a3      	str	r3, [r4, #8]
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	6022      	str	r2, [r4, #0]
 8006056:	701e      	strb	r6, [r3, #0]
 8006058:	6963      	ldr	r3, [r4, #20]
 800605a:	3001      	adds	r0, #1
 800605c:	4283      	cmp	r3, r0
 800605e:	d004      	beq.n	800606a <__swbuf_r+0x62>
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	07db      	lsls	r3, r3, #31
 8006064:	d506      	bpl.n	8006074 <__swbuf_r+0x6c>
 8006066:	2e0a      	cmp	r6, #10
 8006068:	d104      	bne.n	8006074 <__swbuf_r+0x6c>
 800606a:	4621      	mov	r1, r4
 800606c:	4628      	mov	r0, r5
 800606e:	f000 ff89 	bl	8006f84 <_fflush_r>
 8006072:	b988      	cbnz	r0, 8006098 <__swbuf_r+0x90>
 8006074:	4638      	mov	r0, r7
 8006076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006078:	4b0a      	ldr	r3, [pc, #40]	; (80060a4 <__swbuf_r+0x9c>)
 800607a:	429c      	cmp	r4, r3
 800607c:	d101      	bne.n	8006082 <__swbuf_r+0x7a>
 800607e:	68ac      	ldr	r4, [r5, #8]
 8006080:	e7cf      	b.n	8006022 <__swbuf_r+0x1a>
 8006082:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <__swbuf_r+0xa0>)
 8006084:	429c      	cmp	r4, r3
 8006086:	bf08      	it	eq
 8006088:	68ec      	ldreq	r4, [r5, #12]
 800608a:	e7ca      	b.n	8006022 <__swbuf_r+0x1a>
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f000 f80c 	bl	80060ac <__swsetup_r>
 8006094:	2800      	cmp	r0, #0
 8006096:	d0cb      	beq.n	8006030 <__swbuf_r+0x28>
 8006098:	f04f 37ff 	mov.w	r7, #4294967295
 800609c:	e7ea      	b.n	8006074 <__swbuf_r+0x6c>
 800609e:	bf00      	nop
 80060a0:	080081cc 	.word	0x080081cc
 80060a4:	080081ec 	.word	0x080081ec
 80060a8:	080081ac 	.word	0x080081ac

080060ac <__swsetup_r>:
 80060ac:	4b32      	ldr	r3, [pc, #200]	; (8006178 <__swsetup_r+0xcc>)
 80060ae:	b570      	push	{r4, r5, r6, lr}
 80060b0:	681d      	ldr	r5, [r3, #0]
 80060b2:	4606      	mov	r6, r0
 80060b4:	460c      	mov	r4, r1
 80060b6:	b125      	cbz	r5, 80060c2 <__swsetup_r+0x16>
 80060b8:	69ab      	ldr	r3, [r5, #24]
 80060ba:	b913      	cbnz	r3, 80060c2 <__swsetup_r+0x16>
 80060bc:	4628      	mov	r0, r5
 80060be:	f000 fff5 	bl	80070ac <__sinit>
 80060c2:	4b2e      	ldr	r3, [pc, #184]	; (800617c <__swsetup_r+0xd0>)
 80060c4:	429c      	cmp	r4, r3
 80060c6:	d10f      	bne.n	80060e8 <__swsetup_r+0x3c>
 80060c8:	686c      	ldr	r4, [r5, #4]
 80060ca:	89a3      	ldrh	r3, [r4, #12]
 80060cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060d0:	0719      	lsls	r1, r3, #28
 80060d2:	d42c      	bmi.n	800612e <__swsetup_r+0x82>
 80060d4:	06dd      	lsls	r5, r3, #27
 80060d6:	d411      	bmi.n	80060fc <__swsetup_r+0x50>
 80060d8:	2309      	movs	r3, #9
 80060da:	6033      	str	r3, [r6, #0]
 80060dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060e0:	81a3      	strh	r3, [r4, #12]
 80060e2:	f04f 30ff 	mov.w	r0, #4294967295
 80060e6:	e03e      	b.n	8006166 <__swsetup_r+0xba>
 80060e8:	4b25      	ldr	r3, [pc, #148]	; (8006180 <__swsetup_r+0xd4>)
 80060ea:	429c      	cmp	r4, r3
 80060ec:	d101      	bne.n	80060f2 <__swsetup_r+0x46>
 80060ee:	68ac      	ldr	r4, [r5, #8]
 80060f0:	e7eb      	b.n	80060ca <__swsetup_r+0x1e>
 80060f2:	4b24      	ldr	r3, [pc, #144]	; (8006184 <__swsetup_r+0xd8>)
 80060f4:	429c      	cmp	r4, r3
 80060f6:	bf08      	it	eq
 80060f8:	68ec      	ldreq	r4, [r5, #12]
 80060fa:	e7e6      	b.n	80060ca <__swsetup_r+0x1e>
 80060fc:	0758      	lsls	r0, r3, #29
 80060fe:	d512      	bpl.n	8006126 <__swsetup_r+0x7a>
 8006100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006102:	b141      	cbz	r1, 8006116 <__swsetup_r+0x6a>
 8006104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006108:	4299      	cmp	r1, r3
 800610a:	d002      	beq.n	8006112 <__swsetup_r+0x66>
 800610c:	4630      	mov	r0, r6
 800610e:	f7ff f9c9 	bl	80054a4 <_free_r>
 8006112:	2300      	movs	r3, #0
 8006114:	6363      	str	r3, [r4, #52]	; 0x34
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800611c:	81a3      	strh	r3, [r4, #12]
 800611e:	2300      	movs	r3, #0
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	6923      	ldr	r3, [r4, #16]
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	89a3      	ldrh	r3, [r4, #12]
 8006128:	f043 0308 	orr.w	r3, r3, #8
 800612c:	81a3      	strh	r3, [r4, #12]
 800612e:	6923      	ldr	r3, [r4, #16]
 8006130:	b94b      	cbnz	r3, 8006146 <__swsetup_r+0x9a>
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613c:	d003      	beq.n	8006146 <__swsetup_r+0x9a>
 800613e:	4621      	mov	r1, r4
 8006140:	4630      	mov	r0, r6
 8006142:	f001 f87d 	bl	8007240 <__smakebuf_r>
 8006146:	89a0      	ldrh	r0, [r4, #12]
 8006148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800614c:	f010 0301 	ands.w	r3, r0, #1
 8006150:	d00a      	beq.n	8006168 <__swsetup_r+0xbc>
 8006152:	2300      	movs	r3, #0
 8006154:	60a3      	str	r3, [r4, #8]
 8006156:	6963      	ldr	r3, [r4, #20]
 8006158:	425b      	negs	r3, r3
 800615a:	61a3      	str	r3, [r4, #24]
 800615c:	6923      	ldr	r3, [r4, #16]
 800615e:	b943      	cbnz	r3, 8006172 <__swsetup_r+0xc6>
 8006160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006164:	d1ba      	bne.n	80060dc <__swsetup_r+0x30>
 8006166:	bd70      	pop	{r4, r5, r6, pc}
 8006168:	0781      	lsls	r1, r0, #30
 800616a:	bf58      	it	pl
 800616c:	6963      	ldrpl	r3, [r4, #20]
 800616e:	60a3      	str	r3, [r4, #8]
 8006170:	e7f4      	b.n	800615c <__swsetup_r+0xb0>
 8006172:	2000      	movs	r0, #0
 8006174:	e7f7      	b.n	8006166 <__swsetup_r+0xba>
 8006176:	bf00      	nop
 8006178:	20000044 	.word	0x20000044
 800617c:	080081cc 	.word	0x080081cc
 8006180:	080081ec 	.word	0x080081ec
 8006184:	080081ac 	.word	0x080081ac

08006188 <quorem>:
 8006188:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618c:	6903      	ldr	r3, [r0, #16]
 800618e:	690c      	ldr	r4, [r1, #16]
 8006190:	42a3      	cmp	r3, r4
 8006192:	4607      	mov	r7, r0
 8006194:	f2c0 8081 	blt.w	800629a <quorem+0x112>
 8006198:	3c01      	subs	r4, #1
 800619a:	f101 0814 	add.w	r8, r1, #20
 800619e:	f100 0514 	add.w	r5, r0, #20
 80061a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061a6:	9301      	str	r3, [sp, #4]
 80061a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061b0:	3301      	adds	r3, #1
 80061b2:	429a      	cmp	r2, r3
 80061b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80061c0:	d331      	bcc.n	8006226 <quorem+0x9e>
 80061c2:	f04f 0e00 	mov.w	lr, #0
 80061c6:	4640      	mov	r0, r8
 80061c8:	46ac      	mov	ip, r5
 80061ca:	46f2      	mov	sl, lr
 80061cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80061d0:	b293      	uxth	r3, r2
 80061d2:	fb06 e303 	mla	r3, r6, r3, lr
 80061d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80061da:	b29b      	uxth	r3, r3
 80061dc:	ebaa 0303 	sub.w	r3, sl, r3
 80061e0:	0c12      	lsrs	r2, r2, #16
 80061e2:	f8dc a000 	ldr.w	sl, [ip]
 80061e6:	fb06 e202 	mla	r2, r6, r2, lr
 80061ea:	fa13 f38a 	uxtah	r3, r3, sl
 80061ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80061f2:	fa1f fa82 	uxth.w	sl, r2
 80061f6:	f8dc 2000 	ldr.w	r2, [ip]
 80061fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80061fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006202:	b29b      	uxth	r3, r3
 8006204:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006208:	4581      	cmp	r9, r0
 800620a:	f84c 3b04 	str.w	r3, [ip], #4
 800620e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006212:	d2db      	bcs.n	80061cc <quorem+0x44>
 8006214:	f855 300b 	ldr.w	r3, [r5, fp]
 8006218:	b92b      	cbnz	r3, 8006226 <quorem+0x9e>
 800621a:	9b01      	ldr	r3, [sp, #4]
 800621c:	3b04      	subs	r3, #4
 800621e:	429d      	cmp	r5, r3
 8006220:	461a      	mov	r2, r3
 8006222:	d32e      	bcc.n	8006282 <quorem+0xfa>
 8006224:	613c      	str	r4, [r7, #16]
 8006226:	4638      	mov	r0, r7
 8006228:	f001 fae2 	bl	80077f0 <__mcmp>
 800622c:	2800      	cmp	r0, #0
 800622e:	db24      	blt.n	800627a <quorem+0xf2>
 8006230:	3601      	adds	r6, #1
 8006232:	4628      	mov	r0, r5
 8006234:	f04f 0c00 	mov.w	ip, #0
 8006238:	f858 2b04 	ldr.w	r2, [r8], #4
 800623c:	f8d0 e000 	ldr.w	lr, [r0]
 8006240:	b293      	uxth	r3, r2
 8006242:	ebac 0303 	sub.w	r3, ip, r3
 8006246:	0c12      	lsrs	r2, r2, #16
 8006248:	fa13 f38e 	uxtah	r3, r3, lr
 800624c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006250:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006254:	b29b      	uxth	r3, r3
 8006256:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800625a:	45c1      	cmp	r9, r8
 800625c:	f840 3b04 	str.w	r3, [r0], #4
 8006260:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006264:	d2e8      	bcs.n	8006238 <quorem+0xb0>
 8006266:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800626a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800626e:	b922      	cbnz	r2, 800627a <quorem+0xf2>
 8006270:	3b04      	subs	r3, #4
 8006272:	429d      	cmp	r5, r3
 8006274:	461a      	mov	r2, r3
 8006276:	d30a      	bcc.n	800628e <quorem+0x106>
 8006278:	613c      	str	r4, [r7, #16]
 800627a:	4630      	mov	r0, r6
 800627c:	b003      	add	sp, #12
 800627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	3b04      	subs	r3, #4
 8006286:	2a00      	cmp	r2, #0
 8006288:	d1cc      	bne.n	8006224 <quorem+0x9c>
 800628a:	3c01      	subs	r4, #1
 800628c:	e7c7      	b.n	800621e <quorem+0x96>
 800628e:	6812      	ldr	r2, [r2, #0]
 8006290:	3b04      	subs	r3, #4
 8006292:	2a00      	cmp	r2, #0
 8006294:	d1f0      	bne.n	8006278 <quorem+0xf0>
 8006296:	3c01      	subs	r4, #1
 8006298:	e7eb      	b.n	8006272 <quorem+0xea>
 800629a:	2000      	movs	r0, #0
 800629c:	e7ee      	b.n	800627c <quorem+0xf4>
	...

080062a0 <_dtoa_r>:
 80062a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	ed2d 8b02 	vpush	{d8}
 80062a8:	ec57 6b10 	vmov	r6, r7, d0
 80062ac:	b095      	sub	sp, #84	; 0x54
 80062ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80062b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80062b4:	9105      	str	r1, [sp, #20]
 80062b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80062ba:	4604      	mov	r4, r0
 80062bc:	9209      	str	r2, [sp, #36]	; 0x24
 80062be:	930f      	str	r3, [sp, #60]	; 0x3c
 80062c0:	b975      	cbnz	r5, 80062e0 <_dtoa_r+0x40>
 80062c2:	2010      	movs	r0, #16
 80062c4:	f7ff f8de 	bl	8005484 <malloc>
 80062c8:	4602      	mov	r2, r0
 80062ca:	6260      	str	r0, [r4, #36]	; 0x24
 80062cc:	b920      	cbnz	r0, 80062d8 <_dtoa_r+0x38>
 80062ce:	4bb2      	ldr	r3, [pc, #712]	; (8006598 <_dtoa_r+0x2f8>)
 80062d0:	21ea      	movs	r1, #234	; 0xea
 80062d2:	48b2      	ldr	r0, [pc, #712]	; (800659c <_dtoa_r+0x2fc>)
 80062d4:	f001 fd4a 	bl	8007d6c <__assert_func>
 80062d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80062dc:	6005      	str	r5, [r0, #0]
 80062de:	60c5      	str	r5, [r0, #12]
 80062e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062e2:	6819      	ldr	r1, [r3, #0]
 80062e4:	b151      	cbz	r1, 80062fc <_dtoa_r+0x5c>
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	604a      	str	r2, [r1, #4]
 80062ea:	2301      	movs	r3, #1
 80062ec:	4093      	lsls	r3, r2
 80062ee:	608b      	str	r3, [r1, #8]
 80062f0:	4620      	mov	r0, r4
 80062f2:	f001 f83f 	bl	8007374 <_Bfree>
 80062f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]
 80062fc:	1e3b      	subs	r3, r7, #0
 80062fe:	bfb9      	ittee	lt
 8006300:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006304:	9303      	strlt	r3, [sp, #12]
 8006306:	2300      	movge	r3, #0
 8006308:	f8c8 3000 	strge.w	r3, [r8]
 800630c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006310:	4ba3      	ldr	r3, [pc, #652]	; (80065a0 <_dtoa_r+0x300>)
 8006312:	bfbc      	itt	lt
 8006314:	2201      	movlt	r2, #1
 8006316:	f8c8 2000 	strlt.w	r2, [r8]
 800631a:	ea33 0309 	bics.w	r3, r3, r9
 800631e:	d11b      	bne.n	8006358 <_dtoa_r+0xb8>
 8006320:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006322:	f242 730f 	movw	r3, #9999	; 0x270f
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800632c:	4333      	orrs	r3, r6
 800632e:	f000 857a 	beq.w	8006e26 <_dtoa_r+0xb86>
 8006332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006334:	b963      	cbnz	r3, 8006350 <_dtoa_r+0xb0>
 8006336:	4b9b      	ldr	r3, [pc, #620]	; (80065a4 <_dtoa_r+0x304>)
 8006338:	e024      	b.n	8006384 <_dtoa_r+0xe4>
 800633a:	4b9b      	ldr	r3, [pc, #620]	; (80065a8 <_dtoa_r+0x308>)
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	3308      	adds	r3, #8
 8006340:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	9800      	ldr	r0, [sp, #0]
 8006346:	b015      	add	sp, #84	; 0x54
 8006348:	ecbd 8b02 	vpop	{d8}
 800634c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006350:	4b94      	ldr	r3, [pc, #592]	; (80065a4 <_dtoa_r+0x304>)
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	3303      	adds	r3, #3
 8006356:	e7f3      	b.n	8006340 <_dtoa_r+0xa0>
 8006358:	ed9d 7b02 	vldr	d7, [sp, #8]
 800635c:	2200      	movs	r2, #0
 800635e:	ec51 0b17 	vmov	r0, r1, d7
 8006362:	2300      	movs	r3, #0
 8006364:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006368:	f7fa fbbe 	bl	8000ae8 <__aeabi_dcmpeq>
 800636c:	4680      	mov	r8, r0
 800636e:	b158      	cbz	r0, 8006388 <_dtoa_r+0xe8>
 8006370:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006372:	2301      	movs	r3, #1
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 8551 	beq.w	8006e20 <_dtoa_r+0xb80>
 800637e:	488b      	ldr	r0, [pc, #556]	; (80065ac <_dtoa_r+0x30c>)
 8006380:	6018      	str	r0, [r3, #0]
 8006382:	1e43      	subs	r3, r0, #1
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	e7dd      	b.n	8006344 <_dtoa_r+0xa4>
 8006388:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800638c:	aa12      	add	r2, sp, #72	; 0x48
 800638e:	a913      	add	r1, sp, #76	; 0x4c
 8006390:	4620      	mov	r0, r4
 8006392:	f001 fad1 	bl	8007938 <__d2b>
 8006396:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800639a:	4683      	mov	fp, r0
 800639c:	2d00      	cmp	r5, #0
 800639e:	d07c      	beq.n	800649a <_dtoa_r+0x1fa>
 80063a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80063a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80063ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80063b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80063b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063ba:	4b7d      	ldr	r3, [pc, #500]	; (80065b0 <_dtoa_r+0x310>)
 80063bc:	2200      	movs	r2, #0
 80063be:	4630      	mov	r0, r6
 80063c0:	4639      	mov	r1, r7
 80063c2:	f7f9 ff71 	bl	80002a8 <__aeabi_dsub>
 80063c6:	a36e      	add	r3, pc, #440	; (adr r3, 8006580 <_dtoa_r+0x2e0>)
 80063c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063cc:	f7fa f924 	bl	8000618 <__aeabi_dmul>
 80063d0:	a36d      	add	r3, pc, #436	; (adr r3, 8006588 <_dtoa_r+0x2e8>)
 80063d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d6:	f7f9 ff69 	bl	80002ac <__adddf3>
 80063da:	4606      	mov	r6, r0
 80063dc:	4628      	mov	r0, r5
 80063de:	460f      	mov	r7, r1
 80063e0:	f7fa f8b0 	bl	8000544 <__aeabi_i2d>
 80063e4:	a36a      	add	r3, pc, #424	; (adr r3, 8006590 <_dtoa_r+0x2f0>)
 80063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ea:	f7fa f915 	bl	8000618 <__aeabi_dmul>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4630      	mov	r0, r6
 80063f4:	4639      	mov	r1, r7
 80063f6:	f7f9 ff59 	bl	80002ac <__adddf3>
 80063fa:	4606      	mov	r6, r0
 80063fc:	460f      	mov	r7, r1
 80063fe:	f7fa fbbb 	bl	8000b78 <__aeabi_d2iz>
 8006402:	2200      	movs	r2, #0
 8006404:	4682      	mov	sl, r0
 8006406:	2300      	movs	r3, #0
 8006408:	4630      	mov	r0, r6
 800640a:	4639      	mov	r1, r7
 800640c:	f7fa fb76 	bl	8000afc <__aeabi_dcmplt>
 8006410:	b148      	cbz	r0, 8006426 <_dtoa_r+0x186>
 8006412:	4650      	mov	r0, sl
 8006414:	f7fa f896 	bl	8000544 <__aeabi_i2d>
 8006418:	4632      	mov	r2, r6
 800641a:	463b      	mov	r3, r7
 800641c:	f7fa fb64 	bl	8000ae8 <__aeabi_dcmpeq>
 8006420:	b908      	cbnz	r0, 8006426 <_dtoa_r+0x186>
 8006422:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006426:	f1ba 0f16 	cmp.w	sl, #22
 800642a:	d854      	bhi.n	80064d6 <_dtoa_r+0x236>
 800642c:	4b61      	ldr	r3, [pc, #388]	; (80065b4 <_dtoa_r+0x314>)
 800642e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800643a:	f7fa fb5f 	bl	8000afc <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	d04b      	beq.n	80064da <_dtoa_r+0x23a>
 8006442:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006446:	2300      	movs	r3, #0
 8006448:	930e      	str	r3, [sp, #56]	; 0x38
 800644a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800644c:	1b5d      	subs	r5, r3, r5
 800644e:	1e6b      	subs	r3, r5, #1
 8006450:	9304      	str	r3, [sp, #16]
 8006452:	bf43      	ittte	mi
 8006454:	2300      	movmi	r3, #0
 8006456:	f1c5 0801 	rsbmi	r8, r5, #1
 800645a:	9304      	strmi	r3, [sp, #16]
 800645c:	f04f 0800 	movpl.w	r8, #0
 8006460:	f1ba 0f00 	cmp.w	sl, #0
 8006464:	db3b      	blt.n	80064de <_dtoa_r+0x23e>
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800646c:	4453      	add	r3, sl
 800646e:	9304      	str	r3, [sp, #16]
 8006470:	2300      	movs	r3, #0
 8006472:	9306      	str	r3, [sp, #24]
 8006474:	9b05      	ldr	r3, [sp, #20]
 8006476:	2b09      	cmp	r3, #9
 8006478:	d869      	bhi.n	800654e <_dtoa_r+0x2ae>
 800647a:	2b05      	cmp	r3, #5
 800647c:	bfc4      	itt	gt
 800647e:	3b04      	subgt	r3, #4
 8006480:	9305      	strgt	r3, [sp, #20]
 8006482:	9b05      	ldr	r3, [sp, #20]
 8006484:	f1a3 0302 	sub.w	r3, r3, #2
 8006488:	bfcc      	ite	gt
 800648a:	2500      	movgt	r5, #0
 800648c:	2501      	movle	r5, #1
 800648e:	2b03      	cmp	r3, #3
 8006490:	d869      	bhi.n	8006566 <_dtoa_r+0x2c6>
 8006492:	e8df f003 	tbb	[pc, r3]
 8006496:	4e2c      	.short	0x4e2c
 8006498:	5a4c      	.short	0x5a4c
 800649a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800649e:	441d      	add	r5, r3
 80064a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064a4:	2b20      	cmp	r3, #32
 80064a6:	bfc1      	itttt	gt
 80064a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80064b0:	fa09 f303 	lslgt.w	r3, r9, r3
 80064b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80064b8:	bfda      	itte	le
 80064ba:	f1c3 0320 	rsble	r3, r3, #32
 80064be:	fa06 f003 	lslle.w	r0, r6, r3
 80064c2:	4318      	orrgt	r0, r3
 80064c4:	f7fa f82e 	bl	8000524 <__aeabi_ui2d>
 80064c8:	2301      	movs	r3, #1
 80064ca:	4606      	mov	r6, r0
 80064cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80064d0:	3d01      	subs	r5, #1
 80064d2:	9310      	str	r3, [sp, #64]	; 0x40
 80064d4:	e771      	b.n	80063ba <_dtoa_r+0x11a>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e7b6      	b.n	8006448 <_dtoa_r+0x1a8>
 80064da:	900e      	str	r0, [sp, #56]	; 0x38
 80064dc:	e7b5      	b.n	800644a <_dtoa_r+0x1aa>
 80064de:	f1ca 0300 	rsb	r3, sl, #0
 80064e2:	9306      	str	r3, [sp, #24]
 80064e4:	2300      	movs	r3, #0
 80064e6:	eba8 080a 	sub.w	r8, r8, sl
 80064ea:	930d      	str	r3, [sp, #52]	; 0x34
 80064ec:	e7c2      	b.n	8006474 <_dtoa_r+0x1d4>
 80064ee:	2300      	movs	r3, #0
 80064f0:	9308      	str	r3, [sp, #32]
 80064f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	dc39      	bgt.n	800656c <_dtoa_r+0x2cc>
 80064f8:	f04f 0901 	mov.w	r9, #1
 80064fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006500:	464b      	mov	r3, r9
 8006502:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006506:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006508:	2200      	movs	r2, #0
 800650a:	6042      	str	r2, [r0, #4]
 800650c:	2204      	movs	r2, #4
 800650e:	f102 0614 	add.w	r6, r2, #20
 8006512:	429e      	cmp	r6, r3
 8006514:	6841      	ldr	r1, [r0, #4]
 8006516:	d92f      	bls.n	8006578 <_dtoa_r+0x2d8>
 8006518:	4620      	mov	r0, r4
 800651a:	f000 feeb 	bl	80072f4 <_Balloc>
 800651e:	9000      	str	r0, [sp, #0]
 8006520:	2800      	cmp	r0, #0
 8006522:	d14b      	bne.n	80065bc <_dtoa_r+0x31c>
 8006524:	4b24      	ldr	r3, [pc, #144]	; (80065b8 <_dtoa_r+0x318>)
 8006526:	4602      	mov	r2, r0
 8006528:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800652c:	e6d1      	b.n	80062d2 <_dtoa_r+0x32>
 800652e:	2301      	movs	r3, #1
 8006530:	e7de      	b.n	80064f0 <_dtoa_r+0x250>
 8006532:	2300      	movs	r3, #0
 8006534:	9308      	str	r3, [sp, #32]
 8006536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006538:	eb0a 0903 	add.w	r9, sl, r3
 800653c:	f109 0301 	add.w	r3, r9, #1
 8006540:	2b01      	cmp	r3, #1
 8006542:	9301      	str	r3, [sp, #4]
 8006544:	bfb8      	it	lt
 8006546:	2301      	movlt	r3, #1
 8006548:	e7dd      	b.n	8006506 <_dtoa_r+0x266>
 800654a:	2301      	movs	r3, #1
 800654c:	e7f2      	b.n	8006534 <_dtoa_r+0x294>
 800654e:	2501      	movs	r5, #1
 8006550:	2300      	movs	r3, #0
 8006552:	9305      	str	r3, [sp, #20]
 8006554:	9508      	str	r5, [sp, #32]
 8006556:	f04f 39ff 	mov.w	r9, #4294967295
 800655a:	2200      	movs	r2, #0
 800655c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006560:	2312      	movs	r3, #18
 8006562:	9209      	str	r2, [sp, #36]	; 0x24
 8006564:	e7cf      	b.n	8006506 <_dtoa_r+0x266>
 8006566:	2301      	movs	r3, #1
 8006568:	9308      	str	r3, [sp, #32]
 800656a:	e7f4      	b.n	8006556 <_dtoa_r+0x2b6>
 800656c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006570:	f8cd 9004 	str.w	r9, [sp, #4]
 8006574:	464b      	mov	r3, r9
 8006576:	e7c6      	b.n	8006506 <_dtoa_r+0x266>
 8006578:	3101      	adds	r1, #1
 800657a:	6041      	str	r1, [r0, #4]
 800657c:	0052      	lsls	r2, r2, #1
 800657e:	e7c6      	b.n	800650e <_dtoa_r+0x26e>
 8006580:	636f4361 	.word	0x636f4361
 8006584:	3fd287a7 	.word	0x3fd287a7
 8006588:	8b60c8b3 	.word	0x8b60c8b3
 800658c:	3fc68a28 	.word	0x3fc68a28
 8006590:	509f79fb 	.word	0x509f79fb
 8006594:	3fd34413 	.word	0x3fd34413
 8006598:	08008125 	.word	0x08008125
 800659c:	0800813c 	.word	0x0800813c
 80065a0:	7ff00000 	.word	0x7ff00000
 80065a4:	08008121 	.word	0x08008121
 80065a8:	08008118 	.word	0x08008118
 80065ac:	080080f5 	.word	0x080080f5
 80065b0:	3ff80000 	.word	0x3ff80000
 80065b4:	08008298 	.word	0x08008298
 80065b8:	0800819b 	.word	0x0800819b
 80065bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065be:	9a00      	ldr	r2, [sp, #0]
 80065c0:	601a      	str	r2, [r3, #0]
 80065c2:	9b01      	ldr	r3, [sp, #4]
 80065c4:	2b0e      	cmp	r3, #14
 80065c6:	f200 80ad 	bhi.w	8006724 <_dtoa_r+0x484>
 80065ca:	2d00      	cmp	r5, #0
 80065cc:	f000 80aa 	beq.w	8006724 <_dtoa_r+0x484>
 80065d0:	f1ba 0f00 	cmp.w	sl, #0
 80065d4:	dd36      	ble.n	8006644 <_dtoa_r+0x3a4>
 80065d6:	4ac3      	ldr	r2, [pc, #780]	; (80068e4 <_dtoa_r+0x644>)
 80065d8:	f00a 030f 	and.w	r3, sl, #15
 80065dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065e0:	ed93 7b00 	vldr	d7, [r3]
 80065e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80065e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80065ec:	eeb0 8a47 	vmov.f32	s16, s14
 80065f0:	eef0 8a67 	vmov.f32	s17, s15
 80065f4:	d016      	beq.n	8006624 <_dtoa_r+0x384>
 80065f6:	4bbc      	ldr	r3, [pc, #752]	; (80068e8 <_dtoa_r+0x648>)
 80065f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80065fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006600:	f7fa f934 	bl	800086c <__aeabi_ddiv>
 8006604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006608:	f007 070f 	and.w	r7, r7, #15
 800660c:	2503      	movs	r5, #3
 800660e:	4eb6      	ldr	r6, [pc, #728]	; (80068e8 <_dtoa_r+0x648>)
 8006610:	b957      	cbnz	r7, 8006628 <_dtoa_r+0x388>
 8006612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006616:	ec53 2b18 	vmov	r2, r3, d8
 800661a:	f7fa f927 	bl	800086c <__aeabi_ddiv>
 800661e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006622:	e029      	b.n	8006678 <_dtoa_r+0x3d8>
 8006624:	2502      	movs	r5, #2
 8006626:	e7f2      	b.n	800660e <_dtoa_r+0x36e>
 8006628:	07f9      	lsls	r1, r7, #31
 800662a:	d508      	bpl.n	800663e <_dtoa_r+0x39e>
 800662c:	ec51 0b18 	vmov	r0, r1, d8
 8006630:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006634:	f7f9 fff0 	bl	8000618 <__aeabi_dmul>
 8006638:	ec41 0b18 	vmov	d8, r0, r1
 800663c:	3501      	adds	r5, #1
 800663e:	107f      	asrs	r7, r7, #1
 8006640:	3608      	adds	r6, #8
 8006642:	e7e5      	b.n	8006610 <_dtoa_r+0x370>
 8006644:	f000 80a6 	beq.w	8006794 <_dtoa_r+0x4f4>
 8006648:	f1ca 0600 	rsb	r6, sl, #0
 800664c:	4ba5      	ldr	r3, [pc, #660]	; (80068e4 <_dtoa_r+0x644>)
 800664e:	4fa6      	ldr	r7, [pc, #664]	; (80068e8 <_dtoa_r+0x648>)
 8006650:	f006 020f 	and.w	r2, r6, #15
 8006654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006660:	f7f9 ffda 	bl	8000618 <__aeabi_dmul>
 8006664:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006668:	1136      	asrs	r6, r6, #4
 800666a:	2300      	movs	r3, #0
 800666c:	2502      	movs	r5, #2
 800666e:	2e00      	cmp	r6, #0
 8006670:	f040 8085 	bne.w	800677e <_dtoa_r+0x4de>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1d2      	bne.n	800661e <_dtoa_r+0x37e>
 8006678:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 808c 	beq.w	8006798 <_dtoa_r+0x4f8>
 8006680:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006684:	4b99      	ldr	r3, [pc, #612]	; (80068ec <_dtoa_r+0x64c>)
 8006686:	2200      	movs	r2, #0
 8006688:	4630      	mov	r0, r6
 800668a:	4639      	mov	r1, r7
 800668c:	f7fa fa36 	bl	8000afc <__aeabi_dcmplt>
 8006690:	2800      	cmp	r0, #0
 8006692:	f000 8081 	beq.w	8006798 <_dtoa_r+0x4f8>
 8006696:	9b01      	ldr	r3, [sp, #4]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d07d      	beq.n	8006798 <_dtoa_r+0x4f8>
 800669c:	f1b9 0f00 	cmp.w	r9, #0
 80066a0:	dd3c      	ble.n	800671c <_dtoa_r+0x47c>
 80066a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80066a6:	9307      	str	r3, [sp, #28]
 80066a8:	2200      	movs	r2, #0
 80066aa:	4b91      	ldr	r3, [pc, #580]	; (80068f0 <_dtoa_r+0x650>)
 80066ac:	4630      	mov	r0, r6
 80066ae:	4639      	mov	r1, r7
 80066b0:	f7f9 ffb2 	bl	8000618 <__aeabi_dmul>
 80066b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066b8:	3501      	adds	r5, #1
 80066ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80066be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80066c2:	4628      	mov	r0, r5
 80066c4:	f7f9 ff3e 	bl	8000544 <__aeabi_i2d>
 80066c8:	4632      	mov	r2, r6
 80066ca:	463b      	mov	r3, r7
 80066cc:	f7f9 ffa4 	bl	8000618 <__aeabi_dmul>
 80066d0:	4b88      	ldr	r3, [pc, #544]	; (80068f4 <_dtoa_r+0x654>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	f7f9 fdea 	bl	80002ac <__adddf3>
 80066d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80066dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066e0:	9303      	str	r3, [sp, #12]
 80066e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d15c      	bne.n	80067a2 <_dtoa_r+0x502>
 80066e8:	4b83      	ldr	r3, [pc, #524]	; (80068f8 <_dtoa_r+0x658>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	4630      	mov	r0, r6
 80066ee:	4639      	mov	r1, r7
 80066f0:	f7f9 fdda 	bl	80002a8 <__aeabi_dsub>
 80066f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066f8:	4606      	mov	r6, r0
 80066fa:	460f      	mov	r7, r1
 80066fc:	f7fa fa1c 	bl	8000b38 <__aeabi_dcmpgt>
 8006700:	2800      	cmp	r0, #0
 8006702:	f040 8296 	bne.w	8006c32 <_dtoa_r+0x992>
 8006706:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800670a:	4630      	mov	r0, r6
 800670c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006710:	4639      	mov	r1, r7
 8006712:	f7fa f9f3 	bl	8000afc <__aeabi_dcmplt>
 8006716:	2800      	cmp	r0, #0
 8006718:	f040 8288 	bne.w	8006c2c <_dtoa_r+0x98c>
 800671c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006720:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006724:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006726:	2b00      	cmp	r3, #0
 8006728:	f2c0 8158 	blt.w	80069dc <_dtoa_r+0x73c>
 800672c:	f1ba 0f0e 	cmp.w	sl, #14
 8006730:	f300 8154 	bgt.w	80069dc <_dtoa_r+0x73c>
 8006734:	4b6b      	ldr	r3, [pc, #428]	; (80068e4 <_dtoa_r+0x644>)
 8006736:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800673a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800673e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006740:	2b00      	cmp	r3, #0
 8006742:	f280 80e3 	bge.w	800690c <_dtoa_r+0x66c>
 8006746:	9b01      	ldr	r3, [sp, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	f300 80df 	bgt.w	800690c <_dtoa_r+0x66c>
 800674e:	f040 826d 	bne.w	8006c2c <_dtoa_r+0x98c>
 8006752:	4b69      	ldr	r3, [pc, #420]	; (80068f8 <_dtoa_r+0x658>)
 8006754:	2200      	movs	r2, #0
 8006756:	4640      	mov	r0, r8
 8006758:	4649      	mov	r1, r9
 800675a:	f7f9 ff5d 	bl	8000618 <__aeabi_dmul>
 800675e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006762:	f7fa f9df 	bl	8000b24 <__aeabi_dcmpge>
 8006766:	9e01      	ldr	r6, [sp, #4]
 8006768:	4637      	mov	r7, r6
 800676a:	2800      	cmp	r0, #0
 800676c:	f040 8243 	bne.w	8006bf6 <_dtoa_r+0x956>
 8006770:	9d00      	ldr	r5, [sp, #0]
 8006772:	2331      	movs	r3, #49	; 0x31
 8006774:	f805 3b01 	strb.w	r3, [r5], #1
 8006778:	f10a 0a01 	add.w	sl, sl, #1
 800677c:	e23f      	b.n	8006bfe <_dtoa_r+0x95e>
 800677e:	07f2      	lsls	r2, r6, #31
 8006780:	d505      	bpl.n	800678e <_dtoa_r+0x4ee>
 8006782:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006786:	f7f9 ff47 	bl	8000618 <__aeabi_dmul>
 800678a:	3501      	adds	r5, #1
 800678c:	2301      	movs	r3, #1
 800678e:	1076      	asrs	r6, r6, #1
 8006790:	3708      	adds	r7, #8
 8006792:	e76c      	b.n	800666e <_dtoa_r+0x3ce>
 8006794:	2502      	movs	r5, #2
 8006796:	e76f      	b.n	8006678 <_dtoa_r+0x3d8>
 8006798:	9b01      	ldr	r3, [sp, #4]
 800679a:	f8cd a01c 	str.w	sl, [sp, #28]
 800679e:	930c      	str	r3, [sp, #48]	; 0x30
 80067a0:	e78d      	b.n	80066be <_dtoa_r+0x41e>
 80067a2:	9900      	ldr	r1, [sp, #0]
 80067a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80067a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067a8:	4b4e      	ldr	r3, [pc, #312]	; (80068e4 <_dtoa_r+0x644>)
 80067aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067ae:	4401      	add	r1, r0
 80067b0:	9102      	str	r1, [sp, #8]
 80067b2:	9908      	ldr	r1, [sp, #32]
 80067b4:	eeb0 8a47 	vmov.f32	s16, s14
 80067b8:	eef0 8a67 	vmov.f32	s17, s15
 80067bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067c4:	2900      	cmp	r1, #0
 80067c6:	d045      	beq.n	8006854 <_dtoa_r+0x5b4>
 80067c8:	494c      	ldr	r1, [pc, #304]	; (80068fc <_dtoa_r+0x65c>)
 80067ca:	2000      	movs	r0, #0
 80067cc:	f7fa f84e 	bl	800086c <__aeabi_ddiv>
 80067d0:	ec53 2b18 	vmov	r2, r3, d8
 80067d4:	f7f9 fd68 	bl	80002a8 <__aeabi_dsub>
 80067d8:	9d00      	ldr	r5, [sp, #0]
 80067da:	ec41 0b18 	vmov	d8, r0, r1
 80067de:	4639      	mov	r1, r7
 80067e0:	4630      	mov	r0, r6
 80067e2:	f7fa f9c9 	bl	8000b78 <__aeabi_d2iz>
 80067e6:	900c      	str	r0, [sp, #48]	; 0x30
 80067e8:	f7f9 feac 	bl	8000544 <__aeabi_i2d>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	4630      	mov	r0, r6
 80067f2:	4639      	mov	r1, r7
 80067f4:	f7f9 fd58 	bl	80002a8 <__aeabi_dsub>
 80067f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067fa:	3330      	adds	r3, #48	; 0x30
 80067fc:	f805 3b01 	strb.w	r3, [r5], #1
 8006800:	ec53 2b18 	vmov	r2, r3, d8
 8006804:	4606      	mov	r6, r0
 8006806:	460f      	mov	r7, r1
 8006808:	f7fa f978 	bl	8000afc <__aeabi_dcmplt>
 800680c:	2800      	cmp	r0, #0
 800680e:	d165      	bne.n	80068dc <_dtoa_r+0x63c>
 8006810:	4632      	mov	r2, r6
 8006812:	463b      	mov	r3, r7
 8006814:	4935      	ldr	r1, [pc, #212]	; (80068ec <_dtoa_r+0x64c>)
 8006816:	2000      	movs	r0, #0
 8006818:	f7f9 fd46 	bl	80002a8 <__aeabi_dsub>
 800681c:	ec53 2b18 	vmov	r2, r3, d8
 8006820:	f7fa f96c 	bl	8000afc <__aeabi_dcmplt>
 8006824:	2800      	cmp	r0, #0
 8006826:	f040 80b9 	bne.w	800699c <_dtoa_r+0x6fc>
 800682a:	9b02      	ldr	r3, [sp, #8]
 800682c:	429d      	cmp	r5, r3
 800682e:	f43f af75 	beq.w	800671c <_dtoa_r+0x47c>
 8006832:	4b2f      	ldr	r3, [pc, #188]	; (80068f0 <_dtoa_r+0x650>)
 8006834:	ec51 0b18 	vmov	r0, r1, d8
 8006838:	2200      	movs	r2, #0
 800683a:	f7f9 feed 	bl	8000618 <__aeabi_dmul>
 800683e:	4b2c      	ldr	r3, [pc, #176]	; (80068f0 <_dtoa_r+0x650>)
 8006840:	ec41 0b18 	vmov	d8, r0, r1
 8006844:	2200      	movs	r2, #0
 8006846:	4630      	mov	r0, r6
 8006848:	4639      	mov	r1, r7
 800684a:	f7f9 fee5 	bl	8000618 <__aeabi_dmul>
 800684e:	4606      	mov	r6, r0
 8006850:	460f      	mov	r7, r1
 8006852:	e7c4      	b.n	80067de <_dtoa_r+0x53e>
 8006854:	ec51 0b17 	vmov	r0, r1, d7
 8006858:	f7f9 fede 	bl	8000618 <__aeabi_dmul>
 800685c:	9b02      	ldr	r3, [sp, #8]
 800685e:	9d00      	ldr	r5, [sp, #0]
 8006860:	930c      	str	r3, [sp, #48]	; 0x30
 8006862:	ec41 0b18 	vmov	d8, r0, r1
 8006866:	4639      	mov	r1, r7
 8006868:	4630      	mov	r0, r6
 800686a:	f7fa f985 	bl	8000b78 <__aeabi_d2iz>
 800686e:	9011      	str	r0, [sp, #68]	; 0x44
 8006870:	f7f9 fe68 	bl	8000544 <__aeabi_i2d>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	4630      	mov	r0, r6
 800687a:	4639      	mov	r1, r7
 800687c:	f7f9 fd14 	bl	80002a8 <__aeabi_dsub>
 8006880:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006882:	3330      	adds	r3, #48	; 0x30
 8006884:	f805 3b01 	strb.w	r3, [r5], #1
 8006888:	9b02      	ldr	r3, [sp, #8]
 800688a:	429d      	cmp	r5, r3
 800688c:	4606      	mov	r6, r0
 800688e:	460f      	mov	r7, r1
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	d134      	bne.n	8006900 <_dtoa_r+0x660>
 8006896:	4b19      	ldr	r3, [pc, #100]	; (80068fc <_dtoa_r+0x65c>)
 8006898:	ec51 0b18 	vmov	r0, r1, d8
 800689c:	f7f9 fd06 	bl	80002ac <__adddf3>
 80068a0:	4602      	mov	r2, r0
 80068a2:	460b      	mov	r3, r1
 80068a4:	4630      	mov	r0, r6
 80068a6:	4639      	mov	r1, r7
 80068a8:	f7fa f946 	bl	8000b38 <__aeabi_dcmpgt>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	d175      	bne.n	800699c <_dtoa_r+0x6fc>
 80068b0:	ec53 2b18 	vmov	r2, r3, d8
 80068b4:	4911      	ldr	r1, [pc, #68]	; (80068fc <_dtoa_r+0x65c>)
 80068b6:	2000      	movs	r0, #0
 80068b8:	f7f9 fcf6 	bl	80002a8 <__aeabi_dsub>
 80068bc:	4602      	mov	r2, r0
 80068be:	460b      	mov	r3, r1
 80068c0:	4630      	mov	r0, r6
 80068c2:	4639      	mov	r1, r7
 80068c4:	f7fa f91a 	bl	8000afc <__aeabi_dcmplt>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	f43f af27 	beq.w	800671c <_dtoa_r+0x47c>
 80068ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068d0:	1e6b      	subs	r3, r5, #1
 80068d2:	930c      	str	r3, [sp, #48]	; 0x30
 80068d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068d8:	2b30      	cmp	r3, #48	; 0x30
 80068da:	d0f8      	beq.n	80068ce <_dtoa_r+0x62e>
 80068dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80068e0:	e04a      	b.n	8006978 <_dtoa_r+0x6d8>
 80068e2:	bf00      	nop
 80068e4:	08008298 	.word	0x08008298
 80068e8:	08008270 	.word	0x08008270
 80068ec:	3ff00000 	.word	0x3ff00000
 80068f0:	40240000 	.word	0x40240000
 80068f4:	401c0000 	.word	0x401c0000
 80068f8:	40140000 	.word	0x40140000
 80068fc:	3fe00000 	.word	0x3fe00000
 8006900:	4baf      	ldr	r3, [pc, #700]	; (8006bc0 <_dtoa_r+0x920>)
 8006902:	f7f9 fe89 	bl	8000618 <__aeabi_dmul>
 8006906:	4606      	mov	r6, r0
 8006908:	460f      	mov	r7, r1
 800690a:	e7ac      	b.n	8006866 <_dtoa_r+0x5c6>
 800690c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006910:	9d00      	ldr	r5, [sp, #0]
 8006912:	4642      	mov	r2, r8
 8006914:	464b      	mov	r3, r9
 8006916:	4630      	mov	r0, r6
 8006918:	4639      	mov	r1, r7
 800691a:	f7f9 ffa7 	bl	800086c <__aeabi_ddiv>
 800691e:	f7fa f92b 	bl	8000b78 <__aeabi_d2iz>
 8006922:	9002      	str	r0, [sp, #8]
 8006924:	f7f9 fe0e 	bl	8000544 <__aeabi_i2d>
 8006928:	4642      	mov	r2, r8
 800692a:	464b      	mov	r3, r9
 800692c:	f7f9 fe74 	bl	8000618 <__aeabi_dmul>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4630      	mov	r0, r6
 8006936:	4639      	mov	r1, r7
 8006938:	f7f9 fcb6 	bl	80002a8 <__aeabi_dsub>
 800693c:	9e02      	ldr	r6, [sp, #8]
 800693e:	9f01      	ldr	r7, [sp, #4]
 8006940:	3630      	adds	r6, #48	; 0x30
 8006942:	f805 6b01 	strb.w	r6, [r5], #1
 8006946:	9e00      	ldr	r6, [sp, #0]
 8006948:	1bae      	subs	r6, r5, r6
 800694a:	42b7      	cmp	r7, r6
 800694c:	4602      	mov	r2, r0
 800694e:	460b      	mov	r3, r1
 8006950:	d137      	bne.n	80069c2 <_dtoa_r+0x722>
 8006952:	f7f9 fcab 	bl	80002ac <__adddf3>
 8006956:	4642      	mov	r2, r8
 8006958:	464b      	mov	r3, r9
 800695a:	4606      	mov	r6, r0
 800695c:	460f      	mov	r7, r1
 800695e:	f7fa f8eb 	bl	8000b38 <__aeabi_dcmpgt>
 8006962:	b9c8      	cbnz	r0, 8006998 <_dtoa_r+0x6f8>
 8006964:	4642      	mov	r2, r8
 8006966:	464b      	mov	r3, r9
 8006968:	4630      	mov	r0, r6
 800696a:	4639      	mov	r1, r7
 800696c:	f7fa f8bc 	bl	8000ae8 <__aeabi_dcmpeq>
 8006970:	b110      	cbz	r0, 8006978 <_dtoa_r+0x6d8>
 8006972:	9b02      	ldr	r3, [sp, #8]
 8006974:	07d9      	lsls	r1, r3, #31
 8006976:	d40f      	bmi.n	8006998 <_dtoa_r+0x6f8>
 8006978:	4620      	mov	r0, r4
 800697a:	4659      	mov	r1, fp
 800697c:	f000 fcfa 	bl	8007374 <_Bfree>
 8006980:	2300      	movs	r3, #0
 8006982:	702b      	strb	r3, [r5, #0]
 8006984:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006986:	f10a 0001 	add.w	r0, sl, #1
 800698a:	6018      	str	r0, [r3, #0]
 800698c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800698e:	2b00      	cmp	r3, #0
 8006990:	f43f acd8 	beq.w	8006344 <_dtoa_r+0xa4>
 8006994:	601d      	str	r5, [r3, #0]
 8006996:	e4d5      	b.n	8006344 <_dtoa_r+0xa4>
 8006998:	f8cd a01c 	str.w	sl, [sp, #28]
 800699c:	462b      	mov	r3, r5
 800699e:	461d      	mov	r5, r3
 80069a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069a4:	2a39      	cmp	r2, #57	; 0x39
 80069a6:	d108      	bne.n	80069ba <_dtoa_r+0x71a>
 80069a8:	9a00      	ldr	r2, [sp, #0]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d1f7      	bne.n	800699e <_dtoa_r+0x6fe>
 80069ae:	9a07      	ldr	r2, [sp, #28]
 80069b0:	9900      	ldr	r1, [sp, #0]
 80069b2:	3201      	adds	r2, #1
 80069b4:	9207      	str	r2, [sp, #28]
 80069b6:	2230      	movs	r2, #48	; 0x30
 80069b8:	700a      	strb	r2, [r1, #0]
 80069ba:	781a      	ldrb	r2, [r3, #0]
 80069bc:	3201      	adds	r2, #1
 80069be:	701a      	strb	r2, [r3, #0]
 80069c0:	e78c      	b.n	80068dc <_dtoa_r+0x63c>
 80069c2:	4b7f      	ldr	r3, [pc, #508]	; (8006bc0 <_dtoa_r+0x920>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	f7f9 fe27 	bl	8000618 <__aeabi_dmul>
 80069ca:	2200      	movs	r2, #0
 80069cc:	2300      	movs	r3, #0
 80069ce:	4606      	mov	r6, r0
 80069d0:	460f      	mov	r7, r1
 80069d2:	f7fa f889 	bl	8000ae8 <__aeabi_dcmpeq>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d09b      	beq.n	8006912 <_dtoa_r+0x672>
 80069da:	e7cd      	b.n	8006978 <_dtoa_r+0x6d8>
 80069dc:	9a08      	ldr	r2, [sp, #32]
 80069de:	2a00      	cmp	r2, #0
 80069e0:	f000 80c4 	beq.w	8006b6c <_dtoa_r+0x8cc>
 80069e4:	9a05      	ldr	r2, [sp, #20]
 80069e6:	2a01      	cmp	r2, #1
 80069e8:	f300 80a8 	bgt.w	8006b3c <_dtoa_r+0x89c>
 80069ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069ee:	2a00      	cmp	r2, #0
 80069f0:	f000 80a0 	beq.w	8006b34 <_dtoa_r+0x894>
 80069f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069f8:	9e06      	ldr	r6, [sp, #24]
 80069fa:	4645      	mov	r5, r8
 80069fc:	9a04      	ldr	r2, [sp, #16]
 80069fe:	2101      	movs	r1, #1
 8006a00:	441a      	add	r2, r3
 8006a02:	4620      	mov	r0, r4
 8006a04:	4498      	add	r8, r3
 8006a06:	9204      	str	r2, [sp, #16]
 8006a08:	f000 fd70 	bl	80074ec <__i2b>
 8006a0c:	4607      	mov	r7, r0
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	dd0b      	ble.n	8006a2a <_dtoa_r+0x78a>
 8006a12:	9b04      	ldr	r3, [sp, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	dd08      	ble.n	8006a2a <_dtoa_r+0x78a>
 8006a18:	42ab      	cmp	r3, r5
 8006a1a:	9a04      	ldr	r2, [sp, #16]
 8006a1c:	bfa8      	it	ge
 8006a1e:	462b      	movge	r3, r5
 8006a20:	eba8 0803 	sub.w	r8, r8, r3
 8006a24:	1aed      	subs	r5, r5, r3
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	9304      	str	r3, [sp, #16]
 8006a2a:	9b06      	ldr	r3, [sp, #24]
 8006a2c:	b1fb      	cbz	r3, 8006a6e <_dtoa_r+0x7ce>
 8006a2e:	9b08      	ldr	r3, [sp, #32]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 809f 	beq.w	8006b74 <_dtoa_r+0x8d4>
 8006a36:	2e00      	cmp	r6, #0
 8006a38:	dd11      	ble.n	8006a5e <_dtoa_r+0x7be>
 8006a3a:	4639      	mov	r1, r7
 8006a3c:	4632      	mov	r2, r6
 8006a3e:	4620      	mov	r0, r4
 8006a40:	f000 fe10 	bl	8007664 <__pow5mult>
 8006a44:	465a      	mov	r2, fp
 8006a46:	4601      	mov	r1, r0
 8006a48:	4607      	mov	r7, r0
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	f000 fd64 	bl	8007518 <__multiply>
 8006a50:	4659      	mov	r1, fp
 8006a52:	9007      	str	r0, [sp, #28]
 8006a54:	4620      	mov	r0, r4
 8006a56:	f000 fc8d 	bl	8007374 <_Bfree>
 8006a5a:	9b07      	ldr	r3, [sp, #28]
 8006a5c:	469b      	mov	fp, r3
 8006a5e:	9b06      	ldr	r3, [sp, #24]
 8006a60:	1b9a      	subs	r2, r3, r6
 8006a62:	d004      	beq.n	8006a6e <_dtoa_r+0x7ce>
 8006a64:	4659      	mov	r1, fp
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 fdfc 	bl	8007664 <__pow5mult>
 8006a6c:	4683      	mov	fp, r0
 8006a6e:	2101      	movs	r1, #1
 8006a70:	4620      	mov	r0, r4
 8006a72:	f000 fd3b 	bl	80074ec <__i2b>
 8006a76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	dd7c      	ble.n	8006b78 <_dtoa_r+0x8d8>
 8006a7e:	461a      	mov	r2, r3
 8006a80:	4601      	mov	r1, r0
 8006a82:	4620      	mov	r0, r4
 8006a84:	f000 fdee 	bl	8007664 <__pow5mult>
 8006a88:	9b05      	ldr	r3, [sp, #20]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	4606      	mov	r6, r0
 8006a8e:	dd76      	ble.n	8006b7e <_dtoa_r+0x8de>
 8006a90:	2300      	movs	r3, #0
 8006a92:	9306      	str	r3, [sp, #24]
 8006a94:	6933      	ldr	r3, [r6, #16]
 8006a96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a9a:	6918      	ldr	r0, [r3, #16]
 8006a9c:	f000 fcd6 	bl	800744c <__hi0bits>
 8006aa0:	f1c0 0020 	rsb	r0, r0, #32
 8006aa4:	9b04      	ldr	r3, [sp, #16]
 8006aa6:	4418      	add	r0, r3
 8006aa8:	f010 001f 	ands.w	r0, r0, #31
 8006aac:	f000 8086 	beq.w	8006bbc <_dtoa_r+0x91c>
 8006ab0:	f1c0 0320 	rsb	r3, r0, #32
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	dd7f      	ble.n	8006bb8 <_dtoa_r+0x918>
 8006ab8:	f1c0 001c 	rsb	r0, r0, #28
 8006abc:	9b04      	ldr	r3, [sp, #16]
 8006abe:	4403      	add	r3, r0
 8006ac0:	4480      	add	r8, r0
 8006ac2:	4405      	add	r5, r0
 8006ac4:	9304      	str	r3, [sp, #16]
 8006ac6:	f1b8 0f00 	cmp.w	r8, #0
 8006aca:	dd05      	ble.n	8006ad8 <_dtoa_r+0x838>
 8006acc:	4659      	mov	r1, fp
 8006ace:	4642      	mov	r2, r8
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	f000 fe21 	bl	8007718 <__lshift>
 8006ad6:	4683      	mov	fp, r0
 8006ad8:	9b04      	ldr	r3, [sp, #16]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	dd05      	ble.n	8006aea <_dtoa_r+0x84a>
 8006ade:	4631      	mov	r1, r6
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f000 fe18 	bl	8007718 <__lshift>
 8006ae8:	4606      	mov	r6, r0
 8006aea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d069      	beq.n	8006bc4 <_dtoa_r+0x924>
 8006af0:	4631      	mov	r1, r6
 8006af2:	4658      	mov	r0, fp
 8006af4:	f000 fe7c 	bl	80077f0 <__mcmp>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	da63      	bge.n	8006bc4 <_dtoa_r+0x924>
 8006afc:	2300      	movs	r3, #0
 8006afe:	4659      	mov	r1, fp
 8006b00:	220a      	movs	r2, #10
 8006b02:	4620      	mov	r0, r4
 8006b04:	f000 fc58 	bl	80073b8 <__multadd>
 8006b08:	9b08      	ldr	r3, [sp, #32]
 8006b0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b0e:	4683      	mov	fp, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 818f 	beq.w	8006e34 <_dtoa_r+0xb94>
 8006b16:	4639      	mov	r1, r7
 8006b18:	2300      	movs	r3, #0
 8006b1a:	220a      	movs	r2, #10
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	f000 fc4b 	bl	80073b8 <__multadd>
 8006b22:	f1b9 0f00 	cmp.w	r9, #0
 8006b26:	4607      	mov	r7, r0
 8006b28:	f300 808e 	bgt.w	8006c48 <_dtoa_r+0x9a8>
 8006b2c:	9b05      	ldr	r3, [sp, #20]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	dc50      	bgt.n	8006bd4 <_dtoa_r+0x934>
 8006b32:	e089      	b.n	8006c48 <_dtoa_r+0x9a8>
 8006b34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b3a:	e75d      	b.n	80069f8 <_dtoa_r+0x758>
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	1e5e      	subs	r6, r3, #1
 8006b40:	9b06      	ldr	r3, [sp, #24]
 8006b42:	42b3      	cmp	r3, r6
 8006b44:	bfbf      	itttt	lt
 8006b46:	9b06      	ldrlt	r3, [sp, #24]
 8006b48:	9606      	strlt	r6, [sp, #24]
 8006b4a:	1af2      	sublt	r2, r6, r3
 8006b4c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006b4e:	bfb6      	itet	lt
 8006b50:	189b      	addlt	r3, r3, r2
 8006b52:	1b9e      	subge	r6, r3, r6
 8006b54:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006b56:	9b01      	ldr	r3, [sp, #4]
 8006b58:	bfb8      	it	lt
 8006b5a:	2600      	movlt	r6, #0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	bfb5      	itete	lt
 8006b60:	eba8 0503 	sublt.w	r5, r8, r3
 8006b64:	9b01      	ldrge	r3, [sp, #4]
 8006b66:	2300      	movlt	r3, #0
 8006b68:	4645      	movge	r5, r8
 8006b6a:	e747      	b.n	80069fc <_dtoa_r+0x75c>
 8006b6c:	9e06      	ldr	r6, [sp, #24]
 8006b6e:	9f08      	ldr	r7, [sp, #32]
 8006b70:	4645      	mov	r5, r8
 8006b72:	e74c      	b.n	8006a0e <_dtoa_r+0x76e>
 8006b74:	9a06      	ldr	r2, [sp, #24]
 8006b76:	e775      	b.n	8006a64 <_dtoa_r+0x7c4>
 8006b78:	9b05      	ldr	r3, [sp, #20]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	dc18      	bgt.n	8006bb0 <_dtoa_r+0x910>
 8006b7e:	9b02      	ldr	r3, [sp, #8]
 8006b80:	b9b3      	cbnz	r3, 8006bb0 <_dtoa_r+0x910>
 8006b82:	9b03      	ldr	r3, [sp, #12]
 8006b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b88:	b9a3      	cbnz	r3, 8006bb4 <_dtoa_r+0x914>
 8006b8a:	9b03      	ldr	r3, [sp, #12]
 8006b8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b90:	0d1b      	lsrs	r3, r3, #20
 8006b92:	051b      	lsls	r3, r3, #20
 8006b94:	b12b      	cbz	r3, 8006ba2 <_dtoa_r+0x902>
 8006b96:	9b04      	ldr	r3, [sp, #16]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	f108 0801 	add.w	r8, r8, #1
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	9306      	str	r3, [sp, #24]
 8006ba4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f47f af74 	bne.w	8006a94 <_dtoa_r+0x7f4>
 8006bac:	2001      	movs	r0, #1
 8006bae:	e779      	b.n	8006aa4 <_dtoa_r+0x804>
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	e7f6      	b.n	8006ba2 <_dtoa_r+0x902>
 8006bb4:	9b02      	ldr	r3, [sp, #8]
 8006bb6:	e7f4      	b.n	8006ba2 <_dtoa_r+0x902>
 8006bb8:	d085      	beq.n	8006ac6 <_dtoa_r+0x826>
 8006bba:	4618      	mov	r0, r3
 8006bbc:	301c      	adds	r0, #28
 8006bbe:	e77d      	b.n	8006abc <_dtoa_r+0x81c>
 8006bc0:	40240000 	.word	0x40240000
 8006bc4:	9b01      	ldr	r3, [sp, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	dc38      	bgt.n	8006c3c <_dtoa_r+0x99c>
 8006bca:	9b05      	ldr	r3, [sp, #20]
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	dd35      	ble.n	8006c3c <_dtoa_r+0x99c>
 8006bd0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006bd4:	f1b9 0f00 	cmp.w	r9, #0
 8006bd8:	d10d      	bne.n	8006bf6 <_dtoa_r+0x956>
 8006bda:	4631      	mov	r1, r6
 8006bdc:	464b      	mov	r3, r9
 8006bde:	2205      	movs	r2, #5
 8006be0:	4620      	mov	r0, r4
 8006be2:	f000 fbe9 	bl	80073b8 <__multadd>
 8006be6:	4601      	mov	r1, r0
 8006be8:	4606      	mov	r6, r0
 8006bea:	4658      	mov	r0, fp
 8006bec:	f000 fe00 	bl	80077f0 <__mcmp>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	f73f adbd 	bgt.w	8006770 <_dtoa_r+0x4d0>
 8006bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf8:	9d00      	ldr	r5, [sp, #0]
 8006bfa:	ea6f 0a03 	mvn.w	sl, r3
 8006bfe:	f04f 0800 	mov.w	r8, #0
 8006c02:	4631      	mov	r1, r6
 8006c04:	4620      	mov	r0, r4
 8006c06:	f000 fbb5 	bl	8007374 <_Bfree>
 8006c0a:	2f00      	cmp	r7, #0
 8006c0c:	f43f aeb4 	beq.w	8006978 <_dtoa_r+0x6d8>
 8006c10:	f1b8 0f00 	cmp.w	r8, #0
 8006c14:	d005      	beq.n	8006c22 <_dtoa_r+0x982>
 8006c16:	45b8      	cmp	r8, r7
 8006c18:	d003      	beq.n	8006c22 <_dtoa_r+0x982>
 8006c1a:	4641      	mov	r1, r8
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 fba9 	bl	8007374 <_Bfree>
 8006c22:	4639      	mov	r1, r7
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 fba5 	bl	8007374 <_Bfree>
 8006c2a:	e6a5      	b.n	8006978 <_dtoa_r+0x6d8>
 8006c2c:	2600      	movs	r6, #0
 8006c2e:	4637      	mov	r7, r6
 8006c30:	e7e1      	b.n	8006bf6 <_dtoa_r+0x956>
 8006c32:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006c34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006c38:	4637      	mov	r7, r6
 8006c3a:	e599      	b.n	8006770 <_dtoa_r+0x4d0>
 8006c3c:	9b08      	ldr	r3, [sp, #32]
 8006c3e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 80fd 	beq.w	8006e42 <_dtoa_r+0xba2>
 8006c48:	2d00      	cmp	r5, #0
 8006c4a:	dd05      	ble.n	8006c58 <_dtoa_r+0x9b8>
 8006c4c:	4639      	mov	r1, r7
 8006c4e:	462a      	mov	r2, r5
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 fd61 	bl	8007718 <__lshift>
 8006c56:	4607      	mov	r7, r0
 8006c58:	9b06      	ldr	r3, [sp, #24]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d05c      	beq.n	8006d18 <_dtoa_r+0xa78>
 8006c5e:	6879      	ldr	r1, [r7, #4]
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 fb47 	bl	80072f4 <_Balloc>
 8006c66:	4605      	mov	r5, r0
 8006c68:	b928      	cbnz	r0, 8006c76 <_dtoa_r+0x9d6>
 8006c6a:	4b80      	ldr	r3, [pc, #512]	; (8006e6c <_dtoa_r+0xbcc>)
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c72:	f7ff bb2e 	b.w	80062d2 <_dtoa_r+0x32>
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	3202      	adds	r2, #2
 8006c7a:	0092      	lsls	r2, r2, #2
 8006c7c:	f107 010c 	add.w	r1, r7, #12
 8006c80:	300c      	adds	r0, #12
 8006c82:	f000 fb1d 	bl	80072c0 <memcpy>
 8006c86:	2201      	movs	r2, #1
 8006c88:	4629      	mov	r1, r5
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	f000 fd44 	bl	8007718 <__lshift>
 8006c90:	9b00      	ldr	r3, [sp, #0]
 8006c92:	3301      	adds	r3, #1
 8006c94:	9301      	str	r3, [sp, #4]
 8006c96:	9b00      	ldr	r3, [sp, #0]
 8006c98:	444b      	add	r3, r9
 8006c9a:	9307      	str	r3, [sp, #28]
 8006c9c:	9b02      	ldr	r3, [sp, #8]
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	46b8      	mov	r8, r7
 8006ca4:	9306      	str	r3, [sp, #24]
 8006ca6:	4607      	mov	r7, r0
 8006ca8:	9b01      	ldr	r3, [sp, #4]
 8006caa:	4631      	mov	r1, r6
 8006cac:	3b01      	subs	r3, #1
 8006cae:	4658      	mov	r0, fp
 8006cb0:	9302      	str	r3, [sp, #8]
 8006cb2:	f7ff fa69 	bl	8006188 <quorem>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	3330      	adds	r3, #48	; 0x30
 8006cba:	9004      	str	r0, [sp, #16]
 8006cbc:	4641      	mov	r1, r8
 8006cbe:	4658      	mov	r0, fp
 8006cc0:	9308      	str	r3, [sp, #32]
 8006cc2:	f000 fd95 	bl	80077f0 <__mcmp>
 8006cc6:	463a      	mov	r2, r7
 8006cc8:	4681      	mov	r9, r0
 8006cca:	4631      	mov	r1, r6
 8006ccc:	4620      	mov	r0, r4
 8006cce:	f000 fdab 	bl	8007828 <__mdiff>
 8006cd2:	68c2      	ldr	r2, [r0, #12]
 8006cd4:	9b08      	ldr	r3, [sp, #32]
 8006cd6:	4605      	mov	r5, r0
 8006cd8:	bb02      	cbnz	r2, 8006d1c <_dtoa_r+0xa7c>
 8006cda:	4601      	mov	r1, r0
 8006cdc:	4658      	mov	r0, fp
 8006cde:	f000 fd87 	bl	80077f0 <__mcmp>
 8006ce2:	9b08      	ldr	r3, [sp, #32]
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	4629      	mov	r1, r5
 8006ce8:	4620      	mov	r0, r4
 8006cea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006cee:	f000 fb41 	bl	8007374 <_Bfree>
 8006cf2:	9b05      	ldr	r3, [sp, #20]
 8006cf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cf6:	9d01      	ldr	r5, [sp, #4]
 8006cf8:	ea43 0102 	orr.w	r1, r3, r2
 8006cfc:	9b06      	ldr	r3, [sp, #24]
 8006cfe:	430b      	orrs	r3, r1
 8006d00:	9b08      	ldr	r3, [sp, #32]
 8006d02:	d10d      	bne.n	8006d20 <_dtoa_r+0xa80>
 8006d04:	2b39      	cmp	r3, #57	; 0x39
 8006d06:	d029      	beq.n	8006d5c <_dtoa_r+0xabc>
 8006d08:	f1b9 0f00 	cmp.w	r9, #0
 8006d0c:	dd01      	ble.n	8006d12 <_dtoa_r+0xa72>
 8006d0e:	9b04      	ldr	r3, [sp, #16]
 8006d10:	3331      	adds	r3, #49	; 0x31
 8006d12:	9a02      	ldr	r2, [sp, #8]
 8006d14:	7013      	strb	r3, [r2, #0]
 8006d16:	e774      	b.n	8006c02 <_dtoa_r+0x962>
 8006d18:	4638      	mov	r0, r7
 8006d1a:	e7b9      	b.n	8006c90 <_dtoa_r+0x9f0>
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	e7e2      	b.n	8006ce6 <_dtoa_r+0xa46>
 8006d20:	f1b9 0f00 	cmp.w	r9, #0
 8006d24:	db06      	blt.n	8006d34 <_dtoa_r+0xa94>
 8006d26:	9905      	ldr	r1, [sp, #20]
 8006d28:	ea41 0909 	orr.w	r9, r1, r9
 8006d2c:	9906      	ldr	r1, [sp, #24]
 8006d2e:	ea59 0101 	orrs.w	r1, r9, r1
 8006d32:	d120      	bne.n	8006d76 <_dtoa_r+0xad6>
 8006d34:	2a00      	cmp	r2, #0
 8006d36:	ddec      	ble.n	8006d12 <_dtoa_r+0xa72>
 8006d38:	4659      	mov	r1, fp
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	9301      	str	r3, [sp, #4]
 8006d40:	f000 fcea 	bl	8007718 <__lshift>
 8006d44:	4631      	mov	r1, r6
 8006d46:	4683      	mov	fp, r0
 8006d48:	f000 fd52 	bl	80077f0 <__mcmp>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	9b01      	ldr	r3, [sp, #4]
 8006d50:	dc02      	bgt.n	8006d58 <_dtoa_r+0xab8>
 8006d52:	d1de      	bne.n	8006d12 <_dtoa_r+0xa72>
 8006d54:	07da      	lsls	r2, r3, #31
 8006d56:	d5dc      	bpl.n	8006d12 <_dtoa_r+0xa72>
 8006d58:	2b39      	cmp	r3, #57	; 0x39
 8006d5a:	d1d8      	bne.n	8006d0e <_dtoa_r+0xa6e>
 8006d5c:	9a02      	ldr	r2, [sp, #8]
 8006d5e:	2339      	movs	r3, #57	; 0x39
 8006d60:	7013      	strb	r3, [r2, #0]
 8006d62:	462b      	mov	r3, r5
 8006d64:	461d      	mov	r5, r3
 8006d66:	3b01      	subs	r3, #1
 8006d68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d6c:	2a39      	cmp	r2, #57	; 0x39
 8006d6e:	d050      	beq.n	8006e12 <_dtoa_r+0xb72>
 8006d70:	3201      	adds	r2, #1
 8006d72:	701a      	strb	r2, [r3, #0]
 8006d74:	e745      	b.n	8006c02 <_dtoa_r+0x962>
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	dd03      	ble.n	8006d82 <_dtoa_r+0xae2>
 8006d7a:	2b39      	cmp	r3, #57	; 0x39
 8006d7c:	d0ee      	beq.n	8006d5c <_dtoa_r+0xabc>
 8006d7e:	3301      	adds	r3, #1
 8006d80:	e7c7      	b.n	8006d12 <_dtoa_r+0xa72>
 8006d82:	9a01      	ldr	r2, [sp, #4]
 8006d84:	9907      	ldr	r1, [sp, #28]
 8006d86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d8a:	428a      	cmp	r2, r1
 8006d8c:	d02a      	beq.n	8006de4 <_dtoa_r+0xb44>
 8006d8e:	4659      	mov	r1, fp
 8006d90:	2300      	movs	r3, #0
 8006d92:	220a      	movs	r2, #10
 8006d94:	4620      	mov	r0, r4
 8006d96:	f000 fb0f 	bl	80073b8 <__multadd>
 8006d9a:	45b8      	cmp	r8, r7
 8006d9c:	4683      	mov	fp, r0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	f04f 020a 	mov.w	r2, #10
 8006da6:	4641      	mov	r1, r8
 8006da8:	4620      	mov	r0, r4
 8006daa:	d107      	bne.n	8006dbc <_dtoa_r+0xb1c>
 8006dac:	f000 fb04 	bl	80073b8 <__multadd>
 8006db0:	4680      	mov	r8, r0
 8006db2:	4607      	mov	r7, r0
 8006db4:	9b01      	ldr	r3, [sp, #4]
 8006db6:	3301      	adds	r3, #1
 8006db8:	9301      	str	r3, [sp, #4]
 8006dba:	e775      	b.n	8006ca8 <_dtoa_r+0xa08>
 8006dbc:	f000 fafc 	bl	80073b8 <__multadd>
 8006dc0:	4639      	mov	r1, r7
 8006dc2:	4680      	mov	r8, r0
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	220a      	movs	r2, #10
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f000 faf5 	bl	80073b8 <__multadd>
 8006dce:	4607      	mov	r7, r0
 8006dd0:	e7f0      	b.n	8006db4 <_dtoa_r+0xb14>
 8006dd2:	f1b9 0f00 	cmp.w	r9, #0
 8006dd6:	9a00      	ldr	r2, [sp, #0]
 8006dd8:	bfcc      	ite	gt
 8006dda:	464d      	movgt	r5, r9
 8006ddc:	2501      	movle	r5, #1
 8006dde:	4415      	add	r5, r2
 8006de0:	f04f 0800 	mov.w	r8, #0
 8006de4:	4659      	mov	r1, fp
 8006de6:	2201      	movs	r2, #1
 8006de8:	4620      	mov	r0, r4
 8006dea:	9301      	str	r3, [sp, #4]
 8006dec:	f000 fc94 	bl	8007718 <__lshift>
 8006df0:	4631      	mov	r1, r6
 8006df2:	4683      	mov	fp, r0
 8006df4:	f000 fcfc 	bl	80077f0 <__mcmp>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	dcb2      	bgt.n	8006d62 <_dtoa_r+0xac2>
 8006dfc:	d102      	bne.n	8006e04 <_dtoa_r+0xb64>
 8006dfe:	9b01      	ldr	r3, [sp, #4]
 8006e00:	07db      	lsls	r3, r3, #31
 8006e02:	d4ae      	bmi.n	8006d62 <_dtoa_r+0xac2>
 8006e04:	462b      	mov	r3, r5
 8006e06:	461d      	mov	r5, r3
 8006e08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e0c:	2a30      	cmp	r2, #48	; 0x30
 8006e0e:	d0fa      	beq.n	8006e06 <_dtoa_r+0xb66>
 8006e10:	e6f7      	b.n	8006c02 <_dtoa_r+0x962>
 8006e12:	9a00      	ldr	r2, [sp, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d1a5      	bne.n	8006d64 <_dtoa_r+0xac4>
 8006e18:	f10a 0a01 	add.w	sl, sl, #1
 8006e1c:	2331      	movs	r3, #49	; 0x31
 8006e1e:	e779      	b.n	8006d14 <_dtoa_r+0xa74>
 8006e20:	4b13      	ldr	r3, [pc, #76]	; (8006e70 <_dtoa_r+0xbd0>)
 8006e22:	f7ff baaf 	b.w	8006384 <_dtoa_r+0xe4>
 8006e26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f47f aa86 	bne.w	800633a <_dtoa_r+0x9a>
 8006e2e:	4b11      	ldr	r3, [pc, #68]	; (8006e74 <_dtoa_r+0xbd4>)
 8006e30:	f7ff baa8 	b.w	8006384 <_dtoa_r+0xe4>
 8006e34:	f1b9 0f00 	cmp.w	r9, #0
 8006e38:	dc03      	bgt.n	8006e42 <_dtoa_r+0xba2>
 8006e3a:	9b05      	ldr	r3, [sp, #20]
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	f73f aec9 	bgt.w	8006bd4 <_dtoa_r+0x934>
 8006e42:	9d00      	ldr	r5, [sp, #0]
 8006e44:	4631      	mov	r1, r6
 8006e46:	4658      	mov	r0, fp
 8006e48:	f7ff f99e 	bl	8006188 <quorem>
 8006e4c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e50:	f805 3b01 	strb.w	r3, [r5], #1
 8006e54:	9a00      	ldr	r2, [sp, #0]
 8006e56:	1aaa      	subs	r2, r5, r2
 8006e58:	4591      	cmp	r9, r2
 8006e5a:	ddba      	ble.n	8006dd2 <_dtoa_r+0xb32>
 8006e5c:	4659      	mov	r1, fp
 8006e5e:	2300      	movs	r3, #0
 8006e60:	220a      	movs	r2, #10
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 faa8 	bl	80073b8 <__multadd>
 8006e68:	4683      	mov	fp, r0
 8006e6a:	e7eb      	b.n	8006e44 <_dtoa_r+0xba4>
 8006e6c:	0800819b 	.word	0x0800819b
 8006e70:	080080f4 	.word	0x080080f4
 8006e74:	08008118 	.word	0x08008118

08006e78 <__sflush_r>:
 8006e78:	898a      	ldrh	r2, [r1, #12]
 8006e7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7e:	4605      	mov	r5, r0
 8006e80:	0710      	lsls	r0, r2, #28
 8006e82:	460c      	mov	r4, r1
 8006e84:	d458      	bmi.n	8006f38 <__sflush_r+0xc0>
 8006e86:	684b      	ldr	r3, [r1, #4]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	dc05      	bgt.n	8006e98 <__sflush_r+0x20>
 8006e8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	dc02      	bgt.n	8006e98 <__sflush_r+0x20>
 8006e92:	2000      	movs	r0, #0
 8006e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e9a:	2e00      	cmp	r6, #0
 8006e9c:	d0f9      	beq.n	8006e92 <__sflush_r+0x1a>
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ea4:	682f      	ldr	r7, [r5, #0]
 8006ea6:	602b      	str	r3, [r5, #0]
 8006ea8:	d032      	beq.n	8006f10 <__sflush_r+0x98>
 8006eaa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	075a      	lsls	r2, r3, #29
 8006eb0:	d505      	bpl.n	8006ebe <__sflush_r+0x46>
 8006eb2:	6863      	ldr	r3, [r4, #4]
 8006eb4:	1ac0      	subs	r0, r0, r3
 8006eb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006eb8:	b10b      	cbz	r3, 8006ebe <__sflush_r+0x46>
 8006eba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ebc:	1ac0      	subs	r0, r0, r3
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ec4:	6a21      	ldr	r1, [r4, #32]
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	47b0      	blx	r6
 8006eca:	1c43      	adds	r3, r0, #1
 8006ecc:	89a3      	ldrh	r3, [r4, #12]
 8006ece:	d106      	bne.n	8006ede <__sflush_r+0x66>
 8006ed0:	6829      	ldr	r1, [r5, #0]
 8006ed2:	291d      	cmp	r1, #29
 8006ed4:	d82c      	bhi.n	8006f30 <__sflush_r+0xb8>
 8006ed6:	4a2a      	ldr	r2, [pc, #168]	; (8006f80 <__sflush_r+0x108>)
 8006ed8:	40ca      	lsrs	r2, r1
 8006eda:	07d6      	lsls	r6, r2, #31
 8006edc:	d528      	bpl.n	8006f30 <__sflush_r+0xb8>
 8006ede:	2200      	movs	r2, #0
 8006ee0:	6062      	str	r2, [r4, #4]
 8006ee2:	04d9      	lsls	r1, r3, #19
 8006ee4:	6922      	ldr	r2, [r4, #16]
 8006ee6:	6022      	str	r2, [r4, #0]
 8006ee8:	d504      	bpl.n	8006ef4 <__sflush_r+0x7c>
 8006eea:	1c42      	adds	r2, r0, #1
 8006eec:	d101      	bne.n	8006ef2 <__sflush_r+0x7a>
 8006eee:	682b      	ldr	r3, [r5, #0]
 8006ef0:	b903      	cbnz	r3, 8006ef4 <__sflush_r+0x7c>
 8006ef2:	6560      	str	r0, [r4, #84]	; 0x54
 8006ef4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ef6:	602f      	str	r7, [r5, #0]
 8006ef8:	2900      	cmp	r1, #0
 8006efa:	d0ca      	beq.n	8006e92 <__sflush_r+0x1a>
 8006efc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f00:	4299      	cmp	r1, r3
 8006f02:	d002      	beq.n	8006f0a <__sflush_r+0x92>
 8006f04:	4628      	mov	r0, r5
 8006f06:	f7fe facd 	bl	80054a4 <_free_r>
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	6360      	str	r0, [r4, #52]	; 0x34
 8006f0e:	e7c1      	b.n	8006e94 <__sflush_r+0x1c>
 8006f10:	6a21      	ldr	r1, [r4, #32]
 8006f12:	2301      	movs	r3, #1
 8006f14:	4628      	mov	r0, r5
 8006f16:	47b0      	blx	r6
 8006f18:	1c41      	adds	r1, r0, #1
 8006f1a:	d1c7      	bne.n	8006eac <__sflush_r+0x34>
 8006f1c:	682b      	ldr	r3, [r5, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d0c4      	beq.n	8006eac <__sflush_r+0x34>
 8006f22:	2b1d      	cmp	r3, #29
 8006f24:	d001      	beq.n	8006f2a <__sflush_r+0xb2>
 8006f26:	2b16      	cmp	r3, #22
 8006f28:	d101      	bne.n	8006f2e <__sflush_r+0xb6>
 8006f2a:	602f      	str	r7, [r5, #0]
 8006f2c:	e7b1      	b.n	8006e92 <__sflush_r+0x1a>
 8006f2e:	89a3      	ldrh	r3, [r4, #12]
 8006f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f34:	81a3      	strh	r3, [r4, #12]
 8006f36:	e7ad      	b.n	8006e94 <__sflush_r+0x1c>
 8006f38:	690f      	ldr	r7, [r1, #16]
 8006f3a:	2f00      	cmp	r7, #0
 8006f3c:	d0a9      	beq.n	8006e92 <__sflush_r+0x1a>
 8006f3e:	0793      	lsls	r3, r2, #30
 8006f40:	680e      	ldr	r6, [r1, #0]
 8006f42:	bf08      	it	eq
 8006f44:	694b      	ldreq	r3, [r1, #20]
 8006f46:	600f      	str	r7, [r1, #0]
 8006f48:	bf18      	it	ne
 8006f4a:	2300      	movne	r3, #0
 8006f4c:	eba6 0807 	sub.w	r8, r6, r7
 8006f50:	608b      	str	r3, [r1, #8]
 8006f52:	f1b8 0f00 	cmp.w	r8, #0
 8006f56:	dd9c      	ble.n	8006e92 <__sflush_r+0x1a>
 8006f58:	6a21      	ldr	r1, [r4, #32]
 8006f5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f5c:	4643      	mov	r3, r8
 8006f5e:	463a      	mov	r2, r7
 8006f60:	4628      	mov	r0, r5
 8006f62:	47b0      	blx	r6
 8006f64:	2800      	cmp	r0, #0
 8006f66:	dc06      	bgt.n	8006f76 <__sflush_r+0xfe>
 8006f68:	89a3      	ldrh	r3, [r4, #12]
 8006f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f6e:	81a3      	strh	r3, [r4, #12]
 8006f70:	f04f 30ff 	mov.w	r0, #4294967295
 8006f74:	e78e      	b.n	8006e94 <__sflush_r+0x1c>
 8006f76:	4407      	add	r7, r0
 8006f78:	eba8 0800 	sub.w	r8, r8, r0
 8006f7c:	e7e9      	b.n	8006f52 <__sflush_r+0xda>
 8006f7e:	bf00      	nop
 8006f80:	20400001 	.word	0x20400001

08006f84 <_fflush_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	690b      	ldr	r3, [r1, #16]
 8006f88:	4605      	mov	r5, r0
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	b913      	cbnz	r3, 8006f94 <_fflush_r+0x10>
 8006f8e:	2500      	movs	r5, #0
 8006f90:	4628      	mov	r0, r5
 8006f92:	bd38      	pop	{r3, r4, r5, pc}
 8006f94:	b118      	cbz	r0, 8006f9e <_fflush_r+0x1a>
 8006f96:	6983      	ldr	r3, [r0, #24]
 8006f98:	b90b      	cbnz	r3, 8006f9e <_fflush_r+0x1a>
 8006f9a:	f000 f887 	bl	80070ac <__sinit>
 8006f9e:	4b14      	ldr	r3, [pc, #80]	; (8006ff0 <_fflush_r+0x6c>)
 8006fa0:	429c      	cmp	r4, r3
 8006fa2:	d11b      	bne.n	8006fdc <_fflush_r+0x58>
 8006fa4:	686c      	ldr	r4, [r5, #4]
 8006fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d0ef      	beq.n	8006f8e <_fflush_r+0xa>
 8006fae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fb0:	07d0      	lsls	r0, r2, #31
 8006fb2:	d404      	bmi.n	8006fbe <_fflush_r+0x3a>
 8006fb4:	0599      	lsls	r1, r3, #22
 8006fb6:	d402      	bmi.n	8006fbe <_fflush_r+0x3a>
 8006fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fba:	f000 f91a 	bl	80071f2 <__retarget_lock_acquire_recursive>
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	f7ff ff59 	bl	8006e78 <__sflush_r>
 8006fc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fc8:	07da      	lsls	r2, r3, #31
 8006fca:	4605      	mov	r5, r0
 8006fcc:	d4e0      	bmi.n	8006f90 <_fflush_r+0xc>
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	059b      	lsls	r3, r3, #22
 8006fd2:	d4dd      	bmi.n	8006f90 <_fflush_r+0xc>
 8006fd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fd6:	f000 f90d 	bl	80071f4 <__retarget_lock_release_recursive>
 8006fda:	e7d9      	b.n	8006f90 <_fflush_r+0xc>
 8006fdc:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <_fflush_r+0x70>)
 8006fde:	429c      	cmp	r4, r3
 8006fe0:	d101      	bne.n	8006fe6 <_fflush_r+0x62>
 8006fe2:	68ac      	ldr	r4, [r5, #8]
 8006fe4:	e7df      	b.n	8006fa6 <_fflush_r+0x22>
 8006fe6:	4b04      	ldr	r3, [pc, #16]	; (8006ff8 <_fflush_r+0x74>)
 8006fe8:	429c      	cmp	r4, r3
 8006fea:	bf08      	it	eq
 8006fec:	68ec      	ldreq	r4, [r5, #12]
 8006fee:	e7da      	b.n	8006fa6 <_fflush_r+0x22>
 8006ff0:	080081cc 	.word	0x080081cc
 8006ff4:	080081ec 	.word	0x080081ec
 8006ff8:	080081ac 	.word	0x080081ac

08006ffc <std>:
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	b510      	push	{r4, lr}
 8007000:	4604      	mov	r4, r0
 8007002:	e9c0 3300 	strd	r3, r3, [r0]
 8007006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800700a:	6083      	str	r3, [r0, #8]
 800700c:	8181      	strh	r1, [r0, #12]
 800700e:	6643      	str	r3, [r0, #100]	; 0x64
 8007010:	81c2      	strh	r2, [r0, #14]
 8007012:	6183      	str	r3, [r0, #24]
 8007014:	4619      	mov	r1, r3
 8007016:	2208      	movs	r2, #8
 8007018:	305c      	adds	r0, #92	; 0x5c
 800701a:	f7fe fa3b 	bl	8005494 <memset>
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <std+0x38>)
 8007020:	6263      	str	r3, [r4, #36]	; 0x24
 8007022:	4b05      	ldr	r3, [pc, #20]	; (8007038 <std+0x3c>)
 8007024:	62a3      	str	r3, [r4, #40]	; 0x28
 8007026:	4b05      	ldr	r3, [pc, #20]	; (800703c <std+0x40>)
 8007028:	62e3      	str	r3, [r4, #44]	; 0x2c
 800702a:	4b05      	ldr	r3, [pc, #20]	; (8007040 <std+0x44>)
 800702c:	6224      	str	r4, [r4, #32]
 800702e:	6323      	str	r3, [r4, #48]	; 0x30
 8007030:	bd10      	pop	{r4, pc}
 8007032:	bf00      	nop
 8007034:	08007cc1 	.word	0x08007cc1
 8007038:	08007ce3 	.word	0x08007ce3
 800703c:	08007d1b 	.word	0x08007d1b
 8007040:	08007d3f 	.word	0x08007d3f

08007044 <_cleanup_r>:
 8007044:	4901      	ldr	r1, [pc, #4]	; (800704c <_cleanup_r+0x8>)
 8007046:	f000 b8af 	b.w	80071a8 <_fwalk_reent>
 800704a:	bf00      	nop
 800704c:	08006f85 	.word	0x08006f85

08007050 <__sfmoreglue>:
 8007050:	b570      	push	{r4, r5, r6, lr}
 8007052:	1e4a      	subs	r2, r1, #1
 8007054:	2568      	movs	r5, #104	; 0x68
 8007056:	4355      	muls	r5, r2
 8007058:	460e      	mov	r6, r1
 800705a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800705e:	f7fe fa71 	bl	8005544 <_malloc_r>
 8007062:	4604      	mov	r4, r0
 8007064:	b140      	cbz	r0, 8007078 <__sfmoreglue+0x28>
 8007066:	2100      	movs	r1, #0
 8007068:	e9c0 1600 	strd	r1, r6, [r0]
 800706c:	300c      	adds	r0, #12
 800706e:	60a0      	str	r0, [r4, #8]
 8007070:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007074:	f7fe fa0e 	bl	8005494 <memset>
 8007078:	4620      	mov	r0, r4
 800707a:	bd70      	pop	{r4, r5, r6, pc}

0800707c <__sfp_lock_acquire>:
 800707c:	4801      	ldr	r0, [pc, #4]	; (8007084 <__sfp_lock_acquire+0x8>)
 800707e:	f000 b8b8 	b.w	80071f2 <__retarget_lock_acquire_recursive>
 8007082:	bf00      	nop
 8007084:	20000514 	.word	0x20000514

08007088 <__sfp_lock_release>:
 8007088:	4801      	ldr	r0, [pc, #4]	; (8007090 <__sfp_lock_release+0x8>)
 800708a:	f000 b8b3 	b.w	80071f4 <__retarget_lock_release_recursive>
 800708e:	bf00      	nop
 8007090:	20000514 	.word	0x20000514

08007094 <__sinit_lock_acquire>:
 8007094:	4801      	ldr	r0, [pc, #4]	; (800709c <__sinit_lock_acquire+0x8>)
 8007096:	f000 b8ac 	b.w	80071f2 <__retarget_lock_acquire_recursive>
 800709a:	bf00      	nop
 800709c:	2000050f 	.word	0x2000050f

080070a0 <__sinit_lock_release>:
 80070a0:	4801      	ldr	r0, [pc, #4]	; (80070a8 <__sinit_lock_release+0x8>)
 80070a2:	f000 b8a7 	b.w	80071f4 <__retarget_lock_release_recursive>
 80070a6:	bf00      	nop
 80070a8:	2000050f 	.word	0x2000050f

080070ac <__sinit>:
 80070ac:	b510      	push	{r4, lr}
 80070ae:	4604      	mov	r4, r0
 80070b0:	f7ff fff0 	bl	8007094 <__sinit_lock_acquire>
 80070b4:	69a3      	ldr	r3, [r4, #24]
 80070b6:	b11b      	cbz	r3, 80070c0 <__sinit+0x14>
 80070b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070bc:	f7ff bff0 	b.w	80070a0 <__sinit_lock_release>
 80070c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070c4:	6523      	str	r3, [r4, #80]	; 0x50
 80070c6:	4b13      	ldr	r3, [pc, #76]	; (8007114 <__sinit+0x68>)
 80070c8:	4a13      	ldr	r2, [pc, #76]	; (8007118 <__sinit+0x6c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80070ce:	42a3      	cmp	r3, r4
 80070d0:	bf04      	itt	eq
 80070d2:	2301      	moveq	r3, #1
 80070d4:	61a3      	streq	r3, [r4, #24]
 80070d6:	4620      	mov	r0, r4
 80070d8:	f000 f820 	bl	800711c <__sfp>
 80070dc:	6060      	str	r0, [r4, #4]
 80070de:	4620      	mov	r0, r4
 80070e0:	f000 f81c 	bl	800711c <__sfp>
 80070e4:	60a0      	str	r0, [r4, #8]
 80070e6:	4620      	mov	r0, r4
 80070e8:	f000 f818 	bl	800711c <__sfp>
 80070ec:	2200      	movs	r2, #0
 80070ee:	60e0      	str	r0, [r4, #12]
 80070f0:	2104      	movs	r1, #4
 80070f2:	6860      	ldr	r0, [r4, #4]
 80070f4:	f7ff ff82 	bl	8006ffc <std>
 80070f8:	68a0      	ldr	r0, [r4, #8]
 80070fa:	2201      	movs	r2, #1
 80070fc:	2109      	movs	r1, #9
 80070fe:	f7ff ff7d 	bl	8006ffc <std>
 8007102:	68e0      	ldr	r0, [r4, #12]
 8007104:	2202      	movs	r2, #2
 8007106:	2112      	movs	r1, #18
 8007108:	f7ff ff78 	bl	8006ffc <std>
 800710c:	2301      	movs	r3, #1
 800710e:	61a3      	str	r3, [r4, #24]
 8007110:	e7d2      	b.n	80070b8 <__sinit+0xc>
 8007112:	bf00      	nop
 8007114:	080080e0 	.word	0x080080e0
 8007118:	08007045 	.word	0x08007045

0800711c <__sfp>:
 800711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800711e:	4607      	mov	r7, r0
 8007120:	f7ff ffac 	bl	800707c <__sfp_lock_acquire>
 8007124:	4b1e      	ldr	r3, [pc, #120]	; (80071a0 <__sfp+0x84>)
 8007126:	681e      	ldr	r6, [r3, #0]
 8007128:	69b3      	ldr	r3, [r6, #24]
 800712a:	b913      	cbnz	r3, 8007132 <__sfp+0x16>
 800712c:	4630      	mov	r0, r6
 800712e:	f7ff ffbd 	bl	80070ac <__sinit>
 8007132:	3648      	adds	r6, #72	; 0x48
 8007134:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007138:	3b01      	subs	r3, #1
 800713a:	d503      	bpl.n	8007144 <__sfp+0x28>
 800713c:	6833      	ldr	r3, [r6, #0]
 800713e:	b30b      	cbz	r3, 8007184 <__sfp+0x68>
 8007140:	6836      	ldr	r6, [r6, #0]
 8007142:	e7f7      	b.n	8007134 <__sfp+0x18>
 8007144:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007148:	b9d5      	cbnz	r5, 8007180 <__sfp+0x64>
 800714a:	4b16      	ldr	r3, [pc, #88]	; (80071a4 <__sfp+0x88>)
 800714c:	60e3      	str	r3, [r4, #12]
 800714e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007152:	6665      	str	r5, [r4, #100]	; 0x64
 8007154:	f000 f84c 	bl	80071f0 <__retarget_lock_init_recursive>
 8007158:	f7ff ff96 	bl	8007088 <__sfp_lock_release>
 800715c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007160:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007164:	6025      	str	r5, [r4, #0]
 8007166:	61a5      	str	r5, [r4, #24]
 8007168:	2208      	movs	r2, #8
 800716a:	4629      	mov	r1, r5
 800716c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007170:	f7fe f990 	bl	8005494 <memset>
 8007174:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007178:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800717c:	4620      	mov	r0, r4
 800717e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007180:	3468      	adds	r4, #104	; 0x68
 8007182:	e7d9      	b.n	8007138 <__sfp+0x1c>
 8007184:	2104      	movs	r1, #4
 8007186:	4638      	mov	r0, r7
 8007188:	f7ff ff62 	bl	8007050 <__sfmoreglue>
 800718c:	4604      	mov	r4, r0
 800718e:	6030      	str	r0, [r6, #0]
 8007190:	2800      	cmp	r0, #0
 8007192:	d1d5      	bne.n	8007140 <__sfp+0x24>
 8007194:	f7ff ff78 	bl	8007088 <__sfp_lock_release>
 8007198:	230c      	movs	r3, #12
 800719a:	603b      	str	r3, [r7, #0]
 800719c:	e7ee      	b.n	800717c <__sfp+0x60>
 800719e:	bf00      	nop
 80071a0:	080080e0 	.word	0x080080e0
 80071a4:	ffff0001 	.word	0xffff0001

080071a8 <_fwalk_reent>:
 80071a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ac:	4606      	mov	r6, r0
 80071ae:	4688      	mov	r8, r1
 80071b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071b4:	2700      	movs	r7, #0
 80071b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071ba:	f1b9 0901 	subs.w	r9, r9, #1
 80071be:	d505      	bpl.n	80071cc <_fwalk_reent+0x24>
 80071c0:	6824      	ldr	r4, [r4, #0]
 80071c2:	2c00      	cmp	r4, #0
 80071c4:	d1f7      	bne.n	80071b6 <_fwalk_reent+0xe>
 80071c6:	4638      	mov	r0, r7
 80071c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071cc:	89ab      	ldrh	r3, [r5, #12]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d907      	bls.n	80071e2 <_fwalk_reent+0x3a>
 80071d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071d6:	3301      	adds	r3, #1
 80071d8:	d003      	beq.n	80071e2 <_fwalk_reent+0x3a>
 80071da:	4629      	mov	r1, r5
 80071dc:	4630      	mov	r0, r6
 80071de:	47c0      	blx	r8
 80071e0:	4307      	orrs	r7, r0
 80071e2:	3568      	adds	r5, #104	; 0x68
 80071e4:	e7e9      	b.n	80071ba <_fwalk_reent+0x12>
	...

080071e8 <_localeconv_r>:
 80071e8:	4800      	ldr	r0, [pc, #0]	; (80071ec <_localeconv_r+0x4>)
 80071ea:	4770      	bx	lr
 80071ec:	20000198 	.word	0x20000198

080071f0 <__retarget_lock_init_recursive>:
 80071f0:	4770      	bx	lr

080071f2 <__retarget_lock_acquire_recursive>:
 80071f2:	4770      	bx	lr

080071f4 <__retarget_lock_release_recursive>:
 80071f4:	4770      	bx	lr

080071f6 <__swhatbuf_r>:
 80071f6:	b570      	push	{r4, r5, r6, lr}
 80071f8:	460e      	mov	r6, r1
 80071fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071fe:	2900      	cmp	r1, #0
 8007200:	b096      	sub	sp, #88	; 0x58
 8007202:	4614      	mov	r4, r2
 8007204:	461d      	mov	r5, r3
 8007206:	da07      	bge.n	8007218 <__swhatbuf_r+0x22>
 8007208:	2300      	movs	r3, #0
 800720a:	602b      	str	r3, [r5, #0]
 800720c:	89b3      	ldrh	r3, [r6, #12]
 800720e:	061a      	lsls	r2, r3, #24
 8007210:	d410      	bmi.n	8007234 <__swhatbuf_r+0x3e>
 8007212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007216:	e00e      	b.n	8007236 <__swhatbuf_r+0x40>
 8007218:	466a      	mov	r2, sp
 800721a:	f000 fde7 	bl	8007dec <_fstat_r>
 800721e:	2800      	cmp	r0, #0
 8007220:	dbf2      	blt.n	8007208 <__swhatbuf_r+0x12>
 8007222:	9a01      	ldr	r2, [sp, #4]
 8007224:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007228:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800722c:	425a      	negs	r2, r3
 800722e:	415a      	adcs	r2, r3
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	e7ee      	b.n	8007212 <__swhatbuf_r+0x1c>
 8007234:	2340      	movs	r3, #64	; 0x40
 8007236:	2000      	movs	r0, #0
 8007238:	6023      	str	r3, [r4, #0]
 800723a:	b016      	add	sp, #88	; 0x58
 800723c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007240 <__smakebuf_r>:
 8007240:	898b      	ldrh	r3, [r1, #12]
 8007242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007244:	079d      	lsls	r5, r3, #30
 8007246:	4606      	mov	r6, r0
 8007248:	460c      	mov	r4, r1
 800724a:	d507      	bpl.n	800725c <__smakebuf_r+0x1c>
 800724c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	6123      	str	r3, [r4, #16]
 8007254:	2301      	movs	r3, #1
 8007256:	6163      	str	r3, [r4, #20]
 8007258:	b002      	add	sp, #8
 800725a:	bd70      	pop	{r4, r5, r6, pc}
 800725c:	ab01      	add	r3, sp, #4
 800725e:	466a      	mov	r2, sp
 8007260:	f7ff ffc9 	bl	80071f6 <__swhatbuf_r>
 8007264:	9900      	ldr	r1, [sp, #0]
 8007266:	4605      	mov	r5, r0
 8007268:	4630      	mov	r0, r6
 800726a:	f7fe f96b 	bl	8005544 <_malloc_r>
 800726e:	b948      	cbnz	r0, 8007284 <__smakebuf_r+0x44>
 8007270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007274:	059a      	lsls	r2, r3, #22
 8007276:	d4ef      	bmi.n	8007258 <__smakebuf_r+0x18>
 8007278:	f023 0303 	bic.w	r3, r3, #3
 800727c:	f043 0302 	orr.w	r3, r3, #2
 8007280:	81a3      	strh	r3, [r4, #12]
 8007282:	e7e3      	b.n	800724c <__smakebuf_r+0xc>
 8007284:	4b0d      	ldr	r3, [pc, #52]	; (80072bc <__smakebuf_r+0x7c>)
 8007286:	62b3      	str	r3, [r6, #40]	; 0x28
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	6020      	str	r0, [r4, #0]
 800728c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007290:	81a3      	strh	r3, [r4, #12]
 8007292:	9b00      	ldr	r3, [sp, #0]
 8007294:	6163      	str	r3, [r4, #20]
 8007296:	9b01      	ldr	r3, [sp, #4]
 8007298:	6120      	str	r0, [r4, #16]
 800729a:	b15b      	cbz	r3, 80072b4 <__smakebuf_r+0x74>
 800729c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a0:	4630      	mov	r0, r6
 80072a2:	f000 fdb5 	bl	8007e10 <_isatty_r>
 80072a6:	b128      	cbz	r0, 80072b4 <__smakebuf_r+0x74>
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	f023 0303 	bic.w	r3, r3, #3
 80072ae:	f043 0301 	orr.w	r3, r3, #1
 80072b2:	81a3      	strh	r3, [r4, #12]
 80072b4:	89a0      	ldrh	r0, [r4, #12]
 80072b6:	4305      	orrs	r5, r0
 80072b8:	81a5      	strh	r5, [r4, #12]
 80072ba:	e7cd      	b.n	8007258 <__smakebuf_r+0x18>
 80072bc:	08007045 	.word	0x08007045

080072c0 <memcpy>:
 80072c0:	440a      	add	r2, r1
 80072c2:	4291      	cmp	r1, r2
 80072c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80072c8:	d100      	bne.n	80072cc <memcpy+0xc>
 80072ca:	4770      	bx	lr
 80072cc:	b510      	push	{r4, lr}
 80072ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072d6:	4291      	cmp	r1, r2
 80072d8:	d1f9      	bne.n	80072ce <memcpy+0xe>
 80072da:	bd10      	pop	{r4, pc}

080072dc <__malloc_lock>:
 80072dc:	4801      	ldr	r0, [pc, #4]	; (80072e4 <__malloc_lock+0x8>)
 80072de:	f7ff bf88 	b.w	80071f2 <__retarget_lock_acquire_recursive>
 80072e2:	bf00      	nop
 80072e4:	20000510 	.word	0x20000510

080072e8 <__malloc_unlock>:
 80072e8:	4801      	ldr	r0, [pc, #4]	; (80072f0 <__malloc_unlock+0x8>)
 80072ea:	f7ff bf83 	b.w	80071f4 <__retarget_lock_release_recursive>
 80072ee:	bf00      	nop
 80072f0:	20000510 	.word	0x20000510

080072f4 <_Balloc>:
 80072f4:	b570      	push	{r4, r5, r6, lr}
 80072f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072f8:	4604      	mov	r4, r0
 80072fa:	460d      	mov	r5, r1
 80072fc:	b976      	cbnz	r6, 800731c <_Balloc+0x28>
 80072fe:	2010      	movs	r0, #16
 8007300:	f7fe f8c0 	bl	8005484 <malloc>
 8007304:	4602      	mov	r2, r0
 8007306:	6260      	str	r0, [r4, #36]	; 0x24
 8007308:	b920      	cbnz	r0, 8007314 <_Balloc+0x20>
 800730a:	4b18      	ldr	r3, [pc, #96]	; (800736c <_Balloc+0x78>)
 800730c:	4818      	ldr	r0, [pc, #96]	; (8007370 <_Balloc+0x7c>)
 800730e:	2166      	movs	r1, #102	; 0x66
 8007310:	f000 fd2c 	bl	8007d6c <__assert_func>
 8007314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007318:	6006      	str	r6, [r0, #0]
 800731a:	60c6      	str	r6, [r0, #12]
 800731c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800731e:	68f3      	ldr	r3, [r6, #12]
 8007320:	b183      	cbz	r3, 8007344 <_Balloc+0x50>
 8007322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800732a:	b9b8      	cbnz	r0, 800735c <_Balloc+0x68>
 800732c:	2101      	movs	r1, #1
 800732e:	fa01 f605 	lsl.w	r6, r1, r5
 8007332:	1d72      	adds	r2, r6, #5
 8007334:	0092      	lsls	r2, r2, #2
 8007336:	4620      	mov	r0, r4
 8007338:	f000 fb5a 	bl	80079f0 <_calloc_r>
 800733c:	b160      	cbz	r0, 8007358 <_Balloc+0x64>
 800733e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007342:	e00e      	b.n	8007362 <_Balloc+0x6e>
 8007344:	2221      	movs	r2, #33	; 0x21
 8007346:	2104      	movs	r1, #4
 8007348:	4620      	mov	r0, r4
 800734a:	f000 fb51 	bl	80079f0 <_calloc_r>
 800734e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007350:	60f0      	str	r0, [r6, #12]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1e4      	bne.n	8007322 <_Balloc+0x2e>
 8007358:	2000      	movs	r0, #0
 800735a:	bd70      	pop	{r4, r5, r6, pc}
 800735c:	6802      	ldr	r2, [r0, #0]
 800735e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007362:	2300      	movs	r3, #0
 8007364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007368:	e7f7      	b.n	800735a <_Balloc+0x66>
 800736a:	bf00      	nop
 800736c:	08008125 	.word	0x08008125
 8007370:	0800820c 	.word	0x0800820c

08007374 <_Bfree>:
 8007374:	b570      	push	{r4, r5, r6, lr}
 8007376:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007378:	4605      	mov	r5, r0
 800737a:	460c      	mov	r4, r1
 800737c:	b976      	cbnz	r6, 800739c <_Bfree+0x28>
 800737e:	2010      	movs	r0, #16
 8007380:	f7fe f880 	bl	8005484 <malloc>
 8007384:	4602      	mov	r2, r0
 8007386:	6268      	str	r0, [r5, #36]	; 0x24
 8007388:	b920      	cbnz	r0, 8007394 <_Bfree+0x20>
 800738a:	4b09      	ldr	r3, [pc, #36]	; (80073b0 <_Bfree+0x3c>)
 800738c:	4809      	ldr	r0, [pc, #36]	; (80073b4 <_Bfree+0x40>)
 800738e:	218a      	movs	r1, #138	; 0x8a
 8007390:	f000 fcec 	bl	8007d6c <__assert_func>
 8007394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007398:	6006      	str	r6, [r0, #0]
 800739a:	60c6      	str	r6, [r0, #12]
 800739c:	b13c      	cbz	r4, 80073ae <_Bfree+0x3a>
 800739e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80073a0:	6862      	ldr	r2, [r4, #4]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073a8:	6021      	str	r1, [r4, #0]
 80073aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073ae:	bd70      	pop	{r4, r5, r6, pc}
 80073b0:	08008125 	.word	0x08008125
 80073b4:	0800820c 	.word	0x0800820c

080073b8 <__multadd>:
 80073b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073bc:	690e      	ldr	r6, [r1, #16]
 80073be:	4607      	mov	r7, r0
 80073c0:	4698      	mov	r8, r3
 80073c2:	460c      	mov	r4, r1
 80073c4:	f101 0014 	add.w	r0, r1, #20
 80073c8:	2300      	movs	r3, #0
 80073ca:	6805      	ldr	r5, [r0, #0]
 80073cc:	b2a9      	uxth	r1, r5
 80073ce:	fb02 8101 	mla	r1, r2, r1, r8
 80073d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80073d6:	0c2d      	lsrs	r5, r5, #16
 80073d8:	fb02 c505 	mla	r5, r2, r5, ip
 80073dc:	b289      	uxth	r1, r1
 80073de:	3301      	adds	r3, #1
 80073e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80073e4:	429e      	cmp	r6, r3
 80073e6:	f840 1b04 	str.w	r1, [r0], #4
 80073ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80073ee:	dcec      	bgt.n	80073ca <__multadd+0x12>
 80073f0:	f1b8 0f00 	cmp.w	r8, #0
 80073f4:	d022      	beq.n	800743c <__multadd+0x84>
 80073f6:	68a3      	ldr	r3, [r4, #8]
 80073f8:	42b3      	cmp	r3, r6
 80073fa:	dc19      	bgt.n	8007430 <__multadd+0x78>
 80073fc:	6861      	ldr	r1, [r4, #4]
 80073fe:	4638      	mov	r0, r7
 8007400:	3101      	adds	r1, #1
 8007402:	f7ff ff77 	bl	80072f4 <_Balloc>
 8007406:	4605      	mov	r5, r0
 8007408:	b928      	cbnz	r0, 8007416 <__multadd+0x5e>
 800740a:	4602      	mov	r2, r0
 800740c:	4b0d      	ldr	r3, [pc, #52]	; (8007444 <__multadd+0x8c>)
 800740e:	480e      	ldr	r0, [pc, #56]	; (8007448 <__multadd+0x90>)
 8007410:	21b5      	movs	r1, #181	; 0xb5
 8007412:	f000 fcab 	bl	8007d6c <__assert_func>
 8007416:	6922      	ldr	r2, [r4, #16]
 8007418:	3202      	adds	r2, #2
 800741a:	f104 010c 	add.w	r1, r4, #12
 800741e:	0092      	lsls	r2, r2, #2
 8007420:	300c      	adds	r0, #12
 8007422:	f7ff ff4d 	bl	80072c0 <memcpy>
 8007426:	4621      	mov	r1, r4
 8007428:	4638      	mov	r0, r7
 800742a:	f7ff ffa3 	bl	8007374 <_Bfree>
 800742e:	462c      	mov	r4, r5
 8007430:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007434:	3601      	adds	r6, #1
 8007436:	f8c3 8014 	str.w	r8, [r3, #20]
 800743a:	6126      	str	r6, [r4, #16]
 800743c:	4620      	mov	r0, r4
 800743e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007442:	bf00      	nop
 8007444:	0800819b 	.word	0x0800819b
 8007448:	0800820c 	.word	0x0800820c

0800744c <__hi0bits>:
 800744c:	0c03      	lsrs	r3, r0, #16
 800744e:	041b      	lsls	r3, r3, #16
 8007450:	b9d3      	cbnz	r3, 8007488 <__hi0bits+0x3c>
 8007452:	0400      	lsls	r0, r0, #16
 8007454:	2310      	movs	r3, #16
 8007456:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800745a:	bf04      	itt	eq
 800745c:	0200      	lsleq	r0, r0, #8
 800745e:	3308      	addeq	r3, #8
 8007460:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007464:	bf04      	itt	eq
 8007466:	0100      	lsleq	r0, r0, #4
 8007468:	3304      	addeq	r3, #4
 800746a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800746e:	bf04      	itt	eq
 8007470:	0080      	lsleq	r0, r0, #2
 8007472:	3302      	addeq	r3, #2
 8007474:	2800      	cmp	r0, #0
 8007476:	db05      	blt.n	8007484 <__hi0bits+0x38>
 8007478:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800747c:	f103 0301 	add.w	r3, r3, #1
 8007480:	bf08      	it	eq
 8007482:	2320      	moveq	r3, #32
 8007484:	4618      	mov	r0, r3
 8007486:	4770      	bx	lr
 8007488:	2300      	movs	r3, #0
 800748a:	e7e4      	b.n	8007456 <__hi0bits+0xa>

0800748c <__lo0bits>:
 800748c:	6803      	ldr	r3, [r0, #0]
 800748e:	f013 0207 	ands.w	r2, r3, #7
 8007492:	4601      	mov	r1, r0
 8007494:	d00b      	beq.n	80074ae <__lo0bits+0x22>
 8007496:	07da      	lsls	r2, r3, #31
 8007498:	d424      	bmi.n	80074e4 <__lo0bits+0x58>
 800749a:	0798      	lsls	r0, r3, #30
 800749c:	bf49      	itett	mi
 800749e:	085b      	lsrmi	r3, r3, #1
 80074a0:	089b      	lsrpl	r3, r3, #2
 80074a2:	2001      	movmi	r0, #1
 80074a4:	600b      	strmi	r3, [r1, #0]
 80074a6:	bf5c      	itt	pl
 80074a8:	600b      	strpl	r3, [r1, #0]
 80074aa:	2002      	movpl	r0, #2
 80074ac:	4770      	bx	lr
 80074ae:	b298      	uxth	r0, r3
 80074b0:	b9b0      	cbnz	r0, 80074e0 <__lo0bits+0x54>
 80074b2:	0c1b      	lsrs	r3, r3, #16
 80074b4:	2010      	movs	r0, #16
 80074b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80074ba:	bf04      	itt	eq
 80074bc:	0a1b      	lsreq	r3, r3, #8
 80074be:	3008      	addeq	r0, #8
 80074c0:	071a      	lsls	r2, r3, #28
 80074c2:	bf04      	itt	eq
 80074c4:	091b      	lsreq	r3, r3, #4
 80074c6:	3004      	addeq	r0, #4
 80074c8:	079a      	lsls	r2, r3, #30
 80074ca:	bf04      	itt	eq
 80074cc:	089b      	lsreq	r3, r3, #2
 80074ce:	3002      	addeq	r0, #2
 80074d0:	07da      	lsls	r2, r3, #31
 80074d2:	d403      	bmi.n	80074dc <__lo0bits+0x50>
 80074d4:	085b      	lsrs	r3, r3, #1
 80074d6:	f100 0001 	add.w	r0, r0, #1
 80074da:	d005      	beq.n	80074e8 <__lo0bits+0x5c>
 80074dc:	600b      	str	r3, [r1, #0]
 80074de:	4770      	bx	lr
 80074e0:	4610      	mov	r0, r2
 80074e2:	e7e8      	b.n	80074b6 <__lo0bits+0x2a>
 80074e4:	2000      	movs	r0, #0
 80074e6:	4770      	bx	lr
 80074e8:	2020      	movs	r0, #32
 80074ea:	4770      	bx	lr

080074ec <__i2b>:
 80074ec:	b510      	push	{r4, lr}
 80074ee:	460c      	mov	r4, r1
 80074f0:	2101      	movs	r1, #1
 80074f2:	f7ff feff 	bl	80072f4 <_Balloc>
 80074f6:	4602      	mov	r2, r0
 80074f8:	b928      	cbnz	r0, 8007506 <__i2b+0x1a>
 80074fa:	4b05      	ldr	r3, [pc, #20]	; (8007510 <__i2b+0x24>)
 80074fc:	4805      	ldr	r0, [pc, #20]	; (8007514 <__i2b+0x28>)
 80074fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007502:	f000 fc33 	bl	8007d6c <__assert_func>
 8007506:	2301      	movs	r3, #1
 8007508:	6144      	str	r4, [r0, #20]
 800750a:	6103      	str	r3, [r0, #16]
 800750c:	bd10      	pop	{r4, pc}
 800750e:	bf00      	nop
 8007510:	0800819b 	.word	0x0800819b
 8007514:	0800820c 	.word	0x0800820c

08007518 <__multiply>:
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	4614      	mov	r4, r2
 800751e:	690a      	ldr	r2, [r1, #16]
 8007520:	6923      	ldr	r3, [r4, #16]
 8007522:	429a      	cmp	r2, r3
 8007524:	bfb8      	it	lt
 8007526:	460b      	movlt	r3, r1
 8007528:	460d      	mov	r5, r1
 800752a:	bfbc      	itt	lt
 800752c:	4625      	movlt	r5, r4
 800752e:	461c      	movlt	r4, r3
 8007530:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007534:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007538:	68ab      	ldr	r3, [r5, #8]
 800753a:	6869      	ldr	r1, [r5, #4]
 800753c:	eb0a 0709 	add.w	r7, sl, r9
 8007540:	42bb      	cmp	r3, r7
 8007542:	b085      	sub	sp, #20
 8007544:	bfb8      	it	lt
 8007546:	3101      	addlt	r1, #1
 8007548:	f7ff fed4 	bl	80072f4 <_Balloc>
 800754c:	b930      	cbnz	r0, 800755c <__multiply+0x44>
 800754e:	4602      	mov	r2, r0
 8007550:	4b42      	ldr	r3, [pc, #264]	; (800765c <__multiply+0x144>)
 8007552:	4843      	ldr	r0, [pc, #268]	; (8007660 <__multiply+0x148>)
 8007554:	f240 115d 	movw	r1, #349	; 0x15d
 8007558:	f000 fc08 	bl	8007d6c <__assert_func>
 800755c:	f100 0614 	add.w	r6, r0, #20
 8007560:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007564:	4633      	mov	r3, r6
 8007566:	2200      	movs	r2, #0
 8007568:	4543      	cmp	r3, r8
 800756a:	d31e      	bcc.n	80075aa <__multiply+0x92>
 800756c:	f105 0c14 	add.w	ip, r5, #20
 8007570:	f104 0314 	add.w	r3, r4, #20
 8007574:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007578:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800757c:	9202      	str	r2, [sp, #8]
 800757e:	ebac 0205 	sub.w	r2, ip, r5
 8007582:	3a15      	subs	r2, #21
 8007584:	f022 0203 	bic.w	r2, r2, #3
 8007588:	3204      	adds	r2, #4
 800758a:	f105 0115 	add.w	r1, r5, #21
 800758e:	458c      	cmp	ip, r1
 8007590:	bf38      	it	cc
 8007592:	2204      	movcc	r2, #4
 8007594:	9201      	str	r2, [sp, #4]
 8007596:	9a02      	ldr	r2, [sp, #8]
 8007598:	9303      	str	r3, [sp, #12]
 800759a:	429a      	cmp	r2, r3
 800759c:	d808      	bhi.n	80075b0 <__multiply+0x98>
 800759e:	2f00      	cmp	r7, #0
 80075a0:	dc55      	bgt.n	800764e <__multiply+0x136>
 80075a2:	6107      	str	r7, [r0, #16]
 80075a4:	b005      	add	sp, #20
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075aa:	f843 2b04 	str.w	r2, [r3], #4
 80075ae:	e7db      	b.n	8007568 <__multiply+0x50>
 80075b0:	f8b3 a000 	ldrh.w	sl, [r3]
 80075b4:	f1ba 0f00 	cmp.w	sl, #0
 80075b8:	d020      	beq.n	80075fc <__multiply+0xe4>
 80075ba:	f105 0e14 	add.w	lr, r5, #20
 80075be:	46b1      	mov	r9, r6
 80075c0:	2200      	movs	r2, #0
 80075c2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80075c6:	f8d9 b000 	ldr.w	fp, [r9]
 80075ca:	b2a1      	uxth	r1, r4
 80075cc:	fa1f fb8b 	uxth.w	fp, fp
 80075d0:	fb0a b101 	mla	r1, sl, r1, fp
 80075d4:	4411      	add	r1, r2
 80075d6:	f8d9 2000 	ldr.w	r2, [r9]
 80075da:	0c24      	lsrs	r4, r4, #16
 80075dc:	0c12      	lsrs	r2, r2, #16
 80075de:	fb0a 2404 	mla	r4, sl, r4, r2
 80075e2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80075e6:	b289      	uxth	r1, r1
 80075e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80075ec:	45f4      	cmp	ip, lr
 80075ee:	f849 1b04 	str.w	r1, [r9], #4
 80075f2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80075f6:	d8e4      	bhi.n	80075c2 <__multiply+0xaa>
 80075f8:	9901      	ldr	r1, [sp, #4]
 80075fa:	5072      	str	r2, [r6, r1]
 80075fc:	9a03      	ldr	r2, [sp, #12]
 80075fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007602:	3304      	adds	r3, #4
 8007604:	f1b9 0f00 	cmp.w	r9, #0
 8007608:	d01f      	beq.n	800764a <__multiply+0x132>
 800760a:	6834      	ldr	r4, [r6, #0]
 800760c:	f105 0114 	add.w	r1, r5, #20
 8007610:	46b6      	mov	lr, r6
 8007612:	f04f 0a00 	mov.w	sl, #0
 8007616:	880a      	ldrh	r2, [r1, #0]
 8007618:	f8be b002 	ldrh.w	fp, [lr, #2]
 800761c:	fb09 b202 	mla	r2, r9, r2, fp
 8007620:	4492      	add	sl, r2
 8007622:	b2a4      	uxth	r4, r4
 8007624:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007628:	f84e 4b04 	str.w	r4, [lr], #4
 800762c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007630:	f8be 2000 	ldrh.w	r2, [lr]
 8007634:	0c24      	lsrs	r4, r4, #16
 8007636:	fb09 2404 	mla	r4, r9, r4, r2
 800763a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800763e:	458c      	cmp	ip, r1
 8007640:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007644:	d8e7      	bhi.n	8007616 <__multiply+0xfe>
 8007646:	9a01      	ldr	r2, [sp, #4]
 8007648:	50b4      	str	r4, [r6, r2]
 800764a:	3604      	adds	r6, #4
 800764c:	e7a3      	b.n	8007596 <__multiply+0x7e>
 800764e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1a5      	bne.n	80075a2 <__multiply+0x8a>
 8007656:	3f01      	subs	r7, #1
 8007658:	e7a1      	b.n	800759e <__multiply+0x86>
 800765a:	bf00      	nop
 800765c:	0800819b 	.word	0x0800819b
 8007660:	0800820c 	.word	0x0800820c

08007664 <__pow5mult>:
 8007664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007668:	4615      	mov	r5, r2
 800766a:	f012 0203 	ands.w	r2, r2, #3
 800766e:	4606      	mov	r6, r0
 8007670:	460f      	mov	r7, r1
 8007672:	d007      	beq.n	8007684 <__pow5mult+0x20>
 8007674:	4c25      	ldr	r4, [pc, #148]	; (800770c <__pow5mult+0xa8>)
 8007676:	3a01      	subs	r2, #1
 8007678:	2300      	movs	r3, #0
 800767a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800767e:	f7ff fe9b 	bl	80073b8 <__multadd>
 8007682:	4607      	mov	r7, r0
 8007684:	10ad      	asrs	r5, r5, #2
 8007686:	d03d      	beq.n	8007704 <__pow5mult+0xa0>
 8007688:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800768a:	b97c      	cbnz	r4, 80076ac <__pow5mult+0x48>
 800768c:	2010      	movs	r0, #16
 800768e:	f7fd fef9 	bl	8005484 <malloc>
 8007692:	4602      	mov	r2, r0
 8007694:	6270      	str	r0, [r6, #36]	; 0x24
 8007696:	b928      	cbnz	r0, 80076a4 <__pow5mult+0x40>
 8007698:	4b1d      	ldr	r3, [pc, #116]	; (8007710 <__pow5mult+0xac>)
 800769a:	481e      	ldr	r0, [pc, #120]	; (8007714 <__pow5mult+0xb0>)
 800769c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80076a0:	f000 fb64 	bl	8007d6c <__assert_func>
 80076a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076a8:	6004      	str	r4, [r0, #0]
 80076aa:	60c4      	str	r4, [r0, #12]
 80076ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80076b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076b4:	b94c      	cbnz	r4, 80076ca <__pow5mult+0x66>
 80076b6:	f240 2171 	movw	r1, #625	; 0x271
 80076ba:	4630      	mov	r0, r6
 80076bc:	f7ff ff16 	bl	80074ec <__i2b>
 80076c0:	2300      	movs	r3, #0
 80076c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80076c6:	4604      	mov	r4, r0
 80076c8:	6003      	str	r3, [r0, #0]
 80076ca:	f04f 0900 	mov.w	r9, #0
 80076ce:	07eb      	lsls	r3, r5, #31
 80076d0:	d50a      	bpl.n	80076e8 <__pow5mult+0x84>
 80076d2:	4639      	mov	r1, r7
 80076d4:	4622      	mov	r2, r4
 80076d6:	4630      	mov	r0, r6
 80076d8:	f7ff ff1e 	bl	8007518 <__multiply>
 80076dc:	4639      	mov	r1, r7
 80076de:	4680      	mov	r8, r0
 80076e0:	4630      	mov	r0, r6
 80076e2:	f7ff fe47 	bl	8007374 <_Bfree>
 80076e6:	4647      	mov	r7, r8
 80076e8:	106d      	asrs	r5, r5, #1
 80076ea:	d00b      	beq.n	8007704 <__pow5mult+0xa0>
 80076ec:	6820      	ldr	r0, [r4, #0]
 80076ee:	b938      	cbnz	r0, 8007700 <__pow5mult+0x9c>
 80076f0:	4622      	mov	r2, r4
 80076f2:	4621      	mov	r1, r4
 80076f4:	4630      	mov	r0, r6
 80076f6:	f7ff ff0f 	bl	8007518 <__multiply>
 80076fa:	6020      	str	r0, [r4, #0]
 80076fc:	f8c0 9000 	str.w	r9, [r0]
 8007700:	4604      	mov	r4, r0
 8007702:	e7e4      	b.n	80076ce <__pow5mult+0x6a>
 8007704:	4638      	mov	r0, r7
 8007706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800770a:	bf00      	nop
 800770c:	08008360 	.word	0x08008360
 8007710:	08008125 	.word	0x08008125
 8007714:	0800820c 	.word	0x0800820c

08007718 <__lshift>:
 8007718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800771c:	460c      	mov	r4, r1
 800771e:	6849      	ldr	r1, [r1, #4]
 8007720:	6923      	ldr	r3, [r4, #16]
 8007722:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007726:	68a3      	ldr	r3, [r4, #8]
 8007728:	4607      	mov	r7, r0
 800772a:	4691      	mov	r9, r2
 800772c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007730:	f108 0601 	add.w	r6, r8, #1
 8007734:	42b3      	cmp	r3, r6
 8007736:	db0b      	blt.n	8007750 <__lshift+0x38>
 8007738:	4638      	mov	r0, r7
 800773a:	f7ff fddb 	bl	80072f4 <_Balloc>
 800773e:	4605      	mov	r5, r0
 8007740:	b948      	cbnz	r0, 8007756 <__lshift+0x3e>
 8007742:	4602      	mov	r2, r0
 8007744:	4b28      	ldr	r3, [pc, #160]	; (80077e8 <__lshift+0xd0>)
 8007746:	4829      	ldr	r0, [pc, #164]	; (80077ec <__lshift+0xd4>)
 8007748:	f240 11d9 	movw	r1, #473	; 0x1d9
 800774c:	f000 fb0e 	bl	8007d6c <__assert_func>
 8007750:	3101      	adds	r1, #1
 8007752:	005b      	lsls	r3, r3, #1
 8007754:	e7ee      	b.n	8007734 <__lshift+0x1c>
 8007756:	2300      	movs	r3, #0
 8007758:	f100 0114 	add.w	r1, r0, #20
 800775c:	f100 0210 	add.w	r2, r0, #16
 8007760:	4618      	mov	r0, r3
 8007762:	4553      	cmp	r3, sl
 8007764:	db33      	blt.n	80077ce <__lshift+0xb6>
 8007766:	6920      	ldr	r0, [r4, #16]
 8007768:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800776c:	f104 0314 	add.w	r3, r4, #20
 8007770:	f019 091f 	ands.w	r9, r9, #31
 8007774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800777c:	d02b      	beq.n	80077d6 <__lshift+0xbe>
 800777e:	f1c9 0e20 	rsb	lr, r9, #32
 8007782:	468a      	mov	sl, r1
 8007784:	2200      	movs	r2, #0
 8007786:	6818      	ldr	r0, [r3, #0]
 8007788:	fa00 f009 	lsl.w	r0, r0, r9
 800778c:	4302      	orrs	r2, r0
 800778e:	f84a 2b04 	str.w	r2, [sl], #4
 8007792:	f853 2b04 	ldr.w	r2, [r3], #4
 8007796:	459c      	cmp	ip, r3
 8007798:	fa22 f20e 	lsr.w	r2, r2, lr
 800779c:	d8f3      	bhi.n	8007786 <__lshift+0x6e>
 800779e:	ebac 0304 	sub.w	r3, ip, r4
 80077a2:	3b15      	subs	r3, #21
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	3304      	adds	r3, #4
 80077aa:	f104 0015 	add.w	r0, r4, #21
 80077ae:	4584      	cmp	ip, r0
 80077b0:	bf38      	it	cc
 80077b2:	2304      	movcc	r3, #4
 80077b4:	50ca      	str	r2, [r1, r3]
 80077b6:	b10a      	cbz	r2, 80077bc <__lshift+0xa4>
 80077b8:	f108 0602 	add.w	r6, r8, #2
 80077bc:	3e01      	subs	r6, #1
 80077be:	4638      	mov	r0, r7
 80077c0:	612e      	str	r6, [r5, #16]
 80077c2:	4621      	mov	r1, r4
 80077c4:	f7ff fdd6 	bl	8007374 <_Bfree>
 80077c8:	4628      	mov	r0, r5
 80077ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80077d2:	3301      	adds	r3, #1
 80077d4:	e7c5      	b.n	8007762 <__lshift+0x4a>
 80077d6:	3904      	subs	r1, #4
 80077d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80077e0:	459c      	cmp	ip, r3
 80077e2:	d8f9      	bhi.n	80077d8 <__lshift+0xc0>
 80077e4:	e7ea      	b.n	80077bc <__lshift+0xa4>
 80077e6:	bf00      	nop
 80077e8:	0800819b 	.word	0x0800819b
 80077ec:	0800820c 	.word	0x0800820c

080077f0 <__mcmp>:
 80077f0:	b530      	push	{r4, r5, lr}
 80077f2:	6902      	ldr	r2, [r0, #16]
 80077f4:	690c      	ldr	r4, [r1, #16]
 80077f6:	1b12      	subs	r2, r2, r4
 80077f8:	d10e      	bne.n	8007818 <__mcmp+0x28>
 80077fa:	f100 0314 	add.w	r3, r0, #20
 80077fe:	3114      	adds	r1, #20
 8007800:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007804:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007808:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800780c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007810:	42a5      	cmp	r5, r4
 8007812:	d003      	beq.n	800781c <__mcmp+0x2c>
 8007814:	d305      	bcc.n	8007822 <__mcmp+0x32>
 8007816:	2201      	movs	r2, #1
 8007818:	4610      	mov	r0, r2
 800781a:	bd30      	pop	{r4, r5, pc}
 800781c:	4283      	cmp	r3, r0
 800781e:	d3f3      	bcc.n	8007808 <__mcmp+0x18>
 8007820:	e7fa      	b.n	8007818 <__mcmp+0x28>
 8007822:	f04f 32ff 	mov.w	r2, #4294967295
 8007826:	e7f7      	b.n	8007818 <__mcmp+0x28>

08007828 <__mdiff>:
 8007828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	460c      	mov	r4, r1
 800782e:	4606      	mov	r6, r0
 8007830:	4611      	mov	r1, r2
 8007832:	4620      	mov	r0, r4
 8007834:	4617      	mov	r7, r2
 8007836:	f7ff ffdb 	bl	80077f0 <__mcmp>
 800783a:	1e05      	subs	r5, r0, #0
 800783c:	d110      	bne.n	8007860 <__mdiff+0x38>
 800783e:	4629      	mov	r1, r5
 8007840:	4630      	mov	r0, r6
 8007842:	f7ff fd57 	bl	80072f4 <_Balloc>
 8007846:	b930      	cbnz	r0, 8007856 <__mdiff+0x2e>
 8007848:	4b39      	ldr	r3, [pc, #228]	; (8007930 <__mdiff+0x108>)
 800784a:	4602      	mov	r2, r0
 800784c:	f240 2132 	movw	r1, #562	; 0x232
 8007850:	4838      	ldr	r0, [pc, #224]	; (8007934 <__mdiff+0x10c>)
 8007852:	f000 fa8b 	bl	8007d6c <__assert_func>
 8007856:	2301      	movs	r3, #1
 8007858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800785c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007860:	bfa4      	itt	ge
 8007862:	463b      	movge	r3, r7
 8007864:	4627      	movge	r7, r4
 8007866:	4630      	mov	r0, r6
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	bfa6      	itte	ge
 800786c:	461c      	movge	r4, r3
 800786e:	2500      	movge	r5, #0
 8007870:	2501      	movlt	r5, #1
 8007872:	f7ff fd3f 	bl	80072f4 <_Balloc>
 8007876:	b920      	cbnz	r0, 8007882 <__mdiff+0x5a>
 8007878:	4b2d      	ldr	r3, [pc, #180]	; (8007930 <__mdiff+0x108>)
 800787a:	4602      	mov	r2, r0
 800787c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007880:	e7e6      	b.n	8007850 <__mdiff+0x28>
 8007882:	693e      	ldr	r6, [r7, #16]
 8007884:	60c5      	str	r5, [r0, #12]
 8007886:	6925      	ldr	r5, [r4, #16]
 8007888:	f107 0114 	add.w	r1, r7, #20
 800788c:	f104 0914 	add.w	r9, r4, #20
 8007890:	f100 0e14 	add.w	lr, r0, #20
 8007894:	f107 0210 	add.w	r2, r7, #16
 8007898:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800789c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80078a0:	46f2      	mov	sl, lr
 80078a2:	2700      	movs	r7, #0
 80078a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80078a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80078ac:	fa1f f883 	uxth.w	r8, r3
 80078b0:	fa17 f78b 	uxtah	r7, r7, fp
 80078b4:	0c1b      	lsrs	r3, r3, #16
 80078b6:	eba7 0808 	sub.w	r8, r7, r8
 80078ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80078be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80078c2:	fa1f f888 	uxth.w	r8, r8
 80078c6:	141f      	asrs	r7, r3, #16
 80078c8:	454d      	cmp	r5, r9
 80078ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80078ce:	f84a 3b04 	str.w	r3, [sl], #4
 80078d2:	d8e7      	bhi.n	80078a4 <__mdiff+0x7c>
 80078d4:	1b2b      	subs	r3, r5, r4
 80078d6:	3b15      	subs	r3, #21
 80078d8:	f023 0303 	bic.w	r3, r3, #3
 80078dc:	3304      	adds	r3, #4
 80078de:	3415      	adds	r4, #21
 80078e0:	42a5      	cmp	r5, r4
 80078e2:	bf38      	it	cc
 80078e4:	2304      	movcc	r3, #4
 80078e6:	4419      	add	r1, r3
 80078e8:	4473      	add	r3, lr
 80078ea:	469e      	mov	lr, r3
 80078ec:	460d      	mov	r5, r1
 80078ee:	4565      	cmp	r5, ip
 80078f0:	d30e      	bcc.n	8007910 <__mdiff+0xe8>
 80078f2:	f10c 0203 	add.w	r2, ip, #3
 80078f6:	1a52      	subs	r2, r2, r1
 80078f8:	f022 0203 	bic.w	r2, r2, #3
 80078fc:	3903      	subs	r1, #3
 80078fe:	458c      	cmp	ip, r1
 8007900:	bf38      	it	cc
 8007902:	2200      	movcc	r2, #0
 8007904:	441a      	add	r2, r3
 8007906:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800790a:	b17b      	cbz	r3, 800792c <__mdiff+0x104>
 800790c:	6106      	str	r6, [r0, #16]
 800790e:	e7a5      	b.n	800785c <__mdiff+0x34>
 8007910:	f855 8b04 	ldr.w	r8, [r5], #4
 8007914:	fa17 f488 	uxtah	r4, r7, r8
 8007918:	1422      	asrs	r2, r4, #16
 800791a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800791e:	b2a4      	uxth	r4, r4
 8007920:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007924:	f84e 4b04 	str.w	r4, [lr], #4
 8007928:	1417      	asrs	r7, r2, #16
 800792a:	e7e0      	b.n	80078ee <__mdiff+0xc6>
 800792c:	3e01      	subs	r6, #1
 800792e:	e7ea      	b.n	8007906 <__mdiff+0xde>
 8007930:	0800819b 	.word	0x0800819b
 8007934:	0800820c 	.word	0x0800820c

08007938 <__d2b>:
 8007938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800793c:	4689      	mov	r9, r1
 800793e:	2101      	movs	r1, #1
 8007940:	ec57 6b10 	vmov	r6, r7, d0
 8007944:	4690      	mov	r8, r2
 8007946:	f7ff fcd5 	bl	80072f4 <_Balloc>
 800794a:	4604      	mov	r4, r0
 800794c:	b930      	cbnz	r0, 800795c <__d2b+0x24>
 800794e:	4602      	mov	r2, r0
 8007950:	4b25      	ldr	r3, [pc, #148]	; (80079e8 <__d2b+0xb0>)
 8007952:	4826      	ldr	r0, [pc, #152]	; (80079ec <__d2b+0xb4>)
 8007954:	f240 310a 	movw	r1, #778	; 0x30a
 8007958:	f000 fa08 	bl	8007d6c <__assert_func>
 800795c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007960:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007964:	bb35      	cbnz	r5, 80079b4 <__d2b+0x7c>
 8007966:	2e00      	cmp	r6, #0
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	d028      	beq.n	80079be <__d2b+0x86>
 800796c:	4668      	mov	r0, sp
 800796e:	9600      	str	r6, [sp, #0]
 8007970:	f7ff fd8c 	bl	800748c <__lo0bits>
 8007974:	9900      	ldr	r1, [sp, #0]
 8007976:	b300      	cbz	r0, 80079ba <__d2b+0x82>
 8007978:	9a01      	ldr	r2, [sp, #4]
 800797a:	f1c0 0320 	rsb	r3, r0, #32
 800797e:	fa02 f303 	lsl.w	r3, r2, r3
 8007982:	430b      	orrs	r3, r1
 8007984:	40c2      	lsrs	r2, r0
 8007986:	6163      	str	r3, [r4, #20]
 8007988:	9201      	str	r2, [sp, #4]
 800798a:	9b01      	ldr	r3, [sp, #4]
 800798c:	61a3      	str	r3, [r4, #24]
 800798e:	2b00      	cmp	r3, #0
 8007990:	bf14      	ite	ne
 8007992:	2202      	movne	r2, #2
 8007994:	2201      	moveq	r2, #1
 8007996:	6122      	str	r2, [r4, #16]
 8007998:	b1d5      	cbz	r5, 80079d0 <__d2b+0x98>
 800799a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800799e:	4405      	add	r5, r0
 80079a0:	f8c9 5000 	str.w	r5, [r9]
 80079a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079a8:	f8c8 0000 	str.w	r0, [r8]
 80079ac:	4620      	mov	r0, r4
 80079ae:	b003      	add	sp, #12
 80079b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079b8:	e7d5      	b.n	8007966 <__d2b+0x2e>
 80079ba:	6161      	str	r1, [r4, #20]
 80079bc:	e7e5      	b.n	800798a <__d2b+0x52>
 80079be:	a801      	add	r0, sp, #4
 80079c0:	f7ff fd64 	bl	800748c <__lo0bits>
 80079c4:	9b01      	ldr	r3, [sp, #4]
 80079c6:	6163      	str	r3, [r4, #20]
 80079c8:	2201      	movs	r2, #1
 80079ca:	6122      	str	r2, [r4, #16]
 80079cc:	3020      	adds	r0, #32
 80079ce:	e7e3      	b.n	8007998 <__d2b+0x60>
 80079d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079d8:	f8c9 0000 	str.w	r0, [r9]
 80079dc:	6918      	ldr	r0, [r3, #16]
 80079de:	f7ff fd35 	bl	800744c <__hi0bits>
 80079e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079e6:	e7df      	b.n	80079a8 <__d2b+0x70>
 80079e8:	0800819b 	.word	0x0800819b
 80079ec:	0800820c 	.word	0x0800820c

080079f0 <_calloc_r>:
 80079f0:	b513      	push	{r0, r1, r4, lr}
 80079f2:	434a      	muls	r2, r1
 80079f4:	4611      	mov	r1, r2
 80079f6:	9201      	str	r2, [sp, #4]
 80079f8:	f7fd fda4 	bl	8005544 <_malloc_r>
 80079fc:	4604      	mov	r4, r0
 80079fe:	b118      	cbz	r0, 8007a08 <_calloc_r+0x18>
 8007a00:	9a01      	ldr	r2, [sp, #4]
 8007a02:	2100      	movs	r1, #0
 8007a04:	f7fd fd46 	bl	8005494 <memset>
 8007a08:	4620      	mov	r0, r4
 8007a0a:	b002      	add	sp, #8
 8007a0c:	bd10      	pop	{r4, pc}

08007a0e <__sfputc_r>:
 8007a0e:	6893      	ldr	r3, [r2, #8]
 8007a10:	3b01      	subs	r3, #1
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	b410      	push	{r4}
 8007a16:	6093      	str	r3, [r2, #8]
 8007a18:	da08      	bge.n	8007a2c <__sfputc_r+0x1e>
 8007a1a:	6994      	ldr	r4, [r2, #24]
 8007a1c:	42a3      	cmp	r3, r4
 8007a1e:	db01      	blt.n	8007a24 <__sfputc_r+0x16>
 8007a20:	290a      	cmp	r1, #10
 8007a22:	d103      	bne.n	8007a2c <__sfputc_r+0x1e>
 8007a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a28:	f7fe baee 	b.w	8006008 <__swbuf_r>
 8007a2c:	6813      	ldr	r3, [r2, #0]
 8007a2e:	1c58      	adds	r0, r3, #1
 8007a30:	6010      	str	r0, [r2, #0]
 8007a32:	7019      	strb	r1, [r3, #0]
 8007a34:	4608      	mov	r0, r1
 8007a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <__sfputs_r>:
 8007a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3e:	4606      	mov	r6, r0
 8007a40:	460f      	mov	r7, r1
 8007a42:	4614      	mov	r4, r2
 8007a44:	18d5      	adds	r5, r2, r3
 8007a46:	42ac      	cmp	r4, r5
 8007a48:	d101      	bne.n	8007a4e <__sfputs_r+0x12>
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	e007      	b.n	8007a5e <__sfputs_r+0x22>
 8007a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a52:	463a      	mov	r2, r7
 8007a54:	4630      	mov	r0, r6
 8007a56:	f7ff ffda 	bl	8007a0e <__sfputc_r>
 8007a5a:	1c43      	adds	r3, r0, #1
 8007a5c:	d1f3      	bne.n	8007a46 <__sfputs_r+0xa>
 8007a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a60 <_vfiprintf_r>:
 8007a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a64:	460d      	mov	r5, r1
 8007a66:	b09d      	sub	sp, #116	; 0x74
 8007a68:	4614      	mov	r4, r2
 8007a6a:	4698      	mov	r8, r3
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	b118      	cbz	r0, 8007a78 <_vfiprintf_r+0x18>
 8007a70:	6983      	ldr	r3, [r0, #24]
 8007a72:	b90b      	cbnz	r3, 8007a78 <_vfiprintf_r+0x18>
 8007a74:	f7ff fb1a 	bl	80070ac <__sinit>
 8007a78:	4b89      	ldr	r3, [pc, #548]	; (8007ca0 <_vfiprintf_r+0x240>)
 8007a7a:	429d      	cmp	r5, r3
 8007a7c:	d11b      	bne.n	8007ab6 <_vfiprintf_r+0x56>
 8007a7e:	6875      	ldr	r5, [r6, #4]
 8007a80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a82:	07d9      	lsls	r1, r3, #31
 8007a84:	d405      	bmi.n	8007a92 <_vfiprintf_r+0x32>
 8007a86:	89ab      	ldrh	r3, [r5, #12]
 8007a88:	059a      	lsls	r2, r3, #22
 8007a8a:	d402      	bmi.n	8007a92 <_vfiprintf_r+0x32>
 8007a8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a8e:	f7ff fbb0 	bl	80071f2 <__retarget_lock_acquire_recursive>
 8007a92:	89ab      	ldrh	r3, [r5, #12]
 8007a94:	071b      	lsls	r3, r3, #28
 8007a96:	d501      	bpl.n	8007a9c <_vfiprintf_r+0x3c>
 8007a98:	692b      	ldr	r3, [r5, #16]
 8007a9a:	b9eb      	cbnz	r3, 8007ad8 <_vfiprintf_r+0x78>
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	f7fe fb04 	bl	80060ac <__swsetup_r>
 8007aa4:	b1c0      	cbz	r0, 8007ad8 <_vfiprintf_r+0x78>
 8007aa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aa8:	07dc      	lsls	r4, r3, #31
 8007aaa:	d50e      	bpl.n	8007aca <_vfiprintf_r+0x6a>
 8007aac:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab0:	b01d      	add	sp, #116	; 0x74
 8007ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab6:	4b7b      	ldr	r3, [pc, #492]	; (8007ca4 <_vfiprintf_r+0x244>)
 8007ab8:	429d      	cmp	r5, r3
 8007aba:	d101      	bne.n	8007ac0 <_vfiprintf_r+0x60>
 8007abc:	68b5      	ldr	r5, [r6, #8]
 8007abe:	e7df      	b.n	8007a80 <_vfiprintf_r+0x20>
 8007ac0:	4b79      	ldr	r3, [pc, #484]	; (8007ca8 <_vfiprintf_r+0x248>)
 8007ac2:	429d      	cmp	r5, r3
 8007ac4:	bf08      	it	eq
 8007ac6:	68f5      	ldreq	r5, [r6, #12]
 8007ac8:	e7da      	b.n	8007a80 <_vfiprintf_r+0x20>
 8007aca:	89ab      	ldrh	r3, [r5, #12]
 8007acc:	0598      	lsls	r0, r3, #22
 8007ace:	d4ed      	bmi.n	8007aac <_vfiprintf_r+0x4c>
 8007ad0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ad2:	f7ff fb8f 	bl	80071f4 <__retarget_lock_release_recursive>
 8007ad6:	e7e9      	b.n	8007aac <_vfiprintf_r+0x4c>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	9309      	str	r3, [sp, #36]	; 0x24
 8007adc:	2320      	movs	r3, #32
 8007ade:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ae2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ae6:	2330      	movs	r3, #48	; 0x30
 8007ae8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007cac <_vfiprintf_r+0x24c>
 8007aec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007af0:	f04f 0901 	mov.w	r9, #1
 8007af4:	4623      	mov	r3, r4
 8007af6:	469a      	mov	sl, r3
 8007af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007afc:	b10a      	cbz	r2, 8007b02 <_vfiprintf_r+0xa2>
 8007afe:	2a25      	cmp	r2, #37	; 0x25
 8007b00:	d1f9      	bne.n	8007af6 <_vfiprintf_r+0x96>
 8007b02:	ebba 0b04 	subs.w	fp, sl, r4
 8007b06:	d00b      	beq.n	8007b20 <_vfiprintf_r+0xc0>
 8007b08:	465b      	mov	r3, fp
 8007b0a:	4622      	mov	r2, r4
 8007b0c:	4629      	mov	r1, r5
 8007b0e:	4630      	mov	r0, r6
 8007b10:	f7ff ff94 	bl	8007a3c <__sfputs_r>
 8007b14:	3001      	adds	r0, #1
 8007b16:	f000 80aa 	beq.w	8007c6e <_vfiprintf_r+0x20e>
 8007b1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b1c:	445a      	add	r2, fp
 8007b1e:	9209      	str	r2, [sp, #36]	; 0x24
 8007b20:	f89a 3000 	ldrb.w	r3, [sl]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 80a2 	beq.w	8007c6e <_vfiprintf_r+0x20e>
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b34:	f10a 0a01 	add.w	sl, sl, #1
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	9307      	str	r3, [sp, #28]
 8007b3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b40:	931a      	str	r3, [sp, #104]	; 0x68
 8007b42:	4654      	mov	r4, sl
 8007b44:	2205      	movs	r2, #5
 8007b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b4a:	4858      	ldr	r0, [pc, #352]	; (8007cac <_vfiprintf_r+0x24c>)
 8007b4c:	f7f8 fb58 	bl	8000200 <memchr>
 8007b50:	9a04      	ldr	r2, [sp, #16]
 8007b52:	b9d8      	cbnz	r0, 8007b8c <_vfiprintf_r+0x12c>
 8007b54:	06d1      	lsls	r1, r2, #27
 8007b56:	bf44      	itt	mi
 8007b58:	2320      	movmi	r3, #32
 8007b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b5e:	0713      	lsls	r3, r2, #28
 8007b60:	bf44      	itt	mi
 8007b62:	232b      	movmi	r3, #43	; 0x2b
 8007b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b68:	f89a 3000 	ldrb.w	r3, [sl]
 8007b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8007b6e:	d015      	beq.n	8007b9c <_vfiprintf_r+0x13c>
 8007b70:	9a07      	ldr	r2, [sp, #28]
 8007b72:	4654      	mov	r4, sl
 8007b74:	2000      	movs	r0, #0
 8007b76:	f04f 0c0a 	mov.w	ip, #10
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b80:	3b30      	subs	r3, #48	; 0x30
 8007b82:	2b09      	cmp	r3, #9
 8007b84:	d94e      	bls.n	8007c24 <_vfiprintf_r+0x1c4>
 8007b86:	b1b0      	cbz	r0, 8007bb6 <_vfiprintf_r+0x156>
 8007b88:	9207      	str	r2, [sp, #28]
 8007b8a:	e014      	b.n	8007bb6 <_vfiprintf_r+0x156>
 8007b8c:	eba0 0308 	sub.w	r3, r0, r8
 8007b90:	fa09 f303 	lsl.w	r3, r9, r3
 8007b94:	4313      	orrs	r3, r2
 8007b96:	9304      	str	r3, [sp, #16]
 8007b98:	46a2      	mov	sl, r4
 8007b9a:	e7d2      	b.n	8007b42 <_vfiprintf_r+0xe2>
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	1d19      	adds	r1, r3, #4
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	9103      	str	r1, [sp, #12]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	bfbb      	ittet	lt
 8007ba8:	425b      	neglt	r3, r3
 8007baa:	f042 0202 	orrlt.w	r2, r2, #2
 8007bae:	9307      	strge	r3, [sp, #28]
 8007bb0:	9307      	strlt	r3, [sp, #28]
 8007bb2:	bfb8      	it	lt
 8007bb4:	9204      	strlt	r2, [sp, #16]
 8007bb6:	7823      	ldrb	r3, [r4, #0]
 8007bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8007bba:	d10c      	bne.n	8007bd6 <_vfiprintf_r+0x176>
 8007bbc:	7863      	ldrb	r3, [r4, #1]
 8007bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8007bc0:	d135      	bne.n	8007c2e <_vfiprintf_r+0x1ce>
 8007bc2:	9b03      	ldr	r3, [sp, #12]
 8007bc4:	1d1a      	adds	r2, r3, #4
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	9203      	str	r2, [sp, #12]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	bfb8      	it	lt
 8007bce:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bd2:	3402      	adds	r4, #2
 8007bd4:	9305      	str	r3, [sp, #20]
 8007bd6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007cbc <_vfiprintf_r+0x25c>
 8007bda:	7821      	ldrb	r1, [r4, #0]
 8007bdc:	2203      	movs	r2, #3
 8007bde:	4650      	mov	r0, sl
 8007be0:	f7f8 fb0e 	bl	8000200 <memchr>
 8007be4:	b140      	cbz	r0, 8007bf8 <_vfiprintf_r+0x198>
 8007be6:	2340      	movs	r3, #64	; 0x40
 8007be8:	eba0 000a 	sub.w	r0, r0, sl
 8007bec:	fa03 f000 	lsl.w	r0, r3, r0
 8007bf0:	9b04      	ldr	r3, [sp, #16]
 8007bf2:	4303      	orrs	r3, r0
 8007bf4:	3401      	adds	r4, #1
 8007bf6:	9304      	str	r3, [sp, #16]
 8007bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bfc:	482c      	ldr	r0, [pc, #176]	; (8007cb0 <_vfiprintf_r+0x250>)
 8007bfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c02:	2206      	movs	r2, #6
 8007c04:	f7f8 fafc 	bl	8000200 <memchr>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d03f      	beq.n	8007c8c <_vfiprintf_r+0x22c>
 8007c0c:	4b29      	ldr	r3, [pc, #164]	; (8007cb4 <_vfiprintf_r+0x254>)
 8007c0e:	bb1b      	cbnz	r3, 8007c58 <_vfiprintf_r+0x1f8>
 8007c10:	9b03      	ldr	r3, [sp, #12]
 8007c12:	3307      	adds	r3, #7
 8007c14:	f023 0307 	bic.w	r3, r3, #7
 8007c18:	3308      	adds	r3, #8
 8007c1a:	9303      	str	r3, [sp, #12]
 8007c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c1e:	443b      	add	r3, r7
 8007c20:	9309      	str	r3, [sp, #36]	; 0x24
 8007c22:	e767      	b.n	8007af4 <_vfiprintf_r+0x94>
 8007c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c28:	460c      	mov	r4, r1
 8007c2a:	2001      	movs	r0, #1
 8007c2c:	e7a5      	b.n	8007b7a <_vfiprintf_r+0x11a>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	3401      	adds	r4, #1
 8007c32:	9305      	str	r3, [sp, #20]
 8007c34:	4619      	mov	r1, r3
 8007c36:	f04f 0c0a 	mov.w	ip, #10
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c40:	3a30      	subs	r2, #48	; 0x30
 8007c42:	2a09      	cmp	r2, #9
 8007c44:	d903      	bls.n	8007c4e <_vfiprintf_r+0x1ee>
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d0c5      	beq.n	8007bd6 <_vfiprintf_r+0x176>
 8007c4a:	9105      	str	r1, [sp, #20]
 8007c4c:	e7c3      	b.n	8007bd6 <_vfiprintf_r+0x176>
 8007c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c52:	4604      	mov	r4, r0
 8007c54:	2301      	movs	r3, #1
 8007c56:	e7f0      	b.n	8007c3a <_vfiprintf_r+0x1da>
 8007c58:	ab03      	add	r3, sp, #12
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	462a      	mov	r2, r5
 8007c5e:	4b16      	ldr	r3, [pc, #88]	; (8007cb8 <_vfiprintf_r+0x258>)
 8007c60:	a904      	add	r1, sp, #16
 8007c62:	4630      	mov	r0, r6
 8007c64:	f7fd fd68 	bl	8005738 <_printf_float>
 8007c68:	4607      	mov	r7, r0
 8007c6a:	1c78      	adds	r0, r7, #1
 8007c6c:	d1d6      	bne.n	8007c1c <_vfiprintf_r+0x1bc>
 8007c6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c70:	07d9      	lsls	r1, r3, #31
 8007c72:	d405      	bmi.n	8007c80 <_vfiprintf_r+0x220>
 8007c74:	89ab      	ldrh	r3, [r5, #12]
 8007c76:	059a      	lsls	r2, r3, #22
 8007c78:	d402      	bmi.n	8007c80 <_vfiprintf_r+0x220>
 8007c7a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c7c:	f7ff faba 	bl	80071f4 <__retarget_lock_release_recursive>
 8007c80:	89ab      	ldrh	r3, [r5, #12]
 8007c82:	065b      	lsls	r3, r3, #25
 8007c84:	f53f af12 	bmi.w	8007aac <_vfiprintf_r+0x4c>
 8007c88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c8a:	e711      	b.n	8007ab0 <_vfiprintf_r+0x50>
 8007c8c:	ab03      	add	r3, sp, #12
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	462a      	mov	r2, r5
 8007c92:	4b09      	ldr	r3, [pc, #36]	; (8007cb8 <_vfiprintf_r+0x258>)
 8007c94:	a904      	add	r1, sp, #16
 8007c96:	4630      	mov	r0, r6
 8007c98:	f7fd fff2 	bl	8005c80 <_printf_i>
 8007c9c:	e7e4      	b.n	8007c68 <_vfiprintf_r+0x208>
 8007c9e:	bf00      	nop
 8007ca0:	080081cc 	.word	0x080081cc
 8007ca4:	080081ec 	.word	0x080081ec
 8007ca8:	080081ac 	.word	0x080081ac
 8007cac:	0800836c 	.word	0x0800836c
 8007cb0:	08008376 	.word	0x08008376
 8007cb4:	08005739 	.word	0x08005739
 8007cb8:	08007a3d 	.word	0x08007a3d
 8007cbc:	08008372 	.word	0x08008372

08007cc0 <__sread>:
 8007cc0:	b510      	push	{r4, lr}
 8007cc2:	460c      	mov	r4, r1
 8007cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cc8:	f000 f8d6 	bl	8007e78 <_read_r>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	bfab      	itete	ge
 8007cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8007cd4:	181b      	addge	r3, r3, r0
 8007cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007cda:	bfac      	ite	ge
 8007cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8007cde:	81a3      	strhlt	r3, [r4, #12]
 8007ce0:	bd10      	pop	{r4, pc}

08007ce2 <__swrite>:
 8007ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce6:	461f      	mov	r7, r3
 8007ce8:	898b      	ldrh	r3, [r1, #12]
 8007cea:	05db      	lsls	r3, r3, #23
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	4616      	mov	r6, r2
 8007cf2:	d505      	bpl.n	8007d00 <__swrite+0x1e>
 8007cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f000 f898 	bl	8007e30 <_lseek_r>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	4632      	mov	r2, r6
 8007d0e:	463b      	mov	r3, r7
 8007d10:	4628      	mov	r0, r5
 8007d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d16:	f000 b817 	b.w	8007d48 <_write_r>

08007d1a <__sseek>:
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	460c      	mov	r4, r1
 8007d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d22:	f000 f885 	bl	8007e30 <_lseek_r>
 8007d26:	1c43      	adds	r3, r0, #1
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	bf15      	itete	ne
 8007d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d36:	81a3      	strheq	r3, [r4, #12]
 8007d38:	bf18      	it	ne
 8007d3a:	81a3      	strhne	r3, [r4, #12]
 8007d3c:	bd10      	pop	{r4, pc}

08007d3e <__sclose>:
 8007d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d42:	f000 b831 	b.w	8007da8 <_close_r>
	...

08007d48 <_write_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d07      	ldr	r5, [pc, #28]	; (8007d68 <_write_r+0x20>)
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	4608      	mov	r0, r1
 8007d50:	4611      	mov	r1, r2
 8007d52:	2200      	movs	r2, #0
 8007d54:	602a      	str	r2, [r5, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	f7f9 f902 	bl	8000f60 <_write>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_write_r+0x1e>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_write_r+0x1e>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	20000518 	.word	0x20000518

08007d6c <__assert_func>:
 8007d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d6e:	4614      	mov	r4, r2
 8007d70:	461a      	mov	r2, r3
 8007d72:	4b09      	ldr	r3, [pc, #36]	; (8007d98 <__assert_func+0x2c>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4605      	mov	r5, r0
 8007d78:	68d8      	ldr	r0, [r3, #12]
 8007d7a:	b14c      	cbz	r4, 8007d90 <__assert_func+0x24>
 8007d7c:	4b07      	ldr	r3, [pc, #28]	; (8007d9c <__assert_func+0x30>)
 8007d7e:	9100      	str	r1, [sp, #0]
 8007d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d84:	4906      	ldr	r1, [pc, #24]	; (8007da0 <__assert_func+0x34>)
 8007d86:	462b      	mov	r3, r5
 8007d88:	f000 f81e 	bl	8007dc8 <fiprintf>
 8007d8c:	f000 f893 	bl	8007eb6 <abort>
 8007d90:	4b04      	ldr	r3, [pc, #16]	; (8007da4 <__assert_func+0x38>)
 8007d92:	461c      	mov	r4, r3
 8007d94:	e7f3      	b.n	8007d7e <__assert_func+0x12>
 8007d96:	bf00      	nop
 8007d98:	20000044 	.word	0x20000044
 8007d9c:	0800837d 	.word	0x0800837d
 8007da0:	0800838a 	.word	0x0800838a
 8007da4:	080083b8 	.word	0x080083b8

08007da8 <_close_r>:
 8007da8:	b538      	push	{r3, r4, r5, lr}
 8007daa:	4d06      	ldr	r5, [pc, #24]	; (8007dc4 <_close_r+0x1c>)
 8007dac:	2300      	movs	r3, #0
 8007dae:	4604      	mov	r4, r0
 8007db0:	4608      	mov	r0, r1
 8007db2:	602b      	str	r3, [r5, #0]
 8007db4:	f7f9 ffe7 	bl	8001d86 <_close>
 8007db8:	1c43      	adds	r3, r0, #1
 8007dba:	d102      	bne.n	8007dc2 <_close_r+0x1a>
 8007dbc:	682b      	ldr	r3, [r5, #0]
 8007dbe:	b103      	cbz	r3, 8007dc2 <_close_r+0x1a>
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	bd38      	pop	{r3, r4, r5, pc}
 8007dc4:	20000518 	.word	0x20000518

08007dc8 <fiprintf>:
 8007dc8:	b40e      	push	{r1, r2, r3}
 8007dca:	b503      	push	{r0, r1, lr}
 8007dcc:	4601      	mov	r1, r0
 8007dce:	ab03      	add	r3, sp, #12
 8007dd0:	4805      	ldr	r0, [pc, #20]	; (8007de8 <fiprintf+0x20>)
 8007dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dd6:	6800      	ldr	r0, [r0, #0]
 8007dd8:	9301      	str	r3, [sp, #4]
 8007dda:	f7ff fe41 	bl	8007a60 <_vfiprintf_r>
 8007dde:	b002      	add	sp, #8
 8007de0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007de4:	b003      	add	sp, #12
 8007de6:	4770      	bx	lr
 8007de8:	20000044 	.word	0x20000044

08007dec <_fstat_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4d07      	ldr	r5, [pc, #28]	; (8007e0c <_fstat_r+0x20>)
 8007df0:	2300      	movs	r3, #0
 8007df2:	4604      	mov	r4, r0
 8007df4:	4608      	mov	r0, r1
 8007df6:	4611      	mov	r1, r2
 8007df8:	602b      	str	r3, [r5, #0]
 8007dfa:	f7f9 ffd0 	bl	8001d9e <_fstat>
 8007dfe:	1c43      	adds	r3, r0, #1
 8007e00:	d102      	bne.n	8007e08 <_fstat_r+0x1c>
 8007e02:	682b      	ldr	r3, [r5, #0]
 8007e04:	b103      	cbz	r3, 8007e08 <_fstat_r+0x1c>
 8007e06:	6023      	str	r3, [r4, #0]
 8007e08:	bd38      	pop	{r3, r4, r5, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000518 	.word	0x20000518

08007e10 <_isatty_r>:
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4d06      	ldr	r5, [pc, #24]	; (8007e2c <_isatty_r+0x1c>)
 8007e14:	2300      	movs	r3, #0
 8007e16:	4604      	mov	r4, r0
 8007e18:	4608      	mov	r0, r1
 8007e1a:	602b      	str	r3, [r5, #0]
 8007e1c:	f7f9 ffcf 	bl	8001dbe <_isatty>
 8007e20:	1c43      	adds	r3, r0, #1
 8007e22:	d102      	bne.n	8007e2a <_isatty_r+0x1a>
 8007e24:	682b      	ldr	r3, [r5, #0]
 8007e26:	b103      	cbz	r3, 8007e2a <_isatty_r+0x1a>
 8007e28:	6023      	str	r3, [r4, #0]
 8007e2a:	bd38      	pop	{r3, r4, r5, pc}
 8007e2c:	20000518 	.word	0x20000518

08007e30 <_lseek_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d07      	ldr	r5, [pc, #28]	; (8007e50 <_lseek_r+0x20>)
 8007e34:	4604      	mov	r4, r0
 8007e36:	4608      	mov	r0, r1
 8007e38:	4611      	mov	r1, r2
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	602a      	str	r2, [r5, #0]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f7f9 ffc8 	bl	8001dd4 <_lseek>
 8007e44:	1c43      	adds	r3, r0, #1
 8007e46:	d102      	bne.n	8007e4e <_lseek_r+0x1e>
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	b103      	cbz	r3, 8007e4e <_lseek_r+0x1e>
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	bd38      	pop	{r3, r4, r5, pc}
 8007e50:	20000518 	.word	0x20000518

08007e54 <__ascii_mbtowc>:
 8007e54:	b082      	sub	sp, #8
 8007e56:	b901      	cbnz	r1, 8007e5a <__ascii_mbtowc+0x6>
 8007e58:	a901      	add	r1, sp, #4
 8007e5a:	b142      	cbz	r2, 8007e6e <__ascii_mbtowc+0x1a>
 8007e5c:	b14b      	cbz	r3, 8007e72 <__ascii_mbtowc+0x1e>
 8007e5e:	7813      	ldrb	r3, [r2, #0]
 8007e60:	600b      	str	r3, [r1, #0]
 8007e62:	7812      	ldrb	r2, [r2, #0]
 8007e64:	1e10      	subs	r0, r2, #0
 8007e66:	bf18      	it	ne
 8007e68:	2001      	movne	r0, #1
 8007e6a:	b002      	add	sp, #8
 8007e6c:	4770      	bx	lr
 8007e6e:	4610      	mov	r0, r2
 8007e70:	e7fb      	b.n	8007e6a <__ascii_mbtowc+0x16>
 8007e72:	f06f 0001 	mvn.w	r0, #1
 8007e76:	e7f8      	b.n	8007e6a <__ascii_mbtowc+0x16>

08007e78 <_read_r>:
 8007e78:	b538      	push	{r3, r4, r5, lr}
 8007e7a:	4d07      	ldr	r5, [pc, #28]	; (8007e98 <_read_r+0x20>)
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	4608      	mov	r0, r1
 8007e80:	4611      	mov	r1, r2
 8007e82:	2200      	movs	r2, #0
 8007e84:	602a      	str	r2, [r5, #0]
 8007e86:	461a      	mov	r2, r3
 8007e88:	f7f9 ff60 	bl	8001d4c <_read>
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	d102      	bne.n	8007e96 <_read_r+0x1e>
 8007e90:	682b      	ldr	r3, [r5, #0]
 8007e92:	b103      	cbz	r3, 8007e96 <_read_r+0x1e>
 8007e94:	6023      	str	r3, [r4, #0]
 8007e96:	bd38      	pop	{r3, r4, r5, pc}
 8007e98:	20000518 	.word	0x20000518

08007e9c <__ascii_wctomb>:
 8007e9c:	b149      	cbz	r1, 8007eb2 <__ascii_wctomb+0x16>
 8007e9e:	2aff      	cmp	r2, #255	; 0xff
 8007ea0:	bf85      	ittet	hi
 8007ea2:	238a      	movhi	r3, #138	; 0x8a
 8007ea4:	6003      	strhi	r3, [r0, #0]
 8007ea6:	700a      	strbls	r2, [r1, #0]
 8007ea8:	f04f 30ff 	movhi.w	r0, #4294967295
 8007eac:	bf98      	it	ls
 8007eae:	2001      	movls	r0, #1
 8007eb0:	4770      	bx	lr
 8007eb2:	4608      	mov	r0, r1
 8007eb4:	4770      	bx	lr

08007eb6 <abort>:
 8007eb6:	b508      	push	{r3, lr}
 8007eb8:	2006      	movs	r0, #6
 8007eba:	f000 f82b 	bl	8007f14 <raise>
 8007ebe:	2001      	movs	r0, #1
 8007ec0:	f7f9 ff3a 	bl	8001d38 <_exit>

08007ec4 <_raise_r>:
 8007ec4:	291f      	cmp	r1, #31
 8007ec6:	b538      	push	{r3, r4, r5, lr}
 8007ec8:	4604      	mov	r4, r0
 8007eca:	460d      	mov	r5, r1
 8007ecc:	d904      	bls.n	8007ed8 <_raise_r+0x14>
 8007ece:	2316      	movs	r3, #22
 8007ed0:	6003      	str	r3, [r0, #0]
 8007ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed6:	bd38      	pop	{r3, r4, r5, pc}
 8007ed8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007eda:	b112      	cbz	r2, 8007ee2 <_raise_r+0x1e>
 8007edc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ee0:	b94b      	cbnz	r3, 8007ef6 <_raise_r+0x32>
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f000 f830 	bl	8007f48 <_getpid_r>
 8007ee8:	462a      	mov	r2, r5
 8007eea:	4601      	mov	r1, r0
 8007eec:	4620      	mov	r0, r4
 8007eee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ef2:	f000 b817 	b.w	8007f24 <_kill_r>
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d00a      	beq.n	8007f10 <_raise_r+0x4c>
 8007efa:	1c59      	adds	r1, r3, #1
 8007efc:	d103      	bne.n	8007f06 <_raise_r+0x42>
 8007efe:	2316      	movs	r3, #22
 8007f00:	6003      	str	r3, [r0, #0]
 8007f02:	2001      	movs	r0, #1
 8007f04:	e7e7      	b.n	8007ed6 <_raise_r+0x12>
 8007f06:	2400      	movs	r4, #0
 8007f08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	4798      	blx	r3
 8007f10:	2000      	movs	r0, #0
 8007f12:	e7e0      	b.n	8007ed6 <_raise_r+0x12>

08007f14 <raise>:
 8007f14:	4b02      	ldr	r3, [pc, #8]	; (8007f20 <raise+0xc>)
 8007f16:	4601      	mov	r1, r0
 8007f18:	6818      	ldr	r0, [r3, #0]
 8007f1a:	f7ff bfd3 	b.w	8007ec4 <_raise_r>
 8007f1e:	bf00      	nop
 8007f20:	20000044 	.word	0x20000044

08007f24 <_kill_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	4d07      	ldr	r5, [pc, #28]	; (8007f44 <_kill_r+0x20>)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	4608      	mov	r0, r1
 8007f2e:	4611      	mov	r1, r2
 8007f30:	602b      	str	r3, [r5, #0]
 8007f32:	f7f9 fef1 	bl	8001d18 <_kill>
 8007f36:	1c43      	adds	r3, r0, #1
 8007f38:	d102      	bne.n	8007f40 <_kill_r+0x1c>
 8007f3a:	682b      	ldr	r3, [r5, #0]
 8007f3c:	b103      	cbz	r3, 8007f40 <_kill_r+0x1c>
 8007f3e:	6023      	str	r3, [r4, #0]
 8007f40:	bd38      	pop	{r3, r4, r5, pc}
 8007f42:	bf00      	nop
 8007f44:	20000518 	.word	0x20000518

08007f48 <_getpid_r>:
 8007f48:	f7f9 bede 	b.w	8001d08 <_getpid>

08007f4c <_init>:
 8007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4e:	bf00      	nop
 8007f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f52:	bc08      	pop	{r3}
 8007f54:	469e      	mov	lr, r3
 8007f56:	4770      	bx	lr

08007f58 <_fini>:
 8007f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5a:	bf00      	nop
 8007f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f5e:	bc08      	pop	{r3}
 8007f60:	469e      	mov	lr, r3
 8007f62:	4770      	bx	lr
