#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Mar 31 11:34:30 2018
# Process ID: 1364
# Current directory: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 273.660 ; gain = 66.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'slowclock' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/slowclock.v:23]
INFO: [Synth 8-256] done synthesizing module 'slowclock' (1#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/slowclock.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'manual_counter' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/manual_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'single_pulse' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'dff' (3#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'single_pulse' (4#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-256] done synthesizing module 'manual_counter' (5#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/manual_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_mic_new' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/delay_mic_new.v:23]
	Parameter intervals bound to: 21'b000000111010100110100 
INFO: [Synth 8-256] done synthesizing module 'delay_mic_new' (6#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/delay_mic_new.v:23]
INFO: [Synth 8-638] synthesizing module 'pitch_shift_realtime_v3' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/pitch_shift_realtime_v3.v:23]
	Parameter intervals bound to: 21'b000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'pitch_delay_clk_v2' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:50]
INFO: [Synth 8-256] done synthesizing module 'pitch_delay_clk_v2' (7#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:23]
INFO: [Synth 8-256] done synthesizing module 'pitch_shift_realtime_v3' (8#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/pitch_shift_realtime_v3.v:23]
INFO: [Synth 8-638] synthesizing module 'instruments' [D:/Desktop/audio_effects/audio_effects/audio_effects.srcs/sources_1/new/instruments.v:23]
WARNING: [Synth 8-567] referenced signal 'note' should be on the sensitivity list [D:/Desktop/audio_effects/audio_effects/audio_effects.srcs/sources_1/new/instruments.v:63]
INFO: [Synth 8-256] done synthesizing module 'instruments' (9#1) [D:/Desktop/audio_effects/audio_effects/audio_effects.srcs/sources_1/new/instruments.v:23]
INFO: [Synth 8-638] synthesizing module 'record_and_play' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/record_and_play.v:23]
	Parameter intervals bound to: 14'b01110111000000 
INFO: [Synth 8-256] done synthesizing module 'record_and_play' (10#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/record_and_play.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-226] default block is never used [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/seven_segment.v:42]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (11#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (12#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net play_out_u in module/entity AUDIO_FX_TOP does not have driver. [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:94]
WARNING: [Synth 8-3848] Net play_out_d in module/entity AUDIO_FX_TOP does not have driver. [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:94]
WARNING: [Synth 8-3848] Net play_out_l in module/entity AUDIO_FX_TOP does not have driver. [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:94]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (13#1) [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 346.949 ; gain = 140.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[11] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[10] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[9] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[8] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[7] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[6] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[5] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[4] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[3] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[2] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[1] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin playback_left:MIC_in[0] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:107]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:151]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 346.949 ; gain = 140.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 612.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'clk_write_reg' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'clk_read_reg' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'x_write_reg' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'x_read_reg' [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/testpitch_delay_clk.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'tone_reg' [D:/Desktop/audio_effects/audio_effects/audio_effects.srcs/sources_1/new/instruments.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'button_right/writeclk' (slowclock) to 'button_right/readclk'

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |pitch_shift_realtime_v3 |           4|     13300|
|2     |AUDIO_FX_TOP__GC0       |           1|     28000|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   6 Input      4 Bit       Adders := 11    
	   5 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                 2x32  Multipliers := 4     
	                 3x32  Multipliers := 4     
+---RAMs : 
	             351K Bit         RAMs := 1     
	              89K Bit         RAMs := 1     
	               24 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 33    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 19    
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module slowclock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pitch_delay_clk_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 2x32  Multipliers := 1     
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module pitch_shift_realtime_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module slowclock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module manual_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module slowclock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delay_mic_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---RAMs : 
	             351K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module manual_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module slowclock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module instruments 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      4 Bit       Adders := 11    
	   5 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
Module slowclock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module record_and_play 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---RAMs : 
	              89K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module slowclock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  15 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "C4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "E4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "F4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "G4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "A4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "B4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50M/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkcounter/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "writeclk/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "E4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "F4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "G4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "A4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "B4/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "writeclk/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50M/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkcounter/SLOWCLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP time_delay, operation Mode is: (A:0xca00)*B.
DSP Report: operator time_delay is absorbed into DSP time_delay.
DSP Report: operator time_delay is absorbed into DSP time_delay.
DSP Report: Generating DSP time_delay, operation Mode is: (PCIN>>17)+(A:0x1dcd)*B.
DSP Report: operator time_delay is absorbed into DSP time_delay.
DSP Report: operator time_delay is absorbed into DSP time_delay.
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port btnC
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 612.441 ; gain = 405.672
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 612.441 ; gain = 405.672

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |pitch_shift_realtime_v3 |           4|     32564|
|2     |AUDIO_FX_TOP__GC0       |           1|     14951|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|record_and_play | memory_reg | 8 K x 12               | W |   | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+-----------+----------------------+-----------------+
|Module Name             | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------------------+------------+-----------+----------------------+-----------------+
|pitch_shift_realtime_v3 | memory_reg | Implied   | 2 x 12               | RAM32M x 2      | 
|delay_mic_new           | memory_reg | Implied   | 32 K x 12            | RAM64M x 1876   | 
+------------------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AUDIO_FX_TOP | (A:0xca00)*B            | 5      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AUDIO_FX_TOP | (PCIN>>17)+(A:0x1dcd)*B | 14     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (x_write_reg[2]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (x_write_reg[1]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (x_write_reg[0]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (x_read_reg[2]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (x_read_reg[1]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (x_read_reg[0]) is unused and will be removed from module pitch_delay_clk_v2.
WARNING: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[14]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[13]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[12]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[11]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[20]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[19]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[18]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[17]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[16]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[15]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[14]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[13]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[12]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[11]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[10]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[9]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[8]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[7]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[6]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[5]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[4]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[3]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[2]) is unused and will be removed from module pitch_shift_realtime_v3.
WARNING: [Synth 8-3332] Sequential element (j_reg[1]) is unused and will be removed from module pitch_shift_realtime_v3.
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[12]' (FDE) to 'i_0/button_right/j_reg_rep[12]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[2]' (FDE) to 'i_0/button_right/j_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[11]' (FDE) to 'i_0/button_right/j_reg_rep[11]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[10]' (FDE) to 'i_0/button_right/j_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[0]' (FDE) to 'i_0/button_right/j_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[8]' (FDE) to 'i_0/button_right/j_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[7]' (FDE) to 'i_0/button_right/j_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[1]' (FDE) to 'i_0/button_right/j_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[5]' (FDE) to 'i_0/button_right/j_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[4]' (FDE) to 'i_0/button_right/j_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[3]' (FDE) to 'i_0/button_right/j_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[6]' (FDE) to 'i_0/button_right/j_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_0/button_right/j_reg[9]' (FDE) to 'i_0/button_right/j_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[0]' (FD) to 'i_0/delay1/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[1]' (FD) to 'i_0/delay1/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[2]' (FD) to 'i_0/delay1/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[3]' (FD) to 'i_0/delay1/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[4]' (FD) to 'i_0/delay1/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[5]' (FD) to 'i_0/delay1/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[6]' (FD) to 'i_0/delay1/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[7]' (FD) to 'i_0/delay1/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[8]' (FD) to 'i_0/delay1/j_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[9]' (FD) to 'i_0/delay1/j_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[10]' (FD) to 'i_0/delay1/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[11]' (FD) to 'i_0/delay1/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[12]' (FD) to 'i_0/delay1/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[13]' (FD) to 'i_0/delay1/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg_rep[14]' (FD) to 'i_0/delay1/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg[15]' (FDR) to 'i_0/delay1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg[16]' (FDR) to 'i_0/delay1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg[17]' (FDR) to 'i_0/delay1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg[18]' (FDR) to 'i_0/delay1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/delay1/j_reg[19]' (FDR) to 'i_0/delay1/j_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/delay1/\j_reg[20] )
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (j_reg[20]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[19]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[18]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[17]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[16]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[15]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[0]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[1]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[2]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[3]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[4]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[5]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[6]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[7]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[8]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[9]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[10]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[11]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[12]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[13]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg_rep[14]) is unused and will be removed from module delay_mic_new.
WARNING: [Synth 8-3332] Sequential element (j_reg[12]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[2]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[11]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[10]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[0]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[8]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[7]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[1]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[5]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[4]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[3]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[6]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (j_reg[9]) is unused and will be removed from module record_and_play.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[4]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[5]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[6]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[7]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[8]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[9]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[10]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[11]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[12]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[13]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[14]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[15]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[16]) is unused and will be removed from module DA2RefComp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
