//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Thu Apr 24 18:28:35 2025

//Source file index table:
//file0 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/ADC_module.v"
//file1 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/Neo_PSRAM.v"
//file2 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/Neo_TOP.v"
//file3 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/Post_Process.v"
//file4 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/Sync_Debouncer.v"
//file5 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/UART.v"
//file6 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/fifo_adc.v"
//file7 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/gowin_rpll/gowin_rpll.v"
//file8 "\C:/Tupao/GowinFPGA/GowinProjects/1.Data_acquisition_expansion_multiSPRAM/src/gowin_sdpb/gowin_sdpb.v"
`timescale 100 ps/100 ps
module gowin_rpll (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll */
module memory_driver (
  qpi_on_Z,
  n139_8,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  quad_start_mcu,
  spi_start,
  clk_PSRAM,
  address,
  data_in_1,
  mem_sio_1_in,
  read_write,
  step,
  next_write_Z,
  prev_ended,
  ended,
  fifo_rd_Z,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n502_19,
  n354_14,
  n514_7,
  mem_ce_d,
  mem_sio_0_11,
  n29_8,
  n41_6,
  address_reg,
  data_out_1_0,
  data_out_1_1,
  data_out_1_2,
  data_out_1_3,
  data_out_1_4,
  data_out_1_5,
  data_out_1_6,
  data_out_1_7,
  data_out_1_8,
  data_out_1_9,
  data_out_1_10,
  data_out_1_12,
  data_out_1_13,
  data_out_1_14,
  data_out_1_15
)
;
input qpi_on_Z;
input n139_8;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input quad_start_mcu;
input spi_start;
input clk_PSRAM;
input [22:1] address;
input [15:0] data_in_1;
input [3:0] mem_sio_1_in;
input [1:0] read_write;
input [2:0] step;
output next_write_Z;
output prev_ended;
output ended;
output fifo_rd_Z;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n502_19;
output n354_14;
output n514_7;
output mem_ce_d;
output mem_sio_0_11;
output n29_8;
output n41_6;
output [22:1] address_reg;
output data_out_1_0;
output data_out_1_1;
output data_out_1_2;
output data_out_1_3;
output data_out_1_4;
output data_out_1_5;
output data_out_1_6;
output data_out_1_7;
output data_out_1_8;
output data_out_1_9;
output data_out_1_10;
output data_out_1_12;
output data_out_1_13;
output data_out_1_14;
output data_out_1_15;
wire n412_4;
wire n414_4;
wire n415_4;
wire n416_4;
wire n417_4;
wire n775_3;
wire n391_3;
wire n514_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n502_17;
wire n542_14;
wire n582_14;
wire n238_13;
wire n240_12;
wire n242_12;
wire n244_12;
wire n246_12;
wire n248_12;
wire n250_12;
wire n411_9;
wire n356_16;
wire n213_5;
wire n213_6;
wire n412_5;
wire n413_5;
wire n415_5;
wire n775_4;
wire n391_4;
wire n391_5;
wire n391_6;
wire n497_4;
wire n514_4;
wire n514_5;
wire n514_6;
wire mem_sio_0_6;
wire n418_5;
wire reading_9;
wire reading_10;
wire writing_9;
wire n502_20;
wire n502_21;
wire n502_22;
wire n502_23;
wire n542_15;
wire n542_16;
wire n542_17;
wire n582_16;
wire n582_17;
wire n238_14;
wire n244_13;
wire n411_10;
wire n391_7;
wire n391_9;
wire n391_10;
wire n391_11;
wire burst_counter_6_14;
wire n502_24;
wire n502_26;
wire n502_27;
wire n542_19;
wire n542_20;
wire n582_18;
wire n582_19;
wire n582_20;
wire n582_21;
wire n582_22;
wire fifo_rd_7;
wire n391_12;
wire n391_13;
wire n391_14;
wire n391_15;
wire mem_sio_0_9;
wire burst_counter_6_16;
wire n542_22;
wire n391_16;
wire n391_17;
wire n542_23;
wire n391_18;
wire n238_17;
wire burst_counter_6_18;
wire n391_20;
wire n582_24;
wire burst_counter_6_20;
wire fifo_rd_9;
wire n418_7;
wire fifo_rd_11;
wire n411_12;
wire n502_30;
wire n213_8;
wire n542_25;
wire n514_10;
wire n502_32;
wire n502_34;
wire n502_36;
wire burst_counter_6_22;
wire n414_7;
wire mem_sio_0_13;
wire n354_16;
wire n542_27;
wire n416_7;
wire n413_7;
wire n497_6;
wire burst_counter_6_24;
wire n394_6;
wire n475_3;
wire n476_3;
wire n477_3;
wire n515_3;
wire reading;
wire writing;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [11:11] data_out_1_11;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(counter[4]),
    .I1(n412_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n412_s1.INIT=16'h7800;
  LUT3 n414_s1 (
    .F(n414_4),
    .I0(n411_9),
    .I1(counter[3]),
    .I2(n414_7) 
);
defparam n414_s1.INIT=8'h14;
  LUT4 n415_s1 (
    .F(n415_4),
    .I0(mem_ce_d),
    .I1(n415_5),
    .I2(counter[2]),
    .I3(n413_5) 
);
defparam n415_s1.INIT=16'hB400;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n416_7),
    .I3(counter[1]) 
);
defparam n416_s1.INIT=16'h0B04;
  LUT3 n417_s1 (
    .F(n417_4),
    .I0(counter[0]),
    .I1(mem_ce_d),
    .I2(n413_5) 
);
defparam n417_s1.INIT=8'h90;
  LUT4 n775_s0 (
    .F(n775_3),
    .I0(counter[5]),
    .I1(n394_6),
    .I2(n775_4),
    .I3(reading) 
);
defparam n775_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(n391_5),
    .I2(n391_6),
    .I3(n514_3) 
);
defparam n391_s0.INIT=16'h77F0;
  LUT4 n514_s0 (
    .F(n514_3),
    .I0(n514_4),
    .I1(n514_5),
    .I2(n514_6),
    .I3(n394_6) 
);
defparam n514_s0.INIT=16'h00F4;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(mem_sio_0_6),
    .I3(n139_8) 
);
defparam mem_sio_0_s2.INIT=16'h00FE;
  LUT4 reading_s4 (
    .F(reading_8),
    .I0(reading_9),
    .I1(reading_10),
    .I2(n502_32),
    .I3(n394_6) 
);
defparam reading_s4.INIT=16'h00F8;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(writing_9),
    .I1(reading_10),
    .I2(n354_16),
    .I3(n394_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_20),
    .I1(burst_counter_6_24),
    .I2(n418_7),
    .I3(burst_counter_6_18) 
);
defparam burst_counter_6_s4.INIT=16'h000E;
  LUT4 n502_s12 (
    .F(n502_17),
    .I0(n502_20),
    .I1(n502_21),
    .I2(n502_22),
    .I3(n502_23) 
);
defparam n502_s12.INIT=16'h7FFF;
  LUT4 n542_s10 (
    .F(n542_14),
    .I0(n542_15),
    .I1(n415_5),
    .I2(n542_16),
    .I3(n542_17) 
);
defparam n542_s10.INIT=16'h4FFF;
  LUT4 n582_s10 (
    .F(n582_14),
    .I0(n582_24),
    .I1(reading),
    .I2(n582_16),
    .I3(n582_17) 
);
defparam n582_s10.INIT=16'h8FFF;
  LUT4 n238_s9 (
    .F(n238_13),
    .I0(n238_14),
    .I1(n238_17),
    .I2(burst_counter[6]),
    .I3(burst_counter_6_24) 
);
defparam n238_s9.INIT=16'h7800;
  LUT4 n240_s8 (
    .F(n240_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(burst_counter[5]),
    .I3(burst_counter_6_24) 
);
defparam n240_s8.INIT=16'h7800;
  LUT3 n242_s8 (
    .F(n242_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(burst_counter_6_24) 
);
defparam n242_s8.INIT=8'h60;
  LUT3 n244_s8 (
    .F(n244_12),
    .I0(burst_counter[3]),
    .I1(n244_13),
    .I2(burst_counter_6_24) 
);
defparam n244_s8.INIT=8'h60;
  LUT4 n246_s8 (
    .F(n246_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter_6_24) 
);
defparam n246_s8.INIT=16'h7800;
  LUT3 n248_s8 (
    .F(n248_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_24) 
);
defparam n248_s8.INIT=8'h60;
  LUT2 n250_s8 (
    .F(n250_12),
    .I0(burst_counter[0]),
    .I1(burst_counter_6_24) 
);
defparam n250_s8.INIT=4'h4;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_8),
    .I1(n477_3),
    .I2(n515_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_8),
    .I1(n476_3),
    .I2(n515_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_8),
    .I1(n475_3),
    .I2(n515_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT3 n411_s4 (
    .F(n411_9),
    .I0(n411_10),
    .I1(qpi_on_Z),
    .I2(n514_5) 
);
defparam n411_s4.INIT=8'h0B;
  LUT4 n356_s10 (
    .F(n356_16),
    .I0(n418_5),
    .I1(burst_counter_6_18),
    .I2(burst_mode),
    .I3(n354_16) 
);
defparam n356_s10.INIT=16'hF888;
  LUT3 n213_s2 (
    .F(n213_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n213_s2.INIT=8'h10;
  LUT3 n213_s3 (
    .F(n213_6),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n213_s3.INIT=8'h01;
  LUT2 n412_s2 (
    .F(n412_5),
    .I0(counter[3]),
    .I1(n414_7) 
);
defparam n412_s2.INIT=4'h8;
  LUT3 n413_s2 (
    .F(n413_5),
    .I0(n418_7),
    .I1(burst_counter_6_24),
    .I2(n411_9) 
);
defparam n413_s2.INIT=8'h0B;
  LUT2 n415_s2 (
    .F(n415_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n415_s2.INIT=4'h8;
  LUT4 n775_s1 (
    .F(n775_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n415_5) 
);
defparam n775_s1.INIT=16'hBFFD;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(n582_24),
    .I1(reading),
    .I2(n354_16),
    .I3(n391_7) 
);
defparam n391_s1.INIT=16'h0007;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(n391_20),
    .I1(address_reg[8]),
    .I2(n391_9),
    .I3(n391_10) 
);
defparam n391_s2.INIT=16'h7000;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(n391_11),
    .I1(mem_sio_reg[0]),
    .I2(n497_4) 
);
defparam n391_s3.INIT=8'hAC;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(qpi_on_Z),
    .I1(mem_ce_d),
    .I2(n514_5) 
);
defparam n497_s1.INIT=8'h10;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_7),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n514_s1.INIT=16'h000D;
  LUT3 n514_s2 (
    .F(n514_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n514_s2.INIT=8'h01;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n514_10),
    .I1(n582_24),
    .I2(reading),
    .I3(writing) 
);
defparam n514_s3.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(n213_6),
    .I1(counter[3]),
    .I2(mem_sio_0_11),
    .I3(mem_sio_0_13) 
);
defparam mem_sio_0_s3.INIT=16'h00F4;
  LUT3 n418_s2 (
    .F(n418_5),
    .I0(reading),
    .I1(n514_5),
    .I2(writing) 
);
defparam n418_s2.INIT=8'h10;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(counter[3]),
    .I2(counter[4]),
    .I3(reading) 
);
defparam reading_s5.INIT=16'h1000;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]) 
);
defparam reading_s6.INIT=8'h10;
  LUT3 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing),
    .I2(n213_5) 
);
defparam writing_s5.INIT=8'h40;
  LUT2 n502_s14 (
    .F(n502_19),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n502_s14.INIT=4'h4;
  LUT4 n502_s15 (
    .F(n502_20),
    .I0(n502_24),
    .I1(address_reg[7]),
    .I2(address_reg[3]),
    .I3(n502_36) 
);
defparam n502_s15.INIT=16'h0777;
  LUT4 n502_s16 (
    .F(n502_21),
    .I0(n213_8),
    .I1(data_write[15]),
    .I2(n582_24),
    .I3(n502_32) 
);
defparam n502_s16.INIT=16'h0007;
  LUT4 n502_s17 (
    .F(n502_22),
    .I0(data_write[11]),
    .I1(burst_counter_6_20),
    .I2(address_reg[11]),
    .I3(n391_20) 
);
defparam n502_s17.INIT=16'h0777;
  LUT4 n502_s18 (
    .F(n502_23),
    .I0(burst_counter_6_22),
    .I1(data_write[3]),
    .I2(n502_26),
    .I3(n502_27) 
);
defparam n502_s18.INIT=16'h0700;
  LUT4 n542_s11 (
    .F(n542_15),
    .I0(n514_10),
    .I1(data_write[2]),
    .I2(address_reg[2]),
    .I3(n542_27) 
);
defparam n542_s11.INIT=16'h0777;
  LUT4 n542_s12 (
    .F(n542_16),
    .I0(fifo_rd_11),
    .I1(data_write[6]),
    .I2(n542_19),
    .I3(n542_20) 
);
defparam n542_s12.INIT=16'h7000;
  LUT4 n542_s13 (
    .F(n542_17),
    .I0(burst_counter_6_20),
    .I1(data_write[10]),
    .I2(address_reg[14]),
    .I3(n542_25) 
);
defparam n542_s13.INIT=16'h0777;
  LUT4 n582_s12 (
    .F(n582_16),
    .I0(n582_18),
    .I1(n514_5),
    .I2(data_write[13]),
    .I3(n213_8) 
);
defparam n582_s12.INIT=16'h0BBB;
  LUT4 n582_s13 (
    .F(n582_17),
    .I0(n582_19),
    .I1(n582_20),
    .I2(n582_21),
    .I3(n582_22) 
);
defparam n582_s13.INIT=16'h8000;
  LUT2 n354_s10 (
    .F(n354_14),
    .I0(read_write[1]),
    .I1(read_write[0]) 
);
defparam n354_s10.INIT=4'h4;
  LUT2 n238_s10 (
    .F(n238_14),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]) 
);
defparam n238_s10.INIT=4'h8;
  LUT3 n244_s9 (
    .F(n244_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n244_s9.INIT=8'h80;
  LUT4 n411_s5 (
    .F(n411_10),
    .I0(reading_9),
    .I1(writing_9),
    .I2(mem_ce_d),
    .I3(reading_10) 
);
defparam n411_s5.INIT=16'h0E00;
  LUT2 n391_s4 (
    .F(n391_7),
    .I0(data_write[12]),
    .I1(n213_8) 
);
defparam n391_s4.INIT=4'h8;
  LUT4 n391_s6 (
    .F(n391_9),
    .I0(data_write[8]),
    .I1(burst_counter_6_20),
    .I2(data_write[0]),
    .I3(burst_counter_6_22) 
);
defparam n391_s6.INIT=16'h0777;
  LUT3 n391_s7 (
    .F(n391_10),
    .I0(n502_24),
    .I1(address_reg[4]),
    .I2(n391_12) 
);
defparam n391_s7.INIT=8'h70;
  LUT4 n391_s8 (
    .F(n391_11),
    .I0(n391_13),
    .I1(n391_14),
    .I2(n391_15),
    .I3(step[2]) 
);
defparam n391_s8.INIT=16'h00F4;
  LUT2 n514_s4 (
    .F(n514_7),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n514_s4.INIT=4'h6;
  LUT4 burst_counter_6_s10 (
    .F(burst_counter_6_14),
    .I0(burst_counter[3]),
    .I1(burst_counter[6]),
    .I2(n238_14),
    .I3(burst_counter_6_16) 
);
defparam burst_counter_6_s10.INIT=16'h4000;
  LUT3 n502_s19 (
    .F(n502_24),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n542_27) 
);
defparam n502_s19.INIT=8'h40;
  LUT2 n502_s21 (
    .F(n502_26),
    .I0(address_reg[19]),
    .I1(n502_34) 
);
defparam n502_s21.INIT=4'h8;
  LUT4 n502_s22 (
    .F(n502_27),
    .I0(fifo_rd_11),
    .I1(data_write[7]),
    .I2(address_reg[15]),
    .I3(n542_25) 
);
defparam n502_s22.INIT=16'h0777;
  LUT4 n542_s15 (
    .F(n542_19),
    .I0(n391_20),
    .I1(address_reg[10]),
    .I2(address_reg[6]),
    .I3(n502_24) 
);
defparam n542_s15.INIT=16'h0777;
  LUT4 n542_s16 (
    .F(n542_20),
    .I0(n213_8),
    .I1(data_write[14]),
    .I2(n502_32),
    .I3(n542_22) 
);
defparam n542_s16.INIT=16'h0700;
  LUT3 n582_s14 (
    .F(n582_18),
    .I0(fifo_rd_7),
    .I1(address_reg[21]),
    .I2(n213_6) 
);
defparam n582_s14.INIT=8'h07;
  LUT4 n582_s15 (
    .F(n582_19),
    .I0(burst_counter_6_20),
    .I1(data_write[9]),
    .I2(address_reg[13]),
    .I3(n542_25) 
);
defparam n582_s15.INIT=16'h0777;
  LUT4 n582_s16 (
    .F(n582_20),
    .I0(data_write[5]),
    .I1(fifo_rd_11),
    .I2(address_reg[5]),
    .I3(n502_24) 
);
defparam n582_s16.INIT=16'h0777;
  LUT4 n582_s17 (
    .F(n582_21),
    .I0(burst_counter_6_22),
    .I1(data_write[1]),
    .I2(address_reg[9]),
    .I3(n391_20) 
);
defparam n582_s17.INIT=16'h0777;
  LUT4 n582_s18 (
    .F(n582_22),
    .I0(address_reg[17]),
    .I1(n502_34),
    .I2(address_reg[1]),
    .I3(n502_36) 
);
defparam n582_s18.INIT=16'h0777;
  LUT3 fifo_rd_s5 (
    .F(fifo_rd_7),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam fifo_rd_s5.INIT=8'h10;
  LUT3 n391_s9 (
    .F(n391_12),
    .I0(n391_16),
    .I1(n514_5),
    .I2(n391_17) 
);
defparam n391_s9.INIT=8'h0B;
  LUT3 n391_s10 (
    .F(n391_13),
    .I0(counter[0]),
    .I1(counter[2]),
    .I2(step[1]) 
);
defparam n391_s10.INIT=8'h60;
  LUT3 n391_s11 (
    .F(n391_14),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(step[0]) 
);
defparam n391_s11.INIT=8'h60;
  LUT4 n391_s12 (
    .F(n391_15),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n391_s12.INIT=16'hC100;
  LUT4 mem_sio_0_s6 (
    .F(mem_sio_0_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam mem_sio_0_s6.INIT=16'hE000;
  LUT3 burst_counter_6_s12 (
    .F(burst_counter_6_16),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam burst_counter_6_s12.INIT=8'h10;
  LUT3 n542_s18 (
    .F(n542_22),
    .I0(n502_34),
    .I1(address_reg[18]),
    .I2(n542_23) 
);
defparam n542_s18.INIT=8'h07;
  LUT4 n391_s13 (
    .F(n391_16),
    .I0(address_reg[16]),
    .I1(n415_5),
    .I2(n391_18),
    .I3(counter[2]) 
);
defparam n391_s13.INIT=16'h0F77;
  LUT4 n391_s14 (
    .F(n391_17),
    .I0(address_reg[20]),
    .I1(data_write[4]),
    .I2(n213_5),
    .I3(fifo_rd_7) 
);
defparam n391_s14.INIT=16'hCA00;
  LUT3 n542_s19 (
    .F(n542_23),
    .I0(address_reg[22]),
    .I1(n514_5),
    .I2(fifo_rd_7) 
);
defparam n542_s19.INIT=8'h80;
  LUT3 n391_s15 (
    .F(n391_18),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(address_reg[12]) 
);
defparam n391_s15.INIT=8'h10;
  LUT4 n238_s12 (
    .F(n238_17),
    .I0(burst_counter[3]),
    .I1(burst_counter[0]),
    .I2(burst_counter[1]),
    .I3(burst_counter[2]) 
);
defparam n238_s12.INIT=16'h8000;
  LUT4 burst_counter_6_s13 (
    .F(burst_counter_6_18),
    .I0(burst_counter_6_14),
    .I1(burst_counter_6_20),
    .I2(stop_acquisition),
    .I3(fifo_empty) 
);
defparam burst_counter_6_s13.INIT=16'h0004;
  LUT3 n391_s16 (
    .F(n391_20),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n542_27) 
);
defparam n391_s16.INIT=8'h40;
  LUT4 n582_s19 (
    .F(n582_24),
    .I0(counter[2]),
    .I1(n514_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n582_s19.INIT=16'h0400;
  LUT3 burst_counter_6_s14 (
    .F(burst_counter_6_20),
    .I0(n514_10),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam burst_counter_6_s14.INIT=8'h20;
  LUT4 fifo_rd_s6 (
    .F(fifo_rd_9),
    .I0(reading),
    .I1(n514_5),
    .I2(writing),
    .I3(fifo_rd_11) 
);
defparam fifo_rd_s6.INIT=16'hEFFF;
  LUT4 n418_s3 (
    .F(n418_7),
    .I0(n394_6),
    .I1(reading),
    .I2(n514_5),
    .I3(writing) 
);
defparam n418_s3.INIT=16'hFEFF;
  LUT4 fifo_rd_s7 (
    .F(fifo_rd_11),
    .I0(n213_5),
    .I1(counter[2]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam fifo_rd_s7.INIT=16'h0200;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n411_9),
    .I1(quad_start_mcu),
    .I2(spi_start) 
);
defparam n411_s6.INIT=8'hFE;
  LUT3 mem_ce_d_s1 (
    .F(mem_ce_d),
    .I0(ended),
    .I1(quad_start_mcu),
    .I2(spi_start) 
);
defparam mem_ce_d_s1.INIT=8'h02;
  LUT4 n502_s24 (
    .F(n502_30),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_5) 
);
defparam n502_s24.INIT=16'h0100;
  LUT4 n213_s4 (
    .F(n213_8),
    .I0(n213_5),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n213_s4.INIT=16'h0002;
  LUT4 n542_s20 (
    .F(n542_25),
    .I0(n514_5),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n542_s20.INIT=16'h0200;
  LUT4 n514_s6 (
    .F(n514_10),
    .I0(counter[2]),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n514_s6.INIT=16'h0100;
  LUT3 mem_sio_0_s7 (
    .F(mem_sio_0_11),
    .I0(spi_start),
    .I1(read_write[0]),
    .I2(read_write[1]) 
);
defparam mem_sio_0_s7.INIT=8'h45;
  LUT3 n502_s25 (
    .F(n502_32),
    .I0(n502_30),
    .I1(read_write[0]),
    .I2(read_write[1]) 
);
defparam n502_s25.INIT=8'h20;
  LUT4 n502_s26 (
    .F(n502_34),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_5) 
);
defparam n502_s26.INIT=16'h4000;
  LUT3 n502_s27 (
    .F(n502_36),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n542_27) 
);
defparam n502_s27.INIT=8'h80;
  LUT3 burst_counter_6_s15 (
    .F(burst_counter_6_22),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n514_10) 
);
defparam burst_counter_6_s15.INIT=8'h80;
  LUT4 n414_s3 (
    .F(n414_7),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n414_s3.INIT=16'h4000;
  LUT4 mem_sio_0_s8 (
    .F(mem_sio_0_13),
    .I0(mem_ce_d),
    .I1(mem_sio_0_9),
    .I2(read_write[1]),
    .I3(read_write[0]) 
);
defparam mem_sio_0_s8.INIT=16'h0100;
  LUT3 n354_s11 (
    .F(n354_16),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n502_30) 
);
defparam n354_s11.INIT=8'h40;
  LUT4 n542_s21 (
    .F(n542_27),
    .I0(counter[2]),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n542_s21.INIT=16'h0002;
  LUT4 n416_s3 (
    .F(n416_7),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n416_s3.INIT=16'h5554;
  LUT4 n413_s3 (
    .F(n413_7),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(n414_7),
    .I3(n413_5) 
);
defparam n413_s3.INIT=16'h6A00;
  LUT4 n497_s2 (
    .F(n497_6),
    .I0(qpi_on_Z),
    .I1(mem_ce_d),
    .I2(n514_5),
    .I3(n514_3) 
);
defparam n497_s2.INIT=16'hFF10;
  LUT4 burst_counter_6_s16 (
    .F(burst_counter_6_24),
    .I0(fifo_rd_Z),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_10) 
);
defparam burst_counter_6_s16.INIT=16'h8000;
  LUT4 n394_s2 (
    .F(n394_6),
    .I0(ended),
    .I1(quad_start_mcu),
    .I2(spi_start),
    .I3(qpi_on_Z) 
);
defparam n394_s2.INIT=16'h02FF;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n41_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n41_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n41_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n41_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n41_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n41_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n41_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n41_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n41_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n41_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n41_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n41_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n41_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n41_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n41_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n41_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n41_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n41_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n41_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n41_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n41_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n41_6) 
);
  DFFR next_write_s0 (
    .Q(next_write_Z),
    .D(n213_8),
    .CLK(n41_6),
    .RESET(n418_7) 
);
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_1[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_1[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_1[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_1[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_1[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_1[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_1[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_1[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_1[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_1[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_1[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_1[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_1[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_1[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_1[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_1[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n413_7),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n416_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n417_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n502_17),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n476_s0 (
    .Q(n476_3),
    .D(n542_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n477_s0 (
    .Q(n477_3),
    .D(n582_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n391_3),
    .CLK(n41_6) 
);
  DFFE n515_s0 (
    .Q(n515_3),
    .D(n514_3),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n502_32),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n354_16),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_1_15),
    .D(data_out_1_11[11]),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_1_14),
    .D(data_out_1_10),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_1_13),
    .D(data_out_1_9),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_1_12),
    .D(data_out_1_8),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_1_11[11]),
    .D(data_out_1_7),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_1_10),
    .D(data_out_1_6),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_1_9),
    .D(data_out_1_5),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_1_8),
    .D(data_out_1_4),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_1_7),
    .D(data_out_1_3),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_1_6),
    .D(data_out_1_2),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_1_5),
    .D(data_out_1_1),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_1_4),
    .D(data_out_1_0),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_1_3),
    .D(mem_sio_1_in[3]),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_1_2),
    .D(mem_sio_1_in[2]),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_1_1),
    .D(mem_sio_1_in[1]),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_1_0),
    .D(mem_sio_1_in[0]),
    .CLK(n41_6),
    .CE(n775_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n238_13),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n240_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n242_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n244_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n246_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n248_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n250_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n41_6) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n411_9),
    .CLK(n41_6),
    .CE(n411_12),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  DFFRE fifo_rd_s1 (
    .Q(fifo_rd_Z),
    .D(n356_16),
    .CLK(n41_6),
    .CE(fifo_rd_9),
    .RESET(n394_6) 
);
defparam fifo_rd_s1.INIT=1'b0;
  INV n41_s2 (
    .O(n41_6),
    .I(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module memory_driver_0 (
  n41_6,
  qpi_on_Z,
  n139_8,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n514_7,
  mem_sio_0_11,
  n354_14,
  n502_19,
  stop_acquisition,
  fifo_empty,
  data_in_2,
  mem_sio_2_in,
  step,
  address_reg,
  read_write,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_2_0,
  data_out_2_1,
  data_out_2_2,
  data_out_2_3,
  data_out_2_4,
  data_out_2_5,
  data_out_2_6,
  data_out_2_7,
  data_out_2_8,
  data_out_2_9,
  data_out_2_10,
  data_out_2_12,
  data_out_2_13,
  data_out_2_14,
  data_out_2_15
)
;
input n41_6;
input qpi_on_Z;
input n139_8;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n514_7;
input mem_sio_0_11;
input n354_14;
input n502_19;
input stop_acquisition;
input fifo_empty;
input [15:0] data_in_2;
input [3:0] mem_sio_2_in;
input [2:0] step;
input [22:1] address_reg;
input [1:0] read_write;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output data_out_2_0;
output data_out_2_1;
output data_out_2_2;
output data_out_2_3;
output data_out_2_4;
output data_out_2_5;
output data_out_2_6;
output data_out_2_7;
output data_out_2_8;
output data_out_2_9;
output data_out_2_10;
output data_out_2_12;
output data_out_2_13;
output data_out_2_14;
output data_out_2_15;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n416_4;
wire n417_4;
wire n391_3;
wire n514_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n502_17;
wire n542_14;
wire n582_14;
wire n238_13;
wire n240_12;
wire n242_12;
wire n244_12;
wire n246_12;
wire n248_12;
wire n250_12;
wire n411_9;
wire n356_16;
wire n412_5;
wire n415_5;
wire n416_5;
wire n775_4;
wire n775_5;
wire n391_4;
wire n391_5;
wire n497_4;
wire n514_4;
wire n514_5;
wire n514_6;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire reading_9;
wire writing_9;
wire n502_19_0;
wire n502_20;
wire n502_21;
wire n542_16;
wire n542_17;
wire n582_15;
wire n582_16;
wire n582_17;
wire n582_18;
wire n238_14;
wire n244_13;
wire n414_6;
wire n391_6;
wire n391_7;
wire n391_8;
wire n391_9;
wire n391_10;
wire mem_sio_0_8;
wire mem_sio_0_9;
wire burst_counter_6_13;
wire burst_counter_6_15;
wire n502_23;
wire n502_24;
wire n502_26;
wire n542_19;
wire n542_20;
wire n542_21;
wire n582_20;
wire n582_22;
wire n582_23;
wire n391_11;
wire n391_12;
wire n391_13;
wire n391_14;
wire n391_16;
wire n391_17;
wire burst_counter_6_16;
wire n542_23;
wire n542_24;
wire n582_24;
wire n391_18;
wire n391_19;
wire n391_20;
wire n238_17;
wire n497_6;
wire n775_7;
wire burst_counter_6_18;
wire n514_10;
wire writing_12;
wire n542_26;
wire n582_26;
wire n542_28;
wire n411_12;
wire n582_28;
wire n514_12;
wire burst_counter_6_20;
wire reading_12;
wire mem_sio_0_12;
wire n502_29;
wire n502_31;
wire burst_counter_6_22;
wire n414_8;
wire n391_22;
wire burst_counter_6_24;
wire fifo_rd_10;
wire n502_33;
wire n394_6;
wire n354_15;
wire n502_35;
wire n502_37;
wire n411_14;
wire burst_counter_6_26;
wire n475_3;
wire n476_3;
wire n477_3;
wire n515_3;
wire reading;
wire writing;
wire ended;
wire fifo_rd;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [11:11] data_out_2_11;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(counter[4]),
    .I1(n412_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n412_s1.INIT=16'h7800;
  LUT3 n413_s1 (
    .F(n413_4),
    .I0(n411_9),
    .I1(counter[4]),
    .I2(n412_5) 
);
defparam n413_s1.INIT=8'h14;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(counter[2]),
    .I1(n414_8),
    .I2(n411_9),
    .I3(counter[3]) 
);
defparam n414_s1.INIT=16'h0708;
  LUT2 n415_s1 (
    .F(n415_4),
    .I0(n411_9),
    .I1(n415_5) 
);
defparam n415_s1.INIT=4'h4;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(n416_5),
    .I1(counter[0]),
    .I2(n411_9),
    .I3(counter[1]) 
);
defparam n416_s1.INIT=16'h0B04;
  LUT3 n417_s1 (
    .F(n417_4),
    .I0(n411_9),
    .I1(n416_5),
    .I2(counter[0]) 
);
defparam n417_s1.INIT=8'h41;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(n394_6),
    .I2(n391_5) 
);
defparam n391_s0.INIT=8'h07;
  LUT4 n514_s0 (
    .F(n514_3),
    .I0(n514_4),
    .I1(n514_5),
    .I2(n514_6),
    .I3(n394_6) 
);
defparam n514_s0.INIT=16'h00F4;
  LUT3 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_6),
    .I1(mem_sio_0_7),
    .I2(n139_8) 
);
defparam mem_sio_0_s2.INIT=8'h0D;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n502_33),
    .I1(reading_9),
    .I2(n394_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(writing_9),
    .I1(writing_12),
    .I2(n354_15),
    .I3(n394_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_18),
    .I1(burst_counter_6_26),
    .I2(burst_counter_6_20),
    .I3(burst_counter_6_24) 
);
defparam burst_counter_6_s4.INIT=16'h5C00;
  LUT4 n502_s12 (
    .F(n502_17),
    .I0(n502_19_0),
    .I1(counter[1]),
    .I2(n502_20),
    .I3(n502_21) 
);
defparam n502_s12.INIT=16'h1FFF;
  LUT4 n542_s10 (
    .F(n542_14),
    .I0(n542_28),
    .I1(data_write[6]),
    .I2(n542_16),
    .I3(n542_17) 
);
defparam n542_s10.INIT=16'h8FFF;
  LUT4 n582_s10 (
    .F(n582_14),
    .I0(n582_15),
    .I1(n582_16),
    .I2(n582_17),
    .I3(n582_18) 
);
defparam n582_s10.INIT=16'hBFFF;
  LUT4 n238_s9 (
    .F(n238_13),
    .I0(n238_14),
    .I1(n238_17),
    .I2(burst_counter[6]),
    .I3(burst_counter_6_26) 
);
defparam n238_s9.INIT=16'h7800;
  LUT4 n240_s8 (
    .F(n240_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(burst_counter[5]),
    .I3(burst_counter_6_26) 
);
defparam n240_s8.INIT=16'h7800;
  LUT3 n242_s8 (
    .F(n242_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(burst_counter_6_26) 
);
defparam n242_s8.INIT=8'h60;
  LUT3 n244_s8 (
    .F(n244_12),
    .I0(burst_counter[3]),
    .I1(n244_13),
    .I2(burst_counter_6_26) 
);
defparam n244_s8.INIT=8'h60;
  LUT4 n246_s8 (
    .F(n246_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter_6_26) 
);
defparam n246_s8.INIT=16'h7800;
  LUT3 n248_s8 (
    .F(n248_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_26) 
);
defparam n248_s8.INIT=8'h60;
  LUT2 n250_s8 (
    .F(n250_12),
    .I0(burst_counter[0]),
    .I1(burst_counter_6_26) 
);
defparam n250_s8.INIT=4'h4;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_8),
    .I1(n477_3),
    .I2(n515_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_8),
    .I1(n476_3),
    .I2(n515_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_8),
    .I1(n475_3),
    .I2(n515_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(writing_12),
    .I1(reading),
    .I2(burst_counter_6_24),
    .I3(n411_14) 
);
defparam n411_s4.INIT=16'hFFE0;
  LUT4 n356_s10 (
    .F(n356_16),
    .I0(writing_9),
    .I1(burst_counter_6_18),
    .I2(burst_mode),
    .I3(n354_15) 
);
defparam n356_s10.INIT=16'hF888;
  LUT3 n412_s2 (
    .F(n412_5),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n414_8) 
);
defparam n412_s2.INIT=8'h80;
  LUT4 n415_s2 (
    .F(n415_5),
    .I0(burst_counter_6_24),
    .I1(burst_counter_6_26),
    .I2(counter[2]),
    .I3(n414_8) 
);
defparam n415_s2.INIT=16'h0770;
  LUT3 n416_s2 (
    .F(n416_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n416_s2.INIT=8'h10;
  LUT4 n775_s1 (
    .F(n775_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n414_6) 
);
defparam n775_s1.INIT=16'hBFFD;
  LUT2 n775_s2 (
    .F(n775_5),
    .I0(counter[5]),
    .I1(reading) 
);
defparam n775_s2.INIT=4'h4;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(step[2]),
    .I1(n391_6),
    .I2(mem_sio_reg[0]),
    .I3(n497_4) 
);
defparam n391_s1.INIT=16'hEE0F;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(n391_7),
    .I1(n391_8),
    .I2(n391_9),
    .I3(n391_10) 
);
defparam n391_s2.INIT=16'h1000;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(qpi_on_Z),
    .I1(n416_5),
    .I2(n514_5) 
);
defparam n497_s1.INIT=8'h10;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_7),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n514_s1.INIT=16'h000D;
  LUT3 n514_s2 (
    .F(n514_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n514_s2.INIT=8'h01;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n514_10),
    .I1(n514_12),
    .I2(reading),
    .I3(writing) 
);
defparam n514_s3.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(mem_sio_0_8),
    .I1(counter[2]),
    .I2(counter[3]),
    .I3(mem_sio_0_9) 
);
defparam mem_sio_0_s3.INIT=16'hBF00;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(mem_sio_0_11),
    .I1(mem_sio_0_12),
    .I2(n416_5),
    .I3(n354_14) 
);
defparam mem_sio_0_s4.INIT=16'hE0EE;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[3]),
    .I1(counter[4]),
    .I2(reading_12),
    .I3(n775_5) 
);
defparam reading_s5.INIT=16'h4000;
  LUT2 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing) 
);
defparam writing_s5.INIT=4'h4;
  LUT4 n502_s14 (
    .F(n502_19_0),
    .I0(data_write[15]),
    .I1(n514_10),
    .I2(n502_37),
    .I3(counter[0]) 
);
defparam n502_s14.INIT=16'h0F77;
  LUT4 n502_s15 (
    .F(n502_20),
    .I0(burst_counter_6_20),
    .I1(data_write[11]),
    .I2(n502_23),
    .I3(n502_24) 
);
defparam n502_s15.INIT=16'h0700;
  LUT4 n502_s16 (
    .F(n502_21),
    .I0(n502_35),
    .I1(address_reg[15]),
    .I2(n502_33),
    .I3(n502_26) 
);
defparam n502_s16.INIT=16'h0700;
  LUT3 n542_s12 (
    .F(n542_16),
    .I0(n542_19),
    .I1(n514_5),
    .I2(n542_20) 
);
defparam n542_s12.INIT=8'hB0;
  LUT4 n542_s13 (
    .F(n542_17),
    .I0(n502_35),
    .I1(address_reg[14]),
    .I2(n502_33),
    .I3(n542_21) 
);
defparam n542_s13.INIT=16'h0700;
  LUT2 n582_s11 (
    .F(n582_15),
    .I0(address_reg[5]),
    .I1(n582_26) 
);
defparam n582_s11.INIT=4'h8;
  LUT4 n582_s12 (
    .F(n582_16),
    .I0(n582_20),
    .I1(n502_37),
    .I2(data_write[9]),
    .I3(burst_counter_6_20) 
);
defparam n582_s12.INIT=16'h0BBB;
  LUT4 n582_s13 (
    .F(n582_17),
    .I0(data_write[5]),
    .I1(n542_28),
    .I2(address_reg[9]),
    .I3(n582_28) 
);
defparam n582_s13.INIT=16'h0777;
  LUT4 n582_s14 (
    .F(n582_18),
    .I0(n502_35),
    .I1(address_reg[13]),
    .I2(n582_22),
    .I3(n582_23) 
);
defparam n582_s14.INIT=16'h0700;
  LUT2 n238_s10 (
    .F(n238_14),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]) 
);
defparam n238_s10.INIT=4'h8;
  LUT3 n244_s9 (
    .F(n244_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n244_s9.INIT=8'h80;
  LUT2 n414_s3 (
    .F(n414_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n414_s3.INIT=4'h8;
  LUT4 n391_s3 (
    .F(n391_6),
    .I0(n391_11),
    .I1(n391_12),
    .I2(step[1]),
    .I3(n391_13) 
);
defparam n391_s3.INIT=16'h7303;
  LUT4 n391_s4 (
    .F(n391_7),
    .I0(writing),
    .I1(n391_4),
    .I2(reading),
    .I3(n514_12) 
);
defparam n391_s4.INIT=16'hF100;
  LUT4 n391_s5 (
    .F(n391_8),
    .I0(n391_14),
    .I1(n391_4),
    .I2(n514_5),
    .I3(n391_22) 
);
defparam n391_s5.INIT=16'h0A03;
  LUT4 n391_s6 (
    .F(n391_9),
    .I0(n502_35),
    .I1(address_reg[12]),
    .I2(n391_16),
    .I3(n391_17) 
);
defparam n391_s6.INIT=16'h0700;
  LUT4 n391_s7 (
    .F(n391_10),
    .I0(n582_28),
    .I1(address_reg[8]),
    .I2(address_reg[4]),
    .I3(n582_26) 
);
defparam n391_s7.INIT=16'h0777;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT2 mem_sio_0_s6 (
    .F(mem_sio_0_9),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s6.INIT=4'h1;
  LUT4 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(burst_counter[3]),
    .I1(burst_counter[6]),
    .I2(n238_14),
    .I3(burst_counter_6_16) 
);
defparam burst_counter_6_s9.INIT=16'h4000;
  LUT2 burst_counter_6_s11 (
    .F(burst_counter_6_15),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam burst_counter_6_s11.INIT=4'h4;
  LUT4 n502_s18 (
    .F(n502_23),
    .I0(address_reg[19]),
    .I1(address_reg[3]),
    .I2(counter[2]),
    .I3(n502_31) 
);
defparam n502_s18.INIT=16'hCA00;
  LUT4 n502_s19 (
    .F(n502_24),
    .I0(data_write[7]),
    .I1(n542_28),
    .I2(data_write[3]),
    .I3(burst_counter_6_22) 
);
defparam n502_s19.INIT=16'h0777;
  LUT4 n502_s21 (
    .F(n502_26),
    .I0(n582_28),
    .I1(address_reg[11]),
    .I2(address_reg[7]),
    .I3(n582_26) 
);
defparam n502_s21.INIT=16'h0777;
  LUT4 n542_s15 (
    .F(n542_19),
    .I0(address_reg[10]),
    .I1(burst_counter_6_15),
    .I2(n542_26),
    .I3(counter[2]) 
);
defparam n542_s15.INIT=16'h770F;
  LUT4 n542_s16 (
    .F(n542_20),
    .I0(n542_23),
    .I1(n502_31),
    .I2(n542_24),
    .I3(n514_10) 
);
defparam n542_s16.INIT=16'h7077;
  LUT4 n542_s17 (
    .F(n542_21),
    .I0(data_write[10]),
    .I1(burst_counter_6_20),
    .I2(address_reg[6]),
    .I3(n582_26) 
);
defparam n542_s17.INIT=16'h0777;
  LUT4 n582_s16 (
    .F(n582_20),
    .I0(reading),
    .I1(address_reg[21]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n582_s16.INIT=16'hF53F;
  LUT4 n582_s18 (
    .F(n582_22),
    .I0(address_reg[17]),
    .I1(address_reg[1]),
    .I2(counter[2]),
    .I3(n502_31) 
);
defparam n582_s18.INIT=16'hCA00;
  LUT3 n582_s19 (
    .F(n582_23),
    .I0(n582_24),
    .I1(n514_10),
    .I2(n502_29) 
);
defparam n582_s19.INIT=8'h0B;
  LUT2 n391_s8 (
    .F(n391_11),
    .I0(counter[0]),
    .I1(counter[2]) 
);
defparam n391_s8.INIT=4'h9;
  LUT3 n391_s9 (
    .F(n391_12),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(step[0]) 
);
defparam n391_s9.INIT=8'h60;
  LUT3 n391_s10 (
    .F(n391_13),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n391_s10.INIT=8'h3E;
  LUT3 n391_s11 (
    .F(n391_14),
    .I0(n391_18),
    .I1(n391_19),
    .I2(counter[1]) 
);
defparam n391_s11.INIT=8'hCA;
  LUT4 n391_s13 (
    .F(n391_16),
    .I0(n354_14),
    .I1(mem_sio_reg[0]),
    .I2(n502_19),
    .I3(n502_29) 
);
defparam n391_s13.INIT=16'h0E00;
  LUT3 n391_s14 (
    .F(n391_17),
    .I0(n391_20),
    .I1(n502_37),
    .I2(n394_6) 
);
defparam n391_s14.INIT=8'h07;
  LUT3 burst_counter_6_s12 (
    .F(burst_counter_6_16),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam burst_counter_6_s12.INIT=8'h10;
  LUT3 n542_s19 (
    .F(n542_23),
    .I0(address_reg[18]),
    .I1(address_reg[2]),
    .I2(counter[2]) 
);
defparam n542_s19.INIT=8'hCA;
  LUT4 n542_s20 (
    .F(n542_24),
    .I0(data_write[14]),
    .I1(data_write[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n542_s20.INIT=16'h3FF5;
  LUT4 n582_s20 (
    .F(n582_24),
    .I0(data_write[13]),
    .I1(data_write[1]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n582_s20.INIT=16'h3FF5;
  LUT3 n391_s15 (
    .F(n391_18),
    .I0(data_write[12]),
    .I1(data_write[8]),
    .I2(counter[0]) 
);
defparam n391_s15.INIT=8'hCA;
  LUT3 n391_s16 (
    .F(n391_19),
    .I0(data_write[4]),
    .I1(data_write[0]),
    .I2(counter[0]) 
);
defparam n391_s16.INIT=8'hCA;
  LUT4 n391_s17 (
    .F(n391_20),
    .I0(address_reg[20]),
    .I1(address_reg[16]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n391_s17.INIT=16'hCA00;
  LUT4 n238_s12 (
    .F(n238_17),
    .I0(burst_counter[3]),
    .I1(burst_counter[0]),
    .I2(burst_counter[1]),
    .I3(burst_counter[2]) 
);
defparam n238_s12.INIT=16'h8000;
  LUT4 n497_s2 (
    .F(n497_6),
    .I0(qpi_on_Z),
    .I1(n416_5),
    .I2(n514_5),
    .I3(n514_3) 
);
defparam n497_s2.INIT=16'hFF10;
  LUT4 n775_s3 (
    .F(n775_7),
    .I0(n394_6),
    .I1(n775_4),
    .I2(counter[5]),
    .I3(reading) 
);
defparam n775_s3.INIT=16'h0100;
  LUT4 burst_counter_6_s13 (
    .F(burst_counter_6_18),
    .I0(burst_counter_6_13),
    .I1(burst_counter_6_20),
    .I2(stop_acquisition),
    .I3(fifo_empty) 
);
defparam burst_counter_6_s13.INIT=16'h0004;
  LUT4 n514_s6 (
    .F(n514_10),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n514_s6.INIT=16'h0004;
  LUT4 writing_s7 (
    .F(writing_12),
    .I0(counter[3]),
    .I1(reading_12),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam writing_s7.INIT=16'h0008;
  LUT3 n542_s21 (
    .F(n542_26),
    .I0(address_reg[22]),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam n542_s21.INIT=8'h20;
  LUT4 n582_s21 (
    .F(n582_26),
    .I0(counter[2]),
    .I1(n514_5),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n582_s21.INIT=16'h0800;
  LUT3 n542_s22 (
    .F(n542_28),
    .I0(n514_10),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam n542_s22.INIT=8'h20;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n411_9),
    .I1(quad_start_mcu),
    .I2(spi_start) 
);
defparam n411_s6.INIT=8'hFE;
  LUT4 n582_s22 (
    .F(n582_28),
    .I0(counter[2]),
    .I1(n514_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n582_s22.INIT=16'h0800;
  LUT3 n514_s7 (
    .F(n514_12),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n502_37) 
);
defparam n514_s7.INIT=8'h40;
  LUT3 burst_counter_6_s14 (
    .F(burst_counter_6_20),
    .I0(n514_10),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam burst_counter_6_s14.INIT=8'h20;
  LUT3 reading_s7 (
    .F(reading_12),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam reading_s7.INIT=8'h02;
  LUT4 mem_sio_0_s8 (
    .F(mem_sio_0_12),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam mem_sio_0_s8.INIT=16'hFE00;
  LUT4 n502_s23 (
    .F(n502_29),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_5) 
);
defparam n502_s23.INIT=16'h0100;
  LUT3 n502_s24 (
    .F(n502_31),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n514_5) 
);
defparam n502_s24.INIT=8'h80;
  LUT3 burst_counter_6_s15 (
    .F(burst_counter_6_22),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n514_10) 
);
defparam burst_counter_6_s15.INIT=8'h80;
  LUT3 n414_s4 (
    .F(n414_8),
    .I0(n416_5),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n414_s4.INIT=8'h40;
  LUT3 n391_s18 (
    .F(n391_22),
    .I0(reading),
    .I1(writing),
    .I2(n514_10) 
);
defparam n391_s18.INIT=8'h40;
  LUT4 burst_counter_6_s16 (
    .F(burst_counter_6_24),
    .I0(reading_9),
    .I1(reading),
    .I2(writing),
    .I3(n394_6) 
);
defparam burst_counter_6_s16.INIT=16'h00BA;
  LUT3 fifo_rd_s4 (
    .F(fifo_rd_10),
    .I0(reading),
    .I1(writing),
    .I2(n542_28) 
);
defparam fifo_rd_s4.INIT=8'hBF;
  LUT3 n502_s25 (
    .F(n502_33),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n502_29) 
);
defparam n502_s25.INIT=8'h40;
  LUT4 n394_s2 (
    .F(n394_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n394_s2.INIT=16'h10FF;
  LUT3 n354_s10 (
    .F(n354_15),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n502_29) 
);
defparam n354_s10.INIT=8'h40;
  LUT4 n502_s26 (
    .F(n502_35),
    .I0(reading_12),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n502_s26.INIT=16'h0002;
  LUT4 n502_s27 (
    .F(n502_37),
    .I0(counter[2]),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n502_s27.INIT=16'h0001;
  LUT4 n411_s7 (
    .F(n411_14),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n411_s7.INIT=16'h5554;
  LUT4 burst_counter_6_s17 (
    .F(burst_counter_6_26),
    .I0(fifo_rd),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_10) 
);
defparam burst_counter_6_s17.INIT=16'h8000;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_2[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_2[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_2[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_2[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_2[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_2[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_2[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_2[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_2[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_2[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_2[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_2[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_2[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_2[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_2[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_2[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n416_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n417_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n502_17),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n476_s0 (
    .Q(n476_3),
    .D(n542_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n477_s0 (
    .Q(n477_3),
    .D(n582_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n391_3),
    .CLK(n41_6) 
);
  DFFE n515_s0 (
    .Q(n515_3),
    .D(n514_3),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n502_33),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n354_15),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_2_15),
    .D(data_out_2_11[11]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_2_14),
    .D(data_out_2_10),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_2_13),
    .D(data_out_2_9),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_2_12),
    .D(data_out_2_8),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_2_11[11]),
    .D(data_out_2_7),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_2_10),
    .D(data_out_2_6),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_2_9),
    .D(data_out_2_5),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_2_8),
    .D(data_out_2_4),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_2_7),
    .D(data_out_2_3),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_2_6),
    .D(data_out_2_2),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_2_5),
    .D(data_out_2_1),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_2_4),
    .D(data_out_2_0),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_2_3),
    .D(mem_sio_2_in[3]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_2_2),
    .D(mem_sio_2_in[2]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_2_1),
    .D(mem_sio_2_in[1]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_2_0),
    .D(mem_sio_2_in[0]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n238_13),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n240_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n242_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n244_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n246_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n248_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n250_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n411_9),
    .CLK(n41_6),
    .CE(n411_12),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  DFFRE fifo_rd_s1 (
    .Q(fifo_rd),
    .D(n356_16),
    .CLK(n41_6),
    .CE(fifo_rd_10),
    .RESET(n394_6) 
);
defparam fifo_rd_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_0 */
module memory_driver_1 (
  n41_6,
  qpi_on_Z,
  n139_8,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n514_7,
  n354_14,
  mem_sio_0_11,
  n502_19,
  stop_acquisition,
  fifo_empty,
  data_in_3,
  mem_sio_3_in,
  step,
  address_reg,
  read_write,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_3_0,
  data_out_3_1,
  data_out_3_2,
  data_out_3_3,
  data_out_3_4,
  data_out_3_5,
  data_out_3_6,
  data_out_3_7,
  data_out_3_8,
  data_out_3_9,
  data_out_3_10,
  data_out_3_12,
  data_out_3_13,
  data_out_3_14,
  data_out_3_15
)
;
input n41_6;
input qpi_on_Z;
input n139_8;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n514_7;
input n354_14;
input mem_sio_0_11;
input n502_19;
input stop_acquisition;
input fifo_empty;
input [15:0] data_in_3;
input [3:0] mem_sio_3_in;
input [2:0] step;
input [22:1] address_reg;
input [1:0] read_write;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output data_out_3_0;
output data_out_3_1;
output data_out_3_2;
output data_out_3_3;
output data_out_3_4;
output data_out_3_5;
output data_out_3_6;
output data_out_3_7;
output data_out_3_8;
output data_out_3_9;
output data_out_3_10;
output data_out_3_12;
output data_out_3_13;
output data_out_3_14;
output data_out_3_15;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n416_4;
wire n417_4;
wire n391_3;
wire n514_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n502_17;
wire n542_14;
wire n582_14;
wire n238_13;
wire n240_12;
wire n242_12;
wire n244_12;
wire n246_12;
wire n248_12;
wire n250_12;
wire n411_9;
wire n356_16;
wire n412_5;
wire n416_5;
wire n775_4;
wire n775_5;
wire n391_4;
wire n391_5;
wire n391_6;
wire n497_4;
wire n514_4;
wire n514_5;
wire n514_6;
wire mem_sio_0_7;
wire reading_9;
wire writing_9;
wire writing_10;
wire n502_19_1;
wire n502_20;
wire n502_21;
wire n502_22;
wire n542_15;
wire n542_16;
wire n542_17;
wire n582_15;
wire n582_16;
wire n582_17;
wire n582_18;
wire n238_14;
wire n244_13;
wire fifo_rd_9;
wire n414_6;
wire n391_8;
wire n391_9;
wire n391_10;
wire n391_11;
wire mem_sio_0_8;
wire mem_sio_0_9;
wire reading_10;
wire burst_counter_6_11;
wire n502_27;
wire n502_28;
wire n542_18;
wire n542_19;
wire n542_20;
wire n542_21;
wire n582_19;
wire n582_20;
wire n582_21;
wire n391_12;
wire n391_13;
wire n391_14;
wire n391_15;
wire n391_16;
wire n391_17;
wire burst_counter_6_13;
wire n502_29;
wire n582_22;
wire n391_18;
wire n391_19;
wire n238_17;
wire n497_6;
wire n775_7;
wire burst_counter_6_15;
wire n502_31;
wire n391_21;
wire burst_counter_6_17;
wire n502_33;
wire n411_11;
wire fifo_rd_11;
wire n415_10;
wire n514_9;
wire n502_35;
wire n502_37;
wire n415_12;
wire n414_8;
wire n394_6;
wire n502_39;
wire n502_41;
wire mem_sio_0_11_2;
wire n354_15;
wire n416_8;
wire n415_14;
wire n415_16;
wire n475_3;
wire n476_3;
wire n477_3;
wire n515_3;
wire reading;
wire writing;
wire ended;
wire fifo_rd;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [11:11] data_out_3_11;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(counter[4]),
    .I1(n412_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n412_s1.INIT=16'h7800;
  LUT3 n413_s1 (
    .F(n413_4),
    .I0(n411_9),
    .I1(counter[4]),
    .I2(n412_5) 
);
defparam n413_s1.INIT=8'h14;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(counter[2]),
    .I1(n414_8),
    .I2(n411_9),
    .I3(counter[3]) 
);
defparam n414_s1.INIT=16'h0708;
  LUT4 n415_s1 (
    .F(n415_4),
    .I0(n415_16),
    .I1(n415_10),
    .I2(n411_9),
    .I3(n415_14) 
);
defparam n415_s1.INIT=16'h0700;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(n416_5),
    .I1(counter[0]),
    .I2(n416_8),
    .I3(counter[1]) 
);
defparam n416_s1.INIT=16'h0B04;
  LUT3 n417_s1 (
    .F(n417_4),
    .I0(n411_9),
    .I1(n416_5),
    .I2(counter[0]) 
);
defparam n417_s1.INIT=8'h41;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(n391_5),
    .I2(n394_6),
    .I3(n391_6) 
);
defparam n391_s0.INIT=16'h0BBB;
  LUT4 n514_s0 (
    .F(n514_3),
    .I0(n514_4),
    .I1(n514_5),
    .I2(n514_6),
    .I3(n394_6) 
);
defparam n514_s0.INIT=16'h00F4;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_11_2),
    .I1(counter[3]),
    .I2(mem_sio_0_7),
    .I3(n139_8) 
);
defparam mem_sio_0_s2.INIT=16'h008F;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n502_35),
    .I1(reading_9),
    .I2(n394_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(writing_9),
    .I1(writing_10),
    .I2(n354_15),
    .I3(n394_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_15),
    .I1(n415_16),
    .I2(burst_counter_6_17),
    .I3(n415_10) 
);
defparam burst_counter_6_s4.INIT=16'h5C00;
  LUT4 n502_s12 (
    .F(n502_17),
    .I0(n502_19_1),
    .I1(n502_20),
    .I2(n502_21),
    .I3(n502_22) 
);
defparam n502_s12.INIT=16'h7FFF;
  LUT3 n542_s10 (
    .F(n542_14),
    .I0(n542_15),
    .I1(n542_16),
    .I2(n542_17) 
);
defparam n542_s10.INIT=8'h7F;
  LUT4 n582_s10 (
    .F(n582_14),
    .I0(n582_15),
    .I1(n582_16),
    .I2(n582_17),
    .I3(n582_18) 
);
defparam n582_s10.INIT=16'h7FFF;
  LUT4 n238_s9 (
    .F(n238_13),
    .I0(n238_14),
    .I1(n238_17),
    .I2(burst_counter[6]),
    .I3(n415_16) 
);
defparam n238_s9.INIT=16'h7800;
  LUT4 n240_s8 (
    .F(n240_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(burst_counter[5]),
    .I3(n415_16) 
);
defparam n240_s8.INIT=16'h7800;
  LUT3 n242_s8 (
    .F(n242_12),
    .I0(burst_counter[4]),
    .I1(n238_17),
    .I2(n415_16) 
);
defparam n242_s8.INIT=8'h60;
  LUT3 n244_s8 (
    .F(n244_12),
    .I0(burst_counter[3]),
    .I1(n244_13),
    .I2(n415_16) 
);
defparam n244_s8.INIT=8'h60;
  LUT4 n246_s8 (
    .F(n246_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(n415_16) 
);
defparam n246_s8.INIT=16'h7800;
  LUT3 n248_s8 (
    .F(n248_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n415_16) 
);
defparam n248_s8.INIT=8'h60;
  LUT2 n250_s8 (
    .F(n250_12),
    .I0(burst_counter[0]),
    .I1(n415_16) 
);
defparam n250_s8.INIT=4'h4;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_8),
    .I1(n477_3),
    .I2(n515_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_8),
    .I1(n476_3),
    .I2(n515_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_8),
    .I1(n475_3),
    .I2(n515_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(writing_10),
    .I1(reading),
    .I2(n415_10),
    .I3(n416_8) 
);
defparam n411_s4.INIT=16'hFFE0;
  LUT4 n356_s10 (
    .F(n356_16),
    .I0(writing_9),
    .I1(burst_counter_6_15),
    .I2(burst_mode),
    .I3(n354_15) 
);
defparam n356_s10.INIT=16'hF888;
  LUT3 n412_s2 (
    .F(n412_5),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n414_8) 
);
defparam n412_s2.INIT=8'h80;
  LUT3 n416_s2 (
    .F(n416_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n416_s2.INIT=8'h10;
  LUT4 n775_s1 (
    .F(n775_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n414_6) 
);
defparam n775_s1.INIT=16'hBFFD;
  LUT2 n775_s2 (
    .F(n775_5),
    .I0(counter[5]),
    .I1(reading) 
);
defparam n775_s2.INIT=4'h4;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(writing),
    .I1(n391_6),
    .I2(reading),
    .I3(n391_21) 
);
defparam n391_s1.INIT=16'hF100;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(n394_6),
    .I1(n391_8),
    .I2(n391_9),
    .I3(n391_10) 
);
defparam n391_s2.INIT=16'h0100;
  LUT4 n391_s3 (
    .F(n391_6),
    .I0(step[2]),
    .I1(n391_11),
    .I2(mem_sio_reg[0]),
    .I3(n497_4) 
);
defparam n391_s3.INIT=16'hEE0F;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(qpi_on_Z),
    .I1(n416_5),
    .I2(n514_5) 
);
defparam n497_s1.INIT=8'h10;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_7),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n514_s1.INIT=16'h000D;
  LUT3 n514_s2 (
    .F(n514_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n514_s2.INIT=8'h01;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n514_9),
    .I1(n391_21),
    .I2(reading),
    .I3(writing) 
);
defparam n514_s3.INIT=16'hCEC0;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(n416_5),
    .I1(n354_14),
    .I2(mem_sio_0_11),
    .I3(mem_sio_0_9) 
);
defparam mem_sio_0_s4.INIT=16'h4F00;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[4]),
    .I1(mem_sio_0_8),
    .I2(reading_10),
    .I3(n775_5) 
);
defparam reading_s5.INIT=16'h8000;
  LUT2 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing) 
);
defparam writing_s5.INIT=4'h4;
  LUT4 writing_s6 (
    .F(writing_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(mem_sio_0_9),
    .I3(mem_sio_0_8) 
);
defparam writing_s6.INIT=16'h8000;
  LUT4 n502_s14 (
    .F(n502_19_1),
    .I0(data_write[11]),
    .I1(burst_counter_6_17),
    .I2(address_reg[15]),
    .I3(n502_33) 
);
defparam n502_s14.INIT=16'h0777;
  LUT4 n502_s15 (
    .F(n502_20),
    .I0(n502_39),
    .I1(data_write[15]),
    .I2(data_write[7]),
    .I3(fifo_rd_9) 
);
defparam n502_s15.INIT=16'h0777;
  LUT4 n502_s16 (
    .F(n502_21),
    .I0(address_reg[19]),
    .I1(n502_37),
    .I2(address_reg[11]),
    .I3(n502_31) 
);
defparam n502_s16.INIT=16'h0777;
  LUT4 n502_s17 (
    .F(n502_22),
    .I0(n502_27),
    .I1(address_reg[7]),
    .I2(n502_35),
    .I3(n502_28) 
);
defparam n502_s17.INIT=16'h0700;
  LUT3 n542_s11 (
    .F(n542_15),
    .I0(n502_27),
    .I1(address_reg[6]),
    .I2(n542_18) 
);
defparam n542_s11.INIT=8'h70;
  LUT4 n542_s12 (
    .F(n542_16),
    .I0(n542_19),
    .I1(n514_5),
    .I2(counter[1]),
    .I3(n542_20) 
);
defparam n542_s12.INIT=16'hBF00;
  LUT4 n542_s13 (
    .F(n542_17),
    .I0(n502_37),
    .I1(address_reg[18]),
    .I2(n502_35),
    .I3(n542_21) 
);
defparam n542_s13.INIT=16'h0700;
  LUT4 n582_s11 (
    .F(n582_15),
    .I0(n502_31),
    .I1(address_reg[9]),
    .I2(reading),
    .I3(n391_21) 
);
defparam n582_s11.INIT=16'h0777;
  LUT4 n582_s12 (
    .F(n582_16),
    .I0(data_write[13]),
    .I1(n502_39),
    .I2(data_write[9]),
    .I3(burst_counter_6_17) 
);
defparam n582_s12.INIT=16'h0777;
  LUT4 n582_s13 (
    .F(n582_17),
    .I0(counter[0]),
    .I1(n582_19),
    .I2(address_reg[21]),
    .I3(n582_20) 
);
defparam n582_s13.INIT=16'hBF00;
  LUT4 n582_s14 (
    .F(n582_18),
    .I0(n582_21),
    .I1(n514_5),
    .I2(address_reg[5]),
    .I3(n502_27) 
);
defparam n582_s14.INIT=16'h0BBB;
  LUT2 n238_s10 (
    .F(n238_14),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]) 
);
defparam n238_s10.INIT=4'h8;
  LUT3 n244_s9 (
    .F(n244_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n244_s9.INIT=8'h80;
  LUT3 fifo_rd_s4 (
    .F(fifo_rd_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n514_9) 
);
defparam fifo_rd_s4.INIT=8'h40;
  LUT2 n414_s3 (
    .F(n414_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n414_s3.INIT=4'h8;
  LUT4 n391_s5 (
    .F(n391_8),
    .I0(n354_14),
    .I1(mem_sio_reg[0]),
    .I2(n502_19),
    .I3(n502_41) 
);
defparam n391_s5.INIT=16'h0E00;
  LUT4 n391_s6 (
    .F(n391_9),
    .I0(n391_12),
    .I1(n391_6),
    .I2(n514_5),
    .I3(n514_6) 
);
defparam n391_s6.INIT=16'h0A03;
  LUT4 n391_s7 (
    .F(n391_10),
    .I0(n502_31),
    .I1(address_reg[8]),
    .I2(n391_13),
    .I3(n391_14) 
);
defparam n391_s7.INIT=16'h0700;
  LUT4 n391_s8 (
    .F(n391_11),
    .I0(n391_15),
    .I1(n391_16),
    .I2(step[1]),
    .I3(n391_17) 
);
defparam n391_s8.INIT=16'h7303;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT2 mem_sio_0_s6 (
    .F(mem_sio_0_9),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s6.INIT=4'h1;
  LUT2 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]) 
);
defparam reading_s6.INIT=4'h4;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(burst_counter[3]),
    .I1(burst_counter[6]),
    .I2(n238_14),
    .I3(burst_counter_6_13) 
);
defparam burst_counter_6_s7.INIT=16'h4000;
  LUT4 n502_s22 (
    .F(n502_27),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(mem_sio_0_9),
    .I3(reading_10) 
);
defparam n502_s22.INIT=16'h4000;
  LUT4 n502_s23 (
    .F(n502_28),
    .I0(n415_12),
    .I1(data_write[3]),
    .I2(n391_21),
    .I3(n502_29) 
);
defparam n502_s23.INIT=16'h0007;
  LUT4 n542_s14 (
    .F(n542_18),
    .I0(data_write[10]),
    .I1(burst_counter_6_17),
    .I2(data_write[2]),
    .I3(n415_12) 
);
defparam n542_s14.INIT=16'h0777;
  LUT4 n542_s15 (
    .F(n542_19),
    .I0(address_reg[22]),
    .I1(address_reg[2]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n542_s15.INIT=16'h3FF5;
  LUT4 n542_s16 (
    .F(n542_20),
    .I0(n502_39),
    .I1(data_write[14]),
    .I2(data_write[6]),
    .I3(fifo_rd_9) 
);
defparam n542_s16.INIT=16'h0777;
  LUT4 n542_s17 (
    .F(n542_21),
    .I0(n502_33),
    .I1(address_reg[14]),
    .I2(address_reg[10]),
    .I3(n502_31) 
);
defparam n542_s17.INIT=16'h0777;
  LUT3 n582_s15 (
    .F(n582_19),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(n514_5) 
);
defparam n582_s15.INIT=8'h40;
  LUT4 n582_s16 (
    .F(n582_20),
    .I0(data_write[5]),
    .I1(fifo_rd_9),
    .I2(data_write[1]),
    .I3(n415_12) 
);
defparam n582_s16.INIT=16'h0777;
  LUT4 n582_s17 (
    .F(n582_21),
    .I0(address_reg[13]),
    .I1(counter[2]),
    .I2(mem_sio_0_8),
    .I3(n582_22) 
);
defparam n582_s17.INIT=16'h004F;
  LUT3 n391_s9 (
    .F(n391_12),
    .I0(n391_18),
    .I1(n391_19),
    .I2(counter[0]) 
);
defparam n391_s9.INIT=8'hCA;
  LUT4 n391_s10 (
    .F(n391_13),
    .I0(address_reg[20]),
    .I1(address_reg[16]),
    .I2(counter[0]),
    .I3(n582_19) 
);
defparam n391_s10.INIT=16'hCA00;
  LUT4 n391_s11 (
    .F(n391_14),
    .I0(n502_33),
    .I1(address_reg[12]),
    .I2(address_reg[4]),
    .I3(n502_27) 
);
defparam n391_s11.INIT=16'h0777;
  LUT2 n391_s12 (
    .F(n391_15),
    .I0(counter[0]),
    .I1(counter[2]) 
);
defparam n391_s12.INIT=4'h9;
  LUT3 n391_s13 (
    .F(n391_16),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(step[0]) 
);
defparam n391_s13.INIT=8'h60;
  LUT3 n391_s14 (
    .F(n391_17),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n391_s14.INIT=8'h3E;
  LUT3 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam burst_counter_6_s9.INIT=8'h10;
  LUT4 n502_s24 (
    .F(n502_29),
    .I0(counter[2]),
    .I1(address_reg[3]),
    .I2(n414_6),
    .I3(n514_5) 
);
defparam n502_s24.INIT=16'h8000;
  LUT4 n582_s18 (
    .F(n582_22),
    .I0(address_reg[17]),
    .I1(address_reg[1]),
    .I2(counter[2]),
    .I3(n414_6) 
);
defparam n582_s18.INIT=16'hCA00;
  LUT3 n391_s15 (
    .F(n391_18),
    .I0(data_write[12]),
    .I1(data_write[4]),
    .I2(counter[1]) 
);
defparam n391_s15.INIT=8'hCA;
  LUT3 n391_s16 (
    .F(n391_19),
    .I0(data_write[8]),
    .I1(data_write[0]),
    .I2(counter[1]) 
);
defparam n391_s16.INIT=8'hCA;
  LUT4 n238_s12 (
    .F(n238_17),
    .I0(burst_counter[3]),
    .I1(burst_counter[0]),
    .I2(burst_counter[1]),
    .I3(burst_counter[2]) 
);
defparam n238_s12.INIT=16'h8000;
  LUT4 n497_s2 (
    .F(n497_6),
    .I0(qpi_on_Z),
    .I1(n416_5),
    .I2(n514_5),
    .I3(n514_3) 
);
defparam n497_s2.INIT=16'hFF10;
  LUT4 n775_s3 (
    .F(n775_7),
    .I0(n394_6),
    .I1(n775_4),
    .I2(counter[5]),
    .I3(reading) 
);
defparam n775_s3.INIT=16'h0100;
  LUT4 burst_counter_6_s10 (
    .F(burst_counter_6_15),
    .I0(burst_counter_6_11),
    .I1(stop_acquisition),
    .I2(fifo_empty),
    .I3(burst_counter_6_17) 
);
defparam burst_counter_6_s10.INIT=16'h0100;
  LUT4 n502_s25 (
    .F(n502_31),
    .I0(counter[2]),
    .I1(n514_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n502_s25.INIT=16'h0800;
  LUT4 n391_s17 (
    .F(n391_21),
    .I0(counter[2]),
    .I1(n514_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n391_s17.INIT=16'h0400;
  LUT3 burst_counter_6_s11 (
    .F(burst_counter_6_17),
    .I0(n514_9),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam burst_counter_6_s11.INIT=8'h20;
  LUT4 n502_s26 (
    .F(n502_33),
    .I0(mem_sio_0_9),
    .I1(mem_sio_0_8),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n502_s26.INIT=16'h0800;
  LUT3 n411_s5 (
    .F(n411_11),
    .I0(n411_9),
    .I1(quad_start_mcu),
    .I2(spi_start) 
);
defparam n411_s5.INIT=8'hFE;
  LUT4 fifo_rd_s5 (
    .F(fifo_rd_11),
    .I0(writing_9),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n514_9) 
);
defparam fifo_rd_s5.INIT=16'hDFFF;
  LUT4 n415_s6 (
    .F(n415_10),
    .I0(reading_9),
    .I1(reading),
    .I2(writing),
    .I3(n394_6) 
);
defparam n415_s6.INIT=16'h00BA;
  LUT4 n514_s5 (
    .F(n514_9),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n514_s5.INIT=16'h0004;
  LUT3 n502_s27 (
    .F(n502_35),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n502_41) 
);
defparam n502_s27.INIT=8'h40;
  LUT4 n502_s28 (
    .F(n502_37),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_5) 
);
defparam n502_s28.INIT=16'h4000;
  LUT3 n415_s7 (
    .F(n415_12),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n514_9) 
);
defparam n415_s7.INIT=8'h80;
  LUT3 n414_s4 (
    .F(n414_8),
    .I0(n416_5),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n414_s4.INIT=8'h40;
  LUT4 n394_s2 (
    .F(n394_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n394_s2.INIT=16'h10FF;
  LUT3 n502_s29 (
    .F(n502_39),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n514_9) 
);
defparam n502_s29.INIT=8'h10;
  LUT4 n502_s30 (
    .F(n502_41),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_5) 
);
defparam n502_s30.INIT=16'h0100;
  LUT4 mem_sio_0_s7 (
    .F(mem_sio_0_11_2),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n354_14) 
);
defparam mem_sio_0_s7.INIT=16'hA8FE;
  LUT3 n354_s10 (
    .F(n354_15),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n502_41) 
);
defparam n354_s10.INIT=8'h40;
  LUT4 n416_s4 (
    .F(n416_8),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n416_s4.INIT=16'h5554;
  LUT4 n415_s8 (
    .F(n415_14),
    .I0(counter[2]),
    .I1(n416_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n415_s8.INIT=16'h9AAA;
  LUT4 n415_s9 (
    .F(n415_16),
    .I0(fifo_rd),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n514_9) 
);
defparam n415_s9.INIT=16'h8000;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_3[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_3[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_3[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_3[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_3[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_3[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_3[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_3[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_3[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_3[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_3[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_3[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_3[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_3[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_3[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_3[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n416_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n417_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n502_17),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n476_s0 (
    .Q(n476_3),
    .D(n542_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE n477_s0 (
    .Q(n477_3),
    .D(n582_14),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n391_3),
    .CLK(n41_6) 
);
  DFFE n515_s0 (
    .Q(n515_3),
    .D(n514_3),
    .CLK(n41_6),
    .CE(n497_6) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n502_35),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n354_15),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_3_15),
    .D(data_out_3_11[11]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_3_14),
    .D(data_out_3_10),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_3_13),
    .D(data_out_3_9),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_3_12),
    .D(data_out_3_8),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_3_11[11]),
    .D(data_out_3_7),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_3_10),
    .D(data_out_3_6),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_3_9),
    .D(data_out_3_5),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_3_8),
    .D(data_out_3_4),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_3_7),
    .D(data_out_3_3),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_3_6),
    .D(data_out_3_2),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_3_5),
    .D(data_out_3_1),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_3_4),
    .D(data_out_3_0),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_3_3),
    .D(mem_sio_3_in[3]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_3_2),
    .D(mem_sio_3_in[2]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_3_1),
    .D(mem_sio_3_in[1]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_3_0),
    .D(mem_sio_3_in[0]),
    .CLK(n41_6),
    .CE(n775_7) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n238_13),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n240_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n242_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n244_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n246_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n248_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n250_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n411_9),
    .CLK(n41_6),
    .CE(n411_11),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  DFFRE fifo_rd_s1 (
    .Q(fifo_rd),
    .D(n356_16),
    .CLK(n41_6),
    .CE(fifo_rd_11),
    .RESET(n394_6) 
);
defparam fifo_rd_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_1 */
module psram (
  clk_PSRAM,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  quad_start_mcu,
  address,
  data_in_1,
  mem_sio_1_in,
  read_write,
  data_in_2,
  mem_sio_2_in,
  data_in_3,
  mem_sio_3_in,
  qpi_on_Z,
  mem_clk_enabled_d,
  next_write_Z,
  prev_ended,
  ended,
  fifo_rd_Z,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  mem_ce_d,
  n29_8,
  mem_sio_0_5_3,
  n28_6_4,
  n27_6_5,
  n26_6_6,
  n29_8_7,
  mem_sio_0_5_8,
  n28_6_9,
  n27_6_10,
  n26_6_11,
  n29_8_12,
  data_out_1_0,
  data_out_1_1,
  data_out_1_2,
  data_out_1_3,
  data_out_1_4,
  data_out_1_5,
  data_out_1_6,
  data_out_1_7,
  data_out_1_8,
  data_out_1_9,
  data_out_1_10,
  data_out_1_12,
  data_out_1_13,
  data_out_1_14,
  data_out_1_15,
  data_out_2_0,
  data_out_2_1,
  data_out_2_2,
  data_out_2_3,
  data_out_2_4,
  data_out_2_5,
  data_out_2_6,
  data_out_2_7,
  data_out_2_8,
  data_out_2_9,
  data_out_2_10,
  data_out_2_12,
  data_out_2_13,
  data_out_2_14,
  data_out_2_15,
  data_out_3_0,
  data_out_3_1,
  data_out_3_2,
  data_out_3_3,
  data_out_3_4,
  data_out_3_5,
  data_out_3_6,
  data_out_3_7,
  data_out_3_8,
  data_out_3_9,
  data_out_3_10,
  data_out_3_12,
  data_out_3_13,
  data_out_3_14,
  data_out_3_15
)
;
input clk_PSRAM;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input quad_start_mcu;
input [22:1] address;
input [15:0] data_in_1;
input [3:0] mem_sio_1_in;
input [1:0] read_write;
input [15:0] data_in_2;
input [3:0] mem_sio_2_in;
input [15:0] data_in_3;
input [3:0] mem_sio_3_in;
output qpi_on_Z;
output mem_clk_enabled_d;
output next_write_Z;
output prev_ended;
output ended;
output fifo_rd_Z;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output mem_ce_d;
output n29_8;
output mem_sio_0_5_3;
output n28_6_4;
output n27_6_5;
output n26_6_6;
output n29_8_7;
output mem_sio_0_5_8;
output n28_6_9;
output n27_6_10;
output n26_6_11;
output n29_8_12;
output data_out_1_0;
output data_out_1_1;
output data_out_1_2;
output data_out_1_3;
output data_out_1_4;
output data_out_1_5;
output data_out_1_6;
output data_out_1_7;
output data_out_1_8;
output data_out_1_9;
output data_out_1_10;
output data_out_1_12;
output data_out_1_13;
output data_out_1_14;
output data_out_1_15;
output data_out_2_0;
output data_out_2_1;
output data_out_2_2;
output data_out_2_3;
output data_out_2_4;
output data_out_2_5;
output data_out_2_6;
output data_out_2_7;
output data_out_2_8;
output data_out_2_9;
output data_out_2_10;
output data_out_2_12;
output data_out_2_13;
output data_out_2_14;
output data_out_2_15;
output data_out_3_0;
output data_out_3_1;
output data_out_3_2;
output data_out_3_3;
output data_out_3_4;
output data_out_3_5;
output data_out_3_6;
output data_out_3_7;
output data_out_3_8;
output data_out_3_9;
output data_out_3_10;
output data_out_3_12;
output data_out_3_13;
output data_out_3_14;
output data_out_3_15;
wire n109_4;
wire step_0_8;
wire n187_18;
wire n190_16;
wire n196_12;
wire n193_20;
wire n139_4;
wire n109_5;
wire n109_6;
wire step_2_10;
wire n196_14;
wire n148_5;
wire n100_8;
wire n139_8;
wire spi_start;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_0_COUT;
wire n502_19;
wire n354_14;
wire n514_7;
wire mem_sio_0_11;
wire n41_6;
wire [15:0] timer;
wire [2:0] step;
wire [22:1] address_reg;
wire VCC;
wire GND;
  LUT3 n109_s1 (
    .F(n109_4),
    .I0(n139_8),
    .I1(n109_5),
    .I2(n109_6) 
);
defparam n109_s1.INIT=8'h80;
  LUT3 step_2_s4 (
    .F(step_0_8),
    .I0(n139_8),
    .I1(step_2_10),
    .I2(n109_4) 
);
defparam step_2_s4.INIT=8'hF4;
  LUT3 n187_s14 (
    .F(n187_18),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n187_s14.INIT=8'h80;
  LUT3 n190_s12 (
    .F(n190_16),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n190_s12.INIT=8'h60;
  LUT4 n196_s7 (
    .F(n196_12),
    .I0(prev_ended),
    .I1(ended),
    .I2(step[2]),
    .I3(n139_4) 
);
defparam n196_s7.INIT=16'h000B;
  LUT4 n193_s15 (
    .F(n193_20),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n109_4) 
);
defparam n193_s15.INIT=16'hFF40;
  LUT2 n139_s1 (
    .F(n139_4),
    .I0(step[0]),
    .I1(step[1]) 
);
defparam n139_s1.INIT=4'h1;
  LUT4 n109_s2 (
    .F(n109_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]),
    .I3(timer[12]) 
);
defparam n109_s2.INIT=16'h1000;
  LUT4 n109_s3 (
    .F(n109_6),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n109_s3.INIT=16'h0001;
  LUT3 step_2_s5 (
    .F(step_2_10),
    .I0(step[2]),
    .I1(prev_ended),
    .I2(ended) 
);
defparam step_2_s5.INIT=8'h10;
  LUT3 n196_s8 (
    .F(n196_14),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n196_s8.INIT=8'h56;
  LUT3 n148_s1 (
    .F(n148_5),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n148_s1.INIT=8'h02;
  LUT4 n100_s3 (
    .F(n100_8),
    .I0(timer[0]),
    .I1(step[2]),
    .I2(step[0]),
    .I3(step[1]) 
);
defparam n100_s3.INIT=16'hAAA9;
  LUT3 n139_s3 (
    .F(n139_8),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n139_s3.INIT=8'h01;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n86_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n87_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n88_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n89_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n90_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n91_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n92_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n93_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n94_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n95_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n96_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n97_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n98_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n99_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n85_1),
    .CLK(clk_PSRAM),
    .CE(n139_8),
    .RESET(n109_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n148_5) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n187_18),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n190_16),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n193_20),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n196_12),
    .CLK(clk_PSRAM),
    .CE(n196_14) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n100_8),
    .CLK(clk_PSRAM),
    .RESET(n109_4) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  memory_driver PSRAM1 (
    .qpi_on_Z(qpi_on_Z),
    .n139_8(n139_8),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .data_in_1(data_in_1[15:0]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .read_write(read_write[1:0]),
    .step(step[2:0]),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .fifo_rd_Z(fifo_rd_Z),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n502_19(n502_19),
    .n354_14(n354_14),
    .n514_7(n514_7),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_11(mem_sio_0_11),
    .n29_8(n29_8),
    .n41_6(n41_6),
    .address_reg(address_reg[22:1]),
    .data_out_1_0(data_out_1_0),
    .data_out_1_1(data_out_1_1),
    .data_out_1_2(data_out_1_2),
    .data_out_1_3(data_out_1_3),
    .data_out_1_4(data_out_1_4),
    .data_out_1_5(data_out_1_5),
    .data_out_1_6(data_out_1_6),
    .data_out_1_7(data_out_1_7),
    .data_out_1_8(data_out_1_8),
    .data_out_1_9(data_out_1_9),
    .data_out_1_10(data_out_1_10),
    .data_out_1_12(data_out_1_12),
    .data_out_1_13(data_out_1_13),
    .data_out_1_14(data_out_1_14),
    .data_out_1_15(data_out_1_15)
);
  memory_driver_0 PSRAM2 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_8(n139_8),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n514_7(n514_7),
    .mem_sio_0_11(mem_sio_0_11),
    .n354_14(n354_14),
    .n502_19(n502_19),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .data_in_2(data_in_2[15:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .step(step[2:0]),
    .address_reg(address_reg[22:1]),
    .read_write(read_write[1:0]),
    .mem_sio_0_5(mem_sio_0_5_3),
    .n28_6(n28_6_4),
    .n27_6(n27_6_5),
    .n26_6(n26_6_6),
    .n29_8(n29_8_7),
    .data_out_2_0(data_out_2_0),
    .data_out_2_1(data_out_2_1),
    .data_out_2_2(data_out_2_2),
    .data_out_2_3(data_out_2_3),
    .data_out_2_4(data_out_2_4),
    .data_out_2_5(data_out_2_5),
    .data_out_2_6(data_out_2_6),
    .data_out_2_7(data_out_2_7),
    .data_out_2_8(data_out_2_8),
    .data_out_2_9(data_out_2_9),
    .data_out_2_10(data_out_2_10),
    .data_out_2_12(data_out_2_12),
    .data_out_2_13(data_out_2_13),
    .data_out_2_14(data_out_2_14),
    .data_out_2_15(data_out_2_15)
);
  memory_driver_1 PSRAM3 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_8(n139_8),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n514_7(n514_7),
    .n354_14(n354_14),
    .mem_sio_0_11(mem_sio_0_11),
    .n502_19(n502_19),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .data_in_3(data_in_3[15:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .step(step[2:0]),
    .address_reg(address_reg[22:1]),
    .read_write(read_write[1:0]),
    .mem_sio_0_5(mem_sio_0_5_8),
    .n28_6(n28_6_9),
    .n27_6(n27_6_10),
    .n26_6(n26_6_11),
    .n29_8(n29_8_12),
    .data_out_3_0(data_out_3_0),
    .data_out_3_1(data_out_3_1),
    .data_out_3_2(data_out_3_2),
    .data_out_3_3(data_out_3_3),
    .data_out_3_4(data_out_3_4),
    .data_out_3_5(data_out_3_5),
    .data_out_3_6(data_out_3_6),
    .data_out_3_7(data_out_3_7),
    .data_out_3_8(data_out_3_8),
    .data_out_3_9(data_out_3_9),
    .data_out_3_10(data_out_3_10),
    .data_out_3_12(data_out_3_12),
    .data_out_3_13(data_out_3_13),
    .data_out_3_14(data_out_3_14),
    .data_out_3_15(data_out_3_15)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  trigger_Z,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [11:0] read;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [7:0] trigger_Z;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n797_6;
wire n797_7;
wire n835_20;
wire n835_21;
wire n835_22;
wire n835_23;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n1729_3;
wire n1745_3;
wire n1753_3;
wire n1761_3;
wire n1777_3;
wire n981_5;
wire n983_5;
wire n985_5;
wire n987_5;
wire n1898_4;
wire n152_16;
wire n154_15;
wire n156_15;
wire n157_15;
wire n160_15;
wire n161_15;
wire n163_15;
wire n166_27;
wire n169_7;
wire byteReady_8;
wire rxBitNumber_2_8;
wire \buffer[1]_7_8 ;
wire txByteCounter_1_9;
wire n955_18;
wire n990_26;
wire n1003_14;
wire n1018_13;
wire n1006_17;
wire n989_22;
wire n991_24;
wire n995_24;
wire n996_24;
wire n998_24;
wire n1001_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire rxState_2_9;
wire n167_28;
wire n165_28;
wire n179_15;
wire n178_14;
wire n177_14;
wire n184_4;
wire n1729_4;
wire n1737_4;
wire n1737_5;
wire n1769_4;
wire n1801_4;
wire n1882_5;
wire n1898_5;
wire n152_17;
wire n152_18;
wire n154_16;
wire n155_16;
wire n156_16;
wire n161_16;
wire n166_28;
wire byteReady_9;
wire txByteCounter_1_10;
wire txBitNumber_2_10;
wire n1016_17;
wire n1016_18;
wire n1006_18;
wire n994_25;
wire n995_25;
wire n998_25;
wire rxState_1_9;
wire rxState_1_10;
wire n1801_6;
wire n1801_7;
wire n1898_6;
wire n1898_7;
wire n1898_8;
wire n569_6;
wire n569_7;
wire byteReady_10;
wire byteReady_11;
wire byteReady_12;
wire byteReady_13;
wire rxState_1_13;
wire n1016_20;
wire n153_18;
wire n164_17;
wire n158_19;
wire n1801_9;
wire n569_9;
wire flag_end_tx_8;
wire txBitNumber_2_12;
wire n991_27;
wire n993_27;
wire n1020_15;
wire n160_18;
wire n162_17;
wire n298_22;
wire n1769_6;
wire n1793_6;
wire n1801_11;
wire n996_27;
wire n999_26;
wire n1005_15;
wire n182_6;
wire n183_6;
wire n1737_7;
wire txState_1_14;
wire txCounter_1_10;
wire n1000_26;
wire n997_26;
wire n994_27;
wire n992_26;
wire n1882_7;
wire n155_18;
wire n158_21;
wire n159_18;
wire n1793_8;
wire n487_9;
wire n485_9;
wire n486_9;
wire n484_9;
wire txState_0_10;
wire \buffer[0]_3_10 ;
wire byteReady;
wire n790_9;
wire n791_9;
wire n792_9;
wire n793_9;
wire n794_9;
wire n795_9;
wire n796_9;
wire n797_9;
wire n835_25;
wire n835_27;
wire n835_29;
wire n185_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [3:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [5:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [5:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [2:0] rxState;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n790_s6 (
    .F(n790_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n790_s6.INIT=8'hCA;
  LUT3 n790_s7 (
    .F(n790_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n790_s7.INIT=8'hCA;
  LUT3 n791_s6 (
    .F(n791_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n791_s6.INIT=8'hCA;
  LUT3 n791_s7 (
    .F(n791_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n791_s7.INIT=8'hCA;
  LUT3 n792_s6 (
    .F(n792_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n792_s6.INIT=8'hCA;
  LUT3 n792_s7 (
    .F(n792_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n792_s7.INIT=8'hCA;
  LUT3 n793_s6 (
    .F(n793_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n793_s6.INIT=8'hCA;
  LUT3 n793_s7 (
    .F(n793_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n793_s7.INIT=8'hCA;
  LUT3 n794_s6 (
    .F(n794_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n794_s6.INIT=8'hCA;
  LUT3 n794_s7 (
    .F(n794_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n794_s7.INIT=8'hCA;
  LUT3 n795_s6 (
    .F(n795_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n795_s6.INIT=8'hCA;
  LUT3 n795_s7 (
    .F(n795_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n795_s7.INIT=8'hCA;
  LUT3 n796_s6 (
    .F(n796_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n796_s6.INIT=8'hCA;
  LUT3 n796_s7 (
    .F(n796_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n796_s7.INIT=8'hCA;
  LUT3 n797_s6 (
    .F(n797_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n797_s6.INIT=8'hCA;
  LUT3 n797_s7 (
    .F(n797_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n797_s7.INIT=8'hCA;
  LUT3 n835_s24 (
    .F(n835_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n835_s24.INIT=8'hCA;
  LUT3 n835_s25 (
    .F(n835_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n835_s25.INIT=8'hCA;
  LUT3 n835_s26 (
    .F(n835_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n835_s26.INIT=8'hCA;
  LUT3 n835_s27 (
    .F(n835_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n835_s27.INIT=8'hCA;
  LUT3 n646_s0 (
    .F(n646_3),
    .I0(read[7]),
    .I1(dataIn[7]),
    .I2(n1882_7) 
);
defparam n646_s0.INIT=8'hAC;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(read[6]),
    .I1(dataIn[6]),
    .I2(n1882_7) 
);
defparam n647_s0.INIT=8'hAC;
  LUT3 n648_s0 (
    .F(n648_3),
    .I0(read[5]),
    .I1(dataIn[5]),
    .I2(n1882_7) 
);
defparam n648_s0.INIT=8'hAC;
  LUT3 n649_s0 (
    .F(n649_3),
    .I0(read[4]),
    .I1(dataIn[4]),
    .I2(n1882_7) 
);
defparam n649_s0.INIT=8'hAC;
  LUT3 n650_s0 (
    .F(n650_3),
    .I0(read[3]),
    .I1(dataIn[3]),
    .I2(n1882_7) 
);
defparam n650_s0.INIT=8'hAC;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(read[2]),
    .I1(dataIn[2]),
    .I2(n1882_7) 
);
defparam n651_s0.INIT=8'hAC;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(read[1]),
    .I1(dataIn[1]),
    .I2(n1882_7) 
);
defparam n652_s0.INIT=8'hAC;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(read[0]),
    .I1(dataIn[0]),
    .I2(n1882_7) 
);
defparam n653_s0.INIT=8'hAC;
  LUT3 n1729_s0 (
    .F(n1729_3),
    .I0(byteReady),
    .I1(rxByteCounter[3]),
    .I2(n1729_4) 
);
defparam n1729_s0.INIT=8'h80;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1745_s0.INIT=8'h40;
  LUT3 n1753_s0 (
    .F(n1753_3),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1737_5) 
);
defparam n1753_s0.INIT=8'h40;
  LUT3 n1761_s0 (
    .F(n1761_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1761_s0.INIT=8'h10;
  LUT3 n1777_s0 (
    .F(n1777_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1769_4) 
);
defparam n1777_s0.INIT=8'h40;
  LUT4 n981_s2 (
    .F(n981_5),
    .I0(n1801_9),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n1882_7) 
);
defparam n981_s2.INIT=16'hF044;
  LUT4 n983_s2 (
    .F(n983_5),
    .I0(n1801_9),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n1882_7) 
);
defparam n983_s2.INIT=16'hF044;
  LUT4 n985_s2 (
    .F(n985_5),
    .I0(dataIn[1]),
    .I1(n1793_6),
    .I2(read[9]),
    .I3(n1882_7) 
);
defparam n985_s2.INIT=16'hF088;
  LUT4 n987_s2 (
    .F(n987_5),
    .I0(dataIn[0]),
    .I1(n1793_6),
    .I2(read[8]),
    .I3(n1882_7) 
);
defparam n987_s2.INIT=16'hF088;
  LUT3 n1898_s1 (
    .F(n1898_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1898_5) 
);
defparam n1898_s1.INIT=8'h40;
  LUT4 n152_s12 (
    .F(n152_16),
    .I0(rxCounter[11]),
    .I1(n152_17),
    .I2(rxCounter[12]),
    .I3(n152_18) 
);
defparam n152_s12.INIT=16'h7800;
  LUT3 n154_s11 (
    .F(n154_15),
    .I0(rxCounter[10]),
    .I1(n154_16),
    .I2(n152_18) 
);
defparam n154_s11.INIT=8'h60;
  LUT4 n156_s11 (
    .F(n156_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(rxCounter[8]),
    .I3(n152_18) 
);
defparam n156_s11.INIT=16'h7800;
  LUT3 n157_s11 (
    .F(n157_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(n152_18) 
);
defparam n157_s11.INIT=8'h60;
  LUT3 n160_s11 (
    .F(n160_15),
    .I0(rxCounter[4]),
    .I1(n160_18),
    .I2(n152_18) 
);
defparam n160_s11.INIT=8'h60;
  LUT4 n161_s11 (
    .F(n161_15),
    .I0(rxCounter[2]),
    .I1(n161_16),
    .I2(rxCounter[3]),
    .I3(n152_18) 
);
defparam n161_s11.INIT=16'h7800;
  LUT3 n163_s11 (
    .F(n163_15),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(n152_18) 
);
defparam n163_s11.INIT=8'h60;
  LUT4 n166_s19 (
    .F(n166_27),
    .I0(n166_28),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam n166_s19.INIT=16'hC5CC;
  LUT3 n169_s3 (
    .F(n169_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n169_s3.INIT=8'h40;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(byteReady_9),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h2003;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1769_4),
    .I3(n1882_7) 
);
defparam \buffer[1]_7_s3 .INIT=16'hFF40;
  LUT4 txByteCounter_1_s4 (
    .F(txByteCounter_1_9),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txByteCounter_1_10),
    .I3(n1882_7) 
);
defparam txByteCounter_1_s4.INIT=16'hFFB0;
  LUT3 n955_s14 (
    .F(n955_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txByteCounter_1_10) 
);
defparam n955_s14.INIT=8'h40;
  LUT3 n990_s22 (
    .F(n990_26),
    .I0(n1898_5),
    .I1(txBitNumber_2_10),
    .I2(txByteCounter_1_9) 
);
defparam n990_s22.INIT=8'hF8;
  LUT2 n1003_s10 (
    .F(n1003_14),
    .I0(txByteCounter[1]),
    .I1(n1005_15) 
);
defparam n1003_s10.INIT=4'h8;
  LUT3 n1018_s9 (
    .F(n1018_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(n1016_18) 
);
defparam n1018_s9.INIT=8'h60;
  LUT4 n1006_s13 (
    .F(n1006_17),
    .I0(n1006_18),
    .I1(n835_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n1006_s13.INIT=16'hFC05;
  LUT3 n989_s18 (
    .F(n989_22),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5) 
);
defparam n989_s18.INIT=8'h60;
  LUT4 n991_s18 (
    .F(n991_24),
    .I0(txCounter[9]),
    .I1(n991_27),
    .I2(n1882_5),
    .I3(txCounter[10]) 
);
defparam n991_s18.INIT=16'h0708;
  LUT3 n995_s18 (
    .F(n995_24),
    .I0(txCounter[6]),
    .I1(n995_25),
    .I2(txState_1_14) 
);
defparam n995_s18.INIT=8'h60;
  LUT4 n996_s18 (
    .F(n996_24),
    .I0(txCounter[4]),
    .I1(n996_27),
    .I2(n1882_5),
    .I3(txCounter[5]) 
);
defparam n996_s18.INIT=16'h0708;
  LUT4 n998_s18 (
    .F(n998_24),
    .I0(txCounter[2]),
    .I1(n998_25),
    .I2(n1882_5),
    .I3(txCounter[3]) 
);
defparam n998_s18.INIT=16'h0708;
  LUT3 n1001_s13 (
    .F(n1001_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n1001_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT3 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(rxState[2]),
    .I1(rxState_1_9),
    .I2(rxState_1_10) 
);
defparam rxState_1_s3.INIT=8'hEF;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(rxByteCounter[3]),
    .I1(n1729_4),
    .I2(n1793_6),
    .I3(byteReady) 
);
defparam \buffer[0]_7_s3 .INIT=16'h4F00;
  LUT3 rxState_2_s4 (
    .F(rxState_2_9),
    .I0(byteReady_8),
    .I1(rxState[2]),
    .I2(rxState_1_8) 
);
defparam rxState_2_s4.INIT=8'hB0;
  LUT3 n167_s21 (
    .F(n167_28),
    .I0(n166_28),
    .I1(rxState[0]),
    .I2(rxState[2]) 
);
defparam n167_s21.INIT=8'h0B;
  LUT3 n165_s21 (
    .F(n165_28),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(n166_28) 
);
defparam n165_s21.INIT=8'h40;
  LUT2 n179_s10 (
    .F(n179_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n179_s10.INIT=4'h4;
  LUT3 n178_s9 (
    .F(n178_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n178_s9.INIT=8'h60;
  LUT4 n177_s9 (
    .F(n177_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n177_s9.INIT=16'h7800;
  LUT2 n184_s0 (
    .F(n184_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n184_s0.INIT=4'h6;
  LUT3 n1729_s1 (
    .F(n1729_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]) 
);
defparam n1729_s1.INIT=8'h01;
  LUT2 n1737_s1 (
    .F(n1737_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n1737_s1.INIT=4'h8;
  LUT3 n1737_s2 (
    .F(n1737_5),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(byteReady) 
);
defparam n1737_s2.INIT=8'h40;
  LUT3 n1769_s1 (
    .F(n1769_4),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(byteReady) 
);
defparam n1769_s1.INIT=8'h10;
  LUT2 n1801_s1 (
    .F(n1801_4),
    .I0(n1801_6),
    .I1(n1801_7) 
);
defparam n1801_s1.INIT=4'h8;
  LUT2 n1882_s2 (
    .F(n1882_5),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n1882_s2.INIT=4'h1;
  LUT3 n1898_s2 (
    .F(n1898_5),
    .I0(n1898_6),
    .I1(n1898_7),
    .I2(n1898_8) 
);
defparam n1898_s2.INIT=8'h80;
  LUT2 n152_s13 (
    .F(n152_17),
    .I0(rxCounter[10]),
    .I1(n154_16) 
);
defparam n152_s13.INIT=4'h8;
  LUT3 n152_s14 (
    .F(n152_18),
    .I0(rxState_1_9),
    .I1(rxState[2]),
    .I2(rxBitNumber_2_8) 
);
defparam n152_s14.INIT=8'h0D;
  LUT4 n154_s12 (
    .F(n154_16),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n156_16) 
);
defparam n154_s12.INIT=16'h8000;
  LUT4 n155_s12 (
    .F(n155_16),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n156_16),
    .I3(rxCounter[9]) 
);
defparam n155_s12.INIT=16'h7F80;
  LUT4 n156_s12 (
    .F(n156_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n160_18) 
);
defparam n156_s12.INIT=16'h8000;
  LUT2 n161_s12 (
    .F(n161_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]) 
);
defparam n161_s12.INIT=4'h8;
  LUT4 n166_s20 (
    .F(n166_28),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n166_s20.INIT=16'h8000;
  LUT4 byteReady_s4 (
    .F(byteReady_9),
    .I0(rxCounter[5]),
    .I1(rxCounter[6]),
    .I2(byteReady_10),
    .I3(byteReady_11) 
);
defparam byteReady_s4.INIT=16'h4000;
  LUT3 txByteCounter_1_s5 (
    .F(txByteCounter_1_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5) 
);
defparam txByteCounter_1_s5.INIT=8'h80;
  LUT4 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txState[0]),
    .I1(txBitNumber[2]),
    .I2(txState[1]),
    .I3(n1016_17) 
);
defparam txBitNumber_2_s5.INIT=16'h4000;
  LUT2 n1016_s13 (
    .F(n1016_17),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]) 
);
defparam n1016_s13.INIT=4'h8;
  LUT3 n1016_s14 (
    .F(n1016_18),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5) 
);
defparam n1016_s14.INIT=8'h40;
  LUT2 n1006_s14 (
    .F(n1006_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n1006_s14.INIT=4'h4;
  LUT4 n994_s19 (
    .F(n994_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n996_27) 
);
defparam n994_s19.INIT=16'h8000;
  LUT3 n995_s19 (
    .F(n995_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n996_27) 
);
defparam n995_s19.INIT=8'h80;
  LUT2 n998_s19 (
    .F(n998_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]) 
);
defparam n998_s19.INIT=4'h8;
  LUT3 rxState_1_s4 (
    .F(rxState_1_9),
    .I0(rxCounter[5]),
    .I1(byteReady_10),
    .I2(rxState_1_13) 
);
defparam rxState_1_s4.INIT=8'h80;
  LUT4 rxState_1_s5 (
    .F(rxState_1_10),
    .I0(uart_rx_d),
    .I1(byteReady_9),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxState_1_s5.INIT=16'h03FA;
  LUT4 n1801_s3 (
    .F(n1801_6),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n1801_s3.INIT=16'h1000;
  LUT4 n1801_s4 (
    .F(n1801_7),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(dataIn[1]),
    .I3(dataIn[0]) 
);
defparam n1801_s4.INIT=16'h1000;
  LUT4 n1898_s3 (
    .F(n1898_6),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[4]),
    .I3(txCounter[5]) 
);
defparam n1898_s3.INIT=16'h0001;
  LUT4 n1898_s4 (
    .F(n1898_7),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(txCounter[9]),
    .I3(txCounter[6]) 
);
defparam n1898_s4.INIT=16'h0100;
  LUT3 n1898_s5 (
    .F(n1898_8),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[10]) 
);
defparam n1898_s5.INIT=8'h01;
  LUT4 n569_s3 (
    .F(n569_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n569_s3.INIT=16'h0100;
  LUT4 n569_s4 (
    .F(n569_7),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(\buffer[0] [7]),
    .I3(\buffer[0] [6]) 
);
defparam n569_s4.INIT=16'h0100;
  LUT3 byteReady_s5 (
    .F(byteReady_10),
    .I0(rxCounter[7]),
    .I1(byteReady_12),
    .I2(byteReady_13) 
);
defparam byteReady_s5.INIT=8'h40;
  LUT2 byteReady_s6 (
    .F(byteReady_11),
    .I0(rxCounter[4]),
    .I1(rxCounter[10]) 
);
defparam byteReady_s6.INIT=4'h1;
  LUT4 byteReady_s7 (
    .F(byteReady_12),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]),
    .I2(rxCounter[11]),
    .I3(rxCounter[12]) 
);
defparam byteReady_s7.INIT=16'h0001;
  LUT4 byteReady_s8 (
    .F(byteReady_13),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam byteReady_s8.INIT=16'h0001;
  LUT4 rxState_1_s7 (
    .F(rxState_1_13),
    .I0(rxCounter[6]),
    .I1(rxState[0]),
    .I2(rxCounter[4]),
    .I3(rxCounter[10]) 
);
defparam rxState_1_s7.INIT=16'h0004;
  LUT4 n1016_s15 (
    .F(n1016_20),
    .I0(txBitNumber[2]),
    .I1(txBitNumber[0]),
    .I2(txBitNumber[1]),
    .I3(n1016_18) 
);
defparam n1016_s15.INIT=16'h6A00;
  LUT4 n153_s13 (
    .F(n153_18),
    .I0(rxCounter[11]),
    .I1(rxCounter[10]),
    .I2(n154_16),
    .I3(n152_18) 
);
defparam n153_s13.INIT=16'h6A00;
  LUT4 n164_s12 (
    .F(n164_17),
    .I0(n152_18),
    .I1(rxCounter[0]),
    .I2(rxState[2]),
    .I3(byteReady_9) 
);
defparam n164_s12.INIT=16'h0777;
  LUT4 n158_s14 (
    .F(n158_19),
    .I0(rxState[2]),
    .I1(byteReady_9),
    .I2(n158_21),
    .I3(n152_18) 
);
defparam n158_s14.INIT=16'h7000;
  LUT3 n1801_s5 (
    .F(n1801_9),
    .I0(n569_6),
    .I1(n569_7),
    .I2(n298_22) 
);
defparam n1801_s5.INIT=8'h80;
  LUT4 n569_s5 (
    .F(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .I2(n1801_4),
    .I3(byteReady) 
);
defparam n569_s5.INIT=16'hF700;
  LUT4 flag_end_tx_s5 (
    .F(flag_end_tx_8),
    .I0(n1882_7),
    .I1(txByteCounter[1]),
    .I2(txByteCounter[0]),
    .I3(txByteCounter_1_10) 
);
defparam flag_end_tx_s5.INIT=16'hBAAA;
  LUT4 txBitNumber_2_s6 (
    .F(txBitNumber_2_12),
    .I0(txBitNumber_2_10),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam txBitNumber_2_s6.INIT=16'h1400;
  LUT3 n991_s20 (
    .F(n991_27),
    .I0(txCounter[8]),
    .I1(txCounter[7]),
    .I2(n994_25) 
);
defparam n991_s20.INIT=8'h80;
  LUT4 n993_s20 (
    .F(n993_27),
    .I0(n1882_5),
    .I1(txCounter[8]),
    .I2(txCounter[7]),
    .I3(n994_25) 
);
defparam n993_s20.INIT=16'h1444;
  LUT4 n1020_s10 (
    .F(n1020_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam n1020_s10.INIT=16'h1000;
  LUT4 n160_s13 (
    .F(n160_18),
    .I0(rxCounter[2]),
    .I1(rxCounter[3]),
    .I2(rxCounter[0]),
    .I3(rxCounter[1]) 
);
defparam n160_s13.INIT=16'h8000;
  LUT4 n162_s12 (
    .F(n162_17),
    .I0(rxCounter[2]),
    .I1(rxCounter[0]),
    .I2(rxCounter[1]),
    .I3(n152_18) 
);
defparam n162_s12.INIT=16'h6A00;
  LUT4 n298_s13 (
    .F(n298_22),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]),
    .I3(rxByteCounter[3]) 
);
defparam n298_s13.INIT=16'hFE00;
  LUT4 n1769_s2 (
    .F(n1769_6),
    .I0(n1737_4),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]),
    .I3(byteReady) 
);
defparam n1769_s2.INIT=16'h0200;
  LUT3 n1793_s2 (
    .F(n1793_6),
    .I0(n1801_6),
    .I1(n1801_7),
    .I2(n1801_9) 
);
defparam n1793_s2.INIT=8'h07;
  LUT4 n1801_s6 (
    .F(n1801_11),
    .I0(n1801_6),
    .I1(n1801_7),
    .I2(byteReady),
    .I3(n1801_9) 
);
defparam n1801_s6.INIT=16'h7000;
  LUT4 n996_s20 (
    .F(n996_27),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n996_s20.INIT=16'h8000;
  LUT4 n999_s19 (
    .F(n999_26),
    .I0(n1882_5),
    .I1(txCounter[2]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n999_s19.INIT=16'h1444;
  LUT4 n1005_s10 (
    .F(n1005_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam n1005_s10.INIT=16'h4000;
  LUT4 n182_s1 (
    .F(n182_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[3]) 
);
defparam n182_s1.INIT=16'h7F80;
  LUT3 n183_s1 (
    .F(n183_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]) 
);
defparam n183_s1.INIT=8'h6A;
  LUT3 n1737_s3 (
    .F(n1737_7),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1737_s3.INIT=8'h80;
  LUT4 txState_1_s8 (
    .F(txState_1_14),
    .I0(n1882_5),
    .I1(n1898_6),
    .I2(n1898_7),
    .I3(n1898_8) 
);
defparam txState_1_s8.INIT=16'h1555;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n1000_s19 (
    .F(n1000_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n1000_s19.INIT=16'h0EE0;
  LUT4 n997_s19 (
    .F(n997_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n996_27) 
);
defparam n997_s19.INIT=16'h0EE0;
  LUT4 n994_s20 (
    .F(n994_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n994_25) 
);
defparam n994_s20.INIT=16'h0EE0;
  LUT4 n992_s19 (
    .F(n992_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[9]),
    .I3(n991_27) 
);
defparam n992_s19.INIT=16'h0EE0;
  LUT3 n1882_s3 (
    .F(n1882_7),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n1882_s3.INIT=8'h02;
  LUT4 n155_s13 (
    .F(n155_18),
    .I0(n155_16),
    .I1(rxState_1_9),
    .I2(rxState[2]),
    .I3(rxBitNumber_2_8) 
);
defparam n155_s13.INIT=16'h00A2;
  LUT4 n158_s15 (
    .F(n158_21),
    .I0(rxCounter[5]),
    .I1(rxCounter[4]),
    .I2(n160_18),
    .I3(rxCounter[6]) 
);
defparam n158_s15.INIT=16'h7F80;
  LUT4 n159_s13 (
    .F(n159_18),
    .I0(rxCounter[5]),
    .I1(rxCounter[4]),
    .I2(n160_18),
    .I3(n152_18) 
);
defparam n159_s13.INIT=16'h6A00;
  LUT4 n1793_s3 (
    .F(n1793_8),
    .I0(n1801_6),
    .I1(n1801_7),
    .I2(n1801_9),
    .I3(byteReady) 
);
defparam n1793_s3.INIT=16'hF800;
  LUT4 n487_s4 (
    .F(n487_9),
    .I0(dataIn[4]),
    .I1(n1801_6),
    .I2(n1801_7),
    .I3(n1801_9) 
);
defparam n487_s4.INIT=16'h002A;
  LUT4 n485_s4 (
    .F(n485_9),
    .I0(dataIn[6]),
    .I1(n1801_6),
    .I2(n1801_7),
    .I3(n1801_9) 
);
defparam n485_s4.INIT=16'h002A;
  LUT4 n486_s4 (
    .F(n486_9),
    .I0(n569_6),
    .I1(n569_7),
    .I2(n298_22),
    .I3(dataIn[5]) 
);
defparam n486_s4.INIT=16'h7F00;
  LUT4 n484_s4 (
    .F(n484_9),
    .I0(n569_6),
    .I1(n569_7),
    .I2(n298_22),
    .I3(dataIn[7]) 
);
defparam n484_s4.INIT=16'h7F00;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState_1_14),
    .I1(send_uart),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam txState_0_s4.INIT=16'h5554;
  LUT4 \buffer[0]_3_s4  (
    .F(\buffer[0]_3_10 ),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s4 .INIT=16'hFF02;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n177_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n178_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n179_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n182_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n183_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n184_4),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n185_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1761_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n298_22),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n569_9) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE trigger_7_s0 (
    .Q(trigger_Z[7]),
    .D(\buffer[1] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_6_s0 (
    .Q(trigger_Z[6]),
    .D(\buffer[1] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_5_s0 (
    .Q(trigger_Z[5]),
    .D(\buffer[1] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_4_s0 (
    .Q(trigger_Z[4]),
    .D(\buffer[1] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_3_s0 (
    .Q(trigger_Z[3]),
    .D(\buffer[1] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_2_s0 (
    .Q(trigger_Z[2]),
    .D(\buffer[1] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_1_s0 (
    .Q(trigger_Z[1]),
    .D(\buffer[1] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE trigger_0_s0 (
    .Q(trigger_Z[0]),
    .D(\buffer[1] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1801_11) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n790_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n791_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n792_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n793_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n794_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n795_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n796_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n797_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n646_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n647_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n648_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n649_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n650_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n651_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n652_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n653_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n955_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_8) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n989_22),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n990_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n991_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n992_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n993_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n994_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n995_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n996_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n997_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n998_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n999_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n1000_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_1_s2 (
    .Q(txByteCounter[1]),
    .D(n1003_14),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n1005_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n1016_20),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_12) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n1018_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_12) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n1020_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_12) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n153_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n154_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n155_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n156_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n157_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n158_19),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n159_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n160_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n161_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n162_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n163_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n164_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n165_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n166_27),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n167_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFRE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n484_9),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ),
    .RESET(n1882_7) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFRE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n485_9),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ),
    .RESET(n1882_7) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFRE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n486_9),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ),
    .RESET(n1882_7) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFRE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n487_9),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ),
    .RESET(n1882_7) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n981_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_3_10 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n983_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_3_10 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n985_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_3_10 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n987_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_3_10 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n152_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n1001_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n1006_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  MUX2_LUT5 n790_s5 (
    .O(n790_9),
    .I0(n790_6),
    .I1(n790_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n791_s5 (
    .O(n791_9),
    .I0(n791_6),
    .I1(n791_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n792_s5 (
    .O(n792_9),
    .I0(n792_6),
    .I1(n792_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n793_s5 (
    .O(n793_9),
    .I0(n793_6),
    .I1(n793_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n794_s5 (
    .O(n794_9),
    .I0(n794_6),
    .I1(n794_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n795_s5 (
    .O(n795_9),
    .I0(n795_6),
    .I1(n795_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n796_s5 (
    .O(n796_9),
    .I0(n796_6),
    .I1(n796_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n797_s5 (
    .O(n797_9),
    .I0(n797_6),
    .I1(n797_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n835_s22 (
    .O(n835_25),
    .I0(n835_20),
    .I1(n835_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n835_s23 (
    .O(n835_27),
    .I0(n835_22),
    .I1(n835_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n835_s21 (
    .O(n835_29),
    .I0(n835_25),
    .I1(n835_27),
    .S0(txBitNumber[2]) 
);
  INV n185_s2 (
    .O(n185_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module Gowin_SDPB (
  BRAM_wr,
  BRAM_rd,
  begin_PP,
  n20_6,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_16,
  data_in_17,
  data_in_18,
  data_in_19,
  data_in_20,
  data_in_21,
  data_in_22,
  data_in_23,
  data_in_24,
  data_in_25,
  data_in_26,
  data_in_27,
  data_in_32,
  data_in_33,
  data_in_34,
  data_in_35,
  data_in_36,
  data_in_37,
  data_in_38,
  data_in_39,
  data_in_40,
  data_in_45,
  data_in_46,
  data_in_47,
  data_in_48,
  data_in_49,
  data_in_50,
  data_in_51,
  data_in_52,
  data_in_53,
  data_in_54,
  data_in_55,
  data_in_56,
  data_in_60,
  wr_ad,
  rd_ad,
  data_uart
)
;
input BRAM_wr;
input BRAM_rd;
input begin_PP;
input n20_6;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_16;
input data_in_17;
input data_in_18;
input data_in_19;
input data_in_20;
input data_in_21;
input data_in_22;
input data_in_23;
input data_in_24;
input data_in_25;
input data_in_26;
input data_in_27;
input data_in_32;
input data_in_33;
input data_in_34;
input data_in_35;
input data_in_36;
input data_in_37;
input data_in_38;
input data_in_39;
input data_in_40;
input data_in_45;
input data_in_46;
input data_in_47;
input data_in_48;
input data_in_49;
input data_in_50;
input data_in_51;
input data_in_52;
input data_in_53;
input data_in_54;
input data_in_55;
input data_in_56;
input data_in_60;
input [7:0] wr_ad;
input [9:0] rd_ad;
output [11:0] data_uart;
wire [31:8] DO;
wire [31:4] DO_0;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:8],data_uart[7:0]}),
    .DI({data_in_55,data_in_54,data_in_53,data_in_52,data_in_51,data_in_50,data_in_49,data_in_48,data_in_39,data_in_38,data_in_37,data_in_36,data_in_35,data_in_34,data_in_33,data_in_32,data_in_23,data_in_22,data_in_21,data_in_20,data_in_19,data_in_18,data_in_17,data_in_16,data_in_7,data_in_6,data_in_5,data_in_4,data_in_3,data_in_2,data_in_1,data_in_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,wr_ad[7:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,rd_ad[9:0],GND,GND,GND}),
    .CLKA(BRAM_wr),
    .CLKB(BRAM_rd),
    .CEA(begin_PP),
    .CEB(begin_PP),
    .OCE(GND),
    .RESETA(n20_6),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=32;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:4],data_uart[11:8]}),
    .DI({GND,GND,GND,data_in_60,data_in_60,data_in_60,data_in_60,data_in_56,data_in_47,data_in_46,data_in_45,data_in_60,data_in_60,data_in_60,data_in_60,data_in_40,data_in_60,data_in_60,data_in_60,data_in_60,data_in_27,data_in_26,data_in_25,data_in_24,data_in_60,data_in_60,data_in_60,data_in_60,data_in_11,data_in_10,data_in_9,data_in_8}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,wr_ad[7:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,rd_ad[9:0],GND,GND,GND}),
    .CLKA(BRAM_wr),
    .CLKB(BRAM_rd),
    .CEA(begin_PP),
    .CEB(begin_PP),
    .OCE(GND),
    .RESETA(n20_6),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=32;
defparam sdpb_inst_1.BIT_WIDTH_1=8;
defparam sdpb_inst_1.BLK_SEL_0=3'b000;
defparam sdpb_inst_1.BLK_SEL_1=3'b000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SDPB */
module Post_Process (
  clk_PSRAM,
  begin_PP,
  BRAM_rd,
  end_PP,
  BRAM_wr,
  data_out_1_0,
  data_out_1_1,
  data_out_1_2,
  data_out_1_3,
  data_out_1_4,
  data_out_1_5,
  data_out_1_6,
  data_out_1_7,
  data_out_1_8,
  data_out_1_9,
  data_out_1_10,
  data_out_1_12,
  data_out_1_13,
  data_out_1_14,
  data_out_1_15,
  data_out_2_0,
  data_out_2_1,
  data_out_2_2,
  data_out_2_3,
  data_out_2_4,
  data_out_2_5,
  data_out_2_6,
  data_out_2_7,
  data_out_2_8,
  data_out_2_9,
  data_out_2_10,
  data_out_2_12,
  data_out_2_13,
  data_out_2_14,
  data_out_2_15,
  data_out_3_0,
  data_out_3_1,
  data_out_3_2,
  data_out_3_3,
  data_out_3_4,
  data_out_3_5,
  data_out_3_6,
  data_out_3_7,
  data_out_3_8,
  data_out_3_9,
  data_out_3_10,
  data_out_3_12,
  data_out_3_13,
  data_out_3_14,
  data_out_3_15,
  ended_Z,
  write_read_Z,
  data_uart
)
;
input clk_PSRAM;
input begin_PP;
input BRAM_rd;
input end_PP;
input BRAM_wr;
input data_out_1_0;
input data_out_1_1;
input data_out_1_2;
input data_out_1_3;
input data_out_1_4;
input data_out_1_5;
input data_out_1_6;
input data_out_1_7;
input data_out_1_8;
input data_out_1_9;
input data_out_1_10;
input data_out_1_12;
input data_out_1_13;
input data_out_1_14;
input data_out_1_15;
input data_out_2_0;
input data_out_2_1;
input data_out_2_2;
input data_out_2_3;
input data_out_2_4;
input data_out_2_5;
input data_out_2_6;
input data_out_2_7;
input data_out_2_8;
input data_out_2_9;
input data_out_2_10;
input data_out_2_12;
input data_out_2_13;
input data_out_2_14;
input data_out_2_15;
input data_out_3_0;
input data_out_3_1;
input data_out_3_2;
input data_out_3_3;
input data_out_3_4;
input data_out_3_5;
input data_out_3_6;
input data_out_3_7;
input data_out_3_8;
input data_out_3_9;
input data_out_3_10;
input data_out_3_12;
input data_out_3_13;
input data_out_3_14;
input data_out_3_15;
output ended_Z;
output write_read_Z;
output [11:0] data_uart;
wire n553_3;
wire n74_6;
wire n73_5;
wire n72_5;
wire n71_5;
wire n70_5;
wire n69_5;
wire n68_5;
wire n67_5;
wire n131_5;
wire n129_5;
wire n128_5;
wire n126_5;
wire n125_5;
wire n124_5;
wire n123_5;
wire n553_4;
wire n553_5;
wire rd_ad_9_7;
wire rd_ad_9_8;
wire wr_ad_7_8;
wire n71_6;
wire n70_6;
wire n69_6;
wire n130_6;
wire n127_6;
wire n125_6;
wire n123_6;
wire n553_6;
wire n553_7;
wire n553_8;
wire n553_9;
wire n553_10;
wire rd_ad_9_9;
wire n553_11;
wire n553_12;
wire n553_13;
wire n553_14;
wire n553_15;
wire n553_16;
wire n553_17;
wire n553_18;
wire n68_8;
wire wr_ad_7_10;
wire n128_8;
wire n130_8;
wire n132_9;
wire rd_ad_9_11;
wire n122_14;
wire n127_8;
wire n20_6;
wire [9:0] rd_ad;
wire [7:0] wr_ad;
wire [60:0] data_in;
wire VCC;
wire GND;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(BRAM_rd),
    .I1(n553_4),
    .I2(write_read_Z),
    .I3(n553_5) 
);
defparam n553_s0.INIT=16'hFF80;
  LUT2 n74_s2 (
    .F(n74_6),
    .I0(wr_ad[0]),
    .I1(wr_ad_7_8) 
);
defparam n74_s2.INIT=4'h4;
  LUT3 n73_s1 (
    .F(n73_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad_7_8) 
);
defparam n73_s1.INIT=8'h60;
  LUT4 n72_s1 (
    .F(n72_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]),
    .I3(wr_ad_7_8) 
);
defparam n72_s1.INIT=16'h7800;
  LUT3 n71_s1 (
    .F(n71_5),
    .I0(wr_ad[3]),
    .I1(n71_6),
    .I2(wr_ad_7_8) 
);
defparam n71_s1.INIT=8'h60;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(wr_ad[4]),
    .I1(n70_6),
    .I2(wr_ad_7_8) 
);
defparam n70_s1.INIT=8'h60;
  LUT4 n69_s1 (
    .F(n69_5),
    .I0(n71_6),
    .I1(n69_6),
    .I2(wr_ad[5]),
    .I3(wr_ad_7_8) 
);
defparam n69_s1.INIT=16'h7800;
  LUT3 n68_s1 (
    .F(n68_5),
    .I0(wr_ad[6]),
    .I1(n68_8),
    .I2(wr_ad_7_8) 
);
defparam n68_s1.INIT=8'h60;
  LUT4 n67_s1 (
    .F(n67_5),
    .I0(wr_ad[6]),
    .I1(n68_8),
    .I2(wr_ad[7]),
    .I3(wr_ad_7_8) 
);
defparam n67_s1.INIT=16'h7800;
  LUT3 n131_s1 (
    .F(n131_5),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]),
    .I2(rd_ad_9_8) 
);
defparam n131_s1.INIT=8'h60;
  LUT4 n129_s1 (
    .F(n129_5),
    .I0(rd_ad[2]),
    .I1(n130_6),
    .I2(rd_ad[3]),
    .I3(rd_ad_9_8) 
);
defparam n129_s1.INIT=16'h7800;
  LUT3 n128_s1 (
    .F(n128_5),
    .I0(rd_ad[4]),
    .I1(n128_8),
    .I2(rd_ad_9_8) 
);
defparam n128_s1.INIT=8'h60;
  LUT4 n126_s1 (
    .F(n126_5),
    .I0(rd_ad[5]),
    .I1(n127_6),
    .I2(rd_ad[6]),
    .I3(rd_ad_9_8) 
);
defparam n126_s1.INIT=16'h7800;
  LUT3 n125_s1 (
    .F(n125_5),
    .I0(rd_ad[7]),
    .I1(n125_6),
    .I2(rd_ad_9_8) 
);
defparam n125_s1.INIT=8'h60;
  LUT4 n124_s1 (
    .F(n124_5),
    .I0(rd_ad[7]),
    .I1(n125_6),
    .I2(rd_ad[8]),
    .I3(rd_ad_9_8) 
);
defparam n124_s1.INIT=16'h7800;
  LUT2 n123_s1 (
    .F(n123_5),
    .I0(n123_6),
    .I1(rd_ad_9_8) 
);
defparam n123_s1.INIT=4'h4;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(n553_6),
    .I1(n553_7),
    .I2(rd_ad[5]),
    .I3(n553_8) 
);
defparam n553_s1.INIT=16'h4100;
  LUT2 n553_s2 (
    .F(n553_5),
    .I0(n553_9),
    .I1(n553_10) 
);
defparam n553_s2.INIT=4'h8;
  LUT4 rd_ad_9_s3 (
    .F(rd_ad_9_7),
    .I0(end_PP),
    .I1(BRAM_wr),
    .I2(n553_7),
    .I3(write_read_Z) 
);
defparam rd_ad_9_s3.INIT=16'h00F8;
  LUT4 rd_ad_9_s4 (
    .F(rd_ad_9_8),
    .I0(n553_4),
    .I1(rd_ad_9_9),
    .I2(write_read_Z),
    .I3(BRAM_rd) 
);
defparam rd_ad_9_s4.INIT=16'h1000;
  LUT4 wr_ad_7_s4 (
    .F(wr_ad_7_8),
    .I0(write_read_Z),
    .I1(end_PP),
    .I2(n553_7),
    .I3(BRAM_wr) 
);
defparam wr_ad_7_s4.INIT=16'h0100;
  LUT3 n71_s2 (
    .F(n71_6),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]) 
);
defparam n71_s2.INIT=8'h80;
  LUT4 n70_s2 (
    .F(n70_6),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]),
    .I3(wr_ad[3]) 
);
defparam n70_s2.INIT=16'h8000;
  LUT2 n69_s2 (
    .F(n69_6),
    .I0(wr_ad[3]),
    .I1(wr_ad[4]) 
);
defparam n69_s2.INIT=4'h8;
  LUT2 n130_s2 (
    .F(n130_6),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]) 
);
defparam n130_s2.INIT=4'h8;
  LUT2 n127_s2 (
    .F(n127_6),
    .I0(rd_ad[4]),
    .I1(n128_8) 
);
defparam n127_s2.INIT=4'h8;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(rd_ad[4]),
    .I1(rd_ad[5]),
    .I2(rd_ad[6]),
    .I3(n128_8) 
);
defparam n125_s2.INIT=16'h8000;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(rd_ad[8]),
    .I1(rd_ad[7]),
    .I2(n125_6),
    .I3(rd_ad[9]) 
);
defparam n123_s2.INIT=16'h007F;
  LUT4 n553_s3 (
    .F(n553_6),
    .I0(wr_ad[6]),
    .I1(rd_ad[3]),
    .I2(n68_8),
    .I3(n553_11) 
);
defparam n553_s3.INIT=16'hDFB6;
  LUT3 n553_s4 (
    .F(n553_7),
    .I0(wr_ad[6]),
    .I1(wr_ad[7]),
    .I2(n68_8) 
);
defparam n553_s4.INIT=8'h80;
  LUT4 n553_s5 (
    .F(n553_8),
    .I0(n553_12),
    .I1(n553_13),
    .I2(n553_14),
    .I3(end_PP) 
);
defparam n553_s5.INIT=16'h0400;
  LUT4 n553_s6 (
    .F(n553_9),
    .I0(end_PP),
    .I1(n553_15),
    .I2(n553_16),
    .I3(n553_17) 
);
defparam n553_s6.INIT=16'h8000;
  LUT4 n553_s7 (
    .F(n553_10),
    .I0(wr_ad[3]),
    .I1(rd_ad[7]),
    .I2(wr_ad[5]),
    .I3(rd_ad[9]) 
);
defparam n553_s7.INIT=16'h9009;
  LUT4 rd_ad_9_s5 (
    .F(rd_ad_9_9),
    .I0(rd_ad[7]),
    .I1(rd_ad[8]),
    .I2(rd_ad[9]),
    .I3(n125_6) 
);
defparam rd_ad_9_s5.INIT=16'h8000;
  LUT2 n553_s8 (
    .F(n553_11),
    .I0(wr_ad[7]),
    .I1(rd_ad[4]) 
);
defparam n553_s8.INIT=4'h6;
  LUT4 n553_s9 (
    .F(n553_12),
    .I0(wr_ad[4]),
    .I1(rd_ad[1]),
    .I2(n70_6),
    .I3(n553_18) 
);
defparam n553_s9.INIT=16'hDFB6;
  LUT4 n553_s10 (
    .F(n553_13),
    .I0(rd_ad[6]),
    .I1(rd_ad[7]),
    .I2(rd_ad[8]),
    .I3(rd_ad[9]) 
);
defparam n553_s10.INIT=16'h0001;
  LUT3 n553_s11 (
    .F(n553_14),
    .I0(wr_ad[3]),
    .I1(rd_ad[0]),
    .I2(n71_6) 
);
defparam n553_s11.INIT=8'h96;
  LUT4 n553_s12 (
    .F(n553_15),
    .I0(wr_ad[0]),
    .I1(rd_ad[4]),
    .I2(wr_ad[4]),
    .I3(rd_ad[8]) 
);
defparam n553_s12.INIT=16'h9009;
  LUT4 n553_s13 (
    .F(n553_16),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]),
    .I2(rd_ad[2]),
    .I3(rd_ad[3]) 
);
defparam n553_s13.INIT=16'h0001;
  LUT4 n553_s14 (
    .F(n553_17),
    .I0(wr_ad[1]),
    .I1(rd_ad[5]),
    .I2(wr_ad[2]),
    .I3(rd_ad[6]) 
);
defparam n553_s14.INIT=16'h9009;
  LUT2 n553_s15 (
    .F(n553_18),
    .I0(wr_ad[5]),
    .I1(rd_ad[2]) 
);
defparam n553_s15.INIT=4'h6;
  LUT4 n68_s3 (
    .F(n68_8),
    .I0(wr_ad[5]),
    .I1(n71_6),
    .I2(wr_ad[3]),
    .I3(wr_ad[4]) 
);
defparam n68_s3.INIT=16'h8000;
  LUT4 wr_ad_7_s5 (
    .F(wr_ad_7_10),
    .I0(write_read_Z),
    .I1(rd_ad_9_9),
    .I2(wr_ad_7_8),
    .I3(begin_PP) 
);
defparam wr_ad_7_s5.INIT=16'hF800;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(rd_ad[2]),
    .I1(rd_ad[3]),
    .I2(rd_ad[0]),
    .I3(rd_ad[1]) 
);
defparam n128_s3.INIT=16'h8000;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(rd_ad[2]),
    .I1(rd_ad[0]),
    .I2(rd_ad[1]),
    .I3(rd_ad_9_8) 
);
defparam n130_s3.INIT=16'h6A00;
  LUT4 n132_s4 (
    .F(n132_9),
    .I0(rd_ad[0]),
    .I1(rd_ad_9_8),
    .I2(rd_ad_9_7),
    .I3(begin_PP) 
);
defparam n132_s4.INIT=16'h46AA;
  LUT3 rd_ad_9_s6 (
    .F(rd_ad_9_11),
    .I0(rd_ad_9_8),
    .I1(rd_ad_9_7),
    .I2(begin_PP) 
);
defparam rd_ad_9_s6.INIT=8'hE0;
  LUT3 n122_s7 (
    .F(n122_14),
    .I0(rd_ad_9_7),
    .I1(write_read_Z),
    .I2(rd_ad_9_9) 
);
defparam n122_s7.INIT=8'h26;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(rd_ad[5]),
    .I1(rd_ad[4]),
    .I2(n128_8),
    .I3(rd_ad_9_8) 
);
defparam n127_s3.INIT=16'h6A00;
  DFFE rd_ad_9_s0 (
    .Q(rd_ad[9]),
    .D(n123_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_9_s0.INIT=1'b0;
  DFFE rd_ad_8_s0 (
    .Q(rd_ad[8]),
    .D(n124_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_8_s0.INIT=1'b0;
  DFFE rd_ad_7_s0 (
    .Q(rd_ad[7]),
    .D(n125_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_7_s0.INIT=1'b0;
  DFFE rd_ad_6_s0 (
    .Q(rd_ad[6]),
    .D(n126_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_6_s0.INIT=1'b0;
  DFFE rd_ad_5_s0 (
    .Q(rd_ad[5]),
    .D(n127_8),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_5_s0.INIT=1'b0;
  DFFE rd_ad_4_s0 (
    .Q(rd_ad[4]),
    .D(n128_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_4_s0.INIT=1'b0;
  DFFE rd_ad_3_s0 (
    .Q(rd_ad[3]),
    .D(n129_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_3_s0.INIT=1'b0;
  DFFE rd_ad_2_s0 (
    .Q(rd_ad[2]),
    .D(n130_8),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_2_s0.INIT=1'b0;
  DFFE rd_ad_1_s0 (
    .Q(rd_ad[1]),
    .D(n131_5),
    .CLK(clk_PSRAM),
    .CE(rd_ad_9_11) 
);
defparam rd_ad_1_s0.INIT=1'b0;
  DFFE wr_ad_7_s0 (
    .Q(wr_ad[7]),
    .D(n67_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_7_s0.INIT=1'b0;
  DFFE wr_ad_6_s0 (
    .Q(wr_ad[6]),
    .D(n68_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_6_s0.INIT=1'b0;
  DFFE wr_ad_5_s0 (
    .Q(wr_ad[5]),
    .D(n69_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_5_s0.INIT=1'b0;
  DFFE wr_ad_4_s0 (
    .Q(wr_ad[4]),
    .D(n70_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_4_s0.INIT=1'b0;
  DFFE wr_ad_3_s0 (
    .Q(wr_ad[3]),
    .D(n71_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_3_s0.INIT=1'b0;
  DFFE wr_ad_2_s0 (
    .Q(wr_ad[2]),
    .D(n72_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_2_s0.INIT=1'b0;
  DFFE wr_ad_1_s0 (
    .Q(wr_ad[1]),
    .D(n73_5),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_1_s0.INIT=1'b0;
  DFFE wr_ad_0_s0 (
    .Q(wr_ad[0]),
    .D(n74_6),
    .CLK(clk_PSRAM),
    .CE(wr_ad_7_10) 
);
defparam wr_ad_0_s0.INIT=1'b0;
  DFFRE ended_s0 (
    .Q(ended_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n553_3),
    .RESET(n20_6) 
);
  DFF data_in_60_s0 (
    .Q(data_in[60]),
    .D(begin_PP),
    .CLK(clk_PSRAM) 
);
  DFFR data_in_56_s0 (
    .Q(data_in[56]),
    .D(data_out_1_15),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_55_s0 (
    .Q(data_in[55]),
    .D(data_out_1_14),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_54_s0 (
    .Q(data_in[54]),
    .D(data_out_1_13),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_53_s0 (
    .Q(data_in[53]),
    .D(data_out_1_12),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_52_s0 (
    .Q(data_in[52]),
    .D(data_out_2_15),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_51_s0 (
    .Q(data_in[51]),
    .D(data_out_2_14),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_50_s0 (
    .Q(data_in[50]),
    .D(data_out_2_13),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_49_s0 (
    .Q(data_in[49]),
    .D(data_out_2_12),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_48_s0 (
    .Q(data_in[48]),
    .D(data_out_3_15),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_47_s0 (
    .Q(data_in[47]),
    .D(data_out_3_14),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_46_s0 (
    .Q(data_in[46]),
    .D(data_out_3_13),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_45_s0 (
    .Q(data_in[45]),
    .D(data_out_3_12),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_40_s0 (
    .Q(data_in[40]),
    .D(data_out_1_10),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_39_s0 (
    .Q(data_in[39]),
    .D(data_out_1_9),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_38_s0 (
    .Q(data_in[38]),
    .D(data_out_1_8),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_37_s0 (
    .Q(data_in[37]),
    .D(data_out_2_10),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_36_s0 (
    .Q(data_in[36]),
    .D(data_out_2_9),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_35_s0 (
    .Q(data_in[35]),
    .D(data_out_2_8),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_34_s0 (
    .Q(data_in[34]),
    .D(data_out_3_10),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_33_s0 (
    .Q(data_in[33]),
    .D(data_out_3_9),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_32_s0 (
    .Q(data_in[32]),
    .D(data_out_3_8),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_27_s0 (
    .Q(data_in[27]),
    .D(data_out_1_7),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_26_s0 (
    .Q(data_in[26]),
    .D(data_out_1_6),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_25_s0 (
    .Q(data_in[25]),
    .D(data_out_1_5),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_24_s0 (
    .Q(data_in[24]),
    .D(data_out_1_4),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_23_s0 (
    .Q(data_in[23]),
    .D(data_out_2_7),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_22_s0 (
    .Q(data_in[22]),
    .D(data_out_2_6),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_21_s0 (
    .Q(data_in[21]),
    .D(data_out_2_5),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_20_s0 (
    .Q(data_in[20]),
    .D(data_out_2_4),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_19_s0 (
    .Q(data_in[19]),
    .D(data_out_3_7),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_18_s0 (
    .Q(data_in[18]),
    .D(data_out_3_6),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_17_s0 (
    .Q(data_in[17]),
    .D(data_out_3_5),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_16_s0 (
    .Q(data_in[16]),
    .D(data_out_3_4),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_11_s0 (
    .Q(data_in[11]),
    .D(data_out_1_3),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_10_s0 (
    .Q(data_in[10]),
    .D(data_out_1_2),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_9_s0 (
    .Q(data_in[9]),
    .D(data_out_1_1),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_8_s0 (
    .Q(data_in[8]),
    .D(data_out_1_0),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_7_s0 (
    .Q(data_in[7]),
    .D(data_out_2_3),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_6_s0 (
    .Q(data_in[6]),
    .D(data_out_2_2),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_5_s0 (
    .Q(data_in[5]),
    .D(data_out_2_1),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_4_s0 (
    .Q(data_in[4]),
    .D(data_out_2_0),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_3_s0 (
    .Q(data_in[3]),
    .D(data_out_3_3),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_2_s0 (
    .Q(data_in[2]),
    .D(data_out_3_2),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_1_s0 (
    .Q(data_in[1]),
    .D(data_out_3_1),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFFR data_in_0_s0 (
    .Q(data_in[0]),
    .D(data_out_3_0),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
  DFF rd_ad_0_s2 (
    .Q(rd_ad[0]),
    .D(n132_9),
    .CLK(clk_PSRAM) 
);
defparam rd_ad_0_s2.INIT=1'b0;
  DFFR write_read_s2 (
    .Q(write_read_Z),
    .D(n122_14),
    .CLK(clk_PSRAM),
    .RESET(n20_6) 
);
defparam write_read_s2.INIT=1'b0;
  INV n20_s2 (
    .O(n20_6),
    .I(begin_PP) 
);
  Gowin_SDPB BRAM_uart (
    .BRAM_wr(BRAM_wr),
    .BRAM_rd(BRAM_rd),
    .begin_PP(begin_PP),
    .n20_6(n20_6),
    .data_in_0(data_in[0]),
    .data_in_1(data_in[1]),
    .data_in_2(data_in[2]),
    .data_in_3(data_in[3]),
    .data_in_4(data_in[4]),
    .data_in_5(data_in[5]),
    .data_in_6(data_in[6]),
    .data_in_7(data_in[7]),
    .data_in_8(data_in[8]),
    .data_in_9(data_in[9]),
    .data_in_10(data_in[10]),
    .data_in_11(data_in[11]),
    .data_in_16(data_in[16]),
    .data_in_17(data_in[17]),
    .data_in_18(data_in[18]),
    .data_in_19(data_in[19]),
    .data_in_20(data_in[20]),
    .data_in_21(data_in[21]),
    .data_in_22(data_in[22]),
    .data_in_23(data_in[23]),
    .data_in_24(data_in[24]),
    .data_in_25(data_in[25]),
    .data_in_26(data_in[26]),
    .data_in_27(data_in[27]),
    .data_in_32(data_in[32]),
    .data_in_33(data_in[33]),
    .data_in_34(data_in[34]),
    .data_in_35(data_in[35]),
    .data_in_36(data_in[36]),
    .data_in_37(data_in[37]),
    .data_in_38(data_in[38]),
    .data_in_39(data_in[39]),
    .data_in_40(data_in[40]),
    .data_in_45(data_in[45]),
    .data_in_46(data_in[46]),
    .data_in_47(data_in[47]),
    .data_in_48(data_in[48]),
    .data_in_49(data_in[49]),
    .data_in_50(data_in[50]),
    .data_in_51(data_in[51]),
    .data_in_52(data_in[52]),
    .data_in_53(data_in[53]),
    .data_in_54(data_in[54]),
    .data_in_55(data_in[55]),
    .data_in_56(data_in[56]),
    .data_in_60(data_in[60]),
    .wr_ad(wr_ad[7:0]),
    .rd_ad(rd_ad[9:0]),
    .data_uart(data_uart[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Post_Process */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  stop_acquisition,
  \process.DATA_ACQUISITION ,
  adc_out_d,
  fifo_wr,
  n68_4,
  adc_data_Z
)
;
input clk_PSRAM;
input clk_ADC_d;
input stop_acquisition;
input \process.DATA_ACQUISITION ;
input [11:0] adc_out_d;
output fifo_wr;
output n68_4;
output [11:0] adc_data_Z;
wire n8_3;
wire delay_counter_4_7;
wire n102_5;
wire n55_26;
wire sent_once_8;
wire n61_8;
wire delay_counter_4_9;
wire sent_once;
wire delay_end;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(clk_ADC_d),
    .I1(sent_once),
    .I2(delay_end) 
);
defparam n8_s0.INIT=8'h10;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(stop_acquisition),
    .I1(\process.DATA_ACQUISITION ) 
);
defparam n68_s1.INIT=4'hB;
  LUT4 delay_counter_4_s3 (
    .F(delay_counter_4_7),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I2(delay_counter[2]),
    .I3(delay_counter[3]) 
);
defparam delay_counter_4_s3.INIT=16'hE000;
  LUT4 n102_s1 (
    .F(n102_5),
    .I0(n68_4),
    .I1(clk_ADC_d),
    .I2(sent_once),
    .I3(delay_end) 
);
defparam n102_s1.INIT=16'h0100;
  LUT2 n55_s16 (
    .F(n55_26),
    .I0(delay_counter[4]),
    .I1(delay_counter_4_7) 
);
defparam n55_s16.INIT=4'hE;
  LUT4 sent_once_s3 (
    .F(sent_once_8),
    .I0(fifo_wr),
    .I1(stop_acquisition),
    .I2(\process.DATA_ACQUISITION ),
    .I3(clk_ADC_d) 
);
defparam sent_once_s3.INIT=16'h1000;
  LUT3 n61_s3 (
    .F(n61_8),
    .I0(delay_counter[0]),
    .I1(delay_counter[4]),
    .I2(delay_counter_4_7) 
);
defparam n61_s3.INIT=8'hA9;
  LUT2 delay_counter_4_s4 (
    .F(delay_counter_4_9),
    .I0(delay_counter[4]),
    .I1(delay_counter_4_7) 
);
defparam delay_counter_4_s4.INIT=4'h1;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_8),
    .SET(n102_5) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n55_26),
    .RESET(n68_4) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n57_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_4) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n58_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_4) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n59_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_4) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n60_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_4) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFR adc_ready_s0 (
    .Q(fifo_wr),
    .D(n8_3),
    .CLK(clk_PSRAM),
    .RESET(n68_4) 
);
  DFFR delay_counter_0_s2 (
    .Q(delay_counter[0]),
    .D(n61_8),
    .CLK(clk_ADC_d),
    .RESET(n68_4) 
);
defparam delay_counter_0_s2.INIT=1'b0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module fifo_adc (
  clk_PSRAM,
  fifo_rst,
  fifo_rd_Z,
  fifo_wr,
  adc_data_Z,
  fifo_empty,
  fifo_out_1,
  fifo_out_2,
  fifo_out_3,
  fifo_out_4
)
;
input clk_PSRAM;
input fifo_rst;
input fifo_rd_Z;
input fifo_wr;
input [11:0] adc_data_Z;
output fifo_empty;
output [11:0] fifo_out_1;
output [11:0] fifo_out_2;
output [11:0] fifo_out_3;
output [11:0] fifo_out_4;
wire n280_3;
wire n282_3;
wire n304_4;
wire count_0_8;
wire n306_21;
wire n10_4;
wire n9_4;
wire n131_4;
wire n280_4;
wire n280_5;
wire n281_4;
wire n459_5;
wire n435_5;
wire n280_10;
wire n11_7;
wire n6_6;
wire n12_8;
wire n132_7;
wire n19_7;
wire n133_8;
wire n281_7;
wire count_4_11;
wire n283_6;
wire batch;
wire fifo_full;
wire n46_1;
wire n47_1;
wire n48_1;
wire n49_1;
wire n42_1;
wire n43_1;
wire n44_1;
wire n45_1;
wire n38_2;
wire n39_1;
wire n40_1;
wire n41_1;
wire n29_1;
wire n30_1;
wire n31_1;
wire n32_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n21_2;
wire n22_1;
wire n23_1;
wire n24_1;
wire n210_10;
wire [3:0] wr_ptr;
wire [3:1] rd_ptr;
wire [4:0] count;
wire VCC;
wire GND;
  LUT4 n280_s0 (
    .F(n280_3),
    .I0(n280_4),
    .I1(n280_5),
    .I2(count[4]),
    .I3(n280_10) 
);
defparam n280_s0.INIT=16'h3C5A;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(count[0]),
    .I1(count[1]),
    .I2(n280_10),
    .I3(count[2]) 
);
defparam n282_s0.INIT=16'h3EC1;
  LUT2 n304_s1 (
    .F(n304_4),
    .I0(count[4]),
    .I1(n280_4) 
);
defparam n304_s1.INIT=4'h8;
  LUT4 count_0_s4 (
    .F(count_0_8),
    .I0(n6_6),
    .I1(count[4]),
    .I2(n280_4),
    .I3(n19_7) 
);
defparam count_0_s4.INIT=16'hEF00;
  LUT3 n306_s14 (
    .F(n306_21),
    .I0(count[2]),
    .I1(count[3]),
    .I2(count[4]) 
);
defparam n306_s14.INIT=8'h01;
  LUT3 n10_s0 (
    .F(n10_4),
    .I0(wr_ptr[0]),
    .I1(wr_ptr[1]),
    .I2(wr_ptr[2]) 
);
defparam n10_s0.INIT=8'h78;
  LUT4 n9_s0 (
    .F(n9_4),
    .I0(wr_ptr[0]),
    .I1(wr_ptr[1]),
    .I2(wr_ptr[2]),
    .I3(wr_ptr[3]) 
);
defparam n9_s0.INIT=16'h7F80;
  LUT3 n131_s0 (
    .F(n131_4),
    .I0(rd_ptr[1]),
    .I1(rd_ptr[2]),
    .I2(rd_ptr[3]) 
);
defparam n131_s0.INIT=8'h78;
  LUT4 n280_s1 (
    .F(n280_4),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(count[3]) 
);
defparam n280_s1.INIT=16'h0001;
  LUT3 n280_s2 (
    .F(n280_5),
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]) 
);
defparam n280_s2.INIT=8'h80;
  LUT4 n281_s1 (
    .F(n281_4),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(n280_10) 
);
defparam n281_s1.INIT=16'h3FFE;
  LUT3 n459_s1 (
    .F(n459_5),
    .I0(batch),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam n459_s1.INIT=8'h20;
  LUT3 n435_s1 (
    .F(n435_5),
    .I0(batch),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam n435_s1.INIT=8'h10;
  LUT4 n280_s5 (
    .F(n280_10),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_full),
    .I3(fifo_wr) 
);
defparam n280_s5.INIT=16'h0B00;
  LUT4 n11_s2 (
    .F(n11_7),
    .I0(wr_ptr[1]),
    .I1(wr_ptr[0]),
    .I2(fifo_full),
    .I3(fifo_wr) 
);
defparam n11_s2.INIT=16'hA6AA;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(fifo_full),
    .I1(fifo_wr) 
);
defparam n6_s1.INIT=4'h4;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(wr_ptr[0]),
    .I1(fifo_full),
    .I2(fifo_wr) 
);
defparam n12_s3.INIT=8'h9A;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(rd_ptr[2]),
    .I1(rd_ptr[1]),
    .I2(fifo_empty),
    .I3(fifo_rd_Z) 
);
defparam n132_s2.INIT=16'hA6AA;
  LUT2 n19_s2 (
    .F(n19_7),
    .I0(fifo_empty),
    .I1(fifo_rd_Z) 
);
defparam n19_s2.INIT=4'h4;
  LUT3 n133_s3 (
    .F(n133_8),
    .I0(rd_ptr[1]),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam n133_s3.INIT=8'h9A;
  LUT4 n281_s3 (
    .F(n281_7),
    .I0(count[3]),
    .I1(n281_4),
    .I2(n280_10),
    .I3(count_0_8) 
);
defparam n281_s3.INIT=16'h999A;
  LUT2 count_4_s4 (
    .F(count_4_11),
    .I0(n280_10),
    .I1(count_0_8) 
);
defparam count_4_s4.INIT=4'hE;
  LUT4 n283_s2 (
    .F(n283_6),
    .I0(n280_10),
    .I1(count_0_8),
    .I2(count[1]),
    .I3(count[0]) 
);
defparam n283_s2.INIT=16'h5A1E;
  DFFE wr_ptr_2_s0 (
    .Q(wr_ptr[2]),
    .D(n10_4),
    .CLK(clk_PSRAM),
    .CE(n6_6) 
);
defparam wr_ptr_2_s0.INIT=1'b0;
  DFFE data_out_1_11_s0 (
    .Q(fifo_out_1[11]),
    .D(n21_2),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_10_s0 (
    .Q(fifo_out_1[10]),
    .D(n22_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_9_s0 (
    .Q(fifo_out_1[9]),
    .D(n23_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_8_s0 (
    .Q(fifo_out_1[8]),
    .D(n24_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_7_s0 (
    .Q(fifo_out_1[7]),
    .D(n25_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_6_s0 (
    .Q(fifo_out_1[6]),
    .D(n26_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_5_s0 (
    .Q(fifo_out_1[5]),
    .D(n27_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_4_s0 (
    .Q(fifo_out_1[4]),
    .D(n28_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_3_s0 (
    .Q(fifo_out_1[3]),
    .D(n29_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_2_s0 (
    .Q(fifo_out_1[2]),
    .D(n30_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_1_s0 (
    .Q(fifo_out_1[1]),
    .D(n31_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_1_0_s0 (
    .Q(fifo_out_1[0]),
    .D(n32_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_11_s0 (
    .Q(fifo_out_2[11]),
    .D(n38_2),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_10_s0 (
    .Q(fifo_out_2[10]),
    .D(n39_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_9_s0 (
    .Q(fifo_out_2[9]),
    .D(n40_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_8_s0 (
    .Q(fifo_out_2[8]),
    .D(n41_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_7_s0 (
    .Q(fifo_out_2[7]),
    .D(n42_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_6_s0 (
    .Q(fifo_out_2[6]),
    .D(n43_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_5_s0 (
    .Q(fifo_out_2[5]),
    .D(n44_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_4_s0 (
    .Q(fifo_out_2[4]),
    .D(n45_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_3_s0 (
    .Q(fifo_out_2[3]),
    .D(n46_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_2_s0 (
    .Q(fifo_out_2[2]),
    .D(n47_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_1_s0 (
    .Q(fifo_out_2[1]),
    .D(n48_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFE data_out_2_0_s0 (
    .Q(fifo_out_2[0]),
    .D(n49_1),
    .CLK(clk_PSRAM),
    .CE(n435_5) 
);
  DFFRE batch_s0 (
    .Q(batch),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n19_7),
    .RESET(n459_5) 
);
  DFFE data_out_3_11_s0 (
    .Q(fifo_out_3[11]),
    .D(n21_2),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_10_s0 (
    .Q(fifo_out_3[10]),
    .D(n22_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_9_s0 (
    .Q(fifo_out_3[9]),
    .D(n23_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_8_s0 (
    .Q(fifo_out_3[8]),
    .D(n24_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_7_s0 (
    .Q(fifo_out_3[7]),
    .D(n25_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_6_s0 (
    .Q(fifo_out_3[6]),
    .D(n26_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_5_s0 (
    .Q(fifo_out_3[5]),
    .D(n27_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_4_s0 (
    .Q(fifo_out_3[4]),
    .D(n28_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_3_s0 (
    .Q(fifo_out_3[3]),
    .D(n29_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_2_s0 (
    .Q(fifo_out_3[2]),
    .D(n30_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_1_s0 (
    .Q(fifo_out_3[1]),
    .D(n31_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_3_0_s0 (
    .Q(fifo_out_3[0]),
    .D(n32_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_11_s0 (
    .Q(fifo_out_4[11]),
    .D(n38_2),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_10_s0 (
    .Q(fifo_out_4[10]),
    .D(n39_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_9_s0 (
    .Q(fifo_out_4[9]),
    .D(n40_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_8_s0 (
    .Q(fifo_out_4[8]),
    .D(n41_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_7_s0 (
    .Q(fifo_out_4[7]),
    .D(n42_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_6_s0 (
    .Q(fifo_out_4[6]),
    .D(n43_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_5_s0 (
    .Q(fifo_out_4[5]),
    .D(n44_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_4_s0 (
    .Q(fifo_out_4[4]),
    .D(n45_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_3_s0 (
    .Q(fifo_out_4[3]),
    .D(n46_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_2_s0 (
    .Q(fifo_out_4[2]),
    .D(n47_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_1_s0 (
    .Q(fifo_out_4[1]),
    .D(n48_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE data_out_4_0_s0 (
    .Q(fifo_out_4[0]),
    .D(n49_1),
    .CLK(clk_PSRAM),
    .CE(n459_5) 
);
  DFFE rd_ptr_3_s0 (
    .Q(rd_ptr[3]),
    .D(n131_4),
    .CLK(clk_PSRAM),
    .CE(n19_7) 
);
defparam rd_ptr_3_s0.INIT=1'b0;
  DFFRE count_0_s0 (
    .Q(count[0]),
    .D(n210_10),
    .CLK(clk_PSRAM),
    .CE(count_0_8),
    .RESET(fifo_rst) 
);
defparam count_0_s0.INIT=1'b0;
  DFF full_s0 (
    .Q(fifo_full),
    .D(n304_4),
    .CLK(clk_PSRAM) 
);
defparam full_s0.INIT=1'b0;
  DFFE wr_ptr_3_s0 (
    .Q(wr_ptr[3]),
    .D(n9_4),
    .CLK(clk_PSRAM),
    .CE(n6_6) 
);
defparam wr_ptr_3_s0.INIT=1'b0;
  DFFS empty_s1 (
    .Q(fifo_empty),
    .D(n306_21),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam empty_s1.INIT=1'b1;
  DFFRE count_4_s1 (
    .Q(count[4]),
    .D(n280_3),
    .CLK(clk_PSRAM),
    .CE(count_4_11),
    .RESET(fifo_rst) 
);
defparam count_4_s1.INIT=1'b0;
  DFFRE count_2_s1 (
    .Q(count[2]),
    .D(n282_3),
    .CLK(clk_PSRAM),
    .CE(count_4_11),
    .RESET(fifo_rst) 
);
defparam count_2_s1.INIT=1'b0;
  DFF wr_ptr_1_s3 (
    .Q(wr_ptr[1]),
    .D(n11_7),
    .CLK(clk_PSRAM) 
);
defparam wr_ptr_1_s3.INIT=1'b0;
  DFF wr_ptr_0_s3 (
    .Q(wr_ptr[0]),
    .D(n12_8),
    .CLK(clk_PSRAM) 
);
defparam wr_ptr_0_s3.INIT=1'b0;
  DFF rd_ptr_2_s2 (
    .Q(rd_ptr[2]),
    .D(n132_7),
    .CLK(clk_PSRAM) 
);
defparam rd_ptr_2_s2.INIT=1'b0;
  DFF rd_ptr_1_s2 (
    .Q(rd_ptr[1]),
    .D(n133_8),
    .CLK(clk_PSRAM) 
);
defparam rd_ptr_1_s2.INIT=1'b0;
  DFFR count_3_s3 (
    .Q(count[3]),
    .D(n281_7),
    .CLK(clk_PSRAM),
    .RESET(fifo_rst) 
);
defparam count_3_s3.INIT=1'b0;
  DFFR count_1_s3 (
    .Q(count[1]),
    .D(n283_6),
    .CLK(clk_PSRAM),
    .RESET(fifo_rst) 
);
defparam count_1_s3.INIT=1'b0;
  RAM16SDP4 fifo_mem_fifo_mem_0_0_s (
    .DO({n46_1,n47_1,n48_1,n49_1}),
    .DI(adc_data_Z[3:0]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],VCC}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_1_s (
    .DO({n42_1,n43_1,n44_1,n45_1}),
    .DI(adc_data_Z[7:4]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],VCC}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_2_s (
    .DO({n38_2,n39_1,n40_1,n41_1}),
    .DI(adc_data_Z[11:8]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],VCC}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_0_s0 (
    .DO({n29_1,n30_1,n31_1,n32_1}),
    .DI(adc_data_Z[3:0]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],GND}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_1_s0 (
    .DO({n25_1,n26_1,n27_1,n28_1}),
    .DI(adc_data_Z[7:4]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],GND}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_2_s0 (
    .DO({n21_2,n22_1,n23_1,n24_1}),
    .DI(adc_data_Z[11:8]),
    .WAD(wr_ptr[3:0]),
    .RAD({rd_ptr[3:1],GND}),
    .WRE(n6_6),
    .CLK(clk_PSRAM) 
);
  INV n210_s5 (
    .O(n210_10),
    .I(count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fifo_adc */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire [3:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(shift[3]) 
);
defparam n5_s0.INIT=16'h0001;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(shift[3]) 
);
defparam n6_s0.INIT=16'h8000;
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio_1,
  mem_sio_2,
  mem_sio_3,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio_1;
inout [3:0] mem_sio_2;
inout [3:0] mem_sio_3;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n972_4;
wire n1074_3;
wire n2193_3;
wire n318_9;
wire i_21_8;
wire bypass_7;
wire address_PP_22_8;
wire com_start_7;
wire wait_uart_7;
wire n1093_10;
wire n1215_10;
wire n1216_10;
wire n1137_10;
wire n1141_10;
wire n1092_12;
wire n320_11;
wire n321_11;
wire n322_11;
wire n323_11;
wire n324_11;
wire n325_11;
wire n326_11;
wire n327_11;
wire n328_11;
wire n329_11;
wire n330_11;
wire n331_11;
wire n332_11;
wire n333_11;
wire n334_11;
wire n335_11;
wire n336_11;
wire n337_11;
wire n338_11;
wire n339_11;
wire n340_11;
wire n341_11;
wire n1213_12;
wire n1267_15;
wire n1268_14;
wire n1269_14;
wire n1270_14;
wire n1271_14;
wire n1272_14;
wire n1273_14;
wire n1274_14;
wire n1275_14;
wire n1276_14;
wire n1277_14;
wire n1278_14;
wire n1279_14;
wire n1280_14;
wire n1281_14;
wire n1282_14;
wire n1283_14;
wire n1284_14;
wire n1285_14;
wire n1286_14;
wire n1287_14;
wire n1288_14;
wire n1290_24;
wire i_21_10;
wire buttons_pressed_1_8;
wire stop_acquisition_8;
wire \process.SEND_UART_7 ;
wire n801_5;
wire n800_5;
wire n799_5;
wire n798_5;
wire n797_5;
wire n796_5;
wire n795_5;
wire n794_5;
wire n793_5;
wire n792_5;
wire n791_5;
wire n790_5;
wire n789_5;
wire n788_5;
wire n787_5;
wire n786_5;
wire n785_5;
wire n784_5;
wire n783_5;
wire n782_5;
wire n781_5;
wire n779_5;
wire n778_5;
wire n777_5;
wire n776_5;
wire n775_5;
wire n774_5;
wire n773_5;
wire n772_5;
wire n771_5;
wire n770_5;
wire n769_5;
wire n768_5;
wire n767_5;
wire n766_5;
wire n765_5;
wire n764_5;
wire n763_5;
wire n762_5;
wire n761_5;
wire n760_5;
wire n759_5;
wire n804_5;
wire n803_5;
wire n802_5;
wire n805_5;
wire n610_5;
wire n609_5;
wire n608_5;
wire n607_5;
wire n606_5;
wire n605_5;
wire n604_5;
wire n603_5;
wire n602_5;
wire n601_5;
wire n600_5;
wire n599_5;
wire n598_5;
wire n597_5;
wire n596_5;
wire n595_5;
wire n594_5;
wire n593_5;
wire n592_5;
wire n591_5;
wire n590_5;
wire n589_5;
wire n488_5;
wire n956_5;
wire n955_5;
wire n954_5;
wire n953_5;
wire n952_5;
wire n951_5;
wire n950_5;
wire n948_5;
wire n947_5;
wire n946_5;
wire n945_5;
wire n944_5;
wire n943_5;
wire n942_5;
wire n941_5;
wire n940_5;
wire n939_5;
wire n938_5;
wire n937_5;
wire n936_5;
wire n932_5;
wire n931_5;
wire n929_5;
wire n928_5;
wire n926_5;
wire n925_5;
wire n924_5;
wire n923_5;
wire n922_5;
wire n921_5;
wire n920_5;
wire n919_5;
wire n917_5;
wire n916_5;
wire n915_5;
wire n914_5;
wire com_start_8;
wire com_start_9;
wire end_PP_9;
wire n1091_11;
wire n1091_12;
wire n1215_11;
wire n1216_11;
wire n1216_12;
wire n1267_16;
wire n1268_15;
wire n1269_15;
wire n1270_15;
wire n1271_15;
wire n1272_15;
wire n1274_15;
wire n1275_15;
wire n1276_15;
wire n1277_15;
wire n1277_16;
wire n1278_15;
wire n1279_15;
wire n1281_15;
wire n1282_15;
wire n1284_15;
wire n1285_15;
wire n1286_15;
wire n1287_15;
wire n1290_25;
wire n804_6;
wire n802_6;
wire n802_7;
wire n802_8;
wire n802_9;
wire n954_6;
wire n953_6;
wire n951_6;
wire n949_6;
wire n947_6;
wire n946_6;
wire n945_6;
wire n944_6;
wire n942_6;
wire n939_6;
wire n937_6;
wire n936_6;
wire n933_6;
wire n931_6;
wire n930_6;
wire n928_6;
wire n927_6;
wire n925_6;
wire n922_6;
wire n920_6;
wire n918_6;
wire n916_6;
wire n914_6;
wire com_start_10;
wire end_PP_11;
wire end_PP_12;
wire end_PP_13;
wire end_PP_14;
wire n1269_16;
wire n1272_16;
wire n1275_17;
wire n1277_17;
wire n1281_16;
wire n1282_16;
wire n1284_16;
wire n802_10;
wire n802_11;
wire n802_12;
wire n949_7;
wire n944_7;
wire n941_7;
wire n938_7;
wire address_PP_22_12;
wire address_PP_22_13;
wire address_PP_22_14;
wire end_PP_15;
wire end_PP_16;
wire end_PP_17;
wire end_PP_18;
wire end_PP_19;
wire end_PP_20;
wire end_PP_21;
wire end_PP_22;
wire end_PP_23;
wire end_PP_24;
wire end_PP_25;
wire end_PP_26;
wire end_PP_27;
wire end_PP_28;
wire n1275_18;
wire end_PP_29;
wire end_PP_30;
wire end_PP_31;
wire end_PP_32;
wire end_PP_33;
wire end_PP_34;
wire end_PP_35;
wire end_PP_36;
wire end_PP_37;
wire end_PP_38;
wire end_PP_39;
wire end_PP_40;
wire end_PP_41;
wire end_PP_42;
wire end_PP_43;
wire end_PP_44;
wire end_PP_45;
wire n1267_22;
wire address_PP_22_16;
wire n1275_20;
wire n1283_17;
wire n919_8;
wire n930_8;
wire n938_9;
wire burst_mode_10;
wire fifo_rst_10;
wire n1292_16;
wire n1091_14;
wire begin_PP_11;
wire n1268_18;
wire n1267_24;
wire n1267_26;
wire n1273_17;
wire n922_9;
wire n924_8;
wire n1280_17;
wire n927_8;
wire n941_9;
wire n949_9;
wire i_pivot_21_10;
wire n1267_28;
wire n1093_13;
wire n1293_15;
wire address_PP_22_18;
wire n1291_19;
wire n758_8;
wire n780_7;
wire n918_8;
wire end_PP_51;
wire begin_PP_13;
wire n1217_20;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire fifo_rst;
wire \process.DATA_ACQUISITION ;
wire \process.SEND_UART ;
wire burst_mode;
wire com_start;
wire wait_uart;
wire begin_PP;
wire send_uart;
wire BRAM_wr;
wire BRAM_rd;
wire quad_start_mcu;
wire \process.IDLE ;
wire next_step;
wire end_PP;
wire n750_45_SUM;
wire n750_48;
wire n750_46_SUM;
wire n750_50;
wire n750_47_SUM;
wire n750_52;
wire n750_48_SUM;
wire n750_54;
wire n750_49_SUM;
wire n750_56;
wire n750_50_SUM;
wire n750_58;
wire n750_51_SUM;
wire n750_60;
wire n750_52_SUM;
wire n750_62;
wire n750_53_SUM;
wire n750_64;
wire n750_54_SUM;
wire n750_66;
wire n750_55_SUM;
wire n750_68;
wire n750_56_SUM;
wire n750_70;
wire n750_57_SUM;
wire n750_72;
wire n750_58_SUM;
wire n750_74;
wire n750_59_SUM;
wire n750_76;
wire n750_60_SUM;
wire n750_78;
wire n750_61_SUM;
wire n750_80;
wire n750_62_SUM;
wire n750_82;
wire n750_63_SUM;
wire n750_84;
wire n750_64_SUM;
wire n750_86;
wire n750_65_SUM;
wire n750_88;
wire n751_45_SUM;
wire n751_48;
wire n751_46_SUM;
wire n751_50;
wire n751_47_SUM;
wire n751_52;
wire n751_48_SUM;
wire n751_54;
wire n751_49_SUM;
wire n751_56;
wire n751_50_SUM;
wire n751_58;
wire n751_51_SUM;
wire n751_60;
wire n751_52_SUM;
wire n751_62;
wire n751_53_SUM;
wire n751_64;
wire n751_54_SUM;
wire n751_66;
wire n751_55_SUM;
wire n751_68;
wire n751_56_SUM;
wire n751_70;
wire n751_57_SUM;
wire n751_72;
wire n751_58_SUM;
wire n751_74;
wire n751_59_SUM;
wire n751_76;
wire n751_60_SUM;
wire n751_78;
wire n751_61_SUM;
wire n751_80;
wire n751_62_SUM;
wire n751_82;
wire n751_63_SUM;
wire n751_84;
wire n751_64_SUM;
wire n751_86;
wire n751_65_SUM;
wire n751_88;
wire n751_66_SUM;
wire n751_90;
wire n753_45_SUM;
wire n753_48;
wire n753_46_SUM;
wire n753_50;
wire n753_47_SUM;
wire n753_52;
wire n753_48_SUM;
wire n753_54;
wire n753_49_SUM;
wire n753_56;
wire n753_50_SUM;
wire n753_58;
wire n753_51_SUM;
wire n753_60;
wire n753_52_SUM;
wire n753_62;
wire n753_53_SUM;
wire n753_64;
wire n753_54_SUM;
wire n753_66;
wire n753_55_SUM;
wire n753_68;
wire n753_56_SUM;
wire n753_70;
wire n753_57_SUM;
wire n753_72;
wire n753_58_SUM;
wire n753_74;
wire n753_59_SUM;
wire n753_76;
wire n753_60_SUM;
wire n753_78;
wire n753_61_SUM;
wire n753_80;
wire n753_62_SUM;
wire n753_82;
wire n753_63_SUM;
wire n753_84;
wire n753_64_SUM;
wire n753_86;
wire n753_65_SUM;
wire n753_88;
wire n753_66_SUM;
wire n753_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire n542_2;
wire n542_3;
wire n541_2;
wire n541_3;
wire n540_2;
wire n540_3;
wire n539_2;
wire n539_3;
wire n538_2;
wire n538_3;
wire n537_2;
wire n537_3;
wire n536_2;
wire n536_3;
wire n535_2;
wire n535_3;
wire n534_2;
wire n534_3;
wire n533_2;
wire n533_3;
wire n532_2;
wire n532_3;
wire n531_2;
wire n531_3;
wire n530_2;
wire n530_3;
wire n529_2;
wire n529_3;
wire n528_2;
wire n528_3;
wire n527_2;
wire n527_3;
wire n526_2;
wire n526_3;
wire n525_2;
wire n525_3;
wire n524_2;
wire n524_3;
wire n523_2;
wire n523_3;
wire n522_2;
wire n522_3;
wire n521_2;
wire n521_0_COUT;
wire n747_2;
wire n747_3;
wire n746_2;
wire n746_3;
wire n745_2;
wire n745_3;
wire n744_2;
wire n744_3;
wire n743_2;
wire n743_3;
wire n742_2;
wire n742_3;
wire n741_2;
wire n741_3;
wire n740_2;
wire n740_3;
wire n739_2;
wire n739_3;
wire n738_2;
wire n738_3;
wire n737_2;
wire n737_3;
wire n736_2;
wire n736_3;
wire n735_2;
wire n735_3;
wire n734_2;
wire n734_3;
wire n733_2;
wire n733_3;
wire n732_2;
wire n732_3;
wire n731_2;
wire n731_3;
wire n730_2;
wire n730_3;
wire n729_2;
wire n729_3;
wire n728_2;
wire n728_3;
wire n727_2;
wire n727_3;
wire n314_5;
wire start_acquisition_7;
wire n312_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire next_write_Z;
wire prev_ended;
wire ended;
wire fifo_rd_Z;
wire mem_sio_0_5;
wire n28_6;
wire n27_6;
wire n26_6;
wire mem_ce_d;
wire n29_8;
wire mem_sio_0_5_13;
wire n28_6_14;
wire n27_6_15;
wire n26_6_16;
wire n29_8_17;
wire mem_sio_0_5_18;
wire n28_6_19;
wire n27_6_20;
wire n26_6_21;
wire n29_8_22;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire ended_Z;
wire write_read_Z;
wire fifo_wr;
wire n68_4;
wire fifo_empty;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_1_in;
wire [3:0] mem_sio_2_in;
wire [3:0] mem_sio_3_in;
wire [15:0] data_in_1;
wire [15:0] data_in_2;
wire [15:0] data_in_3;
wire [11:0] read;
wire [21:0] i;
wire [22:4] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [22:1] address_PP;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [20:0] i_minus_i_pivot;
wire [15:0] data_out_1;
wire [15:0] data_out_2;
wire [15:0] data_out_3;
wire [7:0] trigger_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [11:0] data_uart;
wire [11:0] adc_data_Z;
wire [11:0] fifo_out_1;
wire [11:0] fifo_out_2;
wire [11:0] fifo_out_3;
wire [11:0] fifo_out_4;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  IOBUF mem_sio_1_0_iobuf (
    .O(mem_sio_1_in[0]),
    .IO(mem_sio_1[0]),
    .I(n29_8),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_1_iobuf (
    .O(mem_sio_1_in[1]),
    .IO(mem_sio_1[1]),
    .I(n28_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_2_iobuf (
    .O(mem_sio_1_in[2]),
    .IO(mem_sio_1[2]),
    .I(n27_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_3_iobuf (
    .O(mem_sio_1_in[3]),
    .IO(mem_sio_1[3]),
    .I(n26_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_2_0_iobuf (
    .O(mem_sio_2_in[0]),
    .IO(mem_sio_2[0]),
    .I(n29_8_17),
    .OEN(mem_sio_0_5_13) 
);
  IOBUF mem_sio_2_1_iobuf (
    .O(mem_sio_2_in[1]),
    .IO(mem_sio_2[1]),
    .I(n28_6_14),
    .OEN(mem_sio_0_5_13) 
);
  IOBUF mem_sio_2_2_iobuf (
    .O(mem_sio_2_in[2]),
    .IO(mem_sio_2[2]),
    .I(n27_6_15),
    .OEN(mem_sio_0_5_13) 
);
  IOBUF mem_sio_2_3_iobuf (
    .O(mem_sio_2_in[3]),
    .IO(mem_sio_2[3]),
    .I(n26_6_16),
    .OEN(mem_sio_0_5_13) 
);
  IOBUF mem_sio_3_0_iobuf (
    .O(mem_sio_3_in[0]),
    .IO(mem_sio_3[0]),
    .I(n29_8_22),
    .OEN(mem_sio_0_5_18) 
);
  IOBUF mem_sio_3_1_iobuf (
    .O(mem_sio_3_in[1]),
    .IO(mem_sio_3[1]),
    .I(n28_6_19),
    .OEN(mem_sio_0_5_18) 
);
  IOBUF mem_sio_3_2_iobuf (
    .O(mem_sio_3_in[2]),
    .IO(mem_sio_3[2]),
    .I(n27_6_20),
    .OEN(mem_sio_0_5_18) 
);
  IOBUF mem_sio_3_3_iobuf (
    .O(mem_sio_3_in[3]),
    .IO(mem_sio_3[3]),
    .I(n26_6_21),
    .OEN(mem_sio_0_5_18) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n972_s0 (
    .F(n972_4),
    .I0(com_start),
    .I1(next_step) 
);
defparam n972_s0.INIT=4'h8;
  LUT2 n1074_s0 (
    .F(n1074_3),
    .I0(wait_uart),
    .I1(write_read_Z) 
);
defparam n1074_s0.INIT=4'h4;
  LUT2 n2193_s0 (
    .F(n2193_3),
    .I0(qpi_on_Z),
    .I1(\process.SEND_UART ) 
);
defparam n2193_s0.INIT=4'h8;
  LUT2 n318_s5 (
    .F(n318_9),
    .I0(\process.DATA_ACQUISITION ),
    .I1(\process.SEND_UART ) 
);
defparam n318_s5.INIT=4'hE;
  LUT3 i_21_s4 (
    .F(i_21_8),
    .I0(\process.IDLE ),
    .I1(\process.DATA_ACQUISITION ),
    .I2(qpi_on_Z) 
);
defparam i_21_s4.INIT=8'hE0;
  LUT3 bypass_s3 (
    .F(bypass_7),
    .I0(\process.IDLE ),
    .I1(\process.SEND_UART ),
    .I2(qpi_on_Z) 
);
defparam bypass_s3.INIT=8'hE0;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(n972_4),
    .I1(\process.SEND_UART ),
    .I2(address_PP_22_16),
    .I3(address_PP_22_18) 
);
defparam address_PP_22_s4.INIT=16'h0B00;
  LUT4 com_start_s3 (
    .F(com_start_7),
    .I0(com_start_8),
    .I1(n68_4),
    .I2(com_start_9),
    .I3(address_PP_22_18) 
);
defparam com_start_s3.INIT=16'h0D00;
  LUT4 wait_uart_s3 (
    .F(wait_uart_7),
    .I0(UART_finished),
    .I1(n1074_3),
    .I2(\process.SEND_UART ),
    .I3(end_PP_51) 
);
defparam wait_uart_s3.INIT=16'hEF00;
  LUT4 n1093_s6 (
    .F(n1093_10),
    .I0(n1093_13),
    .I1(begin_PP_11),
    .I2(led_rgb_d[0]),
    .I3(n1091_11) 
);
defparam n1093_s6.INIT=16'hFFE0;
  LUT4 n1215_s6 (
    .F(n1215_10),
    .I0(begin_PP_11),
    .I1(\process.DATA_ACQUISITION ),
    .I2(n1093_13),
    .I3(n1215_11) 
);
defparam n1215_s6.INIT=16'hFFF8;
  LUT4 n1216_s6 (
    .F(n1216_10),
    .I0(n1216_11),
    .I1(n1216_12),
    .I2(\process.SEND_UART ),
    .I3(\process.IDLE ) 
);
defparam n1216_s6.INIT=16'hF5C0;
  LUT4 n1137_s6 (
    .F(n1137_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(i[0]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n1137_s6.INIT=16'hB400;
  LUT3 n1141_s6 (
    .F(n1141_10),
    .I0(buttons_pressed[0]),
    .I1(buttonA_debounced),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n1141_s6.INIT=8'h60;
  LUT3 n1092_s7 (
    .F(n1092_12),
    .I0(n1293_15),
    .I1(led_rgb_d[1]),
    .I2(n1217_20) 
);
defparam n1092_s7.INIT=8'hE0;
  LUT4 n320_s6 (
    .F(n320_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[22]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[22]) 
);
defparam n320_s6.INIT=16'hF888;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[21]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[21]) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n322_s6 (
    .F(n322_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[20]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[20]) 
);
defparam n322_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[19]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[19]) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n324_s6 (
    .F(n324_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[18]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[18]) 
);
defparam n324_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[17]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[17]) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n326_s6 (
    .F(n326_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[16]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[16]) 
);
defparam n326_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[15]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[15]) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n328_s6 (
    .F(n328_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[14]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[14]) 
);
defparam n328_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[13]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[13]) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n330_s6 (
    .F(n330_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[12]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[12]) 
);
defparam n330_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[11]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[11]) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n332_s6 (
    .F(n332_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[10]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[10]) 
);
defparam n332_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[9]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[9]) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n334_s6 (
    .F(n334_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[8]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[8]) 
);
defparam n334_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[7]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[7]) 
);
defparam n335_s6.INIT=16'hF888;
  LUT4 n336_s6 (
    .F(n336_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[6]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[6]) 
);
defparam n336_s6.INIT=16'hF888;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[5]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[5]) 
);
defparam n337_s6.INIT=16'hF888;
  LUT4 n338_s6 (
    .F(n338_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[4]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(address_acq[4]) 
);
defparam n338_s6.INIT=16'hF888;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[3]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(i[2]) 
);
defparam n339_s6.INIT=16'hF888;
  LUT4 n340_s6 (
    .F(n340_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[2]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(i[1]) 
);
defparam n340_s6.INIT=16'hF888;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(\process.SEND_UART ),
    .I1(address_PP[1]),
    .I2(\process.DATA_ACQUISITION ),
    .I3(i[0]) 
);
defparam n341_s6.INIT=16'hF888;
  LUT4 n1213_s7 (
    .F(n1213_12),
    .I0(n972_4),
    .I1(bypass),
    .I2(\process.SEND_UART ),
    .I3(\process.IDLE ) 
);
defparam n1213_s7.INIT=16'hFF40;
  LUT4 n1267_s10 (
    .F(n1267_15),
    .I0(n1267_16),
    .I1(n1267_28),
    .I2(n521_2),
    .I3(n1267_22) 
);
defparam n1267_s10.INIT=16'hF888;
  LUT3 n1268_s9 (
    .F(n1268_14),
    .I0(n1267_22),
    .I1(n522_2),
    .I2(n1268_15) 
);
defparam n1268_s9.INIT=8'hF8;
  LUT4 n1269_s9 (
    .F(n1269_14),
    .I0(n1269_15),
    .I1(n1267_28),
    .I2(n523_2),
    .I3(n1267_22) 
);
defparam n1269_s9.INIT=16'hF888;
  LUT4 n1270_s9 (
    .F(n1270_14),
    .I0(n1270_15),
    .I1(n1267_28),
    .I2(n524_2),
    .I3(n1267_22) 
);
defparam n1270_s9.INIT=16'hF888;
  LUT3 n1271_s9 (
    .F(n1271_14),
    .I0(n1267_22),
    .I1(n525_2),
    .I2(n1271_15) 
);
defparam n1271_s9.INIT=8'hF8;
  LUT4 n1272_s9 (
    .F(n1272_14),
    .I0(n1272_15),
    .I1(n1267_28),
    .I2(n526_2),
    .I3(n1267_22) 
);
defparam n1272_s9.INIT=16'hF888;
  LUT4 n1273_s9 (
    .F(n1273_14),
    .I0(n1273_17),
    .I1(n1267_28),
    .I2(n527_2),
    .I3(n1267_22) 
);
defparam n1273_s9.INIT=16'hF888;
  LUT3 n1274_s9 (
    .F(n1274_14),
    .I0(n1267_22),
    .I1(n528_2),
    .I2(n1274_15) 
);
defparam n1274_s9.INIT=8'hF8;
  LUT4 n1275_s9 (
    .F(n1275_14),
    .I0(n1275_15),
    .I1(address_PP[14]),
    .I2(n1275_20),
    .I3(n1267_28) 
);
defparam n1275_s9.INIT=16'hBEAA;
  LUT3 n1276_s9 (
    .F(n1276_14),
    .I0(n1267_22),
    .I1(n530_2),
    .I2(n1276_15) 
);
defparam n1276_s9.INIT=8'hF8;
  LUT4 n1277_s9 (
    .F(n1277_14),
    .I0(n1277_15),
    .I1(address_PP[12]),
    .I2(n1277_16),
    .I3(n1267_28) 
);
defparam n1277_s9.INIT=16'hBEAA;
  LUT4 n1278_s9 (
    .F(n1278_14),
    .I0(n1278_15),
    .I1(n1267_28),
    .I2(n532_2),
    .I3(n1267_22) 
);
defparam n1278_s9.INIT=16'hF888;
  LUT3 n1279_s9 (
    .F(n1279_14),
    .I0(n1267_22),
    .I1(n533_2),
    .I2(n1279_15) 
);
defparam n1279_s9.INIT=8'hF8;
  LUT3 n1280_s9 (
    .F(n1280_14),
    .I0(n1267_22),
    .I1(n534_2),
    .I2(n1280_17) 
);
defparam n1280_s9.INIT=8'hF8;
  LUT3 n1281_s9 (
    .F(n1281_14),
    .I0(n1267_22),
    .I1(n535_2),
    .I2(n1281_15) 
);
defparam n1281_s9.INIT=8'hF8;
  LUT3 n1282_s9 (
    .F(n1282_14),
    .I0(n1267_22),
    .I1(n536_2),
    .I2(n1282_15) 
);
defparam n1282_s9.INIT=8'hF8;
  LUT3 n1283_s9 (
    .F(n1283_14),
    .I0(n1267_22),
    .I1(n537_2),
    .I2(n1283_17) 
);
defparam n1283_s9.INIT=8'hF8;
  LUT3 n1284_s9 (
    .F(n1284_14),
    .I0(n1267_22),
    .I1(n538_2),
    .I2(n1284_15) 
);
defparam n1284_s9.INIT=8'hF8;
  LUT4 n1285_s9 (
    .F(n1285_14),
    .I0(n1285_15),
    .I1(n1267_28),
    .I2(n539_2),
    .I3(n1267_22) 
);
defparam n1285_s9.INIT=16'hF888;
  LUT3 n1286_s9 (
    .F(n1286_14),
    .I0(n1267_22),
    .I1(n540_2),
    .I2(n1286_15) 
);
defparam n1286_s9.INIT=8'hF8;
  LUT3 n1287_s9 (
    .F(n1287_14),
    .I0(n1267_22),
    .I1(n541_2),
    .I2(n1287_15) 
);
defparam n1287_s9.INIT=8'hF8;
  LUT4 n1288_s9 (
    .F(n1288_14),
    .I0(n1267_22),
    .I1(n542_2),
    .I2(address_PP[1]),
    .I3(n1267_28) 
);
defparam n1288_s9.INIT=16'h8F88;
  LUT4 n1290_s19 (
    .F(n1290_24),
    .I0(fifo_empty),
    .I1(n68_4),
    .I2(n1290_25),
    .I3(com_start) 
);
defparam n1290_s19.INIT=16'h00F1;
  LUT4 i_21_s5 (
    .F(i_21_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(\process.DATA_ACQUISITION ),
    .I3(i_21_8) 
);
defparam i_21_s5.INIT=16'h4F00;
  LUT3 buttons_pressed_1_s4 (
    .F(buttons_pressed_1_8),
    .I0(buttonA_debounced),
    .I1(\process.DATA_ACQUISITION ),
    .I2(i_21_8) 
);
defparam buttons_pressed_1_s4.INIT=8'hB0;
  LUT3 stop_acquisition_s4 (
    .F(stop_acquisition_8),
    .I0(i_pivot_valid),
    .I1(\process.DATA_ACQUISITION ),
    .I2(i_21_8) 
);
defparam stop_acquisition_s4.INIT=8'hB0;
  LUT3 \process.SEND_UART_s3  (
    .F(\process.SEND_UART_7 ),
    .I0(begin_PP_11),
    .I1(n1093_13),
    .I2(qpi_on_Z) 
);
defparam \process.SEND_UART_s3 .INIT=8'hB0;
  LUT2 n801_s1 (
    .F(n801_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n747_2) 
);
defparam n801_s1.INIT=4'h8;
  LUT2 n800_s1 (
    .F(n800_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n746_2) 
);
defparam n800_s1.INIT=4'h8;
  LUT2 n799_s1 (
    .F(n799_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n745_2) 
);
defparam n799_s1.INIT=4'h8;
  LUT2 n798_s1 (
    .F(n798_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n744_2) 
);
defparam n798_s1.INIT=4'h8;
  LUT2 n797_s1 (
    .F(n797_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n743_2) 
);
defparam n797_s1.INIT=4'h8;
  LUT2 n796_s1 (
    .F(n796_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n742_2) 
);
defparam n796_s1.INIT=4'h8;
  LUT2 n795_s1 (
    .F(n795_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n741_2) 
);
defparam n795_s1.INIT=4'h8;
  LUT2 n794_s1 (
    .F(n794_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n740_2) 
);
defparam n794_s1.INIT=4'h8;
  LUT2 n793_s1 (
    .F(n793_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n739_2) 
);
defparam n793_s1.INIT=4'h8;
  LUT2 n792_s1 (
    .F(n792_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n738_2) 
);
defparam n792_s1.INIT=4'h8;
  LUT2 n791_s1 (
    .F(n791_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n737_2) 
);
defparam n791_s1.INIT=4'h8;
  LUT2 n790_s1 (
    .F(n790_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n736_2) 
);
defparam n790_s1.INIT=4'h8;
  LUT2 n789_s1 (
    .F(n789_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n735_2) 
);
defparam n789_s1.INIT=4'h8;
  LUT2 n788_s1 (
    .F(n788_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n734_2) 
);
defparam n788_s1.INIT=4'h8;
  LUT2 n787_s1 (
    .F(n787_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n733_2) 
);
defparam n787_s1.INIT=4'h8;
  LUT2 n786_s1 (
    .F(n786_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n732_2) 
);
defparam n786_s1.INIT=4'h8;
  LUT2 n785_s1 (
    .F(n785_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n731_2) 
);
defparam n785_s1.INIT=4'h8;
  LUT2 n784_s1 (
    .F(n784_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n730_2) 
);
defparam n784_s1.INIT=4'h8;
  LUT2 n783_s1 (
    .F(n783_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n729_2) 
);
defparam n783_s1.INIT=4'h8;
  LUT2 n782_s1 (
    .F(n782_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n728_2) 
);
defparam n782_s1.INIT=4'h8;
  LUT2 n781_s1 (
    .F(n781_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n727_2) 
);
defparam n781_s1.INIT=4'h8;
  LUT2 n779_s1 (
    .F(n779_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[0]) 
);
defparam n779_s1.INIT=4'h8;
  LUT2 n778_s1 (
    .F(n778_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[1]) 
);
defparam n778_s1.INIT=4'h8;
  LUT2 n777_s1 (
    .F(n777_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[2]) 
);
defparam n777_s1.INIT=4'h8;
  LUT2 n776_s1 (
    .F(n776_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[3]) 
);
defparam n776_s1.INIT=4'h8;
  LUT2 n775_s1 (
    .F(n775_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[4]) 
);
defparam n775_s1.INIT=4'h8;
  LUT2 n774_s1 (
    .F(n774_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[5]) 
);
defparam n774_s1.INIT=4'h8;
  LUT2 n773_s1 (
    .F(n773_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[6]) 
);
defparam n773_s1.INIT=4'h8;
  LUT2 n772_s1 (
    .F(n772_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[7]) 
);
defparam n772_s1.INIT=4'h8;
  LUT2 n771_s1 (
    .F(n771_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[8]) 
);
defparam n771_s1.INIT=4'h8;
  LUT2 n770_s1 (
    .F(n770_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[9]) 
);
defparam n770_s1.INIT=4'h8;
  LUT2 n769_s1 (
    .F(n769_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[10]) 
);
defparam n769_s1.INIT=4'h8;
  LUT2 n768_s1 (
    .F(n768_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[11]) 
);
defparam n768_s1.INIT=4'h8;
  LUT2 n767_s1 (
    .F(n767_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[12]) 
);
defparam n767_s1.INIT=4'h8;
  LUT2 n766_s1 (
    .F(n766_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[13]) 
);
defparam n766_s1.INIT=4'h8;
  LUT2 n765_s1 (
    .F(n765_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[14]) 
);
defparam n765_s1.INIT=4'h8;
  LUT2 n764_s1 (
    .F(n764_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[15]) 
);
defparam n764_s1.INIT=4'h8;
  LUT2 n763_s1 (
    .F(n763_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[16]) 
);
defparam n763_s1.INIT=4'h8;
  LUT2 n762_s1 (
    .F(n762_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[17]) 
);
defparam n762_s1.INIT=4'h8;
  LUT2 n761_s1 (
    .F(n761_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[18]) 
);
defparam n761_s1.INIT=4'h8;
  LUT2 n760_s1 (
    .F(n760_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[19]) 
);
defparam n760_s1.INIT=4'h8;
  LUT2 n759_s1 (
    .F(n759_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i_minus_i_pivot[20]) 
);
defparam n759_s1.INIT=4'h8;
  LUT3 n804_s1 (
    .F(n804_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(n753_90),
    .I2(n804_6) 
);
defparam n804_s1.INIT=8'h08;
  LUT3 n803_s1 (
    .F(n803_5),
    .I0(n804_6),
    .I1(n751_90),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n803_s1.INIT=8'h80;
  LUT4 n802_s1 (
    .F(n802_5),
    .I0(n802_6),
    .I1(n802_7),
    .I2(n802_8),
    .I3(n802_9) 
);
defparam n802_s1.INIT=16'h8000;
  LUT4 n805_s1 (
    .F(n805_5),
    .I0(condition1_reg),
    .I1(condition2_reg),
    .I2(condition3_reg),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n805_s1.INIT=16'hFE00;
  LUT2 n610_s1 (
    .F(n610_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[0]) 
);
defparam n610_s1.INIT=4'h8;
  LUT2 n609_s1 (
    .F(n609_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[1]) 
);
defparam n609_s1.INIT=4'h8;
  LUT2 n608_s1 (
    .F(n608_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[2]) 
);
defparam n608_s1.INIT=4'h8;
  LUT2 n607_s1 (
    .F(n607_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[3]) 
);
defparam n607_s1.INIT=4'h8;
  LUT2 n606_s1 (
    .F(n606_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[4]) 
);
defparam n606_s1.INIT=4'h8;
  LUT2 n605_s1 (
    .F(n605_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[5]) 
);
defparam n605_s1.INIT=4'h8;
  LUT2 n604_s1 (
    .F(n604_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[6]) 
);
defparam n604_s1.INIT=4'h8;
  LUT2 n603_s1 (
    .F(n603_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[7]) 
);
defparam n603_s1.INIT=4'h8;
  LUT2 n602_s1 (
    .F(n602_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[8]) 
);
defparam n602_s1.INIT=4'h8;
  LUT2 n601_s1 (
    .F(n601_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[9]) 
);
defparam n601_s1.INIT=4'h8;
  LUT2 n600_s1 (
    .F(n600_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[10]) 
);
defparam n600_s1.INIT=4'h8;
  LUT2 n599_s1 (
    .F(n599_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[11]) 
);
defparam n599_s1.INIT=4'h8;
  LUT2 n598_s1 (
    .F(n598_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[12]) 
);
defparam n598_s1.INIT=4'h8;
  LUT2 n597_s1 (
    .F(n597_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[13]) 
);
defparam n597_s1.INIT=4'h8;
  LUT2 n596_s1 (
    .F(n596_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[14]) 
);
defparam n596_s1.INIT=4'h8;
  LUT2 n595_s1 (
    .F(n595_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[15]) 
);
defparam n595_s1.INIT=4'h8;
  LUT2 n594_s1 (
    .F(n594_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[16]) 
);
defparam n594_s1.INIT=4'h8;
  LUT2 n593_s1 (
    .F(n593_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[17]) 
);
defparam n593_s1.INIT=4'h8;
  LUT2 n592_s1 (
    .F(n592_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[18]) 
);
defparam n592_s1.INIT=4'h8;
  LUT2 n591_s1 (
    .F(n591_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[19]) 
);
defparam n591_s1.INIT=4'h8;
  LUT2 n590_s1 (
    .F(n590_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[20]) 
);
defparam n590_s1.INIT=4'h8;
  LUT2 n589_s1 (
    .F(n589_5),
    .I0(\process.DATA_ACQUISITION ),
    .I1(i[21]) 
);
defparam n589_s1.INIT=4'h8;
  LUT3 n488_s1 (
    .F(n488_5),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n488_s1.INIT=8'h60;
  LUT3 n956_s1 (
    .F(n956_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n956_s1.INIT=8'h60;
  LUT4 n955_s1 (
    .F(n955_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n955_s1.INIT=16'h7800;
  LUT3 n954_s1 (
    .F(n954_5),
    .I0(address_acq[4]),
    .I1(n954_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n954_s1.INIT=8'h60;
  LUT3 n953_s1 (
    .F(n953_5),
    .I0(address_acq[5]),
    .I1(n953_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n953_s1.INIT=8'h60;
  LUT4 n952_s1 (
    .F(n952_5),
    .I0(address_acq[5]),
    .I1(n953_6),
    .I2(address_acq[6]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n952_s1.INIT=16'h7800;
  LUT3 n951_s1 (
    .F(n951_5),
    .I0(address_acq[7]),
    .I1(n951_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n951_s1.INIT=8'h60;
  LUT4 n950_s1 (
    .F(n950_5),
    .I0(address_acq[7]),
    .I1(n951_6),
    .I2(address_acq[8]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n950_s1.INIT=16'h7800;
  LUT4 n948_s1 (
    .F(n948_5),
    .I0(address_acq[9]),
    .I1(n949_6),
    .I2(address_acq[10]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n948_s1.INIT=16'h7800;
  LUT4 n947_s1 (
    .F(n947_5),
    .I0(n949_6),
    .I1(n947_6),
    .I2(address_acq[11]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n947_s1.INIT=16'h7800;
  LUT4 n946_s1 (
    .F(n946_5),
    .I0(n949_6),
    .I1(n946_6),
    .I2(address_acq[12]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n946_s1.INIT=16'h7800;
  LUT3 n945_s1 (
    .F(n945_5),
    .I0(address_acq[13]),
    .I1(n945_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n945_s1.INIT=8'h60;
  LUT3 n944_s1 (
    .F(n944_5),
    .I0(address_acq[14]),
    .I1(n944_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n944_s1.INIT=8'h60;
  LUT4 n943_s1 (
    .F(n943_5),
    .I0(address_acq[14]),
    .I1(n944_6),
    .I2(address_acq[15]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n943_s1.INIT=16'h7800;
  LUT4 n942_s1 (
    .F(n942_5),
    .I0(n944_6),
    .I1(n942_6),
    .I2(address_acq[16]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n942_s1.INIT=16'h7800;
  LUT3 n941_s1 (
    .F(n941_5),
    .I0(address_acq[17]),
    .I1(n941_9),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n941_s1.INIT=8'h60;
  LUT4 n940_s1 (
    .F(n940_5),
    .I0(address_acq[17]),
    .I1(n941_9),
    .I2(address_acq[18]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n940_s1.INIT=16'h7800;
  LUT4 n939_s1 (
    .F(n939_5),
    .I0(n939_6),
    .I1(n941_9),
    .I2(address_acq[19]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n939_s1.INIT=16'h7800;
  LUT4 n938_s1 (
    .F(n938_5),
    .I0(n944_6),
    .I1(n938_9),
    .I2(address_acq[20]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n938_s1.INIT=16'h7800;
  LUT4 n937_s1 (
    .F(n937_5),
    .I0(n944_6),
    .I1(n937_6),
    .I2(address_acq[21]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n937_s1.INIT=16'h7800;
  LUT4 n936_s1 (
    .F(n936_5),
    .I0(n936_6),
    .I1(n941_9),
    .I2(address_acq[22]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n936_s1.INIT=16'h7800;
  LUT4 n932_s1 (
    .F(n932_5),
    .I0(i[2]),
    .I1(n933_6),
    .I2(i[3]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n932_s1.INIT=16'h7800;
  LUT3 n931_s1 (
    .F(n931_5),
    .I0(i[4]),
    .I1(n931_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n931_s1.INIT=8'h60;
  LUT4 n929_s1 (
    .F(n929_5),
    .I0(i[5]),
    .I1(n930_6),
    .I2(i[6]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n929_s1.INIT=16'h7800;
  LUT3 n928_s1 (
    .F(n928_5),
    .I0(i[7]),
    .I1(n928_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n928_s1.INIT=8'h60;
  LUT4 n926_s1 (
    .F(n926_5),
    .I0(i[8]),
    .I1(n927_6),
    .I2(i[9]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n926_s1.INIT=16'h7800;
  LUT4 n925_s1 (
    .F(n925_5),
    .I0(n927_6),
    .I1(n925_6),
    .I2(i[10]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n925_s1.INIT=16'h7800;
  LUT3 n924_s1 (
    .F(n924_5),
    .I0(i[11]),
    .I1(n924_8),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n924_s1.INIT=8'h60;
  LUT4 n923_s1 (
    .F(n923_5),
    .I0(i[11]),
    .I1(n924_8),
    .I2(i[12]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n923_s1.INIT=16'h7800;
  LUT3 n922_s1 (
    .F(n922_5),
    .I0(i[13]),
    .I1(n922_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n922_s1.INIT=8'h60;
  LUT4 n921_s1 (
    .F(n921_5),
    .I0(i[13]),
    .I1(n922_6),
    .I2(i[14]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n921_s1.INIT=16'h7800;
  LUT4 n920_s1 (
    .F(n920_5),
    .I0(n922_6),
    .I1(n920_6),
    .I2(i[15]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n920_s1.INIT=16'h7800;
  LUT3 n919_s1 (
    .F(n919_5),
    .I0(i[16]),
    .I1(n919_8),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n919_s1.INIT=8'h60;
  LUT4 n917_s1 (
    .F(n917_5),
    .I0(i[17]),
    .I1(n918_6),
    .I2(i[18]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n917_s1.INIT=16'h7800;
  LUT3 n916_s1 (
    .F(n916_5),
    .I0(i[19]),
    .I1(n916_6),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n916_s1.INIT=8'h60;
  LUT4 n915_s1 (
    .F(n915_5),
    .I0(i[19]),
    .I1(n916_6),
    .I2(i[20]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n915_s1.INIT=16'h7800;
  LUT4 n914_s1 (
    .F(n914_5),
    .I0(n916_6),
    .I1(n914_6),
    .I2(i[21]),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n914_s1.INIT=16'h7800;
  LUT4 com_start_s4 (
    .F(com_start_8),
    .I0(prev_ended),
    .I1(ended),
    .I2(fifo_empty),
    .I3(com_start) 
);
defparam com_start_s4.INIT=16'hBBF0;
  LUT4 com_start_s5 (
    .F(com_start_9),
    .I0(stop_acquisition),
    .I1(\process.DATA_ACQUISITION ),
    .I2(com_start_10),
    .I3(n972_4) 
);
defparam com_start_s5.INIT=16'h00F8;
  LUT4 end_PP_s5 (
    .F(end_PP_9),
    .I0(end_PP_11),
    .I1(end_PP_12),
    .I2(end_PP_13),
    .I3(end_PP_14) 
);
defparam end_PP_s5.INIT=16'h8000;
  LUT2 n1091_s7 (
    .F(n1091_11),
    .I0(start_acquisition),
    .I1(\process.IDLE ) 
);
defparam n1091_s7.INIT=4'h4;
  LUT4 n1091_s8 (
    .F(n1091_12),
    .I0(n1216_12),
    .I1(\process.DATA_ACQUISITION ),
    .I2(led_rgb_d[2]),
    .I3(\process.SEND_UART ) 
);
defparam n1091_s8.INIT=16'h053F;
  LUT2 n1215_s7 (
    .F(n1215_11),
    .I0(\process.IDLE ),
    .I1(start_acquisition) 
);
defparam n1215_s7.INIT=4'h8;
  LUT2 n1216_s7 (
    .F(n1216_11),
    .I0(n1093_13),
    .I1(start_acquisition) 
);
defparam n1216_s7.INIT=4'h4;
  LUT2 n1216_s8 (
    .F(n1216_12),
    .I0(end_PP),
    .I1(ended_Z) 
);
defparam n1216_s8.INIT=4'h8;
  LUT4 n1267_s11 (
    .F(n1267_16),
    .I0(n1275_20),
    .I1(n1267_26),
    .I2(n1267_24),
    .I3(address_PP[22]) 
);
defparam n1267_s11.INIT=16'h7F80;
  LUT4 n1268_s10 (
    .F(n1268_15),
    .I0(n1275_20),
    .I1(n1268_18),
    .I2(address_PP[21]),
    .I3(n1267_28) 
);
defparam n1268_s10.INIT=16'h7800;
  LUT4 n1269_s10 (
    .F(n1269_15),
    .I0(n1275_20),
    .I1(n1267_26),
    .I2(n1269_16),
    .I3(address_PP[20]) 
);
defparam n1269_s10.INIT=16'h7F80;
  LUT4 n1270_s10 (
    .F(n1270_15),
    .I0(address_PP[18]),
    .I1(n1275_20),
    .I2(n1267_26),
    .I3(address_PP[19]) 
);
defparam n1270_s10.INIT=16'h7F80;
  LUT4 n1271_s10 (
    .F(n1271_15),
    .I0(n1275_20),
    .I1(n1267_26),
    .I2(address_PP[18]),
    .I3(n1267_28) 
);
defparam n1271_s10.INIT=16'h7800;
  LUT4 n1272_s10 (
    .F(n1272_15),
    .I0(address_PP[16]),
    .I1(n1275_20),
    .I2(n1272_16),
    .I3(address_PP[17]) 
);
defparam n1272_s10.INIT=16'h7F80;
  LUT4 n1274_s10 (
    .F(n1274_15),
    .I0(address_PP[14]),
    .I1(n1275_20),
    .I2(address_PP[15]),
    .I3(n1267_28) 
);
defparam n1274_s10.INIT=16'h7800;
  LUT2 n1275_s10 (
    .F(n1275_15),
    .I0(n529_2),
    .I1(n1267_22) 
);
defparam n1275_s10.INIT=4'h8;
  LUT3 n1276_s10 (
    .F(n1276_15),
    .I0(address_PP[13]),
    .I1(n1275_17),
    .I2(n1267_28) 
);
defparam n1276_s10.INIT=8'h60;
  LUT2 n1277_s10 (
    .F(n1277_15),
    .I0(n531_2),
    .I1(n1267_22) 
);
defparam n1277_s10.INIT=4'h8;
  LUT4 n1277_s11 (
    .F(n1277_16),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(address_PP[11]),
    .I3(n1277_17) 
);
defparam n1277_s11.INIT=16'h8000;
  LUT4 n1278_s10 (
    .F(n1278_15),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(n1277_17),
    .I3(address_PP[11]) 
);
defparam n1278_s10.INIT=16'h7F80;
  LUT4 n1279_s10 (
    .F(n1279_15),
    .I0(address_PP[9]),
    .I1(n1277_17),
    .I2(address_PP[10]),
    .I3(n1267_28) 
);
defparam n1279_s10.INIT=16'h7800;
  LUT3 n1281_s10 (
    .F(n1281_15),
    .I0(address_PP[8]),
    .I1(n1281_16),
    .I2(n1267_28) 
);
defparam n1281_s10.INIT=8'h60;
  LUT4 n1282_s10 (
    .F(n1282_15),
    .I0(address_PP[6]),
    .I1(n1282_16),
    .I2(address_PP[7]),
    .I3(n1267_28) 
);
defparam n1282_s10.INIT=16'h7800;
  LUT3 n1284_s10 (
    .F(n1284_15),
    .I0(address_PP[5]),
    .I1(n1284_16),
    .I2(n1267_28) 
);
defparam n1284_s10.INIT=8'h60;
  LUT4 n1285_s10 (
    .F(n1285_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1285_s10.INIT=16'h7F80;
  LUT4 n1286_s10 (
    .F(n1286_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]),
    .I3(n1267_28) 
);
defparam n1286_s10.INIT=16'h7800;
  LUT3 n1287_s10 (
    .F(n1287_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(n1267_28) 
);
defparam n1287_s10.INIT=8'h60;
  LUT2 n1290_s20 (
    .F(n1290_25),
    .I0(write_read_Z),
    .I1(\process.SEND_UART ) 
);
defparam n1290_s20.INIT=4'h4;
  LUT3 n804_s2 (
    .F(n804_6),
    .I0(n750_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n804_s2.INIT=8'h8E;
  LUT4 n802_s2 (
    .F(n802_6),
    .I0(samples_after_Z[13]),
    .I1(samples_after_Z[14]),
    .I2(samples_after_Z[15]),
    .I3(samples_after_Z[16]) 
);
defparam n802_s2.INIT=16'h0001;
  LUT4 n802_s3 (
    .F(n802_7),
    .I0(samples_after_Z[17]),
    .I1(samples_after_Z[18]),
    .I2(samples_after_Z[19]),
    .I3(samples_after_Z[20]) 
);
defparam n802_s3.INIT=16'h0001;
  LUT3 n802_s4 (
    .F(n802_8),
    .I0(n802_10),
    .I1(n802_11),
    .I2(n802_12) 
);
defparam n802_s4.INIT=8'h80;
  LUT3 n802_s5 (
    .F(n802_9),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[21]),
    .I2(\process.DATA_ACQUISITION ) 
);
defparam n802_s5.INIT=8'h10;
  LUT3 n954_s2 (
    .F(n954_6),
    .I0(i[0]),
    .I1(i[2]),
    .I2(i[1]) 
);
defparam n954_s2.INIT=8'h80;
  LUT4 n953_s2 (
    .F(n953_6),
    .I0(i[0]),
    .I1(address_acq[4]),
    .I2(i[2]),
    .I3(i[1]) 
);
defparam n953_s2.INIT=16'h8000;
  LUT3 n951_s2 (
    .F(n951_6),
    .I0(address_acq[6]),
    .I1(address_acq[5]),
    .I2(n953_6) 
);
defparam n951_s2.INIT=8'h80;
  LUT2 n949_s2 (
    .F(n949_6),
    .I0(n953_6),
    .I1(n949_7) 
);
defparam n949_s2.INIT=4'h8;
  LUT2 n947_s2 (
    .F(n947_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]) 
);
defparam n947_s2.INIT=4'h8;
  LUT3 n946_s2 (
    .F(n946_6),
    .I0(address_acq[11]),
    .I1(address_acq[10]),
    .I2(address_acq[9]) 
);
defparam n946_s2.INIT=8'h80;
  LUT4 n945_s2 (
    .F(n945_6),
    .I0(address_acq[12]),
    .I1(n953_6),
    .I2(n949_7),
    .I3(n946_6) 
);
defparam n945_s2.INIT=16'h8000;
  LUT4 n944_s2 (
    .F(n944_6),
    .I0(address_acq[13]),
    .I1(n953_6),
    .I2(n949_7),
    .I3(n944_7) 
);
defparam n944_s2.INIT=16'h8000;
  LUT2 n942_s2 (
    .F(n942_6),
    .I0(address_acq[15]),
    .I1(address_acq[14]) 
);
defparam n942_s2.INIT=4'h8;
  LUT2 n939_s2 (
    .F(n939_6),
    .I0(address_acq[18]),
    .I1(address_acq[17]) 
);
defparam n939_s2.INIT=4'h8;
  LUT2 n937_s2 (
    .F(n937_6),
    .I0(address_acq[20]),
    .I1(n938_9) 
);
defparam n937_s2.INIT=4'h8;
  LUT3 n936_s2 (
    .F(n936_6),
    .I0(address_acq[21]),
    .I1(address_acq[20]),
    .I2(n938_7) 
);
defparam n936_s2.INIT=8'h80;
  LUT2 n933_s2 (
    .F(n933_6),
    .I0(i[0]),
    .I1(i[1]) 
);
defparam n933_s2.INIT=4'h8;
  LUT4 n931_s2 (
    .F(n931_6),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(i[3]) 
);
defparam n931_s2.INIT=16'h8000;
  LUT2 n930_s2 (
    .F(n930_6),
    .I0(i[4]),
    .I1(n931_6) 
);
defparam n930_s2.INIT=4'h8;
  LUT4 n928_s2 (
    .F(n928_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n931_6) 
);
defparam n928_s2.INIT=16'h8000;
  LUT2 n927_s2 (
    .F(n927_6),
    .I0(i[7]),
    .I1(n928_6) 
);
defparam n927_s2.INIT=4'h8;
  LUT2 n925_s2 (
    .F(n925_6),
    .I0(i[8]),
    .I1(i[9]) 
);
defparam n925_s2.INIT=4'h8;
  LUT4 n922_s2 (
    .F(n922_6),
    .I0(i[7]),
    .I1(i[10]),
    .I2(n928_6),
    .I3(n922_9) 
);
defparam n922_s2.INIT=16'h8000;
  LUT2 n920_s2 (
    .F(n920_6),
    .I0(i[13]),
    .I1(i[14]) 
);
defparam n920_s2.INIT=4'h8;
  LUT2 n918_s2 (
    .F(n918_6),
    .I0(i[16]),
    .I1(n919_8) 
);
defparam n918_s2.INIT=4'h8;
  LUT4 n916_s2 (
    .F(n916_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(i[18]),
    .I3(n919_8) 
);
defparam n916_s2.INIT=16'h8000;
  LUT2 n914_s2 (
    .F(n914_6),
    .I0(i[19]),
    .I1(i[20]) 
);
defparam n914_s2.INIT=4'h8;
  LUT3 com_start_s6 (
    .F(com_start_10),
    .I0(write_read_Z),
    .I1(com_start),
    .I2(\process.SEND_UART ) 
);
defparam com_start_s6.INIT=8'hE0;
  LUT4 end_PP_s7 (
    .F(end_PP_11),
    .I0(end_PP_15),
    .I1(end_PP_16),
    .I2(end_PP_17),
    .I3(end_PP_18) 
);
defparam end_PP_s7.INIT=16'h1000;
  LUT4 end_PP_s8 (
    .F(end_PP_12),
    .I0(end_PP_19),
    .I1(end_PP_20),
    .I2(end_PP_21),
    .I3(end_PP_22) 
);
defparam end_PP_s8.INIT=16'h0008;
  LUT4 end_PP_s9 (
    .F(end_PP_13),
    .I0(n944_6),
    .I1(n937_6),
    .I2(end_PP_23),
    .I3(end_PP_24) 
);
defparam end_PP_s9.INIT=16'h0087;
  LUT4 end_PP_s10 (
    .F(end_PP_14),
    .I0(end_PP_25),
    .I1(end_PP_26),
    .I2(end_PP_27),
    .I3(end_PP_28) 
);
defparam end_PP_s10.INIT=16'h0001;
  LUT2 n1269_s11 (
    .F(n1269_16),
    .I0(address_PP[18]),
    .I1(address_PP[19]) 
);
defparam n1269_s11.INIT=4'h8;
  LUT2 n1272_s11 (
    .F(n1272_16),
    .I0(address_PP[14]),
    .I1(address_PP[15]) 
);
defparam n1272_s11.INIT=4'h8;
  LUT3 n1275_s12 (
    .F(n1275_17),
    .I0(address_PP[8]),
    .I1(n1281_16),
    .I2(n1275_18) 
);
defparam n1275_s12.INIT=8'h80;
  LUT2 n1277_s12 (
    .F(n1277_17),
    .I0(address_PP[8]),
    .I1(n1281_16) 
);
defparam n1277_s12.INIT=4'h8;
  LUT4 n1281_s11 (
    .F(n1281_16),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1284_16) 
);
defparam n1281_s11.INIT=16'h8000;
  LUT2 n1282_s11 (
    .F(n1282_16),
    .I0(address_PP[5]),
    .I1(n1284_16) 
);
defparam n1282_s11.INIT=4'h8;
  LUT4 n1284_s11 (
    .F(n1284_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1284_s11.INIT=16'h8000;
  LUT4 n802_s6 (
    .F(n802_10),
    .I0(samples_after_Z[5]),
    .I1(samples_after_Z[6]),
    .I2(samples_after_Z[7]),
    .I3(samples_after_Z[8]) 
);
defparam n802_s6.INIT=16'h0001;
  LUT4 n802_s7 (
    .F(n802_11),
    .I0(samples_after_Z[9]),
    .I1(samples_after_Z[10]),
    .I2(samples_after_Z[11]),
    .I3(samples_after_Z[12]) 
);
defparam n802_s7.INIT=16'h0001;
  LUT4 n802_s8 (
    .F(n802_12),
    .I0(samples_after_Z[1]),
    .I1(samples_after_Z[2]),
    .I2(samples_after_Z[3]),
    .I3(samples_after_Z[4]) 
);
defparam n802_s8.INIT=16'h0001;
  LUT4 n949_s3 (
    .F(n949_7),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(address_acq[5]) 
);
defparam n949_s3.INIT=16'h8000;
  LUT4 n944_s3 (
    .F(n944_7),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam n944_s3.INIT=16'h8000;
  LUT3 n941_s3 (
    .F(n941_7),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]) 
);
defparam n941_s3.INIT=8'h80;
  LUT3 n938_s3 (
    .F(n938_7),
    .I0(address_acq[19]),
    .I1(address_acq[18]),
    .I2(address_acq[17]) 
);
defparam n938_s3.INIT=8'h80;
  LUT4 address_PP_22_s8 (
    .F(address_PP_22_12),
    .I0(trigger_Z[0]),
    .I1(trigger_Z[2]),
    .I2(trigger_Z[3]),
    .I3(trigger_Z[1]) 
);
defparam address_PP_22_s8.INIT=16'h0100;
  LUT4 address_PP_22_s9 (
    .F(address_PP_22_13),
    .I0(trigger_Z[4]),
    .I1(trigger_Z[5]),
    .I2(trigger_Z[7]),
    .I3(trigger_Z[6]) 
);
defparam address_PP_22_s9.INIT=16'h0100;
  LUT3 address_PP_22_s10 (
    .F(address_PP_22_14),
    .I0(i_pivot_valid),
    .I1(buttons_pressed[1]),
    .I2(buttons_pressed[0]) 
);
defparam address_PP_22_s10.INIT=8'h10;
  LUT3 end_PP_s11 (
    .F(end_PP_15),
    .I0(address_PP[5]),
    .I1(address_acq[5]),
    .I2(n953_6) 
);
defparam end_PP_s11.INIT=8'h96;
  LUT4 end_PP_s12 (
    .F(end_PP_16),
    .I0(address_acq[9]),
    .I1(n949_6),
    .I2(address_PP[10]),
    .I3(address_acq[10]) 
);
defparam end_PP_s12.INIT=16'h8778;
  LUT3 end_PP_s13 (
    .F(end_PP_17),
    .I0(end_PP_29),
    .I1(end_PP_30),
    .I2(end_PP_31) 
);
defparam end_PP_s13.INIT=8'h08;
  LUT4 end_PP_s14 (
    .F(end_PP_18),
    .I0(n945_6),
    .I1(end_PP_32),
    .I2(end_PP_33),
    .I3(end_PP_34) 
);
defparam end_PP_s14.INIT=16'h0009;
  LUT4 end_PP_s15 (
    .F(end_PP_19),
    .I0(address_PP[9]),
    .I1(address_acq[9]),
    .I2(n949_6),
    .I3(end_PP_35) 
);
defparam end_PP_s15.INIT=16'h0069;
  LUT4 end_PP_s16 (
    .F(end_PP_20),
    .I0(address_PP[7]),
    .I1(address_acq[7]),
    .I2(n951_6),
    .I3(end_PP_36) 
);
defparam end_PP_s16.INIT=16'h0069;
  LUT4 end_PP_s17 (
    .F(end_PP_21),
    .I0(n938_9),
    .I1(end_PP_37),
    .I2(end_PP_38),
    .I3(n944_6) 
);
defparam end_PP_s17.INIT=16'h7BFC;
  LUT4 end_PP_s18 (
    .F(end_PP_22),
    .I0(n944_6),
    .I1(n941_7),
    .I2(n936_6),
    .I3(end_PP_39) 
);
defparam end_PP_s18.INIT=16'h7F80;
  LUT2 end_PP_s19 (
    .F(end_PP_23),
    .I0(address_PP[21]),
    .I1(address_acq[21]) 
);
defparam end_PP_s19.INIT=4'h6;
  LUT4 end_PP_s20 (
    .F(end_PP_24),
    .I0(n944_6),
    .I1(n942_6),
    .I2(address_PP[16]),
    .I3(address_acq[16]) 
);
defparam end_PP_s20.INIT=16'h8778;
  LUT4 end_PP_s21 (
    .F(end_PP_25),
    .I0(n944_6),
    .I1(n941_7),
    .I2(address_PP[17]),
    .I3(address_acq[17]) 
);
defparam end_PP_s21.INIT=16'h8778;
  LUT4 end_PP_s22 (
    .F(end_PP_26),
    .I0(address_acq[14]),
    .I1(n944_6),
    .I2(address_PP[15]),
    .I3(address_acq[15]) 
);
defparam end_PP_s22.INIT=16'h8778;
  LUT4 end_PP_s23 (
    .F(end_PP_27),
    .I0(address_acq[17]),
    .I1(n944_6),
    .I2(n941_7),
    .I3(end_PP_40) 
);
defparam end_PP_s23.INIT=16'h7F80;
  LUT4 end_PP_s24 (
    .F(end_PP_28),
    .I0(n944_6),
    .I1(n941_7),
    .I2(n939_6),
    .I3(end_PP_41) 
);
defparam end_PP_s24.INIT=16'h7F80;
  LUT4 n1275_s13 (
    .F(n1275_18),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(address_PP[11]),
    .I3(address_PP[12]) 
);
defparam n1275_s13.INIT=16'h8000;
  LUT4 end_PP_s25 (
    .F(end_PP_29),
    .I0(i[0]),
    .I1(address_PP[1]),
    .I2(n972_4),
    .I3(end_PP_42) 
);
defparam end_PP_s25.INIT=16'h0060;
  LUT4 end_PP_s26 (
    .F(end_PP_30),
    .I0(bypass),
    .I1(i[0]),
    .I2(address_PP[2]),
    .I3(i[1]) 
);
defparam end_PP_s26.INIT=16'h1441;
  LUT3 end_PP_s27 (
    .F(end_PP_31),
    .I0(address_PP[4]),
    .I1(address_acq[4]),
    .I2(n954_6) 
);
defparam end_PP_s27.INIT=8'h96;
  LUT2 end_PP_s28 (
    .F(end_PP_32),
    .I0(address_PP[13]),
    .I1(address_acq[13]) 
);
defparam end_PP_s28.INIT=4'h6;
  LUT4 end_PP_s29 (
    .F(end_PP_33),
    .I0(n953_6),
    .I1(n949_7),
    .I2(n947_6),
    .I3(end_PP_43) 
);
defparam end_PP_s29.INIT=16'h7F80;
  LUT4 end_PP_s30 (
    .F(end_PP_34),
    .I0(n953_6),
    .I1(n949_7),
    .I2(n946_6),
    .I3(end_PP_44) 
);
defparam end_PP_s30.INIT=16'h7F80;
  LUT4 end_PP_s31 (
    .F(end_PP_35),
    .I0(n953_6),
    .I1(end_PP_45),
    .I2(address_PP[8]),
    .I3(address_acq[8]) 
);
defparam end_PP_s31.INIT=16'h8778;
  LUT4 end_PP_s32 (
    .F(end_PP_36),
    .I0(address_acq[5]),
    .I1(n953_6),
    .I2(address_PP[6]),
    .I3(address_acq[6]) 
);
defparam end_PP_s32.INIT=16'h8778;
  LUT2 end_PP_s33 (
    .F(end_PP_37),
    .I0(address_PP[14]),
    .I1(address_acq[14]) 
);
defparam end_PP_s33.INIT=4'h6;
  LUT2 end_PP_s34 (
    .F(end_PP_38),
    .I0(address_PP[20]),
    .I1(address_acq[20]) 
);
defparam end_PP_s34.INIT=4'h6;
  LUT2 end_PP_s35 (
    .F(end_PP_39),
    .I0(address_PP[22]),
    .I1(address_acq[22]) 
);
defparam end_PP_s35.INIT=4'h6;
  LUT2 end_PP_s36 (
    .F(end_PP_40),
    .I0(address_PP[18]),
    .I1(address_acq[18]) 
);
defparam end_PP_s36.INIT=4'h6;
  LUT2 end_PP_s37 (
    .F(end_PP_41),
    .I0(address_PP[19]),
    .I1(address_acq[19]) 
);
defparam end_PP_s37.INIT=4'h6;
  LUT4 end_PP_s38 (
    .F(end_PP_42),
    .I0(i[0]),
    .I1(i[1]),
    .I2(address_PP[3]),
    .I3(i[2]) 
);
defparam end_PP_s38.INIT=16'h8778;
  LUT2 end_PP_s39 (
    .F(end_PP_43),
    .I0(address_PP[11]),
    .I1(address_acq[11]) 
);
defparam end_PP_s39.INIT=4'h6;
  LUT2 end_PP_s40 (
    .F(end_PP_44),
    .I0(address_PP[12]),
    .I1(address_acq[12]) 
);
defparam end_PP_s40.INIT=4'h6;
  LUT3 end_PP_s41 (
    .F(end_PP_45),
    .I0(address_acq[7]),
    .I1(address_acq[6]),
    .I2(address_acq[5]) 
);
defparam end_PP_s41.INIT=8'h80;
  LUT4 n1267_s16 (
    .F(n1267_22),
    .I0(\process.DATA_ACQUISITION ),
    .I1(address_PP_22_12),
    .I2(address_PP_22_13),
    .I3(address_PP_22_14) 
);
defparam n1267_s16.INIT=16'h8000;
  LUT4 address_PP_22_s11 (
    .F(address_PP_22_16),
    .I0(address_PP_22_12),
    .I1(address_PP_22_13),
    .I2(address_PP_22_14),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam address_PP_22_s11.INIT=16'h7F00;
  LUT4 n1275_s14 (
    .F(n1275_20),
    .I0(address_PP[13]),
    .I1(address_PP[8]),
    .I2(n1281_16),
    .I3(n1275_18) 
);
defparam n1275_s14.INIT=16'h8000;
  LUT4 n1283_s11 (
    .F(n1283_17),
    .I0(address_PP[6]),
    .I1(address_PP[5]),
    .I2(n1284_16),
    .I3(n1267_28) 
);
defparam n1283_s11.INIT=16'h6A00;
  LUT4 n919_s3 (
    .F(n919_8),
    .I0(i[15]),
    .I1(n922_6),
    .I2(i[13]),
    .I3(i[14]) 
);
defparam n919_s3.INIT=16'h8000;
  LUT4 n930_s3 (
    .F(n930_8),
    .I0(i[5]),
    .I1(i[4]),
    .I2(n931_6),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n930_s3.INIT=16'h6A00;
  LUT4 n938_s4 (
    .F(n938_9),
    .I0(n941_7),
    .I1(address_acq[19]),
    .I2(address_acq[18]),
    .I3(address_acq[17]) 
);
defparam n938_s4.INIT=16'h8000;
  LUT4 burst_mode_s5 (
    .F(burst_mode_10),
    .I0(n1091_11),
    .I1(\process.IDLE ),
    .I2(\process.SEND_UART ),
    .I3(qpi_on_Z) 
);
defparam burst_mode_s5.INIT=16'h5400;
  LUT4 fifo_rst_s5 (
    .F(fifo_rst_10),
    .I0(begin_PP_11),
    .I1(\process.IDLE ),
    .I2(\process.SEND_UART ),
    .I3(qpi_on_Z) 
);
defparam fifo_rst_s5.INIT=16'h5400;
  LUT4 n1292_s11 (
    .F(n1292_16),
    .I0(UART_finished),
    .I1(\process.SEND_UART ),
    .I2(wait_uart),
    .I3(write_read_Z) 
);
defparam n1292_s11.INIT=16'h0400;
  LUT4 n1091_s9 (
    .F(n1091_14),
    .I0(n1293_15),
    .I1(start_acquisition),
    .I2(\process.IDLE ),
    .I3(n1091_12) 
);
defparam n1091_s9.INIT=16'hBAFF;
  LUT3 begin_PP_s6 (
    .F(begin_PP_11),
    .I0(end_PP),
    .I1(ended_Z),
    .I2(\process.SEND_UART ) 
);
defparam begin_PP_s6.INIT=8'h70;
  LUT4 n1268_s12 (
    .F(n1268_18),
    .I0(address_PP[20]),
    .I1(n1267_26),
    .I2(address_PP[18]),
    .I3(address_PP[19]) 
);
defparam n1268_s12.INIT=16'h8000;
  LUT4 n1267_s17 (
    .F(n1267_24),
    .I0(address_PP[20]),
    .I1(address_PP[21]),
    .I2(address_PP[18]),
    .I3(address_PP[19]) 
);
defparam n1267_s17.INIT=16'h8000;
  LUT4 n1267_s18 (
    .F(n1267_26),
    .I0(address_PP[16]),
    .I1(address_PP[17]),
    .I2(address_PP[14]),
    .I3(address_PP[15]) 
);
defparam n1267_s18.INIT=16'h8000;
  LUT4 n1273_s11 (
    .F(n1273_17),
    .I0(n1275_20),
    .I1(address_PP[14]),
    .I2(address_PP[15]),
    .I3(address_PP[16]) 
);
defparam n1273_s11.INIT=16'h7F80;
  LUT4 n922_s4 (
    .F(n922_9),
    .I0(i[11]),
    .I1(i[12]),
    .I2(i[8]),
    .I3(i[9]) 
);
defparam n922_s4.INIT=16'h8000;
  LUT4 n924_s3 (
    .F(n924_8),
    .I0(i[10]),
    .I1(n927_6),
    .I2(i[8]),
    .I3(i[9]) 
);
defparam n924_s3.INIT=16'h8000;
  LUT4 n1280_s11 (
    .F(n1280_17),
    .I0(address_PP[9]),
    .I1(address_PP[8]),
    .I2(n1281_16),
    .I3(n1267_28) 
);
defparam n1280_s11.INIT=16'h6A00;
  LUT4 n927_s3 (
    .F(n927_8),
    .I0(i[8]),
    .I1(i[7]),
    .I2(n928_6),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n927_s3.INIT=16'h6A00;
  LUT4 n941_s4 (
    .F(n941_9),
    .I0(n944_6),
    .I1(address_acq[16]),
    .I2(address_acq[15]),
    .I3(address_acq[14]) 
);
defparam n941_s4.INIT=16'h8000;
  LUT4 n949_s4 (
    .F(n949_9),
    .I0(address_acq[9]),
    .I1(n953_6),
    .I2(n949_7),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n949_s4.INIT=16'h6A00;
  LUT4 i_pivot_21_s5 (
    .F(i_pivot_21_10),
    .I0(address_PP_22_16),
    .I1(\process.IDLE ),
    .I2(\process.DATA_ACQUISITION ),
    .I3(qpi_on_Z) 
);
defparam i_pivot_21_s5.INIT=16'h5400;
  LUT3 n1267_s19 (
    .F(n1267_28),
    .I0(\process.SEND_UART ),
    .I1(com_start),
    .I2(next_step) 
);
defparam n1267_s19.INIT=8'h80;
  LUT4 n1093_s8 (
    .F(n1093_13),
    .I0(com_start),
    .I1(next_step),
    .I2(stop_acquisition),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n1093_s8.INIT=16'h7F00;
  LUT4 n1293_s10 (
    .F(n1293_15),
    .I0(\process.DATA_ACQUISITION ),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1293_s10.INIT=16'h8000;
  LUT3 address_PP_22_s12 (
    .F(address_PP_22_18),
    .I0(qpi_on_Z),
    .I1(\process.DATA_ACQUISITION ),
    .I2(\process.SEND_UART ) 
);
defparam address_PP_22_s12.INIT=8'hA8;
  LUT4 n1291_s11 (
    .F(n1291_19),
    .I0(end_PP),
    .I1(\process.SEND_UART ),
    .I2(end_PP_9),
    .I3(end_PP_51) 
);
defparam n1291_s11.INIT=16'hC8AA;
  LUT4 n758_s2 (
    .F(n758_8),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I2(i_minus_i_pivot_20_3),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n758_s2.INIT=16'h6900;
  LUT4 n780_s2 (
    .F(n780_7),
    .I0(i_pivot[21]),
    .I1(\process.DATA_ACQUISITION ),
    .I2(samples_after_Z[21]),
    .I3(n727_3) 
);
defparam n780_s2.INIT=16'h8448;
  LUT4 n918_s3 (
    .F(n918_8),
    .I0(i[17]),
    .I1(i[16]),
    .I2(n919_8),
    .I3(\process.DATA_ACQUISITION ) 
);
defparam n918_s3.INIT=16'h6A00;
  LUT4 end_PP_s44 (
    .F(end_PP_51),
    .I0(n1093_13),
    .I1(qpi_on_Z),
    .I2(\process.DATA_ACQUISITION ),
    .I3(\process.SEND_UART ) 
);
defparam end_PP_s44.INIT=16'h4440;
  LUT4 begin_PP_s7 (
    .F(begin_PP_13),
    .I0(end_PP),
    .I1(ended_Z),
    .I2(\process.SEND_UART ),
    .I3(end_PP_51) 
);
defparam begin_PP_s7.INIT=16'h8F00;
  LUT4 n1217_s13 (
    .F(n1217_20),
    .I0(\process.DATA_ACQUISITION ),
    .I1(end_PP),
    .I2(ended_Z),
    .I3(\process.SEND_UART ) 
);
defparam n1217_s13.INIT=16'hBFAA;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n314_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFE data_in_1_15_s0 (
    .Q(data_in_1[15]),
    .D(fifo_out_1[11]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_14_s0 (
    .Q(data_in_1[14]),
    .D(fifo_out_1[10]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_13_s0 (
    .Q(data_in_1[13]),
    .D(fifo_out_1[9]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_12_s0 (
    .Q(data_in_1[12]),
    .D(fifo_out_1[8]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_11_s0 (
    .Q(data_in_1[11]),
    .D(fifo_out_2[11]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_10_s0 (
    .Q(data_in_1[10]),
    .D(fifo_out_2[10]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_9_s0 (
    .Q(data_in_1[9]),
    .D(fifo_out_2[9]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_8_s0 (
    .Q(data_in_1[8]),
    .D(fifo_out_2[8]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_7_s0 (
    .Q(data_in_1[7]),
    .D(fifo_out_3[11]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_6_s0 (
    .Q(data_in_1[6]),
    .D(fifo_out_3[10]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_5_s0 (
    .Q(data_in_1[5]),
    .D(fifo_out_3[9]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_4_s0 (
    .Q(data_in_1[4]),
    .D(fifo_out_3[8]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_3_s0 (
    .Q(data_in_1[3]),
    .D(fifo_out_4[11]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_2_s0 (
    .Q(data_in_1[2]),
    .D(fifo_out_4[10]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_1_s0 (
    .Q(data_in_1[1]),
    .D(fifo_out_4[9]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_1_0_s0 (
    .Q(data_in_1[0]),
    .D(fifo_out_4[8]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_15_s0 (
    .Q(data_in_2[15]),
    .D(fifo_out_1[7]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_14_s0 (
    .Q(data_in_2[14]),
    .D(fifo_out_1[6]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_13_s0 (
    .Q(data_in_2[13]),
    .D(fifo_out_1[5]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_12_s0 (
    .Q(data_in_2[12]),
    .D(fifo_out_1[4]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_11_s0 (
    .Q(data_in_2[11]),
    .D(fifo_out_2[7]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_10_s0 (
    .Q(data_in_2[10]),
    .D(fifo_out_2[6]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_9_s0 (
    .Q(data_in_2[9]),
    .D(fifo_out_2[5]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_8_s0 (
    .Q(data_in_2[8]),
    .D(fifo_out_2[4]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_7_s0 (
    .Q(data_in_2[7]),
    .D(fifo_out_3[7]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_6_s0 (
    .Q(data_in_2[6]),
    .D(fifo_out_3[6]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_5_s0 (
    .Q(data_in_2[5]),
    .D(fifo_out_3[5]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_4_s0 (
    .Q(data_in_2[4]),
    .D(fifo_out_3[4]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_3_s0 (
    .Q(data_in_2[3]),
    .D(fifo_out_4[7]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_2_s0 (
    .Q(data_in_2[2]),
    .D(fifo_out_4[6]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_1_s0 (
    .Q(data_in_2[1]),
    .D(fifo_out_4[5]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_2_0_s0 (
    .Q(data_in_2[0]),
    .D(fifo_out_4[4]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_15_s0 (
    .Q(data_in_3[15]),
    .D(fifo_out_1[3]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_14_s0 (
    .Q(data_in_3[14]),
    .D(fifo_out_1[2]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_13_s0 (
    .Q(data_in_3[13]),
    .D(fifo_out_1[1]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_12_s0 (
    .Q(data_in_3[12]),
    .D(fifo_out_1[0]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_11_s0 (
    .Q(data_in_3[11]),
    .D(fifo_out_2[3]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_10_s0 (
    .Q(data_in_3[10]),
    .D(fifo_out_2[2]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_9_s0 (
    .Q(data_in_3[9]),
    .D(fifo_out_2[1]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_8_s0 (
    .Q(data_in_3[8]),
    .D(fifo_out_2[0]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_7_s0 (
    .Q(data_in_3[7]),
    .D(fifo_out_3[3]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_6_s0 (
    .Q(data_in_3[6]),
    .D(fifo_out_3[2]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_5_s0 (
    .Q(data_in_3[5]),
    .D(fifo_out_3[1]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_4_s0 (
    .Q(data_in_3[4]),
    .D(fifo_out_3[0]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_3_s0 (
    .Q(data_in_3[3]),
    .D(fifo_out_4[3]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_2_s0 (
    .Q(data_in_3[2]),
    .D(fifo_out_4[2]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_1_s0 (
    .Q(data_in_3[1]),
    .D(fifo_out_4[1]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE data_in_3_0_s0 (
    .Q(data_in_3[0]),
    .D(fifo_out_4[0]),
    .CLK(clk_PSRAM),
    .CE(\process.DATA_ACQUISITION ) 
);
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(data_uart[11]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(data_uart[10]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(data_uart[9]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(data_uart[8]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(data_uart[7]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(data_uart[6]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(data_uart[5]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(data_uart[4]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(data_uart[3]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(data_uart[2]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(data_uart[1]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(data_uart[0]),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART ) 
);
defparam read_0_s0.INIT=1'b0;
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n914_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n915_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n916_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n917_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n918_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n919_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n920_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n921_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n922_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n923_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n924_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n925_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n926_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n927_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n928_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n929_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n930_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n931_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n932_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n955_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n956_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n1137_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n936_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n937_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n938_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n939_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n940_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n941_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n942_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n943_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n944_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n945_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n946_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n947_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n948_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n949_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n950_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n951_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE address_acq_6_s0 (
    .Q(address_acq[6]),
    .D(n952_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_6_s0.INIT=1'b0;
  DFFE address_acq_5_s0 (
    .Q(address_acq[5]),
    .D(n953_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_5_s0.INIT=1'b0;
  DFFE address_acq_4_s0 (
    .Q(address_acq[4]),
    .D(n954_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_4_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n488_5),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n1141_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n589_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n590_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n591_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n592_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n593_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n594_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n595_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n596_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n597_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n598_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n599_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n600_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n601_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n602_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n603_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n604_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n605_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n606_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n607_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n608_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n609_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n610_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(\process.DATA_ACQUISITION ),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n805_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n802_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n803_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n804_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n758_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n759_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n760_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n761_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n762_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n763_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n764_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n765_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n766_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n767_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n768_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n769_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n770_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n771_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n772_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n773_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n774_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n775_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n776_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n777_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n778_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n779_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n780_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n781_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n782_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n783_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n784_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n785_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n786_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n787_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n788_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n789_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n790_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n791_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n792_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n793_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n794_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n795_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n796_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n797_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n798_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n799_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n800_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n801_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1213_12),
    .CLK(clk_PSRAM),
    .CE(bypass_7) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE fifo_rst_s0 (
    .Q(fifo_rst),
    .D(\process.SEND_UART ),
    .CLK(clk_PSRAM),
    .CE(fifo_rst_10) 
);
  DFFE \process.DATA_ACQUISITION_s0  (
    .Q(\process.DATA_ACQUISITION ),
    .D(n1215_10),
    .CLK(clk_PSRAM),
    .CE(qpi_on_Z) 
);
defparam \process.DATA_ACQUISITION_s0 .INIT=1'b0;
  DFFE \process.SEND_UART_s0  (
    .Q(\process.SEND_UART ),
    .D(n1217_20),
    .CLK(clk_PSRAM),
    .CE(\process.SEND_UART_7 ) 
);
defparam \process.SEND_UART_s0 .INIT=1'b0;
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(\process.IDLE ),
    .CLK(clk_PSRAM),
    .CE(burst_mode_10) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1267_15),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1268_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1269_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1270_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1271_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1272_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1273_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1274_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1275_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1276_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1277_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1278_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1279_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1280_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1281_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1282_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1283_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1284_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1285_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1286_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1287_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1288_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1290_24),
    .CLK(clk_PSRAM),
    .CE(com_start_7) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE wait_uart_s0 (
    .Q(wait_uart),
    .D(n1292_16),
    .CLK(clk_PSRAM),
    .CE(wait_uart_7) 
);
  DFFE begin_PP_s0 (
    .Q(begin_PP),
    .D(n1293_15),
    .CLK(clk_PSRAM),
    .CE(begin_PP_13) 
);
  DFFE send_uart_s0 (
    .Q(send_uart),
    .D(BRAM_rd),
    .CLK(clk_PSRAM),
    .CE(n2193_3) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFE BRAM_wr_s0 (
    .Q(BRAM_wr),
    .D(n972_4),
    .CLK(clk_PSRAM),
    .CE(n2193_3) 
);
  DFFE BRAM_rd_s0 (
    .Q(BRAM_rd),
    .D(n1074_3),
    .CLK(clk_PSRAM),
    .CE(n2193_3) 
);
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n312_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE \process.IDLE_s1  (
    .Q(\process.IDLE ),
    .D(n1216_10),
    .CLK(clk_PSRAM),
    .CE(qpi_on_Z),
    .SET(GND) 
);
defparam \process.IDLE_s1 .INIT=1'b1;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1093_10),
    .CLK(clk_PSRAM),
    .CE(qpi_on_Z),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1092_12),
    .CLK(clk_PSRAM),
    .CE(qpi_on_Z),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1091_14),
    .CLK(clk_PSRAM),
    .CE(qpi_on_Z),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(\process.SEND_UART ),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE read_write_0_s1 (
    .Q(read_write[0]),
    .D(\process.DATA_ACQUISITION ),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam read_write_0_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n320_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n321_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n322_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n323_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n324_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n325_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n326_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n327_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n328_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n329_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n330_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n331_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n332_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n333_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n334_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n335_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n336_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n337_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n338_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n339_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n340_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n341_11),
    .CLK(clk_PSRAM),
    .CE(n318_9) 
);
defparam address_1_s1.INIT=1'b0;
  DFFR next_step_s1 (
    .Q(next_step),
    .D(ended),
    .CLK(clk_PSRAM),
    .RESET(prev_ended) 
);
  DFF end_PP_s42 (
    .Q(end_PP),
    .D(n1291_19),
    .CLK(clk_PSRAM) 
);
defparam end_PP_s42.INIT=1'b0;
  ALU n750_s44 (
    .SUM(n750_45_SUM),
    .COUT(n750_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n750_s44.ALU_MODE=1;
  ALU n750_s45 (
    .SUM(n750_46_SUM),
    .COUT(n750_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n750_48) 
);
defparam n750_s45.ALU_MODE=1;
  ALU n750_s46 (
    .SUM(n750_47_SUM),
    .COUT(n750_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n750_50) 
);
defparam n750_s46.ALU_MODE=1;
  ALU n750_s47 (
    .SUM(n750_48_SUM),
    .COUT(n750_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n750_52) 
);
defparam n750_s47.ALU_MODE=1;
  ALU n750_s48 (
    .SUM(n750_49_SUM),
    .COUT(n750_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n750_54) 
);
defparam n750_s48.ALU_MODE=1;
  ALU n750_s49 (
    .SUM(n750_50_SUM),
    .COUT(n750_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n750_56) 
);
defparam n750_s49.ALU_MODE=1;
  ALU n750_s50 (
    .SUM(n750_51_SUM),
    .COUT(n750_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n750_58) 
);
defparam n750_s50.ALU_MODE=1;
  ALU n750_s51 (
    .SUM(n750_52_SUM),
    .COUT(n750_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n750_60) 
);
defparam n750_s51.ALU_MODE=1;
  ALU n750_s52 (
    .SUM(n750_53_SUM),
    .COUT(n750_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n750_62) 
);
defparam n750_s52.ALU_MODE=1;
  ALU n750_s53 (
    .SUM(n750_54_SUM),
    .COUT(n750_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n750_64) 
);
defparam n750_s53.ALU_MODE=1;
  ALU n750_s54 (
    .SUM(n750_55_SUM),
    .COUT(n750_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n750_66) 
);
defparam n750_s54.ALU_MODE=1;
  ALU n750_s55 (
    .SUM(n750_56_SUM),
    .COUT(n750_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n750_68) 
);
defparam n750_s55.ALU_MODE=1;
  ALU n750_s56 (
    .SUM(n750_57_SUM),
    .COUT(n750_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n750_70) 
);
defparam n750_s56.ALU_MODE=1;
  ALU n750_s57 (
    .SUM(n750_58_SUM),
    .COUT(n750_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n750_72) 
);
defparam n750_s57.ALU_MODE=1;
  ALU n750_s58 (
    .SUM(n750_59_SUM),
    .COUT(n750_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n750_74) 
);
defparam n750_s58.ALU_MODE=1;
  ALU n750_s59 (
    .SUM(n750_60_SUM),
    .COUT(n750_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n750_76) 
);
defparam n750_s59.ALU_MODE=1;
  ALU n750_s60 (
    .SUM(n750_61_SUM),
    .COUT(n750_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n750_78) 
);
defparam n750_s60.ALU_MODE=1;
  ALU n750_s61 (
    .SUM(n750_62_SUM),
    .COUT(n750_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n750_80) 
);
defparam n750_s61.ALU_MODE=1;
  ALU n750_s62 (
    .SUM(n750_63_SUM),
    .COUT(n750_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n750_82) 
);
defparam n750_s62.ALU_MODE=1;
  ALU n750_s63 (
    .SUM(n750_64_SUM),
    .COUT(n750_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n750_84) 
);
defparam n750_s63.ALU_MODE=1;
  ALU n750_s64 (
    .SUM(n750_65_SUM),
    .COUT(n750_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n750_86) 
);
defparam n750_s64.ALU_MODE=1;
  ALU n751_s44 (
    .SUM(n751_45_SUM),
    .COUT(n751_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n751_s44.ALU_MODE=1;
  ALU n751_s45 (
    .SUM(n751_46_SUM),
    .COUT(n751_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n751_48) 
);
defparam n751_s45.ALU_MODE=1;
  ALU n751_s46 (
    .SUM(n751_47_SUM),
    .COUT(n751_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n751_50) 
);
defparam n751_s46.ALU_MODE=1;
  ALU n751_s47 (
    .SUM(n751_48_SUM),
    .COUT(n751_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n751_52) 
);
defparam n751_s47.ALU_MODE=1;
  ALU n751_s48 (
    .SUM(n751_49_SUM),
    .COUT(n751_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n751_54) 
);
defparam n751_s48.ALU_MODE=1;
  ALU n751_s49 (
    .SUM(n751_50_SUM),
    .COUT(n751_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n751_56) 
);
defparam n751_s49.ALU_MODE=1;
  ALU n751_s50 (
    .SUM(n751_51_SUM),
    .COUT(n751_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n751_58) 
);
defparam n751_s50.ALU_MODE=1;
  ALU n751_s51 (
    .SUM(n751_52_SUM),
    .COUT(n751_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n751_60) 
);
defparam n751_s51.ALU_MODE=1;
  ALU n751_s52 (
    .SUM(n751_53_SUM),
    .COUT(n751_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n751_62) 
);
defparam n751_s52.ALU_MODE=1;
  ALU n751_s53 (
    .SUM(n751_54_SUM),
    .COUT(n751_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n751_64) 
);
defparam n751_s53.ALU_MODE=1;
  ALU n751_s54 (
    .SUM(n751_55_SUM),
    .COUT(n751_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n751_66) 
);
defparam n751_s54.ALU_MODE=1;
  ALU n751_s55 (
    .SUM(n751_56_SUM),
    .COUT(n751_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n751_68) 
);
defparam n751_s55.ALU_MODE=1;
  ALU n751_s56 (
    .SUM(n751_57_SUM),
    .COUT(n751_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n751_70) 
);
defparam n751_s56.ALU_MODE=1;
  ALU n751_s57 (
    .SUM(n751_58_SUM),
    .COUT(n751_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n751_72) 
);
defparam n751_s57.ALU_MODE=1;
  ALU n751_s58 (
    .SUM(n751_59_SUM),
    .COUT(n751_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n751_74) 
);
defparam n751_s58.ALU_MODE=1;
  ALU n751_s59 (
    .SUM(n751_60_SUM),
    .COUT(n751_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n751_76) 
);
defparam n751_s59.ALU_MODE=1;
  ALU n751_s60 (
    .SUM(n751_61_SUM),
    .COUT(n751_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n751_78) 
);
defparam n751_s60.ALU_MODE=1;
  ALU n751_s61 (
    .SUM(n751_62_SUM),
    .COUT(n751_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n751_80) 
);
defparam n751_s61.ALU_MODE=1;
  ALU n751_s62 (
    .SUM(n751_63_SUM),
    .COUT(n751_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n751_82) 
);
defparam n751_s62.ALU_MODE=1;
  ALU n751_s63 (
    .SUM(n751_64_SUM),
    .COUT(n751_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n751_84) 
);
defparam n751_s63.ALU_MODE=1;
  ALU n751_s64 (
    .SUM(n751_65_SUM),
    .COUT(n751_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n751_86) 
);
defparam n751_s64.ALU_MODE=1;
  ALU n751_s65 (
    .SUM(n751_66_SUM),
    .COUT(n751_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n751_88) 
);
defparam n751_s65.ALU_MODE=1;
  ALU n753_s44 (
    .SUM(n753_45_SUM),
    .COUT(n753_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n753_s44.ALU_MODE=1;
  ALU n753_s45 (
    .SUM(n753_46_SUM),
    .COUT(n753_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n753_48) 
);
defparam n753_s45.ALU_MODE=1;
  ALU n753_s46 (
    .SUM(n753_47_SUM),
    .COUT(n753_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n753_50) 
);
defparam n753_s46.ALU_MODE=1;
  ALU n753_s47 (
    .SUM(n753_48_SUM),
    .COUT(n753_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n753_52) 
);
defparam n753_s47.ALU_MODE=1;
  ALU n753_s48 (
    .SUM(n753_49_SUM),
    .COUT(n753_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n753_54) 
);
defparam n753_s48.ALU_MODE=1;
  ALU n753_s49 (
    .SUM(n753_50_SUM),
    .COUT(n753_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n753_56) 
);
defparam n753_s49.ALU_MODE=1;
  ALU n753_s50 (
    .SUM(n753_51_SUM),
    .COUT(n753_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n753_58) 
);
defparam n753_s50.ALU_MODE=1;
  ALU n753_s51 (
    .SUM(n753_52_SUM),
    .COUT(n753_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n753_60) 
);
defparam n753_s51.ALU_MODE=1;
  ALU n753_s52 (
    .SUM(n753_53_SUM),
    .COUT(n753_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n753_62) 
);
defparam n753_s52.ALU_MODE=1;
  ALU n753_s53 (
    .SUM(n753_54_SUM),
    .COUT(n753_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n753_64) 
);
defparam n753_s53.ALU_MODE=1;
  ALU n753_s54 (
    .SUM(n753_55_SUM),
    .COUT(n753_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n753_66) 
);
defparam n753_s54.ALU_MODE=1;
  ALU n753_s55 (
    .SUM(n753_56_SUM),
    .COUT(n753_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n753_68) 
);
defparam n753_s55.ALU_MODE=1;
  ALU n753_s56 (
    .SUM(n753_57_SUM),
    .COUT(n753_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n753_70) 
);
defparam n753_s56.ALU_MODE=1;
  ALU n753_s57 (
    .SUM(n753_58_SUM),
    .COUT(n753_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n753_72) 
);
defparam n753_s57.ALU_MODE=1;
  ALU n753_s58 (
    .SUM(n753_59_SUM),
    .COUT(n753_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n753_74) 
);
defparam n753_s58.ALU_MODE=1;
  ALU n753_s59 (
    .SUM(n753_60_SUM),
    .COUT(n753_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n753_76) 
);
defparam n753_s59.ALU_MODE=1;
  ALU n753_s60 (
    .SUM(n753_61_SUM),
    .COUT(n753_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n753_78) 
);
defparam n753_s60.ALU_MODE=1;
  ALU n753_s61 (
    .SUM(n753_62_SUM),
    .COUT(n753_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n753_80) 
);
defparam n753_s61.ALU_MODE=1;
  ALU n753_s62 (
    .SUM(n753_63_SUM),
    .COUT(n753_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n753_82) 
);
defparam n753_s62.ALU_MODE=1;
  ALU n753_s63 (
    .SUM(n753_64_SUM),
    .COUT(n753_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n753_84) 
);
defparam n753_s63.ALU_MODE=1;
  ALU n753_s64 (
    .SUM(n753_65_SUM),
    .COUT(n753_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n753_86) 
);
defparam n753_s64.ALU_MODE=1;
  ALU n753_s65 (
    .SUM(n753_66_SUM),
    .COUT(n753_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n753_88) 
);
defparam n753_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU n542_s (
    .SUM(n542_2),
    .COUT(n542_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n542_s.ALU_MODE=1;
  ALU n541_s (
    .SUM(n541_2),
    .COUT(n541_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n542_3) 
);
defparam n541_s.ALU_MODE=1;
  ALU n540_s (
    .SUM(n540_2),
    .COUT(n540_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n541_3) 
);
defparam n540_s.ALU_MODE=1;
  ALU n539_s (
    .SUM(n539_2),
    .COUT(n539_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n540_3) 
);
defparam n539_s.ALU_MODE=1;
  ALU n538_s (
    .SUM(n538_2),
    .COUT(n538_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n539_3) 
);
defparam n538_s.ALU_MODE=1;
  ALU n537_s (
    .SUM(n537_2),
    .COUT(n537_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n538_3) 
);
defparam n537_s.ALU_MODE=1;
  ALU n536_s (
    .SUM(n536_2),
    .COUT(n536_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n537_3) 
);
defparam n536_s.ALU_MODE=1;
  ALU n535_s (
    .SUM(n535_2),
    .COUT(n535_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n536_3) 
);
defparam n535_s.ALU_MODE=1;
  ALU n534_s (
    .SUM(n534_2),
    .COUT(n534_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n535_3) 
);
defparam n534_s.ALU_MODE=1;
  ALU n533_s (
    .SUM(n533_2),
    .COUT(n533_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n534_3) 
);
defparam n533_s.ALU_MODE=1;
  ALU n532_s (
    .SUM(n532_2),
    .COUT(n532_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n533_3) 
);
defparam n532_s.ALU_MODE=1;
  ALU n531_s (
    .SUM(n531_2),
    .COUT(n531_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n531_s.ALU_MODE=1;
  ALU n530_s (
    .SUM(n530_2),
    .COUT(n530_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n530_s.ALU_MODE=1;
  ALU n529_s (
    .SUM(n529_2),
    .COUT(n529_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n529_s.ALU_MODE=1;
  ALU n528_s (
    .SUM(n528_2),
    .COUT(n528_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n528_s.ALU_MODE=1;
  ALU n527_s (
    .SUM(n527_2),
    .COUT(n527_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n527_s.ALU_MODE=1;
  ALU n526_s (
    .SUM(n526_2),
    .COUT(n526_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n526_s.ALU_MODE=1;
  ALU n525_s (
    .SUM(n525_2),
    .COUT(n525_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n525_s.ALU_MODE=1;
  ALU n524_s (
    .SUM(n524_2),
    .COUT(n524_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n524_s.ALU_MODE=1;
  ALU n523_s (
    .SUM(n523_2),
    .COUT(n523_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n523_s.ALU_MODE=1;
  ALU n522_s (
    .SUM(n522_2),
    .COUT(n522_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n522_s.ALU_MODE=1;
  ALU n521_s (
    .SUM(n521_2),
    .COUT(n521_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n521_s.ALU_MODE=1;
  ALU n747_s (
    .SUM(n747_2),
    .COUT(n747_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n747_s.ALU_MODE=0;
  ALU n746_s (
    .SUM(n746_2),
    .COUT(n746_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n747_3) 
);
defparam n746_s.ALU_MODE=0;
  ALU n745_s (
    .SUM(n745_2),
    .COUT(n745_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n746_3) 
);
defparam n745_s.ALU_MODE=0;
  ALU n744_s (
    .SUM(n744_2),
    .COUT(n744_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n745_3) 
);
defparam n744_s.ALU_MODE=0;
  ALU n743_s (
    .SUM(n743_2),
    .COUT(n743_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n744_3) 
);
defparam n743_s.ALU_MODE=0;
  ALU n742_s (
    .SUM(n742_2),
    .COUT(n742_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n743_3) 
);
defparam n742_s.ALU_MODE=0;
  ALU n741_s (
    .SUM(n741_2),
    .COUT(n741_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n741_s.ALU_MODE=0;
  ALU n740_s (
    .SUM(n740_2),
    .COUT(n740_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n740_s.ALU_MODE=0;
  ALU n739_s (
    .SUM(n739_2),
    .COUT(n739_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n739_s.ALU_MODE=0;
  ALU n738_s (
    .SUM(n738_2),
    .COUT(n738_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n739_3) 
);
defparam n738_s.ALU_MODE=0;
  ALU n737_s (
    .SUM(n737_2),
    .COUT(n737_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n738_3) 
);
defparam n737_s.ALU_MODE=0;
  ALU n736_s (
    .SUM(n736_2),
    .COUT(n736_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n737_3) 
);
defparam n736_s.ALU_MODE=0;
  ALU n735_s (
    .SUM(n735_2),
    .COUT(n735_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n736_3) 
);
defparam n735_s.ALU_MODE=0;
  ALU n734_s (
    .SUM(n734_2),
    .COUT(n734_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n735_3) 
);
defparam n734_s.ALU_MODE=0;
  ALU n733_s (
    .SUM(n733_2),
    .COUT(n733_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n734_3) 
);
defparam n733_s.ALU_MODE=0;
  ALU n732_s (
    .SUM(n732_2),
    .COUT(n732_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n733_3) 
);
defparam n732_s.ALU_MODE=0;
  ALU n731_s (
    .SUM(n731_2),
    .COUT(n731_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n732_3) 
);
defparam n731_s.ALU_MODE=0;
  ALU n730_s (
    .SUM(n730_2),
    .COUT(n730_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n731_3) 
);
defparam n730_s.ALU_MODE=0;
  ALU n729_s (
    .SUM(n729_2),
    .COUT(n729_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n730_3) 
);
defparam n729_s.ALU_MODE=0;
  ALU n728_s (
    .SUM(n728_2),
    .COUT(n728_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n729_3) 
);
defparam n728_s.ALU_MODE=0;
  ALU n727_s (
    .SUM(n727_2),
    .COUT(n727_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n728_3) 
);
defparam n727_s.ALU_MODE=0;
  INV n314_s2 (
    .O(n314_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV n312_s2 (
    .O(n312_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .quad_start_mcu(quad_start_mcu),
    .address(address[22:1]),
    .data_in_1(data_in_1[15:0]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .read_write(read_write[1:0]),
    .data_in_2(data_in_2[15:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .data_in_3(data_in_3[15:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .fifo_rd_Z(fifo_rd_Z),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .mem_ce_d(mem_ce_d),
    .n29_8(n29_8),
    .mem_sio_0_5_3(mem_sio_0_5_13),
    .n28_6_4(n28_6_14),
    .n27_6_5(n27_6_15),
    .n26_6_6(n26_6_16),
    .n29_8_7(n29_8_17),
    .mem_sio_0_5_8(mem_sio_0_5_18),
    .n28_6_9(n28_6_19),
    .n27_6_10(n27_6_20),
    .n26_6_11(n26_6_21),
    .n29_8_12(n29_8_22),
    .data_out_1_0(data_out_1[0]),
    .data_out_1_1(data_out_1[1]),
    .data_out_1_2(data_out_1[2]),
    .data_out_1_3(data_out_1[3]),
    .data_out_1_4(data_out_1[4]),
    .data_out_1_5(data_out_1[5]),
    .data_out_1_6(data_out_1[6]),
    .data_out_1_7(data_out_1[7]),
    .data_out_1_8(data_out_1[8]),
    .data_out_1_9(data_out_1[9]),
    .data_out_1_10(data_out_1[10]),
    .data_out_1_12(data_out_1[12]),
    .data_out_1_13(data_out_1[13]),
    .data_out_1_14(data_out_1[14]),
    .data_out_1_15(data_out_1[15]),
    .data_out_2_0(data_out_2[0]),
    .data_out_2_1(data_out_2[1]),
    .data_out_2_2(data_out_2[2]),
    .data_out_2_3(data_out_2[3]),
    .data_out_2_4(data_out_2[4]),
    .data_out_2_5(data_out_2[5]),
    .data_out_2_6(data_out_2[6]),
    .data_out_2_7(data_out_2[7]),
    .data_out_2_8(data_out_2[8]),
    .data_out_2_9(data_out_2[9]),
    .data_out_2_10(data_out_2[10]),
    .data_out_2_12(data_out_2[12]),
    .data_out_2_13(data_out_2[13]),
    .data_out_2_14(data_out_2[14]),
    .data_out_2_15(data_out_2[15]),
    .data_out_3_0(data_out_3[0]),
    .data_out_3_1(data_out_3[1]),
    .data_out_3_2(data_out_3[2]),
    .data_out_3_3(data_out_3[3]),
    .data_out_3_4(data_out_3[4]),
    .data_out_3_5(data_out_3[5]),
    .data_out_3_6(data_out_3[6]),
    .data_out_3_7(data_out_3[7]),
    .data_out_3_8(data_out_3[8]),
    .data_out_3_9(data_out_3[9]),
    .data_out_3_10(data_out_3[10]),
    .data_out_3_12(data_out_3[12]),
    .data_out_3_13(data_out_3[13]),
    .data_out_3_14(data_out_3[14]),
    .data_out_3_15(data_out_3[15])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[11:0]),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .trigger_Z(trigger_Z[7:0]),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  Post_Process BRAM_memory (
    .clk_PSRAM(clk_PSRAM),
    .begin_PP(begin_PP),
    .BRAM_rd(BRAM_rd),
    .end_PP(end_PP),
    .BRAM_wr(BRAM_wr),
    .data_out_1_0(data_out_1[0]),
    .data_out_1_1(data_out_1[1]),
    .data_out_1_2(data_out_1[2]),
    .data_out_1_3(data_out_1[3]),
    .data_out_1_4(data_out_1[4]),
    .data_out_1_5(data_out_1[5]),
    .data_out_1_6(data_out_1[6]),
    .data_out_1_7(data_out_1[7]),
    .data_out_1_8(data_out_1[8]),
    .data_out_1_9(data_out_1[9]),
    .data_out_1_10(data_out_1[10]),
    .data_out_1_12(data_out_1[12]),
    .data_out_1_13(data_out_1[13]),
    .data_out_1_14(data_out_1[14]),
    .data_out_1_15(data_out_1[15]),
    .data_out_2_0(data_out_2[0]),
    .data_out_2_1(data_out_2[1]),
    .data_out_2_2(data_out_2[2]),
    .data_out_2_3(data_out_2[3]),
    .data_out_2_4(data_out_2[4]),
    .data_out_2_5(data_out_2[5]),
    .data_out_2_6(data_out_2[6]),
    .data_out_2_7(data_out_2[7]),
    .data_out_2_8(data_out_2[8]),
    .data_out_2_9(data_out_2[9]),
    .data_out_2_10(data_out_2[10]),
    .data_out_2_12(data_out_2[12]),
    .data_out_2_13(data_out_2[13]),
    .data_out_2_14(data_out_2[14]),
    .data_out_2_15(data_out_2[15]),
    .data_out_3_0(data_out_3[0]),
    .data_out_3_1(data_out_3[1]),
    .data_out_3_2(data_out_3[2]),
    .data_out_3_3(data_out_3[3]),
    .data_out_3_4(data_out_3[4]),
    .data_out_3_5(data_out_3[5]),
    .data_out_3_6(data_out_3[6]),
    .data_out_3_7(data_out_3[7]),
    .data_out_3_8(data_out_3[8]),
    .data_out_3_9(data_out_3[9]),
    .data_out_3_10(data_out_3[10]),
    .data_out_3_12(data_out_3[12]),
    .data_out_3_13(data_out_3[13]),
    .data_out_3_14(data_out_3[14]),
    .data_out_3_15(data_out_3[15]),
    .ended_Z(ended_Z),
    .write_read_Z(write_read_Z),
    .data_uart(data_uart[11:0])
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .stop_acquisition(stop_acquisition),
    .\process.DATA_ACQUISITION (\process.DATA_ACQUISITION ),
    .adc_out_d(adc_out_d[11:0]),
    .fifo_wr(fifo_wr),
    .n68_4(n68_4),
    .adc_data_Z(adc_data_Z[11:0])
);
  fifo_adc fifo_inst (
    .clk_PSRAM(clk_PSRAM),
    .fifo_rst(fifo_rst),
    .fifo_rd_Z(fifo_rd_Z),
    .fifo_wr(fifo_wr),
    .adc_data_Z(adc_data_Z[11:0]),
    .fifo_empty(fifo_empty),
    .fifo_out_1(fifo_out_1[11:0]),
    .fifo_out_2(fifo_out_2[11:0]),
    .fifo_out_3(fifo_out_3[11:0]),
    .fifo_out_4(fifo_out_4[11:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
