/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018 MediaTek Inc.
 *
 * Author: Floria Huang <floria.huang@mediatek.com>
 *
 */

#ifndef _MTK_IMGSYS_PORT_H_
#define _MTK_IMGSYS_PORT_H_

struct mtk_imgsys_port_table;
#include "imgsys_modules/mtk_imgsys-pqdip.h"
#include "imgsys_modules/mtk_imgsys-me.h"
#include "imgsys_modules/mtk_imgsys-traw.h"
#include "imgsys_modules/mtk_imgsys-dfp.h"

#ifdef IMGSYS_TF_DUMP_8S_L
#include <dt-bindings/memory/mt6993-larb-port.h>
static struct mtk_imgsys_port_table imgsys_dma_port_mt6993[] = {
	/* Larb9 -- 21*/
	{SMMU_L9_P0_TRAW_TOP1_R0_P0        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P1_TRAW_TOP1_R0_P1        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P2_TRAW_TOP1_R0_P2        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P3_TRAW_TOP1_R0_P3        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P4_TRAW_TOP1_R0_P4        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P5_TRAW_TOP1_R0_P5        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P6_TRAW_TOP1_R0_P6        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P7_TRAW_TOP1_R0_P7        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P8_TRAW_TOP1_W0_P0        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P9_TRAW_TOP1_W0_P1        , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P10_TRAW_TOP1_W0_P2       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P11_TRAW_TOP1_W0_P3       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P12_TRAW_TOP1_W0_P4       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P13_TRAW_TOP1_W0_P5       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P14_TRAW_TOP1_W0_P6       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P15_TRAW_TOP1_W0_P7       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P16_TRAW_TOP1_W0_P8       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P17_TRAW_TOP1_W0_P9       , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P18_TRAW_TOP1_W0_P11      , imgsys_ltraw_tfault_callback},
	{SMMU_L9_P19_DUMMY_SMI_W0          , NULL},
	{SMMU_L9_P20_TRAW_TOP1_W0_P10      , imgsys_ltraw_tfault_callback},
	/* Larb10 -- 12*/
	{SMMU_L10_P0_DIP_TOP_R1_P0         , imgsys_dip_tfault_callback},
	{SMMU_L10_P1_DIP_TOP_R1_P1         , imgsys_dip_tfault_callback},
	{SMMU_L10_P2_DIP_TOP_R1_P2         , imgsys_dip_tfault_callback},
	{SMMU_L10_P3_DIP_TOP_R1_P3         , imgsys_dip_tfault_callback},
	{SMMU_L10_P4_DIP_TOP_R1_P4         , imgsys_dip_tfault_callback},
	{SMMU_L10_P5_DIP_TOP_R1_P5         , imgsys_dip_tfault_callback},
	{SMMU_L10_P6_DIP_TOP_W1_P0         , imgsys_dip_tfault_callback},
	{SMMU_L10_P7_DIP_TOP_W1_P1         , imgsys_dip_tfault_callback},
	{SMMU_L10_P8_DIP_TOP_W1_P2         , imgsys_dip_tfault_callback},
	{SMMU_L10_P9_DIP_TOP_W1_P3         , imgsys_dip_tfault_callback},
	{SMMU_L10_P10_DIP_TOP_W1_P4        , imgsys_dip_tfault_callback},
	{SMMU_L10_P11_DIP_TOP_STG_W        , imgsys_dip_tfault_callback},
	/* Larb11 -- 11*/
	{SMMU_L11_P0_WPE0_WPE_RDMA_0         , imgsys_wpe_tfault_callback},
	{SMMU_L11_P1_WPE0_WPE_RDMA_1         , imgsys_wpe_tfault_callback},
	{SMMU_L11_P2_WPE0_WPE_RDMA_2         , imgsys_wpe_tfault_callback},
	{SMMU_L11_P3_WPE0_PQDIP_R0_P0        , imgsys_pqdip_tfault_callback},
	{SMMU_L11_P4_WPE0_PQDIP_R0_P1        , imgsys_pqdip_tfault_callback},
	{SMMU_L11_P5_WPE0_WPE_WDMA_0         , imgsys_wpe_tfault_callback},
	{SMMU_L11_P6_WPE0_PQDIP_PWR_P1       , imgsys_pqdip_tfault_callback},
	{SMMU_L11_P7_WPE0_PQDIP_PWR_P1_STASH , imgsys_pqdip_tfault_callback},
	{SMMU_L11_P8_WPE0_WPE_STG_0          , imgsys_wpe_tfault_callback},
	{SMMU_L11_P9_WPE0_PQDIP_STG_0        , imgsys_pqdip_tfault_callback},
	{SMMU_L11_P10_WPE0_PQDIP_W0          , imgsys_pqdip_tfault_callback},
	/* Larb12 -- 2*/
	{SMMU_L12_P0_MAE_RDMA       , MAE_TranslationFault_callback},
	{SMMU_L12_P1_MAE_WDMA       , MAE_TranslationFault_callback},
	/* Larb15 -- 17*/
	{SMMU_L15_P0_DIP_NR2_R1_P0         , imgsys_dip_tfault_callback},
	{SMMU_L15_P1_DIP_NR2_R1_P1         , imgsys_dip_tfault_callback},
	{SMMU_L15_P2_DIP_NR2_R1_P2         , imgsys_dip_tfault_callback},
	{SMMU_L15_P3_DIP_NR2_R1_P3         , imgsys_dip_tfault_callback},
	{SMMU_L15_P4_DIP_NR2_R1_P4         , imgsys_dip_tfault_callback},
	{SMMU_L15_P5_DIP_NR2_R1_P5         , imgsys_dip_tfault_callback},
	{SMMU_L15_P6_DIP_NR2_R1_P6         , imgsys_dip_tfault_callback},
	{SMMU_L15_P7_DIP_NR2_R1_P7         , imgsys_dip_tfault_callback},
	{SMMU_L15_P8_DIP_NR2_R1_P8         , imgsys_dip_tfault_callback},
	{SMMU_L15_P9_DIP_NR2_W1_P0         , imgsys_dip_tfault_callback},
	{SMMU_L15_P10_DIP_NR2_W1_P1        , imgsys_dip_tfault_callback},
	{SMMU_L15_P11_DIP_NR2_W1_P2        , imgsys_dip_tfault_callback},
	{SMMU_L15_P12_DIP_NR2_STG_W        , imgsys_dip_tfault_callback},
	{SMMU_L15_P13_DIP_NR2_W1_P3        , imgsys_dip_tfault_callback},
	{SMMU_L15_P14_DIP_NR2_W1_P4        , imgsys_dip_tfault_callback},
	{SMMU_L15_P15_DIP_NR2_W1_P5        , imgsys_dip_tfault_callback},
	{SMMU_L15_P16_DIP_NR2_W1_P6        , imgsys_dip_tfault_callback},
	/* Larb18 -- 7*/
	{SMMU_L18_P0_ADL_RD_0_IPU_DMA_R         , NULL},
	{SMMU_L18_P1_ROOTCQ_R                   , NULL},
	{SMMU_L18_P2_ADL_RD_0_ADLRD_STG_W       , NULL},
	{SMMU_L18_P3_ADL_WR_0_IPU_DMA_W         , NULL},
	{SMMU_L18_P4_ADL_WR_0_ADLWR_STG_W       , NULL},
	{SMMU_L18_P5_ADL_WR_1_IPU_DMA_W         , NULL},
	{SMMU_L18_P6_ADL_WR_1_ADLWR_STG_W       , NULL},
	/* Larb22 -- 16*/
	{SMMU_L22_P0_WPE2_DWPE_RDMA_0        , NULL},
	{SMMU_L22_P1_WPE2_DWPE_RDMA_1        , NULL},
	{SMMU_L22_P2_WPE2_DWPE_RDMA_2        , NULL},
	{SMMU_L22_P3_WPE2_DPEFUS_DVS_RD      , NULL},
	{SMMU_L22_P4_WPE2_DPEFUS_DVP_RD      , NULL},
	{SMMU_L22_P5_WPE2_DFP_RD0            , imgsys_dfp_tfault_callback},
	{SMMU_L22_P6_WPE2_DFP_RD1            , imgsys_dfp_tfault_callback},
	{SMMU_L22_P7_WPE2_DWPE_WDMA_0        , NULL},
	{SMMU_L22_P8_WPE2_DPEFUS_DVS_WT      , NULL},
	{SMMU_L22_P9_WPE2_DPEFUS_DVP_WT      , NULL},
	{SMMU_L22_P10_WPE2_DFP_WT0           , imgsys_dfp_tfault_callback},
	{SMMU_L22_P11_WPE2_DFP_WT1           , imgsys_dfp_tfault_callback},
	{SMMU_L22_P12_WPE2_DWPE_STG_0        , NULL},
	{SMMU_L22_P13_WPE2_DPEFUS_DPE_STG    , NULL},
	{SMMU_L22_P14_WPE2_DFP_SG0           , imgsys_dfp_tfault_callback},
	{SMMU_L22_P15_WPE2_DFP_SG1           , imgsys_dfp_tfault_callback},
	/* Larb28 -- 25*/
	{SMMU_L28_P0_TRAW_MAIN_R0_P0        , imgsys_traw_tfault_callback},
	{SMMU_L28_P1_TRAW_MAIN_R0_P1        , imgsys_traw_tfault_callback},
	{SMMU_L28_P2_TRAW_MAIN_R0_P2        , imgsys_traw_tfault_callback},
	{SMMU_L28_P3_TRAW_MAIN_R0_P3        , imgsys_traw_tfault_callback},
	{SMMU_L28_P4_TRAW_MAIN_R0_P4        , imgsys_traw_tfault_callback},
	{SMMU_L28_P5_TRAW_MAIN_R0_P5        , imgsys_traw_tfault_callback},
	{SMMU_L28_P6_TRAW_MAIN_R0_P6        , imgsys_traw_tfault_callback},
	{SMMU_L28_P7_TRAW_MAIN_R0_P7        , imgsys_traw_tfault_callback},
	{SMMU_L28_P8_TRAW_MAIN_R0_P8        , imgsys_traw_tfault_callback},
	{SMMU_L28_P9_TRAW_MAIN_R0_P9        , imgsys_traw_tfault_callback},
	{SMMU_L28_P10_TRAW_MAIN_R0_P10      , imgsys_traw_tfault_callback},
	{SMMU_L28_P11_TRAW_MAIN_W0_P0       , imgsys_traw_tfault_callback},
	{SMMU_L28_P12_TRAW_MAIN_W0_P1       , imgsys_traw_tfault_callback},
	{SMMU_L28_P13_TRAW_MAIN_W0_P2       , imgsys_traw_tfault_callback},
	{SMMU_L28_P14_TRAW_MAIN_W0_P3       , imgsys_traw_tfault_callback},
	{SMMU_L28_P15_TRAW_MAIN_W0_P4       , imgsys_traw_tfault_callback},
	{SMMU_L28_P16_TRAW_MAIN_W0_P5       , imgsys_traw_tfault_callback},
	{SMMU_L28_P17_TRAW_MAIN_W0_P6       , imgsys_traw_tfault_callback},
	{SMMU_L28_P18_TRAW_MAIN_W0_P7       , imgsys_traw_tfault_callback},
	{SMMU_L28_P19_TRAW_MAIN_W0_P8       , imgsys_traw_tfault_callback},
	{SMMU_L28_P20_TRAW_MAIN_W0_P9       , imgsys_traw_tfault_callback},
	{SMMU_L28_P21_TRAW_MAIN_W0_P11      , imgsys_traw_tfault_callback},
	{SMMU_L28_P22_TRAW_MAIN_STG_W       , imgsys_traw_tfault_callback},
	{SMMU_L28_P23_TRAW_MAIN_W0_P10      , imgsys_traw_tfault_callback},
	{SMMU_L28_P24_TRAW_MAIN_W0_P12      , imgsys_traw_tfault_callback},
	/* Larb38 -- 21*/
	{SMMU_L38_P0_DIP_TOP_R0_P0         , imgsys_dip_tfault_callback},
	{SMMU_L38_P1_DIP_TOP_R0_P1         , imgsys_dip_tfault_callback},
	{SMMU_L38_P2_DIP_TOP_R0_P2         , imgsys_dip_tfault_callback},
	{SMMU_L38_P3_DIP_TOP_R0_P3         , imgsys_dip_tfault_callback},
	{SMMU_L38_P4_DIP_TOP_R0_P4         , imgsys_dip_tfault_callback},
	{SMMU_L38_P5_DIP_TOP_R0_P5         , imgsys_dip_tfault_callback},
	{SMMU_L38_P6_DIP_TOP_R0_P6         , imgsys_dip_tfault_callback},
	{SMMU_L38_P7_DIP_TOP_R0_P7         , imgsys_dip_tfault_callback},
	{SMMU_L38_P8_DIP_TOP_R0_P8         , imgsys_dip_tfault_callback},
	{SMMU_L38_P9_DIP_TOP_R0_P9         , imgsys_dip_tfault_callback},
	{SMMU_L38_P10_DIP_TOP_W0_P0        , imgsys_dip_tfault_callback},
	{SMMU_L38_P11_DIP_TOP_W0_P1        , imgsys_dip_tfault_callback},
	{SMMU_L38_P12_DIP_TOP_W0_P2        , imgsys_dip_tfault_callback},
	{SMMU_L38_P13_DIP_TOP_W0_P3        , imgsys_dip_tfault_callback},
	{SMMU_L38_P14_DIP_TOP_W0_P4        , imgsys_dip_tfault_callback},
	{SMMU_L38_P15_DIP_TOP_W0_P5        , imgsys_dip_tfault_callback},
	{SMMU_L38_P16_DIP_TOP_W0_P6        , imgsys_dip_tfault_callback},
	{SMMU_L38_P17_DIP_TOP_W0_P7        , imgsys_dip_tfault_callback},
	{SMMU_L38_P18_DIP_TOP_W0_P8        , imgsys_dip_tfault_callback},
	{SMMU_L38_P19_DIP_TOP_W0_P9        , imgsys_dip_tfault_callback},
	{SMMU_L38_P20_DIP_TOP_STG_W        , imgsys_dip_tfault_callback},
	/* Larb39 -- 21*/
	{SMMU_L39_P0_DIP_NR2_R0_P0         , imgsys_dip_tfault_callback},
	{SMMU_L39_P1_DIP_NR2_R0_P1         , imgsys_dip_tfault_callback},
	{SMMU_L39_P2_DIP_NR2_R0_P2         , imgsys_dip_tfault_callback},
	{SMMU_L39_P3_DIP_NR2_R0_P3         , imgsys_dip_tfault_callback},
	{SMMU_L39_P4_DIP_NR2_R0_P4         , imgsys_dip_tfault_callback},
	{SMMU_L39_P5_DIP_NR2_R0_P5         , imgsys_dip_tfault_callback},
	{SMMU_L39_P6_DIP_NR2_R0_P6         , imgsys_dip_tfault_callback},
	{SMMU_L39_P7_DIP_NR2_R0_P7         , imgsys_dip_tfault_callback},
	{SMMU_L39_P8_DIP_NR2_R0_P8         , imgsys_dip_tfault_callback},
	{SMMU_L39_P9_DIP_NR2_R0_P9         , imgsys_dip_tfault_callback},
	{SMMU_L39_P10_DIP_NR2_R0_P10       , imgsys_dip_tfault_callback},
	{SMMU_L39_P11_DIP_NR2_W0_P0        , imgsys_dip_tfault_callback},
	{SMMU_L39_P12_DIP_NR2_W0_P1        , imgsys_dip_tfault_callback},
	{SMMU_L39_P13_DIP_NR2_W0_P2        , imgsys_dip_tfault_callback},
	{SMMU_L39_P14_DIP_NR2_W0_P3        , imgsys_dip_tfault_callback},
	{SMMU_L39_P15_DIP_NR2_W0_P4        , imgsys_dip_tfault_callback},
	{SMMU_L39_P16_DIP_NR2_STG_W        , imgsys_dip_tfault_callback},
	{SMMU_L39_P17_DIP_NR2_W0_P5        , imgsys_dip_tfault_callback},
	{SMMU_L39_P18_DIP_NR2_W0_P6        , imgsys_dip_tfault_callback},
	{SMMU_L39_P19_DIP_NR2_W0_P7        , imgsys_dip_tfault_callback},
	{SMMU_L39_P20_DIP_NR2_W0_P8        , imgsys_dip_tfault_callback},
	/* Larb40 -- 8*/
	{SMMU_L40_P0_TRAW_MAIN_R1          , imgsys_traw_tfault_callback},
	{SMMU_L40_P1_TRAW_MAIN_W1_P0       , imgsys_traw_tfault_callback},
	{SMMU_L40_P2_TRAW_MAIN_W1_P1       , imgsys_traw_tfault_callback},
	{SMMU_L40_P3_TRAW_MAIN_W1_P2       , imgsys_traw_tfault_callback},
	{SMMU_L40_P4_TRAW_MAIN_STG_W       , imgsys_traw_tfault_callback},
	{SMMU_L40_P5_TRAW_MAIN_W1_P3       , imgsys_traw_tfault_callback},
	{SMMU_L40_P6_TRAW_MAIN_W1_P4       , imgsys_traw_tfault_callback},
	{SMMU_L40_P7_TRAW_MAIN_W1_P5       , imgsys_traw_tfault_callback},
	/* Larb48 -- 13*/
	{SMMU_L48_P0_WPE1_OMC_RDMA_0          , imgsys_omc_tfault_callback},
	{SMMU_L48_P1_WPE1_OMC_RDMA_1          , imgsys_omc_tfault_callback},
	{SMMU_L48_P2_WPE1_PQDIP_R0_P0         , imgsys_pqdip_tfault_callback},
	{SMMU_L48_P3_WPE1_PQDIP_R0_P1         , imgsys_pqdip_tfault_callback},
	{SMMU_L48_P4_WPE1_ME_RD               , imgsys_me_tfault_callback},
	{SMMU_L48_P5_WPE1_OMC_WDMA_0          , imgsys_omc_tfault_callback},
	{SMMU_L48_P6_WPE1_PQDIP_PWR_P1        , imgsys_pqdip_tfault_callback},
	{SMMU_L48_P7_WPE1_PQDIP_PWR_P1_STASH  , imgsys_pqdip_tfault_callback},
	{SMMU_L48_P8_WPE1_ME_WT               , imgsys_me_tfault_callback},
	{SMMU_L48_P9_WPE1_OMC_STG_0           , imgsys_omc_tfault_callback},
	{SMMU_L48_P10_WPE1_PQDIP_STG_0        , imgsys_pqdip_tfault_callback},
	{SMMU_L48_P11_WPE1_ME_SG              , imgsys_me_tfault_callback},
	{SMMU_L48_P12_WPE1_PQDIP_W0           , imgsys_pqdip_tfault_callback},
	/* Larb49 -- 9*/
	{SMMU_L49_P0_WPE2_WPE_RDMA_0          , imgsys_wpe_tfault_callback},
	{SMMU_L49_P1_WPE2_WPE_RDMA_1          , imgsys_wpe_tfault_callback},
	{SMMU_L49_P2_WPE2_WPE_RDMA_2          , imgsys_wpe_tfault_callback},
	{SMMU_L49_P3_WPE2_OMC_RDMA_0          , imgsys_omc_tfault_callback},
	{SMMU_L49_P4_WPE2_OMC_RDMA_1          , imgsys_omc_tfault_callback},
	{SMMU_L49_P5_WPE2_WPE_WDMA_0          , imgsys_wpe_tfault_callback},
	{SMMU_L49_P6_WPE2_OMC_WDMA_0          , imgsys_omc_tfault_callback},
	{SMMU_L49_P7_WPE2_WPE_STG_0           , imgsys_wpe_tfault_callback},
	{SMMU_L49_P8_WPE2_OMC_STG_0           , imgsys_omc_tfault_callback},
};
#endif

#ifdef IMGSYS_TF_DUMP_8S_P
#include <dt-bindings/memory/mt6899-larb-port.h>
static struct mtk_imgsys_port_table imgsys_dma_port_mt6899[] = {
	/* Larb9 -- 9*/
	{M4U_L9_P0_IMGI_T1_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P1_IMGCI_T1_B        , imgsys_traw_tfault_callback},
	{M4U_L9_P2_SMTI_T1_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P3_YUVO_T1_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P4_YUVCO_T1_B        , imgsys_traw_tfault_callback},
	{M4U_L9_P5_YUVO_T2_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P6_YUVBO_T2_B        , imgsys_traw_tfault_callback},
	{M4U_L9_P7_TNCSTO_T1_B       , imgsys_traw_tfault_callback},
	{M4U_L9_P8_TNCSTI_T2_B       , imgsys_traw_tfault_callback},
	{M4U_L9_P9_YUFETI_T1_B       , imgsys_traw_tfault_callback},
	{M4U_L9_P10_STG_T1_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P11_STG_T2_B         , imgsys_traw_tfault_callback},
	{M4U_L9_P12_ME_RDMA_0        , imgsys_me_tfault_callback},
	{M4U_L9_P13_ME_WDMA_0        , imgsys_me_tfault_callback},
	{M4U_L9_P14_MEMMG_RDMA_0     , imgsys_me_tfault_callback},
	{M4U_L9_P15_MEMMG_WDMA_0     , imgsys_me_tfault_callback},
	{M4U_L9_P16_ME_2ND_RDMA_0    , imgsys_me_tfault_callback},
	{M4U_L9_P17_ME_2ND_WDMA_0    , imgsys_me_tfault_callback},
	{M4U_L9_P18_MEMMG_2ND_RDMA_0 , imgsys_me_tfault_callback},
	{M4U_L9_P19_MEMMG_2ND_WDMA_0 , imgsys_me_tfault_callback},
	{M4U_L9_P20_STSCMD_ME0       , imgsys_me_tfault_callback},
	{M4U_L9_P21_STSCMD_ME1       , imgsys_me_tfault_callback},
	{M4U_L9_P22_IMGI_T1_N_B      , imgsys_traw_tfault_callback},
	{M4U_L9_P23_SMTO_T1_B        , imgsys_traw_tfault_callback},
	{M4U_L9_P24_TNCSO_T1_B       , imgsys_traw_tfault_callback},
	{M4U_L9_P25_YUFETO_T1_B      , imgsys_traw_tfault_callback},
	{M4U_L9_P26_RESERVED            , NULL},
	/* Larb10 -- dummy*/
	/* Larb11 -- 16*/
	{M4U_L11_P0_WPE_RDMA_0        , imgsys_wpe_tfault_callback},
	{M4U_L11_P1_WPE_RDMA_1        , imgsys_wpe_tfault_callback},
	{M4U_L11_P2_WPE_RDMA_2        , imgsys_wpe_tfault_callback},
	{M4U_L11_P3_PIMGI_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L11_P4_STG_P1            , imgsys_pqdip_tfault_callback},
	{M4U_L11_P5_STG_P2            , imgsys_wpe_tfault_callback},
	{M4U_L11_P6_STG_P3_WROT       , imgsys_pqdip_tfault_callback},
	{M4U_L11_P7_OMC_RDMA_0        , NULL},
	{M4U_L11_P8_OMC_RDMA_1        , NULL},
	{M4U_L11_P9_STG_P4            , imgsys_wpe_tfault_callback},
	{M4U_L11_P10_PIMGCI_P1        , imgsys_pqdip_tfault_callback},
	{M4U_L11_P11_WPE_WDMA_0       , imgsys_wpe_tfault_callback},
	{M4U_L11_P12_WROT_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L11_P13_IOSO_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L11_P14_OMC_WDMA_0       , NULL},
	{M4U_L11_P15_RESERVE          , NULL},
	/* Larb15 -- 32*/
	{M4U_L15_P0_VIPI_D1           , imgsys_dip_tfault_callback},
	{M4U_L15_P1_VIPCI_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P2_IMG3O_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P3_IMG3CO_D1         , imgsys_dip_tfault_callback},
	{M4U_L15_P4_IMG7O_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P5_IMG7CO_D1         , imgsys_dip_tfault_callback},
	{M4U_L15_P6_IMG2O_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P7_IMG5O_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P8_DHZAI_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P9_STG_D4            , imgsys_dip_tfault_callback},
	{M4U_L15_P10_RESERVED         , NULL},
	{M4U_L15_P11_RESERVED         , NULL},
	{M4U_L15_P12_EECSI_D1         , imgsys_dip_tfault_callback},
	{M4U_L15_P13_SNRCSI_D1        , imgsys_dip_tfault_callback},
	{M4U_L15_P14_SNRCSI_D1_N      , imgsys_dip_tfault_callback},
	{M4U_L15_P15_SMTI_D4          , imgsys_dip_tfault_callback},
	{M4U_L15_P16_SMTI_D10         , imgsys_dip_tfault_callback},
	{M4U_L15_P17_SMTCI_D4         , imgsys_dip_tfault_callback},
	{M4U_L15_P18_YUFETI_D2        , imgsys_dip_tfault_callback},
	{M4U_L15_P19_BOKMI_D1         , imgsys_dip_tfault_callback},
	{M4U_L15_P20_BOKMI_D1_N       , imgsys_dip_tfault_callback},
	{M4U_L15_P21_CNRO_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P22_BOKMO_D1         , imgsys_dip_tfault_callback},
	{M4U_L15_P23_STG_D5           , imgsys_dip_tfault_callback},
	{M4U_L15_P24_STG_D6           , imgsys_dip_tfault_callback},
	{M4U_L15_P25_RESERVED         , NULL},
	{M4U_L15_P26_TNCO_D1          , imgsys_dip_tfault_callback},
	{M4U_L15_P27_SMTO_D4          , imgsys_dip_tfault_callback},
	{M4U_L15_P28_SMTO_D10         , imgsys_dip_tfault_callback},
	{M4U_L15_P29_SMTCO_D4         , imgsys_dip_tfault_callback},
	{M4U_L15_P30_YUFETO_D2        , imgsys_dip_tfault_callback},
	{M4U_L15_P31_RESERVED         , NULL},
	/* Larb22 -- 16*/
	{M4U_L22_P0_WPE_RDMA_0        , NULL},
	{M4U_L22_P1_WPE_RDMA_1        , NULL},
	{M4U_L22_P2_WPE_RDMA_2        , NULL},
	{M4U_L22_P3_PIMGI_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L22_P4_STG_P1            , imgsys_pqdip_tfault_callback},
	{M4U_L22_P5_STG_P2            , NULL},
	{M4U_L22_P6_STG_P3_WROT       , imgsys_pqdip_tfault_callback},
	{M4U_L22_P7_OMC_RDMA_0        , imgsys_omc_tfault_callback},
	{M4U_L22_P8_OMC_RDMA_1        , imgsys_omc_tfault_callback},
	{M4U_L22_P9_STG_P4            , NULL},
	{M4U_L22_P10_PIMGCI_P1        , imgsys_pqdip_tfault_callback},
	{M4U_L22_P11_WPE_WDMA_0       , NULL},
	{M4U_L22_P12_WROT_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L22_P13_IOSO_P1          , imgsys_pqdip_tfault_callback},
	{M4U_L22_P14_OMC_WDMA_0       , imgsys_omc_tfault_callback},
	{M4U_L22_P15_RESERVE          , NULL},
	/* Larb23 -- 11*/
	{M4U_L23_P0_WPE_RDMA_0       , imgsys_wpe_tfault_callback},
	{M4U_L23_P1_WPE_RDMA_1       , imgsys_wpe_tfault_callback},
	{M4U_L23_P2_WPE_RDMA_2       , imgsys_wpe_tfault_callback},
	{M4U_L23_P3_PIMGI_P1         , NULL},
	{M4U_L23_P4_STG_P1           , NULL},
	{M4U_L23_P5_STG_P2           , imgsys_wpe_tfault_callback},
	{M4U_L23_P6_STG_P3_WROT      , NULL},
	{M4U_L23_P7_OMC_RDMA_0       , imgsys_omc_tfault_callback},
	{M4U_L23_P8_OMC_RDMA_1       , imgsys_omc_tfault_callback},
	{M4U_L23_P9_STG_P4           , NULL},
	{M4U_L23_P10_PIMGCI_P1       , NULL},
	{M4U_L23_P11_WPE_WDMA_0      , imgsys_wpe_tfault_callback},
	{M4U_L23_P12_WROT_P1         , NULL},
	{M4U_L23_P13_IOSO_P1         , NULL},
	{M4U_L23_P14_OMC_WDMA_0      , imgsys_omc_tfault_callback},
	/* Larb12 */
	/* Larb28 */
	{M4U_L28_P0_IMGI_T1_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P1_IMGCI_T1_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P2_YUVO_T1_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P3_YUVCO_T1_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P4_YUVO_T2_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P5_YUVBO_T2_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P6_STG_T1_A         , imgsys_traw_tfault_callback},
	{M4U_L28_P7_IMGI_T1_N_A      , imgsys_traw_tfault_callback},
	{M4U_L28_P8_RESERVED            , NULL},
	{M4U_L28_P9_RESERVED        , imgsys_traw_tfault_callback},
	{M4U_L28_P10_SMTI_T1_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P11_SMTI_T4_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P12_TNCSTI_T2_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P13_LTMSTI_T1_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P14_FBWO_T1_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P15_TIMGO_T1_A         , imgsys_traw_tfault_callback},
	{M4U_L28_P16_TNCSTO_T1_A      , imgsys_traw_tfault_callback},
	{M4U_L28_P17_YUFETI_T1_A            , imgsys_traw_tfault_callback},
	{M4U_L28_P18_STG_T2_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P19_STG_T3_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P20_RESERVED        , NULL},
	{M4U_L28_P21_TNCSO_T1_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P22_SMTO_T1_A        , imgsys_traw_tfault_callback},
	{M4U_L28_P23_SMTO_T4_A       , imgsys_traw_tfault_callback},
	{M4U_L28_P25_YUFETO_T1_A         , imgsys_traw_tfault_callback},
	{M4U_L28_P26_RESERVED      , NULL},
	{M4U_L28_P27_RESERVED            , NULL},
	/* Larb38 -- 26*/
	{M4U_L38_P0_TNRWI_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P1_RECBI_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P2_RECI_D3           , imgsys_dip_tfault_callback},
	{M4U_L38_P3_SMTI_D1           , imgsys_dip_tfault_callback},
	{M4U_L38_P4_SMTCI_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P5_IMG4O_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P6_IMG4CO_D1         , imgsys_dip_tfault_callback},
	{M4U_L38_P7_TNRMO_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P8_STG_D2            , imgsys_dip_tfault_callback},
	{M4U_L38_P9_STG_D3            , imgsys_dip_tfault_callback},
	{M4U_L38_P10_RESERVED         , NULL},
	{M4U_L38_P11_SMTO_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P12_SMTCO_D1         , imgsys_dip_tfault_callback},
	{M4U_L38_P13_YUFETO_D1        , imgsys_dip_tfault_callback},
	{M4U_L38_P14_RESERVED         , NULL},
	{M4U_L38_P15_RESERVED         , NULL},
	{M4U_L38_P16_IMGI_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P17_IMGCI_D1         , imgsys_dip_tfault_callback},
	{M4U_L38_P18_RECI_D1          , imgsys_dip_tfault_callback},
	{M4U_L38_P19_RECI_D1_N        , imgsys_dip_tfault_callback},
	{M4U_L38_P20_TNRCI_D1         , imgsys_dip_tfault_callback},
	{M4U_L38_P21_TNRCI_D1_N       , imgsys_dip_tfault_callback},
	{M4U_L38_P22_STG_D1           , imgsys_dip_tfault_callback},
	{M4U_L38_P23_IMGDI_D1         , imgsys_dip_tfault_callback},
	{M4U_L38_P24_RESERVED         , NULL},
	{M4U_L38_P25_RESERVED         , NULL},
	/* Larb39 -- dummy*/
};
#endif

#endif /* _MTK_IMGSYS_PORT_H_ */
