Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:38:28 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/bfs_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485t
| Design State : Synthesized
--------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------+
|      Characteristics      |                               Path #1                              |
+---------------------------+--------------------------------------------------------------------+
| Requirement               | 10.000                                                             |
| Path Delay                | 5.222                                                              |
| Logic Delay               | 3.108(60%)                                                         |
| Net Delay                 | 2.114(40%)                                                         |
| Clock Skew                | -0.027                                                             |
| Slack                     | 4.725                                                              |
| Clock Uncertainty         | 0.035                                                              |
| Clock Relationship        | Safely Timed                                                       |
| Clock Delay Group         | Same Clock                                                         |
| Logic Levels              | 5                                                                  |
| Routes                    | NA                                                                 |
| Logical Path              | FDRE/C-(18)-LUT5-(2)-LUT6-(3)-LUT6-(3)-LUT6-(2)-DSP48E1-(2)-FDRE/D |
| Start Point Clock         | ap_clk                                                             |
| End Point Clock           | ap_clk                                                             |
| DSP Block                 | Comb                                                               |
| RAM Registers             | None-None                                                          |
| IO Crossings              | 0                                                                  |
| Config Crossings          | 0                                                                  |
| SLR Crossings             | 0                                                                  |
| PBlocks                   | 0                                                                  |
| High Fanout               | 18                                                                 |
| Dont Touch                | 0                                                                  |
| Mark Debug                | 0                                                                  |
| Start Point Pin Primitive | FDRE/C                                                             |
| End Point Pin Primitive   | FDRE/D                                                             |
| Start Point Pin           | tmp_2_reg_1036_reg[3]/C                                            |
| End Point Pin             | tmp_4_reg_1099_reg[0]/D                                            |
+---------------------------+--------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (628, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 |  5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
+-----------------+-------------+-----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 534 | 245 | 52 | 21 | 17 | 13 | 8 | 8 | 8 | 8 | 27 |  8 |  8 |  8 |  8 |  8 |  8 |  8 |  3 |
+-----------------+-------------+-----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


