
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035369                       # Number of seconds simulated
sim_ticks                                 35368507188                       # Number of ticks simulated
final_tick                               564932887125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 275853                       # Simulator instruction rate (inst/s)
host_op_rate                                   355008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2251923                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930448                       # Number of bytes of host memory used
host_seconds                                 15705.91                       # Real time elapsed on the host
sim_insts                                  4332528910                       # Number of instructions simulated
sim_ops                                    5575722015                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1261824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1522432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       542720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       499456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3833600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1597184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1597184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9858                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11894                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3902                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29950                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12478                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12478                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35676485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43044848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15344725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14121489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108390212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             202666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45158366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45158366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45158366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35676485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43044848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15344725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14121489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153548578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84816565                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30988416                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418758                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012358                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13080093                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086673                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162380                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87204                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31998569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170045757                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30988416                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249053                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36561581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10789568                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6458201                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15653437                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83763449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47201868     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648613      4.36%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197020      3.82%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434318      4.10%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026960      3.61%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575702      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025633      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2695090      3.22%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958245     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83763449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365358                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004865                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33665615                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6036533                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34776435                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8738630                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076185                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7302                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201716191                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51193                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8738630                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35326010                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2556002                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       787171                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33632700                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722928                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194914347                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10623                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1703728                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           88                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270657920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908877936                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908877936                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102398661                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33906                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17884                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7230586                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243167                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3279989                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183842160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147723601                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60957893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186323861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1847                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83763449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29580720     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17808012     21.26%     56.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12001511     14.33%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7623469      9.10%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535724      9.00%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4438884      5.30%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374504      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747180      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653445      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83763449                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083530     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203578     13.17%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259012     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121536359     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012904      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15728157     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8430159      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147723601                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741683                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546162                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010467                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381035533                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244835008                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143577864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149269763                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263605                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7033824                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          505                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1083                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283242                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8738630                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1821964                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162198                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183876051                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245953                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024915                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17869                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1083                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357471                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145147419                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792428                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576178                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984206                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191778                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711310                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143723922                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143577864                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93668585                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261616936                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692805                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61456989                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037249                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75024819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29720116     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449159     27.26%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8365680     11.15%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295966      5.73%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687997      4.92%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814866      2.42%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995261      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010573      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3685201      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75024819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3685201                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255218527                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376504663                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1053116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848166                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848166                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179015                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179015                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655320437                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196935646                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189159384                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84816565                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31033749                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27139144                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1961597                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15576806                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14933590                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2228015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62052                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36590532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172725800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31033749                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17161605                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35557081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9630171                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4016657                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18038254                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       777791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83821685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.371546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48264604     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1760282      2.10%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3226632      3.85%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3023317      3.61%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4987123      5.95%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5182989      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226351      1.46%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921118      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15229269     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83821685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036463                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37738285                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3882562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34411221                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137873                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7651743                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3369668                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193207031                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7651743                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39319484                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1267444                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       451102                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32950862                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2181049                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188134897                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751866                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       869161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249725611                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856297597                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856297597                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162775972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86949559                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22188                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10840                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5866891                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28977014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6288317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103890                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1986918                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178091546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150392946                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197957                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53270223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146286977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83821685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28843273     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15700037     18.73%     53.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13624119     16.25%     69.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8387745     10.01%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8791820     10.49%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5175482      6.17%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275431      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606064      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417714      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83821685                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590194     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189301     21.27%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110616     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117933668     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184467      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10825      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25913772     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5350214      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150392946                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773155                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890111                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385695644                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231383903                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145511603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151283057                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369566                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8234703                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1534664                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7651743                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         655295                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60584                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178113214                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28977014                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6288317                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10840                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2199514                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147599739                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24915648                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793206                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30134098                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22314749                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5218450                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740223                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145673731                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145511603                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89410599                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218089281                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715604                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109389799                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124239800                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53874118                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1966796                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76169942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631087                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.323656                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34855793     45.76%     45.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16213546     21.29%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9077403     11.92%     78.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3072159      4.03%     83.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2939001      3.86%     86.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1222025      1.60%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3288546      4.32%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954186      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4547283      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76169942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109389799                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124239800                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25495955                       # Number of memory references committed
system.switch_cpus1.commit.loads             20742305                       # Number of loads committed
system.switch_cpus1.commit.membars              10824                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19458023                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108447043                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677316                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4547283                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249736577                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363886170                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 994880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109389799                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124239800                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109389799                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.775361                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.775361                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.289722                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.289722                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682863184                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190672405                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199248915                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21648                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84816565                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31418716                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25614365                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097278                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13294041                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12281479                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3386030                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93012                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31423773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172555436                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31418716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15667509                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38336838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11148890                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5162433                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15513553                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83948819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45611981     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2536687      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4746556      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4722587      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2933199      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2326623      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1460706      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1371934      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18238546     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83948819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370431                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.034454                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32767290                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5103279                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36826154                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226580                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9025509                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5315432                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207030560                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1417                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9025509                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35147351                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         999005                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       845542                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34627533                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3303873                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199632118                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1374550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1010231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280312977                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931333358                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931333358                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173384182                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106928773                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35503                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17072                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9196528                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18471940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9430936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118217                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3039024                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188219270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149942696                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       295666                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63646882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194659615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83948819                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898632                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28617403     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18345052     21.85%     55.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11990679     14.28%     70.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7928978      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8373035      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4032318      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3195621      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       723968      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741765      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83948819                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         934016     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178105     13.81%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177281     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125411648     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2014348      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17072      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14503350      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7996278      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149942696                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767847                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1289402                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385419276                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251900630                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146506610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151232098                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       467199                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7168875                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2270481                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9025509                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         519418                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90247                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188253417                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       377099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18471940                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9430936                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17072                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2477860                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147953909                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13841596                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1988784                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21644485                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20980747                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7802889                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.744399                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146552534                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146506610                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93378359                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267967309                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.727335                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348469                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100978706                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124334490                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63919416                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2122642                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74923310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659490                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28259509     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21070911     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8761594     11.69%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4364119      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4344555      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1751983      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1755986      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943241      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3671412      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74923310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100978706                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124334490                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18463515                       # Number of memory references committed
system.switch_cpus2.commit.loads             11303060                       # Number of loads committed
system.switch_cpus2.commit.membars              17072                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17946385                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112015803                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2564392                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3671412                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259505804                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385539172                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 867746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100978706                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124334490                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100978706                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839945                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839945                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190554                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190554                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664623853                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203503076                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190190904                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34144                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84816565                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31987698                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26099781                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2135173                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13568952                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12603644                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3311530                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93866                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33149637                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173794023                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31987698                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15915174                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37671699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11138448                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4695524                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16142939                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       827295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84502488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.543136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46830789     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3094169      3.66%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4615821      5.46%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3213242      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2242484      2.65%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2191315      2.59%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1334320      1.58%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2839435      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18140913     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84502488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.049058                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34088153                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4929778                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35974430                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       524786                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8985335                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5385991                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208162619                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8985335                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35996785                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         512117                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1657444                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34551364                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2799438                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201983447                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1168822                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       951665                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    283354237                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    940236198                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    940236198                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174452407                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108901803                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36363                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17394                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8303617                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18514060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9480100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114115                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3195719                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188239212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150383878                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       298822                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62732003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192000521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84502488                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.779638                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915072                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30027236     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16835942     19.92%     55.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12466869     14.75%     70.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8149358      9.64%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8137661      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3942108      4.67%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3495160      4.14%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       651252      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       796902      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84502488                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         820281     71.34%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162354     14.12%     85.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       167243     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125804765     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1898833      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17330      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14781923      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7881027      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150383878                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.773048                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1149878                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007646                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386718943                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251006339                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146229435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151533756                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       472439                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7178274                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6264                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2271568                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8985335                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         271056                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49986                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188273935                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       648115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18514060                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9480100                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17391                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         41873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1301589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1161091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2462680                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147625677                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13814283                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2758200                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21508561                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20979870                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7694278                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740529                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146292441                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146229435                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94749201                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269197498                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.724067                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351969                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101431387                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125028638                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63245509                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2152285                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75517153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.655632                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175765                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28720969     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21699462     28.73%     66.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8193580     10.85%     77.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4591094      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3902385      5.17%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1745245      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1673081      2.22%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1136213      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3855124      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75517153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101431387                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125028638                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18544315                       # Number of memory references committed
system.switch_cpus3.commit.loads             11335783                       # Number of loads committed
system.switch_cpus3.commit.membars              17330                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18140304                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112557995                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2585961                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3855124                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           259936176                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385539384                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 314077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101431387                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125028638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101431387                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.836196                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.836196                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.195891                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.195891                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663019905                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203445261                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191313692                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34660                       # number of misc regfile writes
system.l2.replacements                          29950                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1549661                       # Total number of references to valid blocks.
system.l2.sampled_refs                          95486                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.229196                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3242.010077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.714130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5061.577517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.993893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5976.012043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.955854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2103.663052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.364649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1945.664407                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15922.309077                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              1.319888                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          14911.150307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8966.507436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7351.757671                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.049469                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.077234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.091187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.032099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.029688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.242955                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.227526                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.112179                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42142                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29567                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  192395                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50497                       # number of Writeback hits
system.l2.Writeback_hits::total                 50497                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        29567                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192395                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85608                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42142                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35078                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        29567                       # number of overall hits
system.l2.overall_hits::total                  192395                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9858                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4240                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3902                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29950                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9858                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3902                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29950                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9858                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11894                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4240                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3902                       # number of overall misses
system.l2.overall_misses::total                 29950                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       439019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    536605868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       698132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    637439352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       611973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    237353517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       714634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    221824687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1635687182                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       439019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    536605868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       698132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    637439352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       611973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    237353517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       714634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    221824687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1635687182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       439019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    536605868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       698132                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    637439352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       611973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    237353517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       714634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    221824687                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1635687182                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33469                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50497                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50497                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54036                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222345                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54036                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222345                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.103262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.107839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.116585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134701                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.103262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.220113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.107839                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.116585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134701                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.103262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.220113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.107839                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.116585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134701                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54433.543112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53593.353960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55979.603066                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42037.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 56848.971553                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54613.929282                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54433.543112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53593.353960                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55979.603066                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42037.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 56848.971553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54613.929282                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54433.543112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53593.353960                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55979.603066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42037.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 56848.971553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54613.929282                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12478                       # number of writebacks
system.l2.writebacks::total                     12478                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4240                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29950                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29950                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       380679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    479809431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       610797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    568431228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       531071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    212889529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       616803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    199273415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1462542953                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       380679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    479809431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       610797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    568431228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       531071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    212889529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       616803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    199273415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1462542953                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       380679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    479809431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       610797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    568431228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       531071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    212889529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       616803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    199273415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1462542953                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.103262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.116585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134701                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.103262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.220113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.107839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.116585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.103262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.220113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.107839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.116585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134701                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48672.086732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47791.426602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50209.794575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36282.529412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 51069.557919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48832.819800                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48672.086732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47791.426602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50209.794575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36282.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 51069.557919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48832.819800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48672.086732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47791.426602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50209.794575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36282.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 51069.557919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48832.819800                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997535                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015661087                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846656.521818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997535                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15653426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15653426                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15653426                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15653426                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15653426                       # number of overall hits
system.cpu0.icache.overall_hits::total       15653426                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       523664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       523664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       523664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       523664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15653437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15653437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15653437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15653437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15653437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15653437                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95466                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893357                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95722                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.694396                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.477121                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.522879                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915926                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084074                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628975                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17058                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338455                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338455                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338455                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338455                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355547                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355592                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355592                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355592                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9611940306                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9611940306                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2029324                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2029324                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9613969630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9613969630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9613969630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9613969630                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694047                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694047                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694047                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029667                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27034.232622                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27034.232622                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 45096.088889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45096.088889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27036.518341                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27036.518341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27036.518341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27036.518341                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18015                       # number of writebacks
system.cpu0.dcache.writebacks::total            18015                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260081                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260081                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260126                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260126                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95466                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95466                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95466                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95466                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95466                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95466                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1405929327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1405929327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1405929327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1405929327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1405929327                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1405929327                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14727.016184                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14727.016184                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14727.016184                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14727.016184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14727.016184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14727.016184                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993890                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929504228                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714952.450185                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993890                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18038238                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18038238                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18038238                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18038238                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18038238                       # number of overall hits
system.cpu1.icache.overall_hits::total       18038238                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       814868                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       814868                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       814868                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       814868                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       814868                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       814868                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18038254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18038254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18038254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18038254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18038254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18038254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50929.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50929.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50929.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       731826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       731826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       731826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       731826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       731826                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       731826                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48788.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54036                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232357125                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54292                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4279.767277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.067029                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.932971                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22634277                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22634277                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4731983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4731983                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10837                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10837                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27366260                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27366260                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27366260                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27366260                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       161897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161897                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       161897                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        161897                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       161897                       # number of overall misses
system.cpu1.dcache.overall_misses::total       161897                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6104465152                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6104465152                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6104465152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6104465152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6104465152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6104465152                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22796174                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22796174                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4731983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4731983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27528157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27528157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27528157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27528157                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007102                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005881                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37705.857131                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37705.857131                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37705.857131                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37705.857131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37705.857131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37705.857131                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14611                       # number of writebacks
system.cpu1.dcache.writebacks::total            14611                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107861                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107861                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54036                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54036                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54036                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    997856983                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    997856983                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    997856983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    997856983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    997856983                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    997856983                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18466.522004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18466.522004                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18466.522004                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18466.522004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18466.522004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18466.522004                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997712                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018473410                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199726.587473                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997712                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15513536                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15513536                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15513536                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15513536                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15513536                       # number of overall hits
system.cpu2.icache.overall_hits::total       15513536                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15513553                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15513553                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15513553                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15513553                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15513553                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15513553                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39318                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169822607                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39574                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4291.267170                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.827767                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.172233                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905577                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094423                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10561829                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10561829                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7126870                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7126870                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17072                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17072                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17072                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17072                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17688699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17688699                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17688699                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17688699                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103041                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103041                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103041                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103041                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103041                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3146612365                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3146612365                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3146612365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3146612365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3146612365                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3146612365                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10664870                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10664870                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7126870                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7126870                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17791740                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17791740                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17791740                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17791740                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009662                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009662                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30537.478916                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30537.478916                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30537.478916                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30537.478916                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30537.478916                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30537.478916                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9328                       # number of writebacks
system.cpu2.dcache.writebacks::total             9328                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63723                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63723                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63723                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63723                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39318                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39318                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39318                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39318                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39318                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39318                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    514362460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    514362460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    514362460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    514362460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    514362460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    514362460                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13082.111501                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13082.111501                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13082.111501                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13082.111501                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13082.111501                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13082.111501                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.009339                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022493485                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208409.254860                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.009339                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025656                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16142920                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16142920                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16142920                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16142920                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16142920                       # number of overall hits
system.cpu3.icache.overall_hits::total       16142920                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       882468                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       882468                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       882468                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       882468                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       882468                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       882468                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16142939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16142939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16142939                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16142939                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16142939                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16142939                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46445.684211                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46445.684211                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46445.684211                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46445.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46445.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46445.684211                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       756975                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       756975                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       756975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       756975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       756975                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       756975                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44527.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44527.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44527.941176                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44527.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44527.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44527.941176                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33469                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164862570                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33725                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4888.437954                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.004976                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.995024                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902363                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097637                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10513310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10513310                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7173872                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7173872                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17356                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17356                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17330                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17687182                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17687182                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17687182                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17687182                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68860                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68860                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68860                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68860                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68860                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68860                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1806492071                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1806492071                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1806492071                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1806492071                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1806492071                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1806492071                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10582170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10582170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7173872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7173872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17756042                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17756042                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17756042                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17756042                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006507                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006507                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003878                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003878                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26234.273468                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26234.273468                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26234.273468                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26234.273468                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26234.273468                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26234.273468                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8543                       # number of writebacks
system.cpu3.dcache.writebacks::total             8543                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35391                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35391                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35391                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35391                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35391                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33469                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33469                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33469                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33469                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    496016565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    496016565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    496016565                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    496016565                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    496016565                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    496016565                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14820.178822                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14820.178822                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14820.178822                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14820.178822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14820.178822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14820.178822                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
