
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008834  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab4  08008a28  08008a28  00018a28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094dc  080094dc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080094dc  080094dc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080094dc  080094dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094dc  080094dc  000194dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094e0  080094e0  000194e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080094e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015b0  200001e0  080096c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001790  080096c4  00021790  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013194  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000380b  00000000  00000000  0003339d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00036ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001120  00000000  00000000  00037e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005ea0  00000000  00000000  00038f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014aa6  00000000  00000000  0003ee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5d1d  00000000  00000000  000538d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f95f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005eac  00000000  00000000  000f9644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001e0 	.word	0x200001e0
 800020c:	00000000 	.word	0x00000000
 8000210:	08008a0c 	.word	0x08008a0c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001e4 	.word	0x200001e4
 800022c:	08008a0c 	.word	0x08008a0c

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4a06      	ldr	r2, [pc, #24]	; (8001178 <vApplicationGetIdleTaskMemory+0x28>)
 8001160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	4a05      	ldr	r2, [pc, #20]	; (800117c <vApplicationGetIdleTaskMemory+0x2c>)
 8001166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2280      	movs	r2, #128	; 0x80
 800116c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	200001fc 	.word	0x200001fc
 800117c:	20000250 	.word	0x20000250

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b096      	sub	sp, #88	; 0x58
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f001 fc1f 	bl	80029c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 f84f 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f000 f8eb 	bl	8001368 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001192:	f000 f973 	bl	800147c <MX_FSMC_Init>
  MX_TIM2_Init();
 8001196:	f000 f88f 	bl	80012b8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(100);
 800119a:	2064      	movs	r0, #100	; 0x64
 800119c:	f001 fc46 	bl	8002a2c <HAL_Delay>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <main+0x94>)
 80011a2:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80011a6:	461d      	mov	r5, r3
 80011a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80011b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f003 faba 	bl	8004734 <osThreadCreate>
 80011c0:	4603      	mov	r3, r0
 80011c2:	4a15      	ldr	r2, [pc, #84]	; (8001218 <main+0x98>)
 80011c4:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, display_task, osPriorityLow, 0, 128);
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <main+0x9c>)
 80011c8:	f107 0420 	add.w	r4, r7, #32
 80011cc:	461d      	mov	r5, r3
 80011ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 80011da:	f107 0320 	add.w	r3, r7, #32
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f003 faa7 	bl	8004734 <osThreadCreate>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a0d      	ldr	r2, [pc, #52]	; (8001220 <main+0xa0>)
 80011ea:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServoTask */
  osThreadDef(ServoTask, servo_task, osPriorityAboveNormal, 0, 128);
 80011ec:	4b0d      	ldr	r3, [pc, #52]	; (8001224 <main+0xa4>)
 80011ee:	1d3c      	adds	r4, r7, #4
 80011f0:	461d      	mov	r5, r3
 80011f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServoTaskHandle = osThreadCreate(osThread(ServoTask), NULL);
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f003 fa96 	bl	8004734 <osThreadCreate>
 8001208:	4603      	mov	r3, r0
 800120a:	4a07      	ldr	r2, [pc, #28]	; (8001228 <main+0xa8>)
 800120c:	6013      	str	r3, [r2, #0]
	// rhControllerTaskHandle = osThreadCreate(osThread(rhControllerTask), NULL);

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800120e:	f003 fa8a 	bl	8004726 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001212:	e7fe      	b.n	8001212 <main+0x92>
 8001214:	08008a4c 	.word	0x08008a4c
 8001218:	200004e0 	.word	0x200004e0
 800121c:	08008a68 	.word	0x08008a68
 8001220:	200004e4 	.word	0x200004e4
 8001224:	08008a84 	.word	0x08008a84
 8001228:	200004e8 	.word	0x200004e8

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b090      	sub	sp, #64	; 0x40
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0318 	add.w	r3, r7, #24
 8001236:	2228      	movs	r2, #40	; 0x28
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f004 fd18 	bl	8005c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800124e:	2301      	movs	r3, #1
 8001250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001256:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800125c:	2301      	movs	r3, #1
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001260:	2302      	movs	r3, #2
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001268:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800126a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800126e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001270:	f107 0318 	add.w	r3, r7, #24
 8001274:	4618      	mov	r0, r3
 8001276:	f001 fe89 	bl	8002f8c <HAL_RCC_OscConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001280:	f000 f97c 	bl	800157c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001284:	230f      	movs	r3, #15
 8001286:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001288:	2302      	movs	r3, #2
 800128a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001294:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	2102      	movs	r1, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 f8f6 	bl	8003490 <HAL_RCC_ClockConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012aa:	f000 f967 	bl	800157c <Error_Handler>
  }
}
 80012ae:	bf00      	nop
 80012b0:	3740      	adds	r7, #64	; 0x40
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	; 0x28
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012be:	f107 0320 	add.w	r3, r7, #32
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012da:	4b22      	ldr	r3, [pc, #136]	; (8001364 <MX_TIM2_Init+0xac>)
 80012dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012e2:	4b20      	ldr	r3, [pc, #128]	; (8001364 <MX_TIM2_Init+0xac>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e8:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <MX_TIM2_Init+0xac>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012ee:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <MX_TIM2_Init+0xac>)
 80012f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f6:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <MX_TIM2_Init+0xac>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <MX_TIM2_Init+0xac>)
 80012fe:	2200      	movs	r2, #0
 8001300:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001302:	4818      	ldr	r0, [pc, #96]	; (8001364 <MX_TIM2_Init+0xac>)
 8001304:	f002 fb74 	bl	80039f0 <HAL_TIM_PWM_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800130e:	f000 f935 	bl	800157c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800131a:	f107 0320 	add.w	r3, r7, #32
 800131e:	4619      	mov	r1, r3
 8001320:	4810      	ldr	r0, [pc, #64]	; (8001364 <MX_TIM2_Init+0xac>)
 8001322:	f003 f89b 	bl	800445c <HAL_TIMEx_MasterConfigSynchronization>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800132c:	f000 f926 	bl	800157c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001330:	2360      	movs	r3, #96	; 0x60
 8001332:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	220c      	movs	r2, #12
 8001344:	4619      	mov	r1, r3
 8001346:	4807      	ldr	r0, [pc, #28]	; (8001364 <MX_TIM2_Init+0xac>)
 8001348:	f002 fd4c 	bl	8003de4 <HAL_TIM_PWM_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001352:	f000 f913 	bl	800157c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001356:	4803      	ldr	r0, [pc, #12]	; (8001364 <MX_TIM2_Init+0xac>)
 8001358:	f000 f96a 	bl	8001630 <HAL_TIM_MspPostInit>

}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000450 	.word	0x20000450

08001368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137c:	4b3a      	ldr	r3, [pc, #232]	; (8001468 <MX_GPIO_Init+0x100>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	4a39      	ldr	r2, [pc, #228]	; (8001468 <MX_GPIO_Init+0x100>)
 8001382:	f043 0310 	orr.w	r3, r3, #16
 8001386:	6193      	str	r3, [r2, #24]
 8001388:	4b37      	ldr	r3, [pc, #220]	; (8001468 <MX_GPIO_Init+0x100>)
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	f003 0310 	and.w	r3, r3, #16
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	4b34      	ldr	r3, [pc, #208]	; (8001468 <MX_GPIO_Init+0x100>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a33      	ldr	r2, [pc, #204]	; (8001468 <MX_GPIO_Init+0x100>)
 800139a:	f043 0304 	orr.w	r3, r3, #4
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b31      	ldr	r3, [pc, #196]	; (8001468 <MX_GPIO_Init+0x100>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ac:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <MX_GPIO_Init+0x100>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a2d      	ldr	r2, [pc, #180]	; (8001468 <MX_GPIO_Init+0x100>)
 80013b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b2b      	ldr	r3, [pc, #172]	; (8001468 <MX_GPIO_Init+0x100>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c4:	4b28      	ldr	r3, [pc, #160]	; (8001468 <MX_GPIO_Init+0x100>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a27      	ldr	r2, [pc, #156]	; (8001468 <MX_GPIO_Init+0x100>)
 80013ca:	f043 0320 	orr.w	r3, r3, #32
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <MX_GPIO_Init+0x100>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0320 	and.w	r3, r3, #32
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80013dc:	2200      	movs	r2, #0
 80013de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e2:	4822      	ldr	r0, [pc, #136]	; (800146c <MX_GPIO_Init+0x104>)
 80013e4:	f001 fdba 	bl	8002f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80013e8:	2200      	movs	r2, #0
 80013ea:	2102      	movs	r1, #2
 80013ec:	4820      	ldr	r0, [pc, #128]	; (8001470 <MX_GPIO_Init+0x108>)
 80013ee:	f001 fdb5 	bl	8002f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY2_Pin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 80013f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013fc:	2302      	movs	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	4619      	mov	r1, r3
 8001406:	481b      	ldr	r0, [pc, #108]	; (8001474 <MX_GPIO_Init+0x10c>)
 8001408:	f001 fc14 	bl	8002c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800140c:	2301      	movs	r3, #1
 800140e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4619      	mov	r1, r3
 800141e:	4816      	ldr	r0, [pc, #88]	; (8001478 <MX_GPIO_Init+0x110>)
 8001420:	f001 fc08 	bl	8002c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001424:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001436:	f107 0310 	add.w	r3, r7, #16
 800143a:	4619      	mov	r1, r3
 800143c:	480b      	ldr	r0, [pc, #44]	; (800146c <MX_GPIO_Init+0x104>)
 800143e:	f001 fbf9 	bl	8002c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001442:	2302      	movs	r3, #2
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001452:	f107 0310 	add.w	r3, r7, #16
 8001456:	4619      	mov	r1, r3
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <MX_GPIO_Init+0x108>)
 800145a:	f001 fbeb 	bl	8002c34 <HAL_GPIO_Init>

}
 800145e:	bf00      	nop
 8001460:	3720      	adds	r7, #32
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40021000 	.word	0x40021000
 800146c:	40011400 	.word	0x40011400
 8001470:	40011800 	.word	0x40011800
 8001474:	40011000 	.word	0x40011000
 8001478:	40010800 	.word	0x40010800

0800147c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b088      	sub	sp, #32
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
 8001490:	615a      	str	r2, [r3, #20]
 8001492:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001494:	4b28      	ldr	r3, [pc, #160]	; (8001538 <MX_FSMC_Init+0xbc>)
 8001496:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800149a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800149c:	4b26      	ldr	r3, [pc, #152]	; (8001538 <MX_FSMC_Init+0xbc>)
 800149e:	4a27      	ldr	r2, [pc, #156]	; (800153c <MX_FSMC_Init+0xc0>)
 80014a0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80014a2:	4b25      	ldr	r3, [pc, #148]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80014a8:	4b23      	ldr	r3, [pc, #140]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80014ae:	4b22      	ldr	r3, [pc, #136]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80014b4:	4b20      	ldr	r3, [pc, #128]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014b6:	2210      	movs	r2, #16
 80014b8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80014ba:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80014c0:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014dc:	2200      	movs	r2, #0
 80014de:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80014e6:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <MX_FSMC_Init+0xbc>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80014f2:	230f      	movs	r3, #15
 80014f4:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80014f6:	230f      	movs	r3, #15
 80014f8:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80014fa:	23ff      	movs	r3, #255	; 0xff
 80014fc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80014fe:	230f      	movs	r3, #15
 8001500:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001502:	2310      	movs	r3, #16
 8001504:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001506:	2311      	movs	r3, #17
 8001508:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2200      	movs	r2, #0
 8001512:	4619      	mov	r1, r3
 8001514:	4808      	ldr	r0, [pc, #32]	; (8001538 <MX_FSMC_Init+0xbc>)
 8001516:	f002 f965 	bl	80037e4 <HAL_SRAM_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001520:	f000 f82c 	bl	800157c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <MX_FSMC_Init+0xc4>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	4a05      	ldr	r2, [pc, #20]	; (8001540 <MX_FSMC_Init+0xc4>)
 800152a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800152e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001530:	bf00      	nop
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000498 	.word	0x20000498
 800153c:	a0000104 	.word	0xa0000104
 8001540:	40010000 	.word	0x40010000

08001544 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 800154c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001550:	f003 f93c 	bl	80047cc <osDelay>
 8001554:	e7fa      	b.n	800154c <StartDefaultTask+0x8>
	...

08001558 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a04      	ldr	r2, [pc, #16]	; (8001578 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d101      	bne.n	800156e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800156a:	f001 fa43 	bl	80029f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40012c00 	.word	0x40012c00

0800157c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001580:	b672      	cpsid	i
}
 8001582:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {}
 8001584:	e7fe      	b.n	8001584 <Error_Handler+0x8>
	...

08001588 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <HAL_MspInit+0x68>)
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	4a17      	ldr	r2, [pc, #92]	; (80015f0 <HAL_MspInit+0x68>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	6193      	str	r3, [r2, #24]
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_MspInit+0x68>)
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_MspInit+0x68>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	4a11      	ldr	r2, [pc, #68]	; (80015f0 <HAL_MspInit+0x68>)
 80015ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b0:	61d3      	str	r3, [r2, #28]
 80015b2:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <HAL_MspInit+0x68>)
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	210f      	movs	r1, #15
 80015c2:	f06f 0001 	mvn.w	r0, #1
 80015c6:	f001 fb0a 	bl	8002bde <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015ca:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <HAL_MspInit+0x6c>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <HAL_MspInit+0x6c>)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e6:	bf00      	nop
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40010000 	.word	0x40010000

080015f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001608:	d10b      	bne.n	8001622 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <HAL_TIM_PWM_MspInit+0x34>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	4a07      	ldr	r2, [pc, #28]	; (800162c <HAL_TIM_PWM_MspInit+0x34>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	61d3      	str	r3, [r2, #28]
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_TIM_PWM_MspInit+0x34>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164e:	d117      	bne.n	8001680 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001650:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <HAL_TIM_MspPostInit+0x58>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	4a0c      	ldr	r2, [pc, #48]	; (8001688 <HAL_TIM_MspPostInit+0x58>)
 8001656:	f043 0304 	orr.w	r3, r3, #4
 800165a:	6193      	str	r3, [r2, #24]
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <HAL_TIM_MspPostInit+0x58>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f003 0304 	and.w	r3, r3, #4
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001668:	2308      	movs	r3, #8
 800166a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2302      	movs	r3, #2
 8001672:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001674:	f107 0310 	add.w	r3, r7, #16
 8001678:	4619      	mov	r1, r3
 800167a:	4804      	ldr	r0, [pc, #16]	; (800168c <HAL_TIM_MspPostInit+0x5c>)
 800167c:	f001 fada 	bl	8002c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001680:	bf00      	nop
 8001682:	3720      	adds	r7, #32
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000
 800168c:	40010800 	.word	0x40010800

08001690 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_FSMC_MspInit+0x78>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d129      	bne.n	8001700 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80016ac:	4b16      	ldr	r3, [pc, #88]	; (8001708 <HAL_FSMC_MspInit+0x78>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80016b2:	4b16      	ldr	r3, [pc, #88]	; (800170c <HAL_FSMC_MspInit+0x7c>)
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	4a15      	ldr	r2, [pc, #84]	; (800170c <HAL_FSMC_MspInit+0x7c>)
 80016b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016bc:	6153      	str	r3, [r2, #20]
 80016be:	4b13      	ldr	r3, [pc, #76]	; (800170c <HAL_FSMC_MspInit+0x7c>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80016ca:	f64f 7380 	movw	r3, #65408	; 0xff80
 80016ce:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d4:	2303      	movs	r3, #3
 80016d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d8:	f107 0308 	add.w	r3, r7, #8
 80016dc:	4619      	mov	r1, r3
 80016de:	480c      	ldr	r0, [pc, #48]	; (8001710 <HAL_FSMC_MspInit+0x80>)
 80016e0:	f001 faa8 	bl	8002c34 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80016e4:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80016e8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	4619      	mov	r1, r3
 80016f8:	4806      	ldr	r0, [pc, #24]	; (8001714 <HAL_FSMC_MspInit+0x84>)
 80016fa:	f001 fa9b 	bl	8002c34 <HAL_GPIO_Init>
 80016fe:	e000      	b.n	8001702 <HAL_FSMC_MspInit+0x72>
    return;
 8001700:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200004ec 	.word	0x200004ec
 800170c:	40021000 	.word	0x40021000
 8001710:	40011800 	.word	0x40011800
 8001714:	40011400 	.word	0x40011400

08001718 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001720:	f7ff ffb6 	bl	8001690 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08c      	sub	sp, #48	; 0x30
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800173c:	2200      	movs	r2, #0
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	2019      	movs	r0, #25
 8001742:	f001 fa4c 	bl	8002bde <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001746:	2019      	movs	r0, #25
 8001748:	f001 fa65 	bl	8002c16 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800174c:	4b1e      	ldr	r3, [pc, #120]	; (80017c8 <HAL_InitTick+0x9c>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a1d      	ldr	r2, [pc, #116]	; (80017c8 <HAL_InitTick+0x9c>)
 8001752:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b1b      	ldr	r3, [pc, #108]	; (80017c8 <HAL_InitTick+0x9c>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001764:	f107 0210 	add.w	r2, r7, #16
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f001 ffea 	bl	8003748 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001774:	f001 ffd4 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 8001778:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177c:	4a13      	ldr	r2, [pc, #76]	; (80017cc <HAL_InitTick+0xa0>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	0c9b      	lsrs	r3, r3, #18
 8001784:	3b01      	subs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <HAL_InitTick+0xa4>)
 800178a:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <HAL_InitTick+0xa8>)
 800178c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_InitTick+0xa4>)
 8001790:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001794:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001796:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <HAL_InitTick+0xa4>)
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_InitTick+0xa4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_InitTick+0xa4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80017a8:	4809      	ldr	r0, [pc, #36]	; (80017d0 <HAL_InitTick+0xa4>)
 80017aa:	f002 f868 	bl	800387e <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d104      	bne.n	80017be <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80017b4:	4806      	ldr	r0, [pc, #24]	; (80017d0 <HAL_InitTick+0xa4>)
 80017b6:	f002 f8bb 	bl	8003930 <HAL_TIM_Base_Start_IT>
 80017ba:	4603      	mov	r3, r0
 80017bc:	e000      	b.n	80017c0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40021000 	.word	0x40021000
 80017cc:	431bde83 	.word	0x431bde83
 80017d0:	200004f0 	.word	0x200004f0
 80017d4:	40012c00 	.word	0x40012c00

080017d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017dc:	e7fe      	b.n	80017dc <NMI_Handler+0x4>

080017de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e2:	e7fe      	b.n	80017e2 <HardFault_Handler+0x4>

080017e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <MemManage_Handler+0x4>

080017ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
	...

08001804 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <TIM1_UP_IRQHandler+0x10>)
 800180a:	f002 f9fb 	bl	8003c04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200004f0 	.word	0x200004f0

08001818 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
	return 1;
 800181c:	2301      	movs	r3, #1
}
 800181e:	4618      	mov	r0, r3
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <_kill>:

int _kill(int pid, int sig)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001830:	f004 f9de 	bl	8005bf0 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	2216      	movs	r2, #22
 8001838:	601a      	str	r2, [r3, #0]
	return -1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_exit>:

void _exit (int status)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800184e:	f04f 31ff 	mov.w	r1, #4294967295
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ffe7 	bl	8001826 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001858:	e7fe      	b.n	8001858 <_exit+0x12>

0800185a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b086      	sub	sp, #24
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	e00a      	b.n	8001882 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800186c:	f3af 8000 	nop.w
 8001870:	4601      	mov	r1, r0
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	60ba      	str	r2, [r7, #8]
 8001878:	b2ca      	uxtb	r2, r1
 800187a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	3301      	adds	r3, #1
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	697a      	ldr	r2, [r7, #20]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	429a      	cmp	r2, r3
 8001888:	dbf0      	blt.n	800186c <_read+0x12>
	}

return len;
 800188a:	687b      	ldr	r3, [r7, #4]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	e009      	b.n	80018ba <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	60ba      	str	r2, [r7, #8]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	3301      	adds	r3, #1
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	429a      	cmp	r2, r3
 80018c0:	dbf1      	blt.n	80018a6 <_write+0x12>
	}
	return len;
 80018c2:	687b      	ldr	r3, [r7, #4]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3718      	adds	r7, #24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <_close>:

int _close(int file)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	return -1;
 80018d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr

080018e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
 80018ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018f2:	605a      	str	r2, [r3, #4]
	return 0;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <_isatty>:

int _isatty(int file)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	return 1;
 8001908:	2301      	movs	r3, #1
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
	return 0;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001934:	4a14      	ldr	r2, [pc, #80]	; (8001988 <_sbrk+0x5c>)
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <_sbrk+0x60>)
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001940:	4b13      	ldr	r3, [pc, #76]	; (8001990 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d102      	bne.n	800194e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001948:	4b11      	ldr	r3, [pc, #68]	; (8001990 <_sbrk+0x64>)
 800194a:	4a12      	ldr	r2, [pc, #72]	; (8001994 <_sbrk+0x68>)
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194e:	4b10      	ldr	r3, [pc, #64]	; (8001990 <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	429a      	cmp	r2, r3
 800195a:	d207      	bcs.n	800196c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800195c:	f004 f948 	bl	8005bf0 <__errno>
 8001960:	4603      	mov	r3, r0
 8001962:	220c      	movs	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	e009      	b.n	8001980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001972:	4b07      	ldr	r3, [pc, #28]	; (8001990 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	4a05      	ldr	r2, [pc, #20]	; (8001990 <_sbrk+0x64>)
 800197c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20010000 	.word	0x20010000
 800198c:	00000400 	.word	0x00000400
 8001990:	20000538 	.word	0x20000538
 8001994:	20001790 	.word	0x20001790

08001998 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <disp_get_buf_addr>:
};

// ============================================
// ============================================

__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	460a      	mov	r2, r1
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	4613      	mov	r3, r2
 80019b2:	71bb      	strb	r3, [r7, #6]
 80019b4:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <disp_get_buf_addr+0x48>)
 80019b6:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 80019ba:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4619      	mov	r1, r3
 80019c2:	79ba      	ldrb	r2, [r7, #6]
 80019c4:	4613      	mov	r3, r2
 80019c6:	011b      	lsls	r3, r3, #4
 80019c8:	1a9b      	subs	r3, r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	461a      	mov	r2, r3
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	4413      	add	r3, r2
 80019d2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80019d6:	fb01 f202 	mul.w	r2, r1, r2
 80019da:	4413      	add	r3, r2
 80019dc:	4a03      	ldr	r2, [pc, #12]	; (80019ec <disp_get_buf_addr+0x48>)
 80019de:	4413      	add	r3, r2
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	2000053c 	.word	0x2000053c

080019f0 <disp_init>:
}

// ============================================
// ============================================

void disp_init(void) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
	__disable_irq();
	LCD_INIT();
 80019f8:	f000 f962 	bl	8001cc0 <LCD_INIT>
  __ASM volatile ("cpsie i" : : : "memory");
 80019fc:	b662      	cpsie	i
}
 80019fe:	bf00      	nop
	__enable_irq();
	disp.page_last_update_tick = get_tick();
 8001a00:	f001 f80a 	bl	8002a18 <HAL_GetTick>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4a02      	ldr	r2, [pc, #8]	; (8001a10 <disp_init+0x20>)
 8001a08:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	2000053c 	.word	0x2000053c

08001a14 <disp_print_s>:
	strcpy(disp_get_buf_addr(row, col), cur);
}

void disp_print_f(DISP_COORDS, float f) { sprintf(disp_get_buf_addr(row, col), "%f", f); }

void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	603a      	str	r2, [r7, #0]
 8001a1e:	71fb      	strb	r3, [r7, #7]
 8001a20:	460b      	mov	r3, r1
 8001a22:	71bb      	strb	r3, [r7, #6]
 8001a24:	79bb      	ldrb	r3, [r7, #6]
 8001a26:	73fb      	strb	r3, [r7, #15]
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	73bb      	strb	r3, [r7, #14]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <disp_print_s+0x54>)
 8001a2e:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001a32:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	4619      	mov	r1, r3
 8001a3a:	7bba      	ldrb	r2, [r7, #14]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	011b      	lsls	r3, r3, #4
 8001a40:	1a9b      	subs	r3, r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	461a      	mov	r2, r3
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	4413      	add	r3, r2
 8001a4a:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001a4e:	fb01 f202 	mul.w	r2, r1, r2
 8001a52:	4413      	add	r3, r2
 8001a54:	4a04      	ldr	r2, [pc, #16]	; (8001a68 <disp_print_s+0x54>)
 8001a56:	4413      	add	r3, r2
void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }
 8001a58:	6839      	ldr	r1, [r7, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 fe7c 	bl	8006758 <strcpy>
 8001a60:	bf00      	nop
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	2000053c 	.word	0x2000053c

08001a6c <disp_update>:


void disp_update(void) {
 8001a6c:	b5b0      	push	{r4, r5, r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a72:	b672      	cpsid	i
}
 8001a74:	bf00      	nop

	__disable_irq();

	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 8001a76:	2300      	movs	r3, #0
 8001a78:	71fb      	strb	r3, [r7, #7]
 8001a7a:	e069      	b.n	8001b50 <disp_update+0xe4>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	71bb      	strb	r3, [r7, #6]
 8001a80:	e060      	b.n	8001b44 <disp_update+0xd8>
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	717b      	strb	r3, [r7, #5]
 8001a86:	79bb      	ldrb	r3, [r7, #6]
 8001a88:	713b      	strb	r3, [r7, #4]
	return disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED] != disp.buf[0x01 ^ disp.cur_screen][DISP_COORDS_FLATTENED];
 8001a8a:	4b3e      	ldr	r3, [pc, #248]	; (8001b84 <disp_update+0x118>)
 8001a8c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001a90:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	4618      	mov	r0, r3
 8001a98:	793a      	ldrb	r2, [r7, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	1a9b      	subs	r3, r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	797b      	ldrb	r3, [r7, #5]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	4936      	ldr	r1, [pc, #216]	; (8001b84 <disp_update+0x118>)
 8001aaa:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001aae:	fb00 f202 	mul.w	r2, r0, r2
 8001ab2:	440a      	add	r2, r1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	7819      	ldrb	r1, [r3, #0]
 8001ab8:	4b32      	ldr	r3, [pc, #200]	; (8001b84 <disp_update+0x118>)
 8001aba:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001abe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	f083 0301 	eor.w	r3, r3, #1
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	461c      	mov	r4, r3
 8001acc:	793a      	ldrb	r2, [r7, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	1a9b      	subs	r3, r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	797b      	ldrb	r3, [r7, #5]
 8001ada:	4413      	add	r3, r2
 8001adc:	4829      	ldr	r0, [pc, #164]	; (8001b84 <disp_update+0x118>)
 8001ade:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001ae2:	fb04 f202 	mul.w	r2, r4, r2
 8001ae6:	4402      	add	r2, r0
 8001ae8:	4413      	add	r3, r2
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	4299      	cmp	r1, r3
 8001aee:	bf14      	ite	ne
 8001af0:	2301      	movne	r3, #1
 8001af2:	2300      	moveq	r3, #0
 8001af4:	b2db      	uxtb	r3, r3
			if (disp_changed(r, c)) {
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d021      	beq.n	8001b3e <disp_update+0xd2>
				// u8 consec_changed = 1;
				// while (c + consec_changed < DISP_MAX_COL && !disp_changed(r, c + consec_changed))
				// 	++consec_changed;
				// LCD_DrawString(c, r, disp_get_buf_addr(r, c));
				LCD_DrawChar(c * WIDTH_EN_CHAR, r * HEIGHT_EN_CHAR,
 8001afa:	79bb      	ldrb	r3, [r7, #6]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	b298      	uxth	r0, r3
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	b299      	uxth	r1, r3
							 disp.buf[disp.cur_screen][(u16)r * DISP_MAX_COL + c]);
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <disp_update+0x118>)
 8001b0c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001b10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	461d      	mov	r5, r3
 8001b18:	79fa      	ldrb	r2, [r7, #7]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	011b      	lsls	r3, r3, #4
 8001b1e:	1a9b      	subs	r3, r3, r2
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	461a      	mov	r2, r3
 8001b24:	79bb      	ldrb	r3, [r7, #6]
 8001b26:	4413      	add	r3, r2
				LCD_DrawChar(c * WIDTH_EN_CHAR, r * HEIGHT_EN_CHAR,
 8001b28:	4c16      	ldr	r4, [pc, #88]	; (8001b84 <disp_update+0x118>)
 8001b2a:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001b2e:	fb05 f202 	mul.w	r2, r5, r2
 8001b32:	4422      	add	r2, r4
 8001b34:	4413      	add	r3, r2
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	f000 fc85 	bl	8002448 <LCD_DrawChar>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 8001b3e:	79bb      	ldrb	r3, [r7, #6]
 8001b40:	3301      	adds	r3, #1
 8001b42:	71bb      	strb	r3, [r7, #6]
 8001b44:	79bb      	ldrb	r3, [r7, #6]
 8001b46:	2b1d      	cmp	r3, #29
 8001b48:	d99b      	bls.n	8001a82 <disp_update+0x16>
	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	71fb      	strb	r3, [r7, #7]
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	2b13      	cmp	r3, #19
 8001b54:	d992      	bls.n	8001a7c <disp_update+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 8001b56:	b662      	cpsie	i
}
 8001b58:	bf00      	nop
		}
	}

	__enable_irq();

	disp.cur_screen ^= 1; // toggle screen buffer
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <disp_update+0x118>)
 8001b5c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001b60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	f083 0301 	eor.w	r3, r3, #1
 8001b6a:	b2d9      	uxtb	r1, r3
 8001b6c:	4a05      	ldr	r2, [pc, #20]	; (8001b84 <disp_update+0x118>)
 8001b6e:	f892 34b8 	ldrb.w	r3, [r2, #1208]	; 0x4b8
 8001b72:	f361 0341 	bfi	r3, r1, #1, #1
 8001b76:	f882 34b8 	strb.w	r3, [r2, #1208]	; 0x4b8
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bdb0      	pop	{r4, r5, r7, pc}
 8001b82:	bf00      	nop
 8001b84:	2000053c 	.word	0x2000053c

08001b88 <disp_page>:

static void disp_page(u32 tick) {
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
//	if (tick - disp.page_last_update_tick < 20)
//		return;

	u8 r = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	73fb      	strb	r3, [r7, #15]

	disp_print(0, r++, "Test");
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	1c5a      	adds	r2, r3, #1
 8001b98:	73fa      	strb	r2, [r7, #15]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	733a      	strb	r2, [r7, #12]
 8001b9e:	72fb      	strb	r3, [r7, #11]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001ba0:	4b2e      	ldr	r3, [pc, #184]	; (8001c5c <disp_page+0xd4>)
 8001ba2:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001ba6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	4619      	mov	r1, r3
 8001bae:	7afa      	ldrb	r2, [r7, #11]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	1a9b      	subs	r3, r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	461a      	mov	r2, r3
 8001bba:	7b3b      	ldrb	r3, [r7, #12]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001bc2:	fb01 f202 	mul.w	r2, r1, r2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	4a24      	ldr	r2, [pc, #144]	; (8001c5c <disp_page+0xd4>)
 8001bca:	4413      	add	r3, r2
	disp_print(0, r++, "Test");
 8001bcc:	4924      	ldr	r1, [pc, #144]	; (8001c60 <disp_page+0xd8>)
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f004 fda2 	bl	8006718 <siprintf>
	disp_print(0, r++, "%d", get_tick());
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	73fa      	strb	r2, [r7, #15]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	73ba      	strb	r2, [r7, #14]
 8001bde:	737b      	strb	r3, [r7, #13]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001be0:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <disp_page+0xd4>)
 8001be2:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001be6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	4619      	mov	r1, r3
 8001bee:	7b7a      	ldrb	r2, [r7, #13]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	011b      	lsls	r3, r3, #4
 8001bf4:	1a9b      	subs	r3, r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	7bbb      	ldrb	r3, [r7, #14]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001c02:	fb01 f202 	mul.w	r2, r1, r2
 8001c06:	4413      	add	r3, r2
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <disp_page+0xd4>)
 8001c0a:	189c      	adds	r4, r3, r2
	disp_print(0, r++, "%d", get_tick());
 8001c0c:	f000 ff04 	bl	8002a18 <HAL_GetTick>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	4913      	ldr	r1, [pc, #76]	; (8001c64 <disp_page+0xdc>)
 8001c16:	4620      	mov	r0, r4
 8001c18:	f004 fd7e 	bl	8006718 <siprintf>
//	disp_print_i(r++, 0, get_tick());

	switch (disp.cur_page) {
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <disp_page+0xd4>)
 8001c1e:	f893 34b0 	ldrb.w	r3, [r3, #1200]	; 0x4b0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d002      	beq.n	8001c2c <disp_page+0xa4>
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d006      	beq.n	8001c38 <disp_page+0xb0>
			disp_print_s(DISP_MAX_COL / 2 - 2, DISP_MAX_ROW - 1, "HOME");
		} break;
		case RH_PAGE: {
			r = rh_controller_page(r);
		} break;
		default: break;
 8001c2a:	e00c      	b.n	8001c46 <disp_page+0xbe>
			disp_print_s(DISP_MAX_COL / 2 - 2, DISP_MAX_ROW - 1, "HOME");
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <disp_page+0xe0>)
 8001c2e:	2113      	movs	r1, #19
 8001c30:	200d      	movs	r0, #13
 8001c32:	f7ff feef 	bl	8001a14 <disp_print_s>
		} break;
 8001c36:	e006      	b.n	8001c46 <disp_page+0xbe>
			r = rh_controller_page(r);
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 fc56 	bl	80024ec <rh_controller_page>
 8001c40:	4603      	mov	r3, r0
 8001c42:	73fb      	strb	r3, [r7, #15]
		} break;
 8001c44:	bf00      	nop
	}

	disp_update();
 8001c46:	f7ff ff11 	bl	8001a6c <disp_update>
	disp.page_last_update_tick = tick;
 8001c4a:	4a04      	ldr	r2, [pc, #16]	; (8001c5c <disp_page+0xd4>)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd90      	pop	{r4, r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	2000053c 	.word	0x2000053c
 8001c60:	08008aa4 	.word	0x08008aa4
 8001c64:	08008aac 	.word	0x08008aac
 8001c68:	08008ab0 	.word	0x08008ab0

08001c6c <display_task>:

inline void disp_set_page(Display_Page_t page) { disp.cur_page = page; }

void disp_clear(void) { memset(disp.buf, 0, DISP_MAX_ROW * DISP_MAX_COL); }

void display_task(void const * arguments) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	disp_init();
 8001c74:	f7ff febc 	bl	80019f0 <disp_init>
//	osDelay(100);

	u32 last_tick = get_tick();
 8001c78:	f000 fece 	bl	8002a18 <HAL_GetTick>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60fb      	str	r3, [r7, #12]
	while (1) {
		osDelayUntil(&last_tick, 1);
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	2101      	movs	r1, #1
 8001c86:	4618      	mov	r0, r3
 8001c88:	f002 fdb4 	bl	80047f4 <osDelayUntil>
		disp_page(last_tick);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff7a 	bl	8001b88 <disp_page>
//		disp_page(get_tick());
		osDelay(100);
 8001c94:	2064      	movs	r0, #100	; 0x64
 8001c96:	f002 fd99 	bl	80047cc <osDelay>
		osDelayUntil(&last_tick, 1);
 8001c9a:	e7f1      	b.n	8001c80 <display_task+0x14>

08001c9c <Delay>:
void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);


void Delay(__IO uint32_t nCount) {
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 8001ca4:	e002      	b.n	8001cac <Delay+0x10>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f9      	bne.n	8001ca6 <Delay+0xa>
		;
}
 8001cb2:	bf00      	nop
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
	...

08001cc0 <LCD_INIT>:

void LCD_INIT(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	71fb      	strb	r3, [r7, #7]
	Delay(0xAFFf << 2);
}


__forceinline void LCD_BackLed_Control(FunctionalState enumState) {
	if (enumState)
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <LCD_INIT+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cd6:	480e      	ldr	r0, [pc, #56]	; (8001d10 <LCD_INIT+0x50>)
 8001cd8:	f001 f940 	bl	8002f5c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 8001cdc:	e005      	b.n	8001cea <LCD_INIT+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce4:	480a      	ldr	r0, [pc, #40]	; (8001d10 <LCD_INIT+0x50>)
 8001ce6:	f001 f939 	bl	8002f5c <HAL_GPIO_WritePin>
}
 8001cea:	bf00      	nop
	LCD_Rst();
 8001cec:	f000 f812 	bl	8001d14 <LCD_Rst>
	LCD_REG_Config();
 8001cf0:	f000 f828 	bl	8001d44 <LCD_REG_Config>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 8001cf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001cfe:	22f0      	movs	r2, #240	; 0xf0
 8001d00:	2100      	movs	r1, #0
 8001d02:	2000      	movs	r0, #0
 8001d04:	f000 fb7c 	bl	8002400 <LCD_Clear>
}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40011400 	.word	0x40011400

08001d14 <LCD_Rst>:
void LCD_Rst(void) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	4807      	ldr	r0, [pc, #28]	; (8001d3c <LCD_Rst+0x28>)
 8001d1e:	f001 f91d 	bl	8002f5c <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001d22:	4807      	ldr	r0, [pc, #28]	; (8001d40 <LCD_Rst+0x2c>)
 8001d24:	f7ff ffba 	bl	8001c9c <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	4803      	ldr	r0, [pc, #12]	; (8001d3c <LCD_Rst+0x28>)
 8001d2e:	f001 f915 	bl	8002f5c <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001d32:	4803      	ldr	r0, [pc, #12]	; (8001d40 <LCD_Rst+0x2c>)
 8001d34:	f7ff ffb2 	bl	8001c9c <Delay>
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40011800 	.word	0x40011800
 8001d40:	0002bffc 	.word	0x0002bffc

08001d44 <LCD_REG_Config>:


__forceinline uint16_t LCD_Read_Data(void) { return (*(__IO uint16_t*)(FSMC_Addr_LCD_DATA)); }


void LCD_REG_Config(void) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b0ae      	sub	sp, #184	; 0xb8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	23cf      	movs	r3, #207	; 0xcf
 8001d4c:	807b      	strh	r3, [r7, #2]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001d4e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001d52:	887b      	ldrh	r3, [r7, #2]
 8001d54:	8013      	strh	r3, [r2, #0]
 8001d56:	bf00      	nop
 8001d58:	2300      	movs	r3, #0
 8001d5a:	80bb      	strh	r3, [r7, #4]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001d5c:	4ab4      	ldr	r2, [pc, #720]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001d5e:	88bb      	ldrh	r3, [r7, #4]
 8001d60:	8013      	strh	r3, [r2, #0]
 8001d62:	bf00      	nop
 8001d64:	2381      	movs	r3, #129	; 0x81
 8001d66:	80fb      	strh	r3, [r7, #6]
 8001d68:	4ab1      	ldr	r2, [pc, #708]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001d6a:	88fb      	ldrh	r3, [r7, #6]
 8001d6c:	8013      	strh	r3, [r2, #0]
 8001d6e:	bf00      	nop
 8001d70:	2330      	movs	r3, #48	; 0x30
 8001d72:	813b      	strh	r3, [r7, #8]
 8001d74:	4aae      	ldr	r2, [pc, #696]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001d76:	893b      	ldrh	r3, [r7, #8]
 8001d78:	8013      	strh	r3, [r2, #0]
 8001d7a:	bf00      	nop
 8001d7c:	23ed      	movs	r3, #237	; 0xed
 8001d7e:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001d80:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001d84:	897b      	ldrh	r3, [r7, #10]
 8001d86:	8013      	strh	r3, [r2, #0]
 8001d88:	bf00      	nop
 8001d8a:	2364      	movs	r3, #100	; 0x64
 8001d8c:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001d8e:	4aa8      	ldr	r2, [pc, #672]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001d90:	89bb      	ldrh	r3, [r7, #12]
 8001d92:	8013      	strh	r3, [r2, #0]
 8001d94:	bf00      	nop
 8001d96:	2303      	movs	r3, #3
 8001d98:	81fb      	strh	r3, [r7, #14]
 8001d9a:	4aa5      	ldr	r2, [pc, #660]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001d9c:	89fb      	ldrh	r3, [r7, #14]
 8001d9e:	8013      	strh	r3, [r2, #0]
 8001da0:	bf00      	nop
 8001da2:	2312      	movs	r3, #18
 8001da4:	823b      	strh	r3, [r7, #16]
 8001da6:	4aa2      	ldr	r2, [pc, #648]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001da8:	8a3b      	ldrh	r3, [r7, #16]
 8001daa:	8013      	strh	r3, [r2, #0]
 8001dac:	bf00      	nop
 8001dae:	2381      	movs	r3, #129	; 0x81
 8001db0:	827b      	strh	r3, [r7, #18]
 8001db2:	4a9f      	ldr	r2, [pc, #636]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001db4:	8a7b      	ldrh	r3, [r7, #18]
 8001db6:	8013      	strh	r3, [r2, #0]
 8001db8:	bf00      	nop
 8001dba:	23e8      	movs	r3, #232	; 0xe8
 8001dbc:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001dbe:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001dc2:	8abb      	ldrh	r3, [r7, #20]
 8001dc4:	8013      	strh	r3, [r2, #0]
 8001dc6:	bf00      	nop
 8001dc8:	2385      	movs	r3, #133	; 0x85
 8001dca:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001dcc:	4a98      	ldr	r2, [pc, #608]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001dce:	8afb      	ldrh	r3, [r7, #22]
 8001dd0:	8013      	strh	r3, [r2, #0]
 8001dd2:	bf00      	nop
 8001dd4:	2310      	movs	r3, #16
 8001dd6:	833b      	strh	r3, [r7, #24]
 8001dd8:	4a95      	ldr	r2, [pc, #596]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001dda:	8b3b      	ldrh	r3, [r7, #24]
 8001ddc:	8013      	strh	r3, [r2, #0]
 8001dde:	bf00      	nop
 8001de0:	2378      	movs	r3, #120	; 0x78
 8001de2:	837b      	strh	r3, [r7, #26]
 8001de4:	4a92      	ldr	r2, [pc, #584]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001de6:	8b7b      	ldrh	r3, [r7, #26]
 8001de8:	8013      	strh	r3, [r2, #0]
 8001dea:	bf00      	nop
 8001dec:	23cb      	movs	r3, #203	; 0xcb
 8001dee:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001df0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001df4:	8bbb      	ldrh	r3, [r7, #28]
 8001df6:	8013      	strh	r3, [r2, #0]
 8001df8:	bf00      	nop
 8001dfa:	2339      	movs	r3, #57	; 0x39
 8001dfc:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001dfe:	4a8c      	ldr	r2, [pc, #560]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e00:	8bfb      	ldrh	r3, [r7, #30]
 8001e02:	8013      	strh	r3, [r2, #0]
 8001e04:	bf00      	nop
 8001e06:	232c      	movs	r3, #44	; 0x2c
 8001e08:	843b      	strh	r3, [r7, #32]
 8001e0a:	4a89      	ldr	r2, [pc, #548]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e0c:	8c3b      	ldrh	r3, [r7, #32]
 8001e0e:	8013      	strh	r3, [r2, #0]
 8001e10:	bf00      	nop
 8001e12:	2300      	movs	r3, #0
 8001e14:	847b      	strh	r3, [r7, #34]	; 0x22
 8001e16:	4a86      	ldr	r2, [pc, #536]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e1a:	8013      	strh	r3, [r2, #0]
 8001e1c:	bf00      	nop
 8001e1e:	2334      	movs	r3, #52	; 0x34
 8001e20:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001e22:	4a83      	ldr	r2, [pc, #524]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e26:	8013      	strh	r3, [r2, #0]
 8001e28:	bf00      	nop
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001e2e:	4a80      	ldr	r2, [pc, #512]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e32:	8013      	strh	r3, [r2, #0]
 8001e34:	bf00      	nop
 8001e36:	23f7      	movs	r3, #247	; 0xf7
 8001e38:	853b      	strh	r3, [r7, #40]	; 0x28
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001e3a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001e3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e40:	8013      	strh	r3, [r2, #0]
 8001e42:	bf00      	nop
 8001e44:	2320      	movs	r3, #32
 8001e46:	857b      	strh	r3, [r7, #42]	; 0x2a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001e48:	4a79      	ldr	r2, [pc, #484]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e4a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001e4c:	8013      	strh	r3, [r2, #0]
 8001e4e:	bf00      	nop
 8001e50:	23ea      	movs	r3, #234	; 0xea
 8001e52:	85bb      	strh	r3, [r7, #44]	; 0x2c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001e54:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001e58:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001e5a:	8013      	strh	r3, [r2, #0]
 8001e5c:	bf00      	nop
 8001e5e:	2300      	movs	r3, #0
 8001e60:	85fb      	strh	r3, [r7, #46]	; 0x2e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001e62:	4a73      	ldr	r2, [pc, #460]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e64:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001e66:	8013      	strh	r3, [r2, #0]
 8001e68:	bf00      	nop
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	863b      	strh	r3, [r7, #48]	; 0x30
 8001e6e:	4a70      	ldr	r2, [pc, #448]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e70:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001e72:	8013      	strh	r3, [r2, #0]
 8001e74:	bf00      	nop
 8001e76:	23b1      	movs	r3, #177	; 0xb1
 8001e78:	867b      	strh	r3, [r7, #50]	; 0x32
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001e7a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001e7e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001e80:	8013      	strh	r3, [r2, #0]
 8001e82:	bf00      	nop
 8001e84:	2300      	movs	r3, #0
 8001e86:	86bb      	strh	r3, [r7, #52]	; 0x34
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001e88:	4a69      	ldr	r2, [pc, #420]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e8a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e8c:	8013      	strh	r3, [r2, #0]
 8001e8e:	bf00      	nop
 8001e90:	231b      	movs	r3, #27
 8001e92:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001e94:	4a66      	ldr	r2, [pc, #408]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001e96:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001e98:	8013      	strh	r3, [r2, #0]
 8001e9a:	bf00      	nop
 8001e9c:	23b6      	movs	r3, #182	; 0xb6
 8001e9e:	873b      	strh	r3, [r7, #56]	; 0x38
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ea0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ea4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001ea6:	8013      	strh	r3, [r2, #0]
 8001ea8:	bf00      	nop
 8001eaa:	230a      	movs	r3, #10
 8001eac:	877b      	strh	r3, [r7, #58]	; 0x3a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001eae:	4a60      	ldr	r2, [pc, #384]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001eb0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001eb2:	8013      	strh	r3, [r2, #0]
 8001eb4:	bf00      	nop
 8001eb6:	23a2      	movs	r3, #162	; 0xa2
 8001eb8:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001eba:	4a5d      	ldr	r2, [pc, #372]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001ebc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001ebe:	8013      	strh	r3, [r2, #0]
 8001ec0:	bf00      	nop
 8001ec2:	23c0      	movs	r3, #192	; 0xc0
 8001ec4:	87fb      	strh	r3, [r7, #62]	; 0x3e
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ec6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001eca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001ecc:	8013      	strh	r3, [r2, #0]
 8001ece:	bf00      	nop
 8001ed0:	2335      	movs	r3, #53	; 0x35
 8001ed2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001ed6:	4a56      	ldr	r2, [pc, #344]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001ed8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001edc:	8013      	strh	r3, [r2, #0]
 8001ede:	bf00      	nop
 8001ee0:	23c1      	movs	r3, #193	; 0xc1
 8001ee2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ee6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001eea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001eee:	8013      	strh	r3, [r2, #0]
 8001ef0:	bf00      	nop
 8001ef2:	2311      	movs	r3, #17
 8001ef4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001ef8:	4a4d      	ldr	r2, [pc, #308]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001efa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001efe:	8013      	strh	r3, [r2, #0]
 8001f00:	bf00      	nop
 8001f02:	23c5      	movs	r3, #197	; 0xc5
 8001f04:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f08:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f0c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001f10:	8013      	strh	r3, [r2, #0]
 8001f12:	bf00      	nop
 8001f14:	2345      	movs	r3, #69	; 0x45
 8001f16:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f1a:	4a45      	ldr	r2, [pc, #276]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001f1c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001f20:	8013      	strh	r3, [r2, #0]
 8001f22:	bf00      	nop
 8001f24:	2345      	movs	r3, #69	; 0x45
 8001f26:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8001f2a:	4a41      	ldr	r2, [pc, #260]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001f2c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001f30:	8013      	strh	r3, [r2, #0]
 8001f32:	bf00      	nop
 8001f34:	23c7      	movs	r3, #199	; 0xc7
 8001f36:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f3a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f3e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001f42:	8013      	strh	r3, [r2, #0]
 8001f44:	bf00      	nop
 8001f46:	23a2      	movs	r3, #162	; 0xa2
 8001f48:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f4c:	4a38      	ldr	r2, [pc, #224]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001f4e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001f52:	8013      	strh	r3, [r2, #0]
 8001f54:	bf00      	nop
 8001f56:	23f2      	movs	r3, #242	; 0xf2
 8001f58:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f5c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f60:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001f64:	8013      	strh	r3, [r2, #0]
 8001f66:	bf00      	nop
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f6e:	4a30      	ldr	r2, [pc, #192]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001f70:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001f74:	8013      	strh	r3, [r2, #0]
 8001f76:	bf00      	nop
 8001f78:	2326      	movs	r3, #38	; 0x26
 8001f7a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f7e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f82:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001f86:	8013      	strh	r3, [r2, #0]
 8001f88:	bf00      	nop
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f90:	4a27      	ldr	r2, [pc, #156]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001f92:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001f96:	8013      	strh	r3, [r2, #0]
 8001f98:	bf00      	nop
 8001f9a:	23e0      	movs	r3, #224	; 0xe0
 8001f9c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001fa0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001fa4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8001fa8:	8013      	strh	r3, [r2, #0]
 8001faa:	bf00      	nop
 8001fac:	230f      	movs	r3, #15
 8001fae:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001fb4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8001fb8:	8013      	strh	r3, [r2, #0]
 8001fba:	bf00      	nop
 8001fbc:	2326      	movs	r3, #38	; 0x26
 8001fbe:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8001fc2:	4a1b      	ldr	r2, [pc, #108]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001fc4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001fc8:	8013      	strh	r3, [r2, #0]
 8001fca:	bf00      	nop
 8001fcc:	2324      	movs	r3, #36	; 0x24
 8001fce:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8001fd2:	4a17      	ldr	r2, [pc, #92]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001fd4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001fd8:	8013      	strh	r3, [r2, #0]
 8001fda:	bf00      	nop
 8001fdc:	230b      	movs	r3, #11
 8001fde:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8001fe2:	4a13      	ldr	r2, [pc, #76]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001fe4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8001fe8:	8013      	strh	r3, [r2, #0]
 8001fea:	bf00      	nop
 8001fec:	230e      	movs	r3, #14
 8001fee:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8001ff2:	4a0f      	ldr	r2, [pc, #60]	; (8002030 <LCD_REG_Config+0x2ec>)
 8001ff4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001ff8:	8013      	strh	r3, [r2, #0]
 8001ffa:	bf00      	nop
 8001ffc:	2309      	movs	r3, #9
 8001ffe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8002002:	4a0b      	ldr	r2, [pc, #44]	; (8002030 <LCD_REG_Config+0x2ec>)
 8002004:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002008:	8013      	strh	r3, [r2, #0]
 800200a:	bf00      	nop
 800200c:	2354      	movs	r3, #84	; 0x54
 800200e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8002012:	4a07      	ldr	r2, [pc, #28]	; (8002030 <LCD_REG_Config+0x2ec>)
 8002014:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002018:	8013      	strh	r3, [r2, #0]
 800201a:	bf00      	nop
 800201c:	23a8      	movs	r3, #168	; 0xa8
 800201e:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8002022:	4a03      	ldr	r2, [pc, #12]	; (8002030 <LCD_REG_Config+0x2ec>)
 8002024:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8002028:	8013      	strh	r3, [r2, #0]
 800202a:	bf00      	nop
 800202c:	2346      	movs	r3, #70	; 0x46
 800202e:	e001      	b.n	8002034 <LCD_REG_Config+0x2f0>
 8002030:	60020000 	.word	0x60020000
 8002034:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8002038:	4aa1      	ldr	r2, [pc, #644]	; (80022c0 <LCD_REG_Config+0x57c>)
 800203a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800203e:	8013      	strh	r3, [r2, #0]
 8002040:	bf00      	nop
 8002042:	230c      	movs	r3, #12
 8002044:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8002048:	4a9d      	ldr	r2, [pc, #628]	; (80022c0 <LCD_REG_Config+0x57c>)
 800204a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800204e:	8013      	strh	r3, [r2, #0]
 8002050:	bf00      	nop
 8002052:	2317      	movs	r3, #23
 8002054:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8002058:	4a99      	ldr	r2, [pc, #612]	; (80022c0 <LCD_REG_Config+0x57c>)
 800205a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800205e:	8013      	strh	r3, [r2, #0]
 8002060:	bf00      	nop
 8002062:	2309      	movs	r3, #9
 8002064:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002068:	4a95      	ldr	r2, [pc, #596]	; (80022c0 <LCD_REG_Config+0x57c>)
 800206a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800206e:	8013      	strh	r3, [r2, #0]
 8002070:	bf00      	nop
 8002072:	230f      	movs	r3, #15
 8002074:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002078:	4a91      	ldr	r2, [pc, #580]	; (80022c0 <LCD_REG_Config+0x57c>)
 800207a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800207e:	8013      	strh	r3, [r2, #0]
 8002080:	bf00      	nop
 8002082:	2307      	movs	r3, #7
 8002084:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002088:	4a8d      	ldr	r2, [pc, #564]	; (80022c0 <LCD_REG_Config+0x57c>)
 800208a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800208e:	8013      	strh	r3, [r2, #0]
 8002090:	bf00      	nop
 8002092:	2300      	movs	r3, #0
 8002094:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002098:	4a89      	ldr	r2, [pc, #548]	; (80022c0 <LCD_REG_Config+0x57c>)
 800209a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800209e:	8013      	strh	r3, [r2, #0]
 80020a0:	bf00      	nop
 80020a2:	23e1      	movs	r3, #225	; 0xe1
 80020a4:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80020a8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80020ac:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80020b0:	8013      	strh	r3, [r2, #0]
 80020b2:	bf00      	nop
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80020ba:	4a81      	ldr	r2, [pc, #516]	; (80022c0 <LCD_REG_Config+0x57c>)
 80020bc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80020c0:	8013      	strh	r3, [r2, #0]
 80020c2:	bf00      	nop
 80020c4:	2319      	movs	r3, #25
 80020c6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80020ca:	4a7d      	ldr	r2, [pc, #500]	; (80022c0 <LCD_REG_Config+0x57c>)
 80020cc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80020d0:	8013      	strh	r3, [r2, #0]
 80020d2:	bf00      	nop
 80020d4:	231b      	movs	r3, #27
 80020d6:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80020da:	4a79      	ldr	r2, [pc, #484]	; (80022c0 <LCD_REG_Config+0x57c>)
 80020dc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80020e0:	8013      	strh	r3, [r2, #0]
 80020e2:	bf00      	nop
 80020e4:	2304      	movs	r3, #4
 80020e6:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 80020ea:	4a75      	ldr	r2, [pc, #468]	; (80022c0 <LCD_REG_Config+0x57c>)
 80020ec:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80020f0:	8013      	strh	r3, [r2, #0]
 80020f2:	bf00      	nop
 80020f4:	2310      	movs	r3, #16
 80020f6:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80020fa:	4a71      	ldr	r2, [pc, #452]	; (80022c0 <LCD_REG_Config+0x57c>)
 80020fc:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8002100:	8013      	strh	r3, [r2, #0]
 8002102:	bf00      	nop
 8002104:	2307      	movs	r3, #7
 8002106:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 800210a:	4a6d      	ldr	r2, [pc, #436]	; (80022c0 <LCD_REG_Config+0x57c>)
 800210c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002110:	8013      	strh	r3, [r2, #0]
 8002112:	bf00      	nop
 8002114:	232a      	movs	r3, #42	; 0x2a
 8002116:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 800211a:	4a69      	ldr	r2, [pc, #420]	; (80022c0 <LCD_REG_Config+0x57c>)
 800211c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002120:	8013      	strh	r3, [r2, #0]
 8002122:	bf00      	nop
 8002124:	2347      	movs	r3, #71	; 0x47
 8002126:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800212a:	4a65      	ldr	r2, [pc, #404]	; (80022c0 <LCD_REG_Config+0x57c>)
 800212c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002130:	8013      	strh	r3, [r2, #0]
 8002132:	bf00      	nop
 8002134:	2339      	movs	r3, #57	; 0x39
 8002136:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800213a:	4a61      	ldr	r2, [pc, #388]	; (80022c0 <LCD_REG_Config+0x57c>)
 800213c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8002140:	8013      	strh	r3, [r2, #0]
 8002142:	bf00      	nop
 8002144:	2303      	movs	r3, #3
 8002146:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 800214a:	4a5d      	ldr	r2, [pc, #372]	; (80022c0 <LCD_REG_Config+0x57c>)
 800214c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8002150:	8013      	strh	r3, [r2, #0]
 8002152:	bf00      	nop
 8002154:	2306      	movs	r3, #6
 8002156:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800215a:	4a59      	ldr	r2, [pc, #356]	; (80022c0 <LCD_REG_Config+0x57c>)
 800215c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002160:	8013      	strh	r3, [r2, #0]
 8002162:	bf00      	nop
 8002164:	2306      	movs	r3, #6
 8002166:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800216a:	4a55      	ldr	r2, [pc, #340]	; (80022c0 <LCD_REG_Config+0x57c>)
 800216c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8002170:	8013      	strh	r3, [r2, #0]
 8002172:	bf00      	nop
 8002174:	2330      	movs	r3, #48	; 0x30
 8002176:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 800217a:	4a51      	ldr	r2, [pc, #324]	; (80022c0 <LCD_REG_Config+0x57c>)
 800217c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002180:	8013      	strh	r3, [r2, #0]
 8002182:	bf00      	nop
 8002184:	2338      	movs	r3, #56	; 0x38
 8002186:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800218a:	4a4d      	ldr	r2, [pc, #308]	; (80022c0 <LCD_REG_Config+0x57c>)
 800218c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8002190:	8013      	strh	r3, [r2, #0]
 8002192:	bf00      	nop
 8002194:	230f      	movs	r3, #15
 8002196:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 800219a:	4a49      	ldr	r2, [pc, #292]	; (80022c0 <LCD_REG_Config+0x57c>)
 800219c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80021a0:	8013      	strh	r3, [r2, #0]
 80021a2:	bf00      	nop
 80021a4:	2336      	movs	r3, #54	; 0x36
 80021a6:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80021aa:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80021ae:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80021b2:	8013      	strh	r3, [r2, #0]
 80021b4:	bf00      	nop
 80021b6:	23c8      	movs	r3, #200	; 0xc8
 80021b8:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80021bc:	4a40      	ldr	r2, [pc, #256]	; (80022c0 <LCD_REG_Config+0x57c>)
 80021be:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80021c2:	8013      	strh	r3, [r2, #0]
 80021c4:	bf00      	nop
 80021c6:	232a      	movs	r3, #42	; 0x2a
 80021c8:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80021cc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80021d0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80021d4:	8013      	strh	r3, [r2, #0]
 80021d6:	bf00      	nop
 80021d8:	2300      	movs	r3, #0
 80021da:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80021de:	4a38      	ldr	r2, [pc, #224]	; (80022c0 <LCD_REG_Config+0x57c>)
 80021e0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80021e4:	8013      	strh	r3, [r2, #0]
 80021e6:	bf00      	nop
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 80021ee:	4a34      	ldr	r2, [pc, #208]	; (80022c0 <LCD_REG_Config+0x57c>)
 80021f0:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80021f4:	8013      	strh	r3, [r2, #0]
 80021f6:	bf00      	nop
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 80021fe:	4a30      	ldr	r2, [pc, #192]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002200:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8002204:	8013      	strh	r3, [r2, #0]
 8002206:	bf00      	nop
 8002208:	23ef      	movs	r3, #239	; 0xef
 800220a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 800220e:	4a2c      	ldr	r2, [pc, #176]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002210:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002214:	8013      	strh	r3, [r2, #0]
 8002216:	bf00      	nop
 8002218:	232b      	movs	r3, #43	; 0x2b
 800221a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800221e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002222:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8002226:	8013      	strh	r3, [r2, #0]
 8002228:	bf00      	nop
 800222a:	2300      	movs	r3, #0
 800222c:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002230:	4a23      	ldr	r2, [pc, #140]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002232:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8002236:	8013      	strh	r3, [r2, #0]
 8002238:	bf00      	nop
 800223a:	2300      	movs	r3, #0
 800223c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8002240:	4a1f      	ldr	r2, [pc, #124]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002242:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002246:	8013      	strh	r3, [r2, #0]
 8002248:	bf00      	nop
 800224a:	2301      	movs	r3, #1
 800224c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8002250:	4a1b      	ldr	r2, [pc, #108]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002252:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8002256:	8013      	strh	r3, [r2, #0]
 8002258:	bf00      	nop
 800225a:	233f      	movs	r3, #63	; 0x3f
 800225c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8002260:	4a17      	ldr	r2, [pc, #92]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002262:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8002266:	8013      	strh	r3, [r2, #0]
 8002268:	bf00      	nop
 800226a:	233a      	movs	r3, #58	; 0x3a
 800226c:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002270:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002274:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8002278:	8013      	strh	r3, [r2, #0]
 800227a:	bf00      	nop
 800227c:	2355      	movs	r3, #85	; 0x55
 800227e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002282:	4a0f      	ldr	r2, [pc, #60]	; (80022c0 <LCD_REG_Config+0x57c>)
 8002284:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002288:	8013      	strh	r3, [r2, #0]
 800228a:	bf00      	nop
 800228c:	2311      	movs	r3, #17
 800228e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002292:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002296:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800229a:	8013      	strh	r3, [r2, #0]
 800229c:	bf00      	nop
	LCD_Write_Cmd(0x3a);
	LCD_Write_Data(0x55);

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
	Delay(0xAFFf << 2);
 800229e:	4809      	ldr	r0, [pc, #36]	; (80022c4 <LCD_REG_Config+0x580>)
 80022a0:	f7ff fcfc 	bl	8001c9c <Delay>
 80022a4:	2329      	movs	r3, #41	; 0x29
 80022a6:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80022aa:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80022ae:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80022b2:	8013      	strh	r3, [r2, #0]
 80022b4:	bf00      	nop
	DEBUG_DELAY();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
}
 80022b6:	bf00      	nop
 80022b8:	37b8      	adds	r7, #184	; 0xb8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	60020000 	.word	0x60020000
 80022c4:	0002bffc 	.word	0x0002bffc

080022c8 <LCD_OpenWindow>:


void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight) {
 80022c8:	b490      	push	{r4, r7}
 80022ca:	b088      	sub	sp, #32
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4604      	mov	r4, r0
 80022d0:	4608      	mov	r0, r1
 80022d2:	4611      	mov	r1, r2
 80022d4:	461a      	mov	r2, r3
 80022d6:	4623      	mov	r3, r4
 80022d8:	80fb      	strh	r3, [r7, #6]
 80022da:	4603      	mov	r3, r0
 80022dc:	80bb      	strh	r3, [r7, #4]
 80022de:	460b      	mov	r3, r1
 80022e0:	807b      	strh	r3, [r7, #2]
 80022e2:	4613      	mov	r3, r2
 80022e4:	803b      	strh	r3, [r7, #0]
 80022e6:	232a      	movs	r3, #42	; 0x2a
 80022e8:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80022ea:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80022ee:	89bb      	ldrh	r3, [r7, #12]
 80022f0:	8013      	strh	r3, [r2, #0]
 80022f2:	bf00      	nop
	LCD_Write_Cmd(CMD_Set_COLUMN);
	LCD_Write_Data(usCOLUMN >> 8);
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	81fb      	strh	r3, [r7, #14]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80022fc:	4a2b      	ldr	r2, [pc, #172]	; (80023ac <LCD_OpenWindow+0xe4>)
 80022fe:	89fb      	ldrh	r3, [r7, #14]
 8002300:	8013      	strh	r3, [r2, #0]
 8002302:	bf00      	nop
	LCD_Write_Data(usCOLUMN & 0xff);
 8002304:	88fb      	ldrh	r3, [r7, #6]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	b29b      	uxth	r3, r3
 800230a:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800230c:	4a27      	ldr	r2, [pc, #156]	; (80023ac <LCD_OpenWindow+0xe4>)
 800230e:	8a3b      	ldrh	r3, [r7, #16]
 8002310:	8013      	strh	r3, [r2, #0]
 8002312:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 8002314:	88fa      	ldrh	r2, [r7, #6]
 8002316:	887b      	ldrh	r3, [r7, #2]
 8002318:	4413      	add	r3, r2
 800231a:	3b01      	subs	r3, #1
 800231c:	121b      	asrs	r3, r3, #8
 800231e:	b29b      	uxth	r3, r3
 8002320:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002322:	4a22      	ldr	r2, [pc, #136]	; (80023ac <LCD_OpenWindow+0xe4>)
 8002324:	8a7b      	ldrh	r3, [r7, #18]
 8002326:	8013      	strh	r3, [r2, #0]
 8002328:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 800232a:	88fa      	ldrh	r2, [r7, #6]
 800232c:	887b      	ldrh	r3, [r7, #2]
 800232e:	4413      	add	r3, r2
 8002330:	b29b      	uxth	r3, r3
 8002332:	3b01      	subs	r3, #1
 8002334:	b29b      	uxth	r3, r3
 8002336:	b2db      	uxtb	r3, r3
 8002338:	b29b      	uxth	r3, r3
 800233a:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800233c:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <LCD_OpenWindow+0xe4>)
 800233e:	8abb      	ldrh	r3, [r7, #20]
 8002340:	8013      	strh	r3, [r2, #0]
 8002342:	bf00      	nop
 8002344:	232b      	movs	r3, #43	; 0x2b
 8002346:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002348:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800234c:	8afb      	ldrh	r3, [r7, #22]
 800234e:	8013      	strh	r3, [r2, #0]
 8002350:	bf00      	nop

	LCD_Write_Cmd(CMD_Set_PAGE);
	LCD_Write_Data(usPAGE >> 8);
 8002352:	88bb      	ldrh	r3, [r7, #4]
 8002354:	0a1b      	lsrs	r3, r3, #8
 8002356:	b29b      	uxth	r3, r3
 8002358:	833b      	strh	r3, [r7, #24]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800235a:	4a14      	ldr	r2, [pc, #80]	; (80023ac <LCD_OpenWindow+0xe4>)
 800235c:	8b3b      	ldrh	r3, [r7, #24]
 800235e:	8013      	strh	r3, [r2, #0]
 8002360:	bf00      	nop
	LCD_Write_Data(usPAGE & 0xff);
 8002362:	88bb      	ldrh	r3, [r7, #4]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	b29b      	uxth	r3, r3
 8002368:	837b      	strh	r3, [r7, #26]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800236a:	4a10      	ldr	r2, [pc, #64]	; (80023ac <LCD_OpenWindow+0xe4>)
 800236c:	8b7b      	ldrh	r3, [r7, #26]
 800236e:	8013      	strh	r3, [r2, #0]
 8002370:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 8002372:	88ba      	ldrh	r2, [r7, #4]
 8002374:	883b      	ldrh	r3, [r7, #0]
 8002376:	4413      	add	r3, r2
 8002378:	3b01      	subs	r3, #1
 800237a:	121b      	asrs	r3, r3, #8
 800237c:	b29b      	uxth	r3, r3
 800237e:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002380:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <LCD_OpenWindow+0xe4>)
 8002382:	8bbb      	ldrh	r3, [r7, #28]
 8002384:	8013      	strh	r3, [r2, #0]
 8002386:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8002388:	88ba      	ldrh	r2, [r7, #4]
 800238a:	883b      	ldrh	r3, [r7, #0]
 800238c:	4413      	add	r3, r2
 800238e:	b29b      	uxth	r3, r3
 8002390:	3b01      	subs	r3, #1
 8002392:	b29b      	uxth	r3, r3
 8002394:	b2db      	uxtb	r3, r3
 8002396:	b29b      	uxth	r3, r3
 8002398:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800239a:	4a04      	ldr	r2, [pc, #16]	; (80023ac <LCD_OpenWindow+0xe4>)
 800239c:	8bfb      	ldrh	r3, [r7, #30]
 800239e:	8013      	strh	r3, [r2, #0]
 80023a0:	bf00      	nop
}
 80023a2:	bf00      	nop
 80023a4:	3720      	adds	r7, #32
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc90      	pop	{r4, r7}
 80023aa:	4770      	bx	lr
 80023ac:	60020000 	.word	0x60020000

080023b0 <LCD_FillColor>:


void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	232c      	movs	r3, #44	; 0x2c
 80023c2:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80023c4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80023c8:	897b      	ldrh	r3, [r7, #10]
 80023ca:	8013      	strh	r3, [r2, #0]
 80023cc:	bf00      	nop

	/* memory write */
	LCD_Write_Cmd(CMD_SetPixel);

	for (i = 0; i < usPoint; i++)
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e008      	b.n	80023e6 <LCD_FillColor+0x36>
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	813b      	strh	r3, [r7, #8]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80023d8:	4a08      	ldr	r2, [pc, #32]	; (80023fc <LCD_FillColor+0x4c>)
 80023da:	893b      	ldrh	r3, [r7, #8]
 80023dc:	8013      	strh	r3, [r2, #0]
 80023de:	bf00      	nop
	for (i = 0; i < usPoint; i++)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3301      	adds	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d3f2      	bcc.n	80023d4 <LCD_FillColor+0x24>
		LCD_Write_Data(usColor);
}
 80023ee:	bf00      	nop
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	60020000 	.word	0x60020000

08002400 <LCD_Clear>:


void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor) {
 8002400:	b590      	push	{r4, r7, lr}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	4604      	mov	r4, r0
 8002408:	4608      	mov	r0, r1
 800240a:	4611      	mov	r1, r2
 800240c:	461a      	mov	r2, r3
 800240e:	4623      	mov	r3, r4
 8002410:	80fb      	strh	r3, [r7, #6]
 8002412:	4603      	mov	r3, r0
 8002414:	80bb      	strh	r3, [r7, #4]
 8002416:	460b      	mov	r3, r1
 8002418:	807b      	strh	r3, [r7, #2]
 800241a:	4613      	mov	r3, r2
 800241c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 800241e:	883b      	ldrh	r3, [r7, #0]
 8002420:	887a      	ldrh	r2, [r7, #2]
 8002422:	88b9      	ldrh	r1, [r7, #4]
 8002424:	88f8      	ldrh	r0, [r7, #6]
 8002426:	f7ff ff4f 	bl	80022c8 <LCD_OpenWindow>
	LCD_FillColor(usWidth * usHeight, usColor);
 800242a:	887b      	ldrh	r3, [r7, #2]
 800242c:	883a      	ldrh	r2, [r7, #0]
 800242e:	fb02 f303 	mul.w	r3, r2, r3
 8002432:	461a      	mov	r2, r3
 8002434:	8b3b      	ldrh	r3, [r7, #24]
 8002436:	4619      	mov	r1, r3
 8002438:	4610      	mov	r0, r2
 800243a:	f7ff ffb9 	bl	80023b0 <LCD_FillColor>
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	bd90      	pop	{r4, r7, pc}
	...

08002448 <LCD_DrawChar>:
		}
	}
}


void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	80fb      	strh	r3, [r7, #6]
 8002452:	460b      	mov	r3, r1
 8002454:	80bb      	strh	r3, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;


	ucRelativePositon = cChar - ' ';
 800245a:	78fb      	ldrb	r3, [r7, #3]
 800245c:	3b20      	subs	r3, #32
 800245e:	753b      	strb	r3, [r7, #20]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8002460:	88b9      	ldrh	r1, [r7, #4]
 8002462:	88f8      	ldrh	r0, [r7, #6]
 8002464:	2310      	movs	r3, #16
 8002466:	2208      	movs	r2, #8
 8002468:	f7ff ff2e 	bl	80022c8 <LCD_OpenWindow>
 800246c:	232c      	movs	r3, #44	; 0x2c
 800246e:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002470:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002474:	8a7b      	ldrh	r3, [r7, #18]
 8002476:	8013      	strh	r3, [r2, #0]
 8002478:	bf00      	nop

	LCD_Write_Cmd(CMD_SetPixel);

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 800247a:	2300      	movs	r3, #0
 800247c:	75bb      	strb	r3, [r7, #22]
 800247e:	e028      	b.n	80024d2 <LCD_DrawChar+0x8a>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8002480:	7d3a      	ldrb	r2, [r7, #20]
 8002482:	7dbb      	ldrb	r3, [r7, #22]
 8002484:	4917      	ldr	r1, [pc, #92]	; (80024e4 <LCD_DrawChar+0x9c>)
 8002486:	0112      	lsls	r2, r2, #4
 8002488:	440a      	add	r2, r1
 800248a:	4413      	add	r3, r2
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	75fb      	strb	r3, [r7, #23]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8002490:	2300      	movs	r3, #0
 8002492:	757b      	strb	r3, [r7, #21]
 8002494:	e017      	b.n	80024c6 <LCD_DrawChar+0x7e>
			if (ucTemp & 0x01)
 8002496:	7dfb      	ldrb	r3, [r7, #23]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <LCD_DrawChar+0x64>
 80024a0:	231f      	movs	r3, #31
 80024a2:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80024a4:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <LCD_DrawChar+0xa0>)
 80024a6:	8a3b      	ldrh	r3, [r7, #16]
 80024a8:	8013      	strh	r3, [r2, #0]
 80024aa:	e006      	b.n	80024ba <LCD_DrawChar+0x72>
 80024ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024b0:	81fb      	strh	r3, [r7, #14]
 80024b2:	4a0d      	ldr	r2, [pc, #52]	; (80024e8 <LCD_DrawChar+0xa0>)
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	8013      	strh	r3, [r2, #0]
 80024b8:	bf00      	nop
				LCD_Write_Data(0x001F);

			else
				LCD_Write_Data(0xFFFF);

			ucTemp >>= 1;
 80024ba:	7dfb      	ldrb	r3, [r7, #23]
 80024bc:	085b      	lsrs	r3, r3, #1
 80024be:	75fb      	strb	r3, [r7, #23]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 80024c0:	7d7b      	ldrb	r3, [r7, #21]
 80024c2:	3301      	adds	r3, #1
 80024c4:	757b      	strb	r3, [r7, #21]
 80024c6:	7d7b      	ldrb	r3, [r7, #21]
 80024c8:	2b07      	cmp	r3, #7
 80024ca:	d9e4      	bls.n	8002496 <LCD_DrawChar+0x4e>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 80024cc:	7dbb      	ldrb	r3, [r7, #22]
 80024ce:	3301      	adds	r3, #1
 80024d0:	75bb      	strb	r3, [r7, #22]
 80024d2:	7dbb      	ldrb	r3, [r7, #22]
 80024d4:	2b0f      	cmp	r3, #15
 80024d6:	d9d3      	bls.n	8002480 <LCD_DrawChar+0x38>
		}
	}
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	08008afc 	.word	0x08008afc
 80024e8:	60020000 	.word	0x60020000

080024ec <rh_controller_page>:

// ============================================ //
// =============== Display Page =============== //
// ============================================ //

u8 rh_controller_page(u8 r) {
 80024ec:	b5b0      	push	{r4, r5, r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af04      	add	r7, sp, #16
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
	disp_print(0, r++, "State: %d", rh.state);
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	71fa      	strb	r2, [r7, #7]
 80024fc:	4619      	mov	r1, r3
 80024fe:	2000      	movs	r0, #0
 8002500:	f7ff fa50 	bl	80019a4 <disp_get_buf_addr>
 8002504:	4603      	mov	r3, r0
 8002506:	4a14      	ldr	r2, [pc, #80]	; (8002558 <rh_controller_page+0x6c>)
 8002508:	7812      	ldrb	r2, [r2, #0]
 800250a:	4914      	ldr	r1, [pc, #80]	; (800255c <rh_controller_page+0x70>)
 800250c:	4618      	mov	r0, r3
 800250e:	f004 f903 	bl	8006718 <siprintf>
	disp_print(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	71fa      	strb	r2, [r7, #7]
 8002518:	4619      	mov	r1, r3
 800251a:	2000      	movs	r0, #0
 800251c:	f7ff fa42 	bl	80019a4 <disp_get_buf_addr>
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <rh_controller_page+0x6c>)
 8002522:	785b      	ldrb	r3, [r3, #1]
 8002524:	461c      	mov	r4, r3
 8002526:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <rh_controller_page+0x6c>)
 8002528:	78db      	ldrb	r3, [r3, #3]
 800252a:	461d      	mov	r5, r3
 800252c:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <rh_controller_page+0x6c>)
 800252e:	795b      	ldrb	r3, [r3, #5]
 8002530:	461a      	mov	r2, r3
 8002532:	4b09      	ldr	r3, [pc, #36]	; (8002558 <rh_controller_page+0x6c>)
 8002534:	79db      	ldrb	r3, [r3, #7]
 8002536:	4619      	mov	r1, r3
 8002538:	4b07      	ldr	r3, [pc, #28]	; (8002558 <rh_controller_page+0x6c>)
 800253a:	7a5b      	ldrb	r3, [r3, #9]
 800253c:	9302      	str	r3, [sp, #8]
 800253e:	9101      	str	r1, [sp, #4]
 8002540:	9200      	str	r2, [sp, #0]
 8002542:	462b      	mov	r3, r5
 8002544:	4622      	mov	r2, r4
 8002546:	4906      	ldr	r1, [pc, #24]	; (8002560 <rh_controller_page+0x74>)
 8002548:	f004 f8e6 	bl	8006718 <siprintf>
			   rh.finger[3].pos, rh.finger[4].pos);
	return r;
 800254c:	79fb      	ldrb	r3, [r7, #7]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bdb0      	pop	{r4, r5, r7, pc}
 8002556:	bf00      	nop
 8002558:	200009f8 	.word	0x200009f8
 800255c:	08008ab8 	.word	0x08008ab8
 8002560:	08008ac4 	.word	0x08008ac4

08002564 <clamp>:
	};
	u16 val;
} Short_Bytes_t;


static inline float clamp(float val, float lower, float upper) {
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
	if (val < lower)
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f7fe fda4 	bl	80010c0 <__aeabi_fcmplt>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <clamp+0x1e>
		return lower;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	e009      	b.n	8002596 <clamp+0x32>
	else if (val > upper)
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f7fe fdb9 	bl	80010fc <__aeabi_fcmpgt>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <clamp+0x30>
		return upper;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	e000      	b.n	8002596 <clamp+0x32>
	else
		return val;
 8002594:	68fb      	ldr	r3, [r7, #12]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <servo_init>:
Servo_Controller_t servo[NUM_SERVOS] = {};

// ====================================================================================================================


void servo_init(void) {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 80025a6:	2300      	movs	r3, #0
 80025a8:	71fb      	strb	r3, [r7, #7]
 80025aa:	e026      	b.n	80025fa <servo_init+0x5a>
		// if (!servo[servo_id].init) {
		servo[servo_id].htim = servo_id / 4 + 2;
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	3302      	adds	r3, #2
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	79fa      	ldrb	r2, [r7, #7]
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	b2d8      	uxtb	r0, r3
 80025be:	4919      	ldr	r1, [pc, #100]	; (8002624 <servo_init+0x84>)
 80025c0:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 80025c4:	f360 0302 	bfi	r3, r0, #0, #3
 80025c8:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
		servo[servo_id].ch = servo_id % 4;
 80025cc:	79fa      	ldrb	r2, [r7, #7]
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	b2d8      	uxtb	r0, r3
 80025d6:	4913      	ldr	r1, [pc, #76]	; (8002624 <servo_init+0x84>)
 80025d8:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 80025dc:	f360 03c4 	bfi	r3, r0, #3, #2
 80025e0:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
		servo[servo_id].init = true;
 80025e4:	79fa      	ldrb	r2, [r7, #7]
 80025e6:	490f      	ldr	r1, [pc, #60]	; (8002624 <servo_init+0x84>)
 80025e8:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 80025ec:	f043 0320 	orr.w	r3, r3, #32
 80025f0:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	3301      	adds	r3, #1
 80025f8:	71fb      	strb	r3, [r7, #7]
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	2b04      	cmp	r3, #4
 80025fe:	d9d5      	bls.n	80025ac <servo_init+0xc>
		// }
	}

	TIM2->PSC = SERVO_PSC;
 8002600:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002604:	22ff      	movs	r2, #255	; 0xff
 8002606:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = SERVO_ARR;
 8002608:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800260c:	f241 52f8 	movw	r2, #5624	; 0x15f8
 8002610:	62da      	str	r2, [r3, #44]	; 0x2c
//	TIM3->ARR = SERVO_ARR;

//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002612:	210c      	movs	r1, #12
 8002614:	4804      	ldr	r0, [pc, #16]	; (8002628 <servo_init+0x88>)
 8002616:	f001 fa3b 	bl	8003a90 <HAL_TIM_PWM_Start>
//	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000a04 	.word	0x20000a04
 8002628:	20000450 	.word	0x20000450

0800262c <servo_set_target_pos>:

// inline u32 servo_get_tim_channel(u8 ch_id) {
//	 return TIM_CHANNEL_1 + 4 * (id - 1);
// }

inline void servo_set_target_pos(u8 servo_id, u8 tar) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	460a      	mov	r2, r1
 8002636:	71fb      	strb	r3, [r7, #7]
 8002638:	4613      	mov	r3, r2
 800263a:	71bb      	strb	r3, [r7, #6]
	servo[servo_id].tar_pos = tar;
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	4a05      	ldr	r2, [pc, #20]	; (8002654 <servo_set_target_pos+0x28>)
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	79ba      	ldrb	r2, [r7, #6]
 8002646:	70da      	strb	r2, [r3, #3]
	//	servo[servo_id].last_set_pos_tick = get_tick();
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	bc80      	pop	{r7}
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	20000a04 	.word	0x20000a04

08002658 <servo_apply>:

inline i8 servo_get_pos(u8 servo_id) { return servo[servo_id].cur; }

inline void servo_apply(void) {
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
	u32 tick = get_tick();
 800265e:	f000 f9db 	bl	8002a18 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]
	TIM_TypeDef* tim;
	u32 ccr;

	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8002664:	2300      	movs	r3, #0
 8002666:	75fb      	strb	r3, [r7, #23]
 8002668:	e063      	b.n	8002732 <servo_apply+0xda>
		if (servo_id != 4) {
 800266a:	7dfb      	ldrb	r3, [r7, #23]
 800266c:	2b04      	cmp	r3, #4
 800266e:	d15c      	bne.n	800272a <servo_apply+0xd2>
			continue;
		}
		tim = servo_get_tim(servo[servo_id].htim);
 8002670:	7dfb      	ldrb	r3, [r7, #23]
 8002672:	4a34      	ldr	r2, [pc, #208]	; (8002744 <servo_apply+0xec>)
 8002674:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002678:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800267c:	b2db      	uxtb	r3, r3
 800267e:	71fb      	strb	r3, [r7, #7]
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 : TIM3; }
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d102      	bne.n	800268c <servo_apply+0x34>
 8002686:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800268a:	e000      	b.n	800268e <servo_apply+0x36>
 800268c:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <servo_apply+0xf0>)
		tim = servo_get_tim(servo[servo_id].htim);
 800268e:	60fb      	str	r3, [r7, #12]
		ccr = servo_pos_to_ccr(servo[servo_id].tar_pos);
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	4a2c      	ldr	r2, [pc, #176]	; (8002744 <servo_apply+0xec>)
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	4413      	add	r3, r2
 8002698:	78db      	ldrb	r3, [r3, #3]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fb1a 	bl	8000cd4 <__aeabi_ui2f>
 80026a0:	4603      	mov	r3, r0
 80026a2:	492a      	ldr	r1, [pc, #168]	; (800274c <servo_apply+0xf4>)
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fe fc21 	bl	8000eec <__aeabi_fdiv>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4928      	ldr	r1, [pc, #160]	; (8002750 <servo_apply+0xf8>)
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fb68 	bl	8000d84 <__aeabi_fmul>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4926      	ldr	r1, [pc, #152]	; (8002750 <servo_apply+0xf8>)
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fe fa5b 	bl	8000b74 <__addsf3>
 80026be:	4603      	mov	r3, r0
 80026c0:	461c      	mov	r4, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fe fb04 	bl	8000cd4 <__aeabi_ui2f>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4619      	mov	r1, r3
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7fe fb57 	bl	8000d84 <__aeabi_fmul>
 80026d6:	4603      	mov	r3, r0
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fd19 	bl	8001110 <__aeabi_f2uiz>
 80026de:	4603      	mov	r3, r0
 80026e0:	60bb      	str	r3, [r7, #8]

		switch (servo[servo_id].ch) {
 80026e2:	7dfb      	ldrb	r3, [r7, #23]
 80026e4:	4a17      	ldr	r2, [pc, #92]	; (8002744 <servo_apply+0xec>)
 80026e6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80026ea:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b03      	cmp	r3, #3
 80026f2:	d00e      	beq.n	8002712 <servo_apply+0xba>
 80026f4:	2b03      	cmp	r3, #3
 80026f6:	dc10      	bgt.n	800271a <servo_apply+0xc2>
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d002      	beq.n	8002702 <servo_apply+0xaa>
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d004      	beq.n	800270a <servo_apply+0xb2>
			case 1: tim->CCR1 = ccr; break;
			case 2: tim->CCR2 = ccr; break;
			case 3: tim->CCR3 = ccr; break;
			case 4: tim->CCR4 = ccr; break;
			default: break;
 8002700:	e00b      	b.n	800271a <servo_apply+0xc2>
			case 1: tim->CCR1 = ccr; break;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	635a      	str	r2, [r3, #52]	; 0x34
 8002708:	e008      	b.n	800271c <servo_apply+0xc4>
			case 2: tim->CCR2 = ccr; break;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	639a      	str	r2, [r3, #56]	; 0x38
 8002710:	e004      	b.n	800271c <servo_apply+0xc4>
			case 3: tim->CCR3 = ccr; break;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	63da      	str	r2, [r3, #60]	; 0x3c
 8002718:	e000      	b.n	800271c <servo_apply+0xc4>
			default: break;
 800271a:	bf00      	nop
		}

		_s.last_apply_tick = tick;
 800271c:	7dfb      	ldrb	r3, [r7, #23]
 800271e:	4a09      	ldr	r2, [pc, #36]	; (8002744 <servo_apply+0xec>)
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4413      	add	r3, r2
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	e000      	b.n	800272c <servo_apply+0xd4>
			continue;
 800272a:	bf00      	nop
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	3301      	adds	r3, #1
 8002730:	75fb      	strb	r3, [r7, #23]
 8002732:	7dfb      	ldrb	r3, [r7, #23]
 8002734:	2b04      	cmp	r3, #4
 8002736:	d998      	bls.n	800266a <servo_apply+0x12>
	}
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	bd90      	pop	{r4, r7, pc}
 8002742:	bf00      	nop
 8002744:	20000a04 	.word	0x20000a04
 8002748:	40000400 	.word	0x40000400
 800274c:	437f0000 	.word	0x437f0000
 8002750:	3d4ccccd 	.word	0x3d4ccccd

08002754 <servo_update>:

void servo_update(u32 tick) {
 8002754:	b5b0      	push	{r4, r5, r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
	u32 dt;
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 800275c:	e066      	b.n	800282c <servo_update+0xd8>
		dt = tick - _s.last_apply_tick;
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	4a36      	ldr	r2, [pc, #216]	; (800283c <servo_update+0xe8>)
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	4413      	add	r3, r2
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	60bb      	str	r3, [r7, #8]

		_s.prev = _s.cur;
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	7bfa      	ldrb	r2, [r7, #15]
 8002772:	4932      	ldr	r1, [pc, #200]	; (800283c <servo_update+0xe8>)
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	440b      	add	r3, r1
 8002778:	7858      	ldrb	r0, [r3, #1]
 800277a:	4930      	ldr	r1, [pc, #192]	; (800283c <servo_update+0xe8>)
 800277c:	00d3      	lsls	r3, r2, #3
 800277e:	440b      	add	r3, r1
 8002780:	4602      	mov	r2, r0
 8002782:	709a      	strb	r2, [r3, #2]
		_s.cur = clamp((float)_s.cur + dt * SERVO_SPEED * ((_s.tar_pos > _s.cur) ? 1 : -1), _s.cur, _s.tar_pos);
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	4a2d      	ldr	r2, [pc, #180]	; (800283c <servo_update+0xe8>)
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4413      	add	r3, r2
 800278c:	785b      	ldrb	r3, [r3, #1]
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe faa0 	bl	8000cd4 <__aeabi_ui2f>
 8002794:	4604      	mov	r4, r0
 8002796:	68b8      	ldr	r0, [r7, #8]
 8002798:	f7fe fa9c 	bl	8000cd4 <__aeabi_ui2f>
 800279c:	4603      	mov	r3, r0
 800279e:	4928      	ldr	r1, [pc, #160]	; (8002840 <servo_update+0xec>)
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7fe faef 	bl	8000d84 <__aeabi_fmul>
 80027a6:	4603      	mov	r3, r0
 80027a8:	4618      	mov	r0, r3
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	4a23      	ldr	r2, [pc, #140]	; (800283c <servo_update+0xe8>)
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4413      	add	r3, r2
 80027b2:	78da      	ldrb	r2, [r3, #3]
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	4921      	ldr	r1, [pc, #132]	; (800283c <servo_update+0xe8>)
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	440b      	add	r3, r1
 80027bc:	785b      	ldrb	r3, [r3, #1]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d902      	bls.n	80027c8 <servo_update+0x74>
 80027c2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80027c6:	e000      	b.n	80027ca <servo_update+0x76>
 80027c8:	4b1e      	ldr	r3, [pc, #120]	; (8002844 <servo_update+0xf0>)
 80027ca:	4601      	mov	r1, r0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fe fad9 	bl	8000d84 <__aeabi_fmul>
 80027d2:	4603      	mov	r3, r0
 80027d4:	4619      	mov	r1, r3
 80027d6:	4620      	mov	r0, r4
 80027d8:	f7fe f9cc 	bl	8000b74 <__addsf3>
 80027dc:	4603      	mov	r3, r0
 80027de:	461d      	mov	r5, r3
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	4a16      	ldr	r2, [pc, #88]	; (800283c <servo_update+0xe8>)
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	4413      	add	r3, r2
 80027e8:	785b      	ldrb	r3, [r3, #1]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fa72 	bl	8000cd4 <__aeabi_ui2f>
 80027f0:	4604      	mov	r4, r0
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	4a11      	ldr	r2, [pc, #68]	; (800283c <servo_update+0xe8>)
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	78db      	ldrb	r3, [r3, #3]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fe fa69 	bl	8000cd4 <__aeabi_ui2f>
 8002802:	4603      	mov	r3, r0
 8002804:	461a      	mov	r2, r3
 8002806:	4621      	mov	r1, r4
 8002808:	4628      	mov	r0, r5
 800280a:	f7ff feab 	bl	8002564 <clamp>
 800280e:	4603      	mov	r3, r0
 8002810:	7bfc      	ldrb	r4, [r7, #15]
 8002812:	4618      	mov	r0, r3
 8002814:	f7fe fc7c 	bl	8001110 <__aeabi_f2uiz>
 8002818:	4603      	mov	r3, r0
 800281a:	b2d9      	uxtb	r1, r3
 800281c:	4a07      	ldr	r2, [pc, #28]	; (800283c <servo_update+0xe8>)
 800281e:	00e3      	lsls	r3, r4, #3
 8002820:	4413      	add	r3, r2
 8002822:	460a      	mov	r2, r1
 8002824:	705a      	strb	r2, [r3, #1]
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	3301      	adds	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	2b04      	cmp	r3, #4
 8002830:	d995      	bls.n	800275e <servo_update+0xa>
		//	servo[servo_id].cur = (float)servo[servo_id].prev * (dt) + (float)servo[servo_id].tar_pos * (dt);
	}
}
 8002832:	bf00      	nop
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bdb0      	pop	{r4, r5, r7, pc}
 800283c:	20000a04 	.word	0x20000a04
 8002840:	41200000 	.word	0x41200000
 8002844:	bf800000 	.word	0xbf800000

08002848 <servo_test>:

static void servo_test(void) { servo_set_target_pos(4, (get_tick() % 20000 < 10000) ? 255 : 0); }
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
 800284c:	f000 f8e4 	bl	8002a18 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <servo_test+0x38>)
 8002854:	fba3 1302 	umull	r1, r3, r3, r2
 8002858:	0b9b      	lsrs	r3, r3, #14
 800285a:	f644 6120 	movw	r1, #20000	; 0x4e20
 800285e:	fb01 f303 	mul.w	r3, r1, r3
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	f242 720f 	movw	r2, #9999	; 0x270f
 8002868:	4293      	cmp	r3, r2
 800286a:	d801      	bhi.n	8002870 <servo_test+0x28>
 800286c:	23ff      	movs	r3, #255	; 0xff
 800286e:	e000      	b.n	8002872 <servo_test+0x2a>
 8002870:	2300      	movs	r3, #0
 8002872:	4619      	mov	r1, r3
 8002874:	2004      	movs	r0, #4
 8002876:	f7ff fed9 	bl	800262c <servo_set_target_pos>
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	d1b71759 	.word	0xd1b71759

08002884 <servo_task>:

void servo_task(void* const args) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	servo_init();
 800288c:	f7ff fe88 	bl	80025a0 <servo_init>

	//	u32 tick = get_tick();
	while (1) {
		servo_test();
 8002890:	f7ff ffda 	bl	8002848 <servo_test>
		servo_apply();
 8002894:	f7ff fee0 	bl	8002658 <servo_apply>
		servo_update(get_tick());
 8002898:	f000 f8be 	bl	8002a18 <HAL_GetTick>
 800289c:	4603      	mov	r3, r0
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff ff58 	bl	8002754 <servo_update>
		osDelay(4);
 80028a4:	2004      	movs	r0, #4
 80028a6:	f001 ff91 	bl	80047cc <osDelay>
		servo_test();
 80028aa:	e7f1      	b.n	8002890 <servo_task+0xc>

080028ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028ac:	f7ff f874 	bl	8001998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028b0:	480b      	ldr	r0, [pc, #44]	; (80028e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80028b2:	490c      	ldr	r1, [pc, #48]	; (80028e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80028b4:	4a0c      	ldr	r2, [pc, #48]	; (80028e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80028b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028b8:	e002      	b.n	80028c0 <LoopCopyDataInit>

080028ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028be:	3304      	adds	r3, #4

080028c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028c4:	d3f9      	bcc.n	80028ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028c6:	4a09      	ldr	r2, [pc, #36]	; (80028ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80028c8:	4c09      	ldr	r4, [pc, #36]	; (80028f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028cc:	e001      	b.n	80028d2 <LoopFillZerobss>

080028ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028d0:	3204      	adds	r2, #4

080028d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028d4:	d3fb      	bcc.n	80028ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028d6:	f003 f991 	bl	8005bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028da:	f7fe fc51 	bl	8001180 <main>
  bx lr
 80028de:	4770      	bx	lr
  ldr r0, =_sdata
 80028e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028e4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80028e8:	080094e4 	.word	0x080094e4
  ldr r2, =_sbss
 80028ec:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80028f0:	20001790 	.word	0x20001790

080028f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028f4:	e7fe      	b.n	80028f4 <ADC1_2_IRQHandler>

080028f6 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr

0800291a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d105      	bne.n	8002946 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 800293a:	f003 f959 	bl	8005bf0 <__errno>
 800293e:	4603      	mov	r3, r0
 8002940:	2216      	movs	r2, #22
 8002942:	601a      	str	r2, [r3, #0]
    return;
 8002944:	e015      	b.n	8002972 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8002946:	2000      	movs	r0, #0
 8002948:	f003 f97c 	bl	8005c44 <malloc>
 800294c:	4603      	mov	r3, r0
 800294e:	461a      	mov	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff ffc8 	bl	80028f6 <stm32_lock_init>
    return;
 8002966:	e004      	b.n	8002972 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8002968:	b672      	cpsid	i
}
 800296a:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 800296c:	f7fe fe06 	bl	800157c <Error_Handler>
 8002970:	e7fe      	b.n	8002970 <__retarget_lock_init_recursive+0x44>
}
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d104      	bne.n	8002990 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002986:	b672      	cpsid	i
}
 8002988:	bf00      	nop
 800298a:	f7fe fdf7 	bl	800157c <Error_Handler>
 800298e:	e7fe      	b.n	800298e <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ffb8 	bl	8002908 <stm32_lock_acquire>
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80029ae:	b672      	cpsid	i
}
 80029b0:	bf00      	nop
 80029b2:	f7fe fde3 	bl	800157c <Error_Handler>
 80029b6:	e7fe      	b.n	80029b6 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff ffad 	bl	800291a <stm32_lock_release>
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029cc:	4b08      	ldr	r3, [pc, #32]	; (80029f0 <HAL_Init+0x28>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a07      	ldr	r2, [pc, #28]	; (80029f0 <HAL_Init+0x28>)
 80029d2:	f043 0310 	orr.w	r3, r3, #16
 80029d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d8:	2003      	movs	r0, #3
 80029da:	f000 f8f5 	bl	8002bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029de:	200f      	movs	r0, #15
 80029e0:	f7fe fea4 	bl	800172c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029e4:	f7fe fdd0 	bl	8001588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40022000 	.word	0x40022000

080029f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f8:	4b05      	ldr	r3, [pc, #20]	; (8002a10 <HAL_IncTick+0x1c>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <HAL_IncTick+0x20>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4413      	add	r3, r2
 8002a04:	4a03      	ldr	r2, [pc, #12]	; (8002a14 <HAL_IncTick+0x20>)
 8002a06:	6013      	str	r3, [r2, #0]
}
 8002a08:	bf00      	nop
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	20000008 	.word	0x20000008
 8002a14:	20000a2c 	.word	0x20000a2c

08002a18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a1c:	4b02      	ldr	r3, [pc, #8]	; (8002a28 <HAL_GetTick+0x10>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr
 8002a28:	20000a2c 	.word	0x20000a2c

08002a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff fff0 	bl	8002a18 <HAL_GetTick>
 8002a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d005      	beq.n	8002a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a46:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <HAL_Delay+0x44>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4413      	add	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a52:	bf00      	nop
 8002a54:	f7ff ffe0 	bl	8002a18 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d8f7      	bhi.n	8002a54 <HAL_Delay+0x28>
  {
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000008 	.word	0x20000008

08002a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a84:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa6:	4a04      	ldr	r2, [pc, #16]	; (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	60d3      	str	r3, [r2, #12]
}
 8002aac:	bf00      	nop
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	e000ed00 	.word	0xe000ed00

08002abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac0:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	f003 0307 	and.w	r3, r3, #7
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	db0b      	blt.n	8002b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4906      	ldr	r1, [pc, #24]	; (8002b0c <__NVIC_EnableIRQ+0x34>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2001      	movs	r0, #1
 8002afa:	fa00 f202 	lsl.w	r2, r0, r2
 8002afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr
 8002b0c:	e000e100 	.word	0xe000e100

08002b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	6039      	str	r1, [r7, #0]
 8002b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	db0a      	blt.n	8002b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	490c      	ldr	r1, [pc, #48]	; (8002b5c <__NVIC_SetPriority+0x4c>)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	0112      	lsls	r2, r2, #4
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	440b      	add	r3, r1
 8002b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b38:	e00a      	b.n	8002b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	4908      	ldr	r1, [pc, #32]	; (8002b60 <__NVIC_SetPriority+0x50>)
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	3b04      	subs	r3, #4
 8002b48:	0112      	lsls	r2, r2, #4
 8002b4a:	b2d2      	uxtb	r2, r2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	761a      	strb	r2, [r3, #24]
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000e100 	.word	0xe000e100
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b089      	sub	sp, #36	; 0x24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	f1c3 0307 	rsb	r3, r3, #7
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	bf28      	it	cs
 8002b82:	2304      	movcs	r3, #4
 8002b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	2b06      	cmp	r3, #6
 8002b8c:	d902      	bls.n	8002b94 <NVIC_EncodePriority+0x30>
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3b03      	subs	r3, #3
 8002b92:	e000      	b.n	8002b96 <NVIC_EncodePriority+0x32>
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	43da      	mvns	r2, r3
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bac:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb6:	43d9      	mvns	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	4313      	orrs	r3, r2
         );
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3724      	adds	r7, #36	; 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f7ff ff4f 	bl	8002a74 <__NVIC_SetPriorityGrouping>
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	4603      	mov	r3, r0
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bf0:	f7ff ff64 	bl	8002abc <__NVIC_GetPriorityGrouping>
 8002bf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	68b9      	ldr	r1, [r7, #8]
 8002bfa:	6978      	ldr	r0, [r7, #20]
 8002bfc:	f7ff ffb2 	bl	8002b64 <NVIC_EncodePriority>
 8002c00:	4602      	mov	r2, r0
 8002c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff81 	bl	8002b10 <__NVIC_SetPriority>
}
 8002c0e:	bf00      	nop
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff57 	bl	8002ad8 <__NVIC_EnableIRQ>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b08b      	sub	sp, #44	; 0x2c
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c46:	e179      	b.n	8002f3c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c48:	2201      	movs	r2, #1
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	f040 8168 	bne.w	8002f36 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	4a96      	ldr	r2, [pc, #600]	; (8002ec4 <HAL_GPIO_Init+0x290>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d05e      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
 8002c70:	4a94      	ldr	r2, [pc, #592]	; (8002ec4 <HAL_GPIO_Init+0x290>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d875      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002c76:	4a94      	ldr	r2, [pc, #592]	; (8002ec8 <HAL_GPIO_Init+0x294>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d058      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
 8002c7c:	4a92      	ldr	r2, [pc, #584]	; (8002ec8 <HAL_GPIO_Init+0x294>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d86f      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002c82:	4a92      	ldr	r2, [pc, #584]	; (8002ecc <HAL_GPIO_Init+0x298>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d052      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
 8002c88:	4a90      	ldr	r2, [pc, #576]	; (8002ecc <HAL_GPIO_Init+0x298>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d869      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002c8e:	4a90      	ldr	r2, [pc, #576]	; (8002ed0 <HAL_GPIO_Init+0x29c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d04c      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
 8002c94:	4a8e      	ldr	r2, [pc, #568]	; (8002ed0 <HAL_GPIO_Init+0x29c>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d863      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002c9a:	4a8e      	ldr	r2, [pc, #568]	; (8002ed4 <HAL_GPIO_Init+0x2a0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d046      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
 8002ca0:	4a8c      	ldr	r2, [pc, #560]	; (8002ed4 <HAL_GPIO_Init+0x2a0>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d85d      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002ca6:	2b12      	cmp	r3, #18
 8002ca8:	d82a      	bhi.n	8002d00 <HAL_GPIO_Init+0xcc>
 8002caa:	2b12      	cmp	r3, #18
 8002cac:	d859      	bhi.n	8002d62 <HAL_GPIO_Init+0x12e>
 8002cae:	a201      	add	r2, pc, #4	; (adr r2, 8002cb4 <HAL_GPIO_Init+0x80>)
 8002cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb4:	08002d2f 	.word	0x08002d2f
 8002cb8:	08002d09 	.word	0x08002d09
 8002cbc:	08002d1b 	.word	0x08002d1b
 8002cc0:	08002d5d 	.word	0x08002d5d
 8002cc4:	08002d63 	.word	0x08002d63
 8002cc8:	08002d63 	.word	0x08002d63
 8002ccc:	08002d63 	.word	0x08002d63
 8002cd0:	08002d63 	.word	0x08002d63
 8002cd4:	08002d63 	.word	0x08002d63
 8002cd8:	08002d63 	.word	0x08002d63
 8002cdc:	08002d63 	.word	0x08002d63
 8002ce0:	08002d63 	.word	0x08002d63
 8002ce4:	08002d63 	.word	0x08002d63
 8002ce8:	08002d63 	.word	0x08002d63
 8002cec:	08002d63 	.word	0x08002d63
 8002cf0:	08002d63 	.word	0x08002d63
 8002cf4:	08002d63 	.word	0x08002d63
 8002cf8:	08002d11 	.word	0x08002d11
 8002cfc:	08002d25 	.word	0x08002d25
 8002d00:	4a75      	ldr	r2, [pc, #468]	; (8002ed8 <HAL_GPIO_Init+0x2a4>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d013      	beq.n	8002d2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d06:	e02c      	b.n	8002d62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	623b      	str	r3, [r7, #32]
          break;
 8002d0e:	e029      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	3304      	adds	r3, #4
 8002d16:	623b      	str	r3, [r7, #32]
          break;
 8002d18:	e024      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	3308      	adds	r3, #8
 8002d20:	623b      	str	r3, [r7, #32]
          break;
 8002d22:	e01f      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	330c      	adds	r3, #12
 8002d2a:	623b      	str	r3, [r7, #32]
          break;
 8002d2c:	e01a      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d102      	bne.n	8002d3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d36:	2304      	movs	r3, #4
 8002d38:	623b      	str	r3, [r7, #32]
          break;
 8002d3a:	e013      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d105      	bne.n	8002d50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d44:	2308      	movs	r3, #8
 8002d46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69fa      	ldr	r2, [r7, #28]
 8002d4c:	611a      	str	r2, [r3, #16]
          break;
 8002d4e:	e009      	b.n	8002d64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d50:	2308      	movs	r3, #8
 8002d52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	615a      	str	r2, [r3, #20]
          break;
 8002d5a:	e003      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	623b      	str	r3, [r7, #32]
          break;
 8002d60:	e000      	b.n	8002d64 <HAL_GPIO_Init+0x130>
          break;
 8002d62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	2bff      	cmp	r3, #255	; 0xff
 8002d68:	d801      	bhi.n	8002d6e <HAL_GPIO_Init+0x13a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	e001      	b.n	8002d72 <HAL_GPIO_Init+0x13e>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3304      	adds	r3, #4
 8002d72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2bff      	cmp	r3, #255	; 0xff
 8002d78:	d802      	bhi.n	8002d80 <HAL_GPIO_Init+0x14c>
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	e002      	b.n	8002d86 <HAL_GPIO_Init+0x152>
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	3b08      	subs	r3, #8
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	210f      	movs	r1, #15
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	fa01 f303 	lsl.w	r3, r1, r3
 8002d94:	43db      	mvns	r3, r3
 8002d96:	401a      	ands	r2, r3
 8002d98:	6a39      	ldr	r1, [r7, #32]
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002da0:	431a      	orrs	r2, r3
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 80c1 	beq.w	8002f36 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002db4:	4b49      	ldr	r3, [pc, #292]	; (8002edc <HAL_GPIO_Init+0x2a8>)
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	4a48      	ldr	r2, [pc, #288]	; (8002edc <HAL_GPIO_Init+0x2a8>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6193      	str	r3, [r2, #24]
 8002dc0:	4b46      	ldr	r3, [pc, #280]	; (8002edc <HAL_GPIO_Init+0x2a8>)
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002dcc:	4a44      	ldr	r2, [pc, #272]	; (8002ee0 <HAL_GPIO_Init+0x2ac>)
 8002dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd0:	089b      	lsrs	r3, r3, #2
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	220f      	movs	r2, #15
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4013      	ands	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a3c      	ldr	r2, [pc, #240]	; (8002ee4 <HAL_GPIO_Init+0x2b0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d01f      	beq.n	8002e38 <HAL_GPIO_Init+0x204>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a3b      	ldr	r2, [pc, #236]	; (8002ee8 <HAL_GPIO_Init+0x2b4>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d019      	beq.n	8002e34 <HAL_GPIO_Init+0x200>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a3a      	ldr	r2, [pc, #232]	; (8002eec <HAL_GPIO_Init+0x2b8>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d013      	beq.n	8002e30 <HAL_GPIO_Init+0x1fc>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a39      	ldr	r2, [pc, #228]	; (8002ef0 <HAL_GPIO_Init+0x2bc>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d00d      	beq.n	8002e2c <HAL_GPIO_Init+0x1f8>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a38      	ldr	r2, [pc, #224]	; (8002ef4 <HAL_GPIO_Init+0x2c0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d007      	beq.n	8002e28 <HAL_GPIO_Init+0x1f4>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a37      	ldr	r2, [pc, #220]	; (8002ef8 <HAL_GPIO_Init+0x2c4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d101      	bne.n	8002e24 <HAL_GPIO_Init+0x1f0>
 8002e20:	2305      	movs	r3, #5
 8002e22:	e00a      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e24:	2306      	movs	r3, #6
 8002e26:	e008      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e28:	2304      	movs	r3, #4
 8002e2a:	e006      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e004      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e002      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e34:	2301      	movs	r3, #1
 8002e36:	e000      	b.n	8002e3a <HAL_GPIO_Init+0x206>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e3c:	f002 0203 	and.w	r2, r2, #3
 8002e40:	0092      	lsls	r2, r2, #2
 8002e42:	4093      	lsls	r3, r2
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e4a:	4925      	ldr	r1, [pc, #148]	; (8002ee0 <HAL_GPIO_Init+0x2ac>)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	3302      	adds	r3, #2
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d006      	beq.n	8002e72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e64:	4b25      	ldr	r3, [pc, #148]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	4924      	ldr	r1, [pc, #144]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	608b      	str	r3, [r1, #8]
 8002e70:	e006      	b.n	8002e80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e72:	4b22      	ldr	r3, [pc, #136]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	4920      	ldr	r1, [pc, #128]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d006      	beq.n	8002e9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e8c:	4b1b      	ldr	r3, [pc, #108]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	491a      	ldr	r1, [pc, #104]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60cb      	str	r3, [r1, #12]
 8002e98:	e006      	b.n	8002ea8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e9a:	4b18      	ldr	r3, [pc, #96]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	4916      	ldr	r1, [pc, #88]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d025      	beq.n	8002f00 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002eb4:	4b11      	ldr	r3, [pc, #68]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	4910      	ldr	r1, [pc, #64]	; (8002efc <HAL_GPIO_Init+0x2c8>)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	604b      	str	r3, [r1, #4]
 8002ec0:	e025      	b.n	8002f0e <HAL_GPIO_Init+0x2da>
 8002ec2:	bf00      	nop
 8002ec4:	10320000 	.word	0x10320000
 8002ec8:	10310000 	.word	0x10310000
 8002ecc:	10220000 	.word	0x10220000
 8002ed0:	10210000 	.word	0x10210000
 8002ed4:	10120000 	.word	0x10120000
 8002ed8:	10110000 	.word	0x10110000
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40010000 	.word	0x40010000
 8002ee4:	40010800 	.word	0x40010800
 8002ee8:	40010c00 	.word	0x40010c00
 8002eec:	40011000 	.word	0x40011000
 8002ef0:	40011400 	.word	0x40011400
 8002ef4:	40011800 	.word	0x40011800
 8002ef8:	40011c00 	.word	0x40011c00
 8002efc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f00:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	43db      	mvns	r3, r3
 8002f08:	4913      	ldr	r1, [pc, #76]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d006      	beq.n	8002f28 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f1a:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	490e      	ldr	r1, [pc, #56]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]
 8002f26:	e006      	b.n	8002f36 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f28:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	4909      	ldr	r1, [pc, #36]	; (8002f58 <HAL_GPIO_Init+0x324>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	3301      	adds	r3, #1
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f42:	fa22 f303 	lsr.w	r3, r2, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f47f ae7e 	bne.w	8002c48 <HAL_GPIO_Init+0x14>
  }
}
 8002f4c:	bf00      	nop
 8002f4e:	bf00      	nop
 8002f50:	372c      	adds	r7, #44	; 0x2c
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr
 8002f58:	40010400 	.word	0x40010400

08002f5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	807b      	strh	r3, [r7, #2]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f6c:	787b      	ldrb	r3, [r7, #1]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f72:	887a      	ldrh	r2, [r7, #2]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f78:	e003      	b.n	8002f82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f7a:	887b      	ldrh	r3, [r7, #2]
 8002f7c:	041a      	lsls	r2, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	611a      	str	r2, [r3, #16]
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e272      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 8087 	beq.w	80030ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fac:	4b92      	ldr	r3, [pc, #584]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b04      	cmp	r3, #4
 8002fb6:	d00c      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fb8:	4b8f      	ldr	r3, [pc, #572]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 030c 	and.w	r3, r3, #12
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d112      	bne.n	8002fea <HAL_RCC_OscConfig+0x5e>
 8002fc4:	4b8c      	ldr	r3, [pc, #560]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd0:	d10b      	bne.n	8002fea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd2:	4b89      	ldr	r3, [pc, #548]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d06c      	beq.n	80030b8 <HAL_RCC_OscConfig+0x12c>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d168      	bne.n	80030b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e24c      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff2:	d106      	bne.n	8003002 <HAL_RCC_OscConfig+0x76>
 8002ff4:	4b80      	ldr	r3, [pc, #512]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a7f      	ldr	r2, [pc, #508]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	e02e      	b.n	8003060 <HAL_RCC_OscConfig+0xd4>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10c      	bne.n	8003024 <HAL_RCC_OscConfig+0x98>
 800300a:	4b7b      	ldr	r3, [pc, #492]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a7a      	ldr	r2, [pc, #488]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003010:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	4b78      	ldr	r3, [pc, #480]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a77      	ldr	r2, [pc, #476]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800301c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	e01d      	b.n	8003060 <HAL_RCC_OscConfig+0xd4>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0xbc>
 800302e:	4b72      	ldr	r3, [pc, #456]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a71      	ldr	r2, [pc, #452]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003034:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b6f      	ldr	r3, [pc, #444]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a6e      	ldr	r2, [pc, #440]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	e00b      	b.n	8003060 <HAL_RCC_OscConfig+0xd4>
 8003048:	4b6b      	ldr	r3, [pc, #428]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a6a      	ldr	r2, [pc, #424]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800304e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003052:	6013      	str	r3, [r2, #0]
 8003054:	4b68      	ldr	r3, [pc, #416]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a67      	ldr	r2, [pc, #412]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800305a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800305e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d013      	beq.n	8003090 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003068:	f7ff fcd6 	bl	8002a18 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003070:	f7ff fcd2 	bl	8002a18 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b64      	cmp	r3, #100	; 0x64
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e200      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	4b5d      	ldr	r3, [pc, #372]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0xe4>
 800308e:	e014      	b.n	80030ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7ff fcc2 	bl	8002a18 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003098:	f7ff fcbe 	bl	8002a18 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b64      	cmp	r3, #100	; 0x64
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e1ec      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030aa:	4b53      	ldr	r3, [pc, #332]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x10c>
 80030b6:	e000      	b.n	80030ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d063      	beq.n	800318e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c6:	4b4c      	ldr	r3, [pc, #304]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00b      	beq.n	80030ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030d2:	4b49      	ldr	r3, [pc, #292]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d11c      	bne.n	8003118 <HAL_RCC_OscConfig+0x18c>
 80030de:	4b46      	ldr	r3, [pc, #280]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d116      	bne.n	8003118 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ea:	4b43      	ldr	r3, [pc, #268]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <HAL_RCC_OscConfig+0x176>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d001      	beq.n	8003102 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e1c0      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003102:	4b3d      	ldr	r3, [pc, #244]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4939      	ldr	r1, [pc, #228]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003112:	4313      	orrs	r3, r2
 8003114:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003116:	e03a      	b.n	800318e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d020      	beq.n	8003162 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003120:	4b36      	ldr	r3, [pc, #216]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003122:	2201      	movs	r2, #1
 8003124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003126:	f7ff fc77 	bl	8002a18 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312e:	f7ff fc73 	bl	8002a18 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e1a1      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003140:	4b2d      	ldr	r3, [pc, #180]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0f0      	beq.n	800312e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314c:	4b2a      	ldr	r3, [pc, #168]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	4927      	ldr	r1, [pc, #156]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 800315c:	4313      	orrs	r3, r2
 800315e:	600b      	str	r3, [r1, #0]
 8003160:	e015      	b.n	800318e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003162:	4b26      	ldr	r3, [pc, #152]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7ff fc56 	bl	8002a18 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003170:	f7ff fc52 	bl	8002a18 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e180      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003182:	4b1d      	ldr	r3, [pc, #116]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f0      	bne.n	8003170 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d03a      	beq.n	8003210 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d019      	beq.n	80031d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a2:	4b17      	ldr	r3, [pc, #92]	; (8003200 <HAL_RCC_OscConfig+0x274>)
 80031a4:	2201      	movs	r2, #1
 80031a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a8:	f7ff fc36 	bl	8002a18 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b0:	f7ff fc32 	bl	8002a18 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e160      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c2:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d0f0      	beq.n	80031b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f000 faea 	bl	80037a8 <RCC_Delay>
 80031d4:	e01c      	b.n	8003210 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031d6:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <HAL_RCC_OscConfig+0x274>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031dc:	f7ff fc1c 	bl	8002a18 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e2:	e00f      	b.n	8003204 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e4:	f7ff fc18 	bl	8002a18 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d908      	bls.n	8003204 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e146      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	42420000 	.word	0x42420000
 8003200:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003204:	4b92      	ldr	r3, [pc, #584]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e9      	bne.n	80031e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 80a6 	beq.w	800336a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800321e:	2300      	movs	r3, #0
 8003220:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003222:	4b8b      	ldr	r3, [pc, #556]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10d      	bne.n	800324a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800322e:	4b88      	ldr	r3, [pc, #544]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	4a87      	ldr	r2, [pc, #540]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003238:	61d3      	str	r3, [r2, #28]
 800323a:	4b85      	ldr	r3, [pc, #532]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	60bb      	str	r3, [r7, #8]
 8003244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003246:	2301      	movs	r3, #1
 8003248:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324a:	4b82      	ldr	r3, [pc, #520]	; (8003454 <HAL_RCC_OscConfig+0x4c8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d118      	bne.n	8003288 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003256:	4b7f      	ldr	r3, [pc, #508]	; (8003454 <HAL_RCC_OscConfig+0x4c8>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a7e      	ldr	r2, [pc, #504]	; (8003454 <HAL_RCC_OscConfig+0x4c8>)
 800325c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003262:	f7ff fbd9 	bl	8002a18 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800326a:	f7ff fbd5 	bl	8002a18 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b64      	cmp	r3, #100	; 0x64
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e103      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800327c:	4b75      	ldr	r3, [pc, #468]	; (8003454 <HAL_RCC_OscConfig+0x4c8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d106      	bne.n	800329e <HAL_RCC_OscConfig+0x312>
 8003290:	4b6f      	ldr	r3, [pc, #444]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	4a6e      	ldr	r2, [pc, #440]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	6213      	str	r3, [r2, #32]
 800329c:	e02d      	b.n	80032fa <HAL_RCC_OscConfig+0x36e>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10c      	bne.n	80032c0 <HAL_RCC_OscConfig+0x334>
 80032a6:	4b6a      	ldr	r3, [pc, #424]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	4a69      	ldr	r2, [pc, #420]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032ac:	f023 0301 	bic.w	r3, r3, #1
 80032b0:	6213      	str	r3, [r2, #32]
 80032b2:	4b67      	ldr	r3, [pc, #412]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	4a66      	ldr	r2, [pc, #408]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032b8:	f023 0304 	bic.w	r3, r3, #4
 80032bc:	6213      	str	r3, [r2, #32]
 80032be:	e01c      	b.n	80032fa <HAL_RCC_OscConfig+0x36e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b05      	cmp	r3, #5
 80032c6:	d10c      	bne.n	80032e2 <HAL_RCC_OscConfig+0x356>
 80032c8:	4b61      	ldr	r3, [pc, #388]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	4a60      	ldr	r2, [pc, #384]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	6213      	str	r3, [r2, #32]
 80032d4:	4b5e      	ldr	r3, [pc, #376]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	4a5d      	ldr	r2, [pc, #372]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	6213      	str	r3, [r2, #32]
 80032e0:	e00b      	b.n	80032fa <HAL_RCC_OscConfig+0x36e>
 80032e2:	4b5b      	ldr	r3, [pc, #364]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4a5a      	ldr	r2, [pc, #360]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	6213      	str	r3, [r2, #32]
 80032ee:	4b58      	ldr	r3, [pc, #352]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	4a57      	ldr	r2, [pc, #348]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80032f4:	f023 0304 	bic.w	r3, r3, #4
 80032f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d015      	beq.n	800332e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003302:	f7ff fb89 	bl	8002a18 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003308:	e00a      	b.n	8003320 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330a:	f7ff fb85 	bl	8002a18 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	f241 3288 	movw	r2, #5000	; 0x1388
 8003318:	4293      	cmp	r3, r2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e0b1      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003320:	4b4b      	ldr	r3, [pc, #300]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0ee      	beq.n	800330a <HAL_RCC_OscConfig+0x37e>
 800332c:	e014      	b.n	8003358 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800332e:	f7ff fb73 	bl	8002a18 <HAL_GetTick>
 8003332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003334:	e00a      	b.n	800334c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003336:	f7ff fb6f 	bl	8002a18 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	f241 3288 	movw	r2, #5000	; 0x1388
 8003344:	4293      	cmp	r3, r2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e09b      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800334c:	4b40      	ldr	r3, [pc, #256]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1ee      	bne.n	8003336 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003358:	7dfb      	ldrb	r3, [r7, #23]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d105      	bne.n	800336a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335e:	4b3c      	ldr	r3, [pc, #240]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4a3b      	ldr	r2, [pc, #236]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003368:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 8087 	beq.w	8003482 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003374:	4b36      	ldr	r3, [pc, #216]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	2b08      	cmp	r3, #8
 800337e:	d061      	beq.n	8003444 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	2b02      	cmp	r3, #2
 8003386:	d146      	bne.n	8003416 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003388:	4b33      	ldr	r3, [pc, #204]	; (8003458 <HAL_RCC_OscConfig+0x4cc>)
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338e:	f7ff fb43 	bl	8002a18 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003396:	f7ff fb3f 	bl	8002a18 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e06d      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a8:	4b29      	ldr	r3, [pc, #164]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1f0      	bne.n	8003396 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033bc:	d108      	bne.n	80033d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033be:	4b24      	ldr	r3, [pc, #144]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	4921      	ldr	r1, [pc, #132]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033d0:	4b1f      	ldr	r3, [pc, #124]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a19      	ldr	r1, [r3, #32]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	430b      	orrs	r3, r1
 80033e2:	491b      	ldr	r1, [pc, #108]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e8:	4b1b      	ldr	r3, [pc, #108]	; (8003458 <HAL_RCC_OscConfig+0x4cc>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ee:	f7ff fb13 	bl	8002a18 <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f6:	f7ff fb0f 	bl	8002a18 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e03d      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003408:	4b11      	ldr	r3, [pc, #68]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0f0      	beq.n	80033f6 <HAL_RCC_OscConfig+0x46a>
 8003414:	e035      	b.n	8003482 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003416:	4b10      	ldr	r3, [pc, #64]	; (8003458 <HAL_RCC_OscConfig+0x4cc>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7ff fafc 	bl	8002a18 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003424:	f7ff faf8 	bl	8002a18 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e026      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003436:	4b06      	ldr	r3, [pc, #24]	; (8003450 <HAL_RCC_OscConfig+0x4c4>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x498>
 8003442:	e01e      	b.n	8003482 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d107      	bne.n	800345c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e019      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
 8003450:	40021000 	.word	0x40021000
 8003454:	40007000 	.word	0x40007000
 8003458:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800345c:	4b0b      	ldr	r3, [pc, #44]	; (800348c <HAL_RCC_OscConfig+0x500>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	429a      	cmp	r2, r3
 800346e:	d106      	bne.n	800347e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347a:	429a      	cmp	r2, r3
 800347c:	d001      	beq.n	8003482 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000

08003490 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0d0      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034a4:	4b6a      	ldr	r3, [pc, #424]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d910      	bls.n	80034d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b2:	4b67      	ldr	r3, [pc, #412]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 0207 	bic.w	r2, r3, #7
 80034ba:	4965      	ldr	r1, [pc, #404]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c2:	4b63      	ldr	r3, [pc, #396]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d001      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e0b8      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d020      	beq.n	8003522 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0304 	and.w	r3, r3, #4
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ec:	4b59      	ldr	r3, [pc, #356]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	4a58      	ldr	r2, [pc, #352]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 80034f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003504:	4b53      	ldr	r3, [pc, #332]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a52      	ldr	r2, [pc, #328]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800350e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003510:	4b50      	ldr	r3, [pc, #320]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	494d      	ldr	r1, [pc, #308]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 800351e:	4313      	orrs	r3, r2
 8003520:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d040      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d107      	bne.n	8003546 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003536:	4b47      	ldr	r3, [pc, #284]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d115      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e07f      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d107      	bne.n	800355e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800354e:	4b41      	ldr	r3, [pc, #260]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d109      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e073      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355e:	4b3d      	ldr	r3, [pc, #244]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e06b      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800356e:	4b39      	ldr	r3, [pc, #228]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f023 0203 	bic.w	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	4936      	ldr	r1, [pc, #216]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	4313      	orrs	r3, r2
 800357e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003580:	f7ff fa4a 	bl	8002a18 <HAL_GetTick>
 8003584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003586:	e00a      	b.n	800359e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003588:	f7ff fa46 	bl	8002a18 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	f241 3288 	movw	r2, #5000	; 0x1388
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e053      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359e:	4b2d      	ldr	r3, [pc, #180]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 020c 	and.w	r2, r3, #12
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d1eb      	bne.n	8003588 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035b0:	4b27      	ldr	r3, [pc, #156]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d210      	bcs.n	80035e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035be:	4b24      	ldr	r3, [pc, #144]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 0207 	bic.w	r2, r3, #7
 80035c6:	4922      	ldr	r1, [pc, #136]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b20      	ldr	r3, [pc, #128]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e032      	b.n	8003646 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ec:	4b19      	ldr	r3, [pc, #100]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4916      	ldr	r1, [pc, #88]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d009      	beq.n	800361e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800360a:	4b12      	ldr	r3, [pc, #72]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	490e      	ldr	r1, [pc, #56]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	4313      	orrs	r3, r2
 800361c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800361e:	f000 f821 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8003622:	4602      	mov	r2, r0
 8003624:	4b0b      	ldr	r3, [pc, #44]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	490a      	ldr	r1, [pc, #40]	; (8003658 <HAL_RCC_ClockConfig+0x1c8>)
 8003630:	5ccb      	ldrb	r3, [r1, r3]
 8003632:	fa22 f303 	lsr.w	r3, r2, r3
 8003636:	4a09      	ldr	r2, [pc, #36]	; (800365c <HAL_RCC_ClockConfig+0x1cc>)
 8003638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800363a:	4b09      	ldr	r3, [pc, #36]	; (8003660 <HAL_RCC_ClockConfig+0x1d0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fe f874 	bl	800172c <HAL_InitTick>

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40022000 	.word	0x40022000
 8003654:	40021000 	.word	0x40021000
 8003658:	08008ae4 	.word	0x08008ae4
 800365c:	20000000 	.word	0x20000000
 8003660:	20000004 	.word	0x20000004

08003664 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003664:	b480      	push	{r7}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	2300      	movs	r3, #0
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	2300      	movs	r3, #0
 8003678:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800367e:	4b1e      	ldr	r3, [pc, #120]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f003 030c 	and.w	r3, r3, #12
 800368a:	2b04      	cmp	r3, #4
 800368c:	d002      	beq.n	8003694 <HAL_RCC_GetSysClockFreq+0x30>
 800368e:	2b08      	cmp	r3, #8
 8003690:	d003      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x36>
 8003692:	e027      	b.n	80036e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003694:	4b19      	ldr	r3, [pc, #100]	; (80036fc <HAL_RCC_GetSysClockFreq+0x98>)
 8003696:	613b      	str	r3, [r7, #16]
      break;
 8003698:	e027      	b.n	80036ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	0c9b      	lsrs	r3, r3, #18
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	4a17      	ldr	r2, [pc, #92]	; (8003700 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036a4:	5cd3      	ldrb	r3, [r2, r3]
 80036a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d010      	beq.n	80036d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036b2:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	0c5b      	lsrs	r3, r3, #17
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	4a11      	ldr	r2, [pc, #68]	; (8003704 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036be:	5cd3      	ldrb	r3, [r2, r3]
 80036c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a0d      	ldr	r2, [pc, #52]	; (80036fc <HAL_RCC_GetSysClockFreq+0x98>)
 80036c6:	fb03 f202 	mul.w	r2, r3, r2
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	e004      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a0c      	ldr	r2, [pc, #48]	; (8003708 <HAL_RCC_GetSysClockFreq+0xa4>)
 80036d8:	fb02 f303 	mul.w	r3, r2, r3
 80036dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	613b      	str	r3, [r7, #16]
      break;
 80036e2:	e002      	b.n	80036ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036e4:	4b05      	ldr	r3, [pc, #20]	; (80036fc <HAL_RCC_GetSysClockFreq+0x98>)
 80036e6:	613b      	str	r3, [r7, #16]
      break;
 80036e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ea:	693b      	ldr	r3, [r7, #16]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bc80      	pop	{r7}
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000
 80036fc:	007a1200 	.word	0x007a1200
 8003700:	080090ec 	.word	0x080090ec
 8003704:	080090fc 	.word	0x080090fc
 8003708:	003d0900 	.word	0x003d0900

0800370c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003710:	4b02      	ldr	r3, [pc, #8]	; (800371c <HAL_RCC_GetHCLKFreq+0x10>)
 8003712:	681b      	ldr	r3, [r3, #0]
}
 8003714:	4618      	mov	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr
 800371c:	20000000 	.word	0x20000000

08003720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003724:	f7ff fff2 	bl	800370c <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_RCC_GetPCLK2Freq+0x20>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	0adb      	lsrs	r3, r3, #11
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4903      	ldr	r1, [pc, #12]	; (8003744 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800373c:	4618      	mov	r0, r3
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40021000 	.word	0x40021000
 8003744:	08008af4 	.word	0x08008af4

08003748 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	220f      	movs	r2, #15
 8003756:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003758:	4b11      	ldr	r3, [pc, #68]	; (80037a0 <HAL_RCC_GetClockConfig+0x58>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 0203 	and.w	r2, r3, #3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003764:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <HAL_RCC_GetClockConfig+0x58>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003770:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <HAL_RCC_GetClockConfig+0x58>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <HAL_RCC_GetClockConfig+0x58>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	08db      	lsrs	r3, r3, #3
 8003782:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <HAL_RCC_GetClockConfig+0x5c>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0207 	and.w	r2, r3, #7
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003796:	bf00      	nop
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr
 80037a0:	40021000 	.word	0x40021000
 80037a4:	40022000 	.word	0x40022000

080037a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <RCC_Delay+0x34>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a0a      	ldr	r2, [pc, #40]	; (80037e0 <RCC_Delay+0x38>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	0a5b      	lsrs	r3, r3, #9
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	fb02 f303 	mul.w	r3, r2, r3
 80037c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037c4:	bf00      	nop
  }
  while (Delay --);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	1e5a      	subs	r2, r3, #1
 80037ca:	60fa      	str	r2, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1f9      	bne.n	80037c4 <RCC_Delay+0x1c>
}
 80037d0:	bf00      	nop
 80037d2:	bf00      	nop
 80037d4:	3714      	adds	r7, #20
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr
 80037dc:	20000000 	.word	0x20000000
 80037e0:	10624dd3 	.word	0x10624dd3

080037e4 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_SRAM_Init+0x1c>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037fe:	d101      	bne.n	8003804 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e038      	b.n	8003876 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f7fd ff7d 	bl	8001718 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3308      	adds	r3, #8
 8003826:	4619      	mov	r1, r3
 8003828:	4610      	mov	r0, r2
 800382a:	f000 fe95 	bl	8004558 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	461a      	mov	r2, r3
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	f000 fef7 	bl	800462c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6858      	ldr	r0, [r3, #4]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	f000 ff1c 	bl	8004688 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	6892      	ldr	r2, [r2, #8]
 8003858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	6892      	ldr	r2, [r2, #8]
 8003864:	f041 0101 	orr.w	r1, r1, #1
 8003868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e041      	b.n	8003914 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d106      	bne.n	80038aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f839 	bl	800391c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2202      	movs	r2, #2
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3304      	adds	r3, #4
 80038ba:	4619      	mov	r1, r3
 80038bc:	4610      	mov	r0, r2
 80038be:	f000 fb77 	bl	8003fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	bc80      	pop	{r7}
 800392c:	4770      	bx	lr
	...

08003930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	d001      	beq.n	8003948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e044      	b.n	80039d2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1d      	ldr	r2, [pc, #116]	; (80039dc <HAL_TIM_Base_Start_IT+0xac>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d018      	beq.n	800399c <HAL_TIM_Base_Start_IT+0x6c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a1c      	ldr	r2, [pc, #112]	; (80039e0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d013      	beq.n	800399c <HAL_TIM_Base_Start_IT+0x6c>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800397c:	d00e      	beq.n	800399c <HAL_TIM_Base_Start_IT+0x6c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <HAL_TIM_Base_Start_IT+0xb4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d009      	beq.n	800399c <HAL_TIM_Base_Start_IT+0x6c>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a16      	ldr	r2, [pc, #88]	; (80039e8 <HAL_TIM_Base_Start_IT+0xb8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d004      	beq.n	800399c <HAL_TIM_Base_Start_IT+0x6c>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a15      	ldr	r2, [pc, #84]	; (80039ec <HAL_TIM_Base_Start_IT+0xbc>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d111      	bne.n	80039c0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2b06      	cmp	r3, #6
 80039ac:	d010      	beq.n	80039d0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f042 0201 	orr.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039be:	e007      	b.n	80039d0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	40012c00 	.word	0x40012c00
 80039e0:	40013400 	.word	0x40013400
 80039e4:	40000400 	.word	0x40000400
 80039e8:	40000800 	.word	0x40000800
 80039ec:	40000c00 	.word	0x40000c00

080039f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e041      	b.n	8003a86 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d106      	bne.n	8003a1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fd fdee 	bl	80015f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4610      	mov	r0, r2
 8003a30:	f000 fabe 	bl	8003fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <HAL_TIM_PWM_Start+0x24>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	bf14      	ite	ne
 8003aac:	2301      	movne	r3, #1
 8003aae:	2300      	moveq	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	e022      	b.n	8003afa <HAL_TIM_PWM_Start+0x6a>
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d109      	bne.n	8003ace <HAL_TIM_PWM_Start+0x3e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	bf14      	ite	ne
 8003ac6:	2301      	movne	r3, #1
 8003ac8:	2300      	moveq	r3, #0
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	e015      	b.n	8003afa <HAL_TIM_PWM_Start+0x6a>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d109      	bne.n	8003ae8 <HAL_TIM_PWM_Start+0x58>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	bf14      	ite	ne
 8003ae0:	2301      	movne	r3, #1
 8003ae2:	2300      	moveq	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	e008      	b.n	8003afa <HAL_TIM_PWM_Start+0x6a>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	bf14      	ite	ne
 8003af4:	2301      	movne	r3, #1
 8003af6:	2300      	moveq	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e072      	b.n	8003be8 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d104      	bne.n	8003b12 <HAL_TIM_PWM_Start+0x82>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b10:	e013      	b.n	8003b3a <HAL_TIM_PWM_Start+0xaa>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d104      	bne.n	8003b22 <HAL_TIM_PWM_Start+0x92>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b20:	e00b      	b.n	8003b3a <HAL_TIM_PWM_Start+0xaa>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d104      	bne.n	8003b32 <HAL_TIM_PWM_Start+0xa2>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b30:	e003      	b.n	8003b3a <HAL_TIM_PWM_Start+0xaa>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2202      	movs	r2, #2
 8003b36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	6839      	ldr	r1, [r7, #0]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 fc66 	bl	8004414 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a28      	ldr	r2, [pc, #160]	; (8003bf0 <HAL_TIM_PWM_Start+0x160>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d004      	beq.n	8003b5c <HAL_TIM_PWM_Start+0xcc>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a27      	ldr	r2, [pc, #156]	; (8003bf4 <HAL_TIM_PWM_Start+0x164>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d101      	bne.n	8003b60 <HAL_TIM_PWM_Start+0xd0>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <HAL_TIM_PWM_Start+0xd2>
 8003b60:	2300      	movs	r3, #0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b74:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1d      	ldr	r2, [pc, #116]	; (8003bf0 <HAL_TIM_PWM_Start+0x160>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d018      	beq.n	8003bb2 <HAL_TIM_PWM_Start+0x122>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1b      	ldr	r2, [pc, #108]	; (8003bf4 <HAL_TIM_PWM_Start+0x164>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d013      	beq.n	8003bb2 <HAL_TIM_PWM_Start+0x122>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b92:	d00e      	beq.n	8003bb2 <HAL_TIM_PWM_Start+0x122>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a17      	ldr	r2, [pc, #92]	; (8003bf8 <HAL_TIM_PWM_Start+0x168>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d009      	beq.n	8003bb2 <HAL_TIM_PWM_Start+0x122>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a16      	ldr	r2, [pc, #88]	; (8003bfc <HAL_TIM_PWM_Start+0x16c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d004      	beq.n	8003bb2 <HAL_TIM_PWM_Start+0x122>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a14      	ldr	r2, [pc, #80]	; (8003c00 <HAL_TIM_PWM_Start+0x170>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d111      	bne.n	8003bd6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2b06      	cmp	r3, #6
 8003bc2:	d010      	beq.n	8003be6 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0201 	orr.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd4:	e007      	b.n	8003be6 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 0201 	orr.w	r2, r2, #1
 8003be4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40012c00 	.word	0x40012c00
 8003bf4:	40013400 	.word	0x40013400
 8003bf8:	40000400 	.word	0x40000400
 8003bfc:	40000800 	.word	0x40000800
 8003c00:	40000c00 	.word	0x40000c00

08003c04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d020      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01b      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f06f 0202 	mvn.w	r2, #2
 8003c38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f993 	bl	8003f7a <HAL_TIM_IC_CaptureCallback>
 8003c54:	e005      	b.n	8003c62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f986 	bl	8003f68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f995 	bl	8003f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d020      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01b      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f06f 0204 	mvn.w	r2, #4
 8003c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f96d 	bl	8003f7a <HAL_TIM_IC_CaptureCallback>
 8003ca0:	e005      	b.n	8003cae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f960 	bl	8003f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 f96f 	bl	8003f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d020      	beq.n	8003d00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f003 0308 	and.w	r3, r3, #8
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d01b      	beq.n	8003d00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f06f 0208 	mvn.w	r2, #8
 8003cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2204      	movs	r2, #4
 8003cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f947 	bl	8003f7a <HAL_TIM_IC_CaptureCallback>
 8003cec:	e005      	b.n	8003cfa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 f93a 	bl	8003f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f949 	bl	8003f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f003 0310 	and.w	r3, r3, #16
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d020      	beq.n	8003d4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 0310 	and.w	r3, r3, #16
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d01b      	beq.n	8003d4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f06f 0210 	mvn.w	r2, #16
 8003d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2208      	movs	r2, #8
 8003d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f921 	bl	8003f7a <HAL_TIM_IC_CaptureCallback>
 8003d38:	e005      	b.n	8003d46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f914 	bl	8003f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f923 	bl	8003f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00c      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d007      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f06f 0201 	mvn.w	r2, #1
 8003d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7fd fbf4 	bl	8001558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00c      	beq.n	8003d94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d007      	beq.n	8003d94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 fbd9 	bl	8004546 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00c      	beq.n	8003db8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d007      	beq.n	8003db8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f8f3 	bl	8003f9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 0320 	and.w	r3, r3, #32
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00c      	beq.n	8003ddc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f003 0320 	and.w	r3, r3, #32
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d007      	beq.n	8003ddc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0220 	mvn.w	r2, #32
 8003dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fbac 	bl	8004534 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003dfe:	2302      	movs	r3, #2
 8003e00:	e0ae      	b.n	8003f60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b0c      	cmp	r3, #12
 8003e0e:	f200 809f 	bhi.w	8003f50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e12:	a201      	add	r2, pc, #4	; (adr r2, 8003e18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e18:	08003e4d 	.word	0x08003e4d
 8003e1c:	08003f51 	.word	0x08003f51
 8003e20:	08003f51 	.word	0x08003f51
 8003e24:	08003f51 	.word	0x08003f51
 8003e28:	08003e8d 	.word	0x08003e8d
 8003e2c:	08003f51 	.word	0x08003f51
 8003e30:	08003f51 	.word	0x08003f51
 8003e34:	08003f51 	.word	0x08003f51
 8003e38:	08003ecf 	.word	0x08003ecf
 8003e3c:	08003f51 	.word	0x08003f51
 8003e40:	08003f51 	.word	0x08003f51
 8003e44:	08003f51 	.word	0x08003f51
 8003e48:	08003f0f 	.word	0x08003f0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68b9      	ldr	r1, [r7, #8]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 f932 	bl	80040bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0208 	orr.w	r2, r2, #8
 8003e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699a      	ldr	r2, [r3, #24]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0204 	bic.w	r2, r2, #4
 8003e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6999      	ldr	r1, [r3, #24]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	691a      	ldr	r2, [r3, #16]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	619a      	str	r2, [r3, #24]
      break;
 8003e8a:	e064      	b.n	8003f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68b9      	ldr	r1, [r7, #8]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 f982 	bl	800419c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	699a      	ldr	r2, [r3, #24]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6999      	ldr	r1, [r3, #24]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	021a      	lsls	r2, r3, #8
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	619a      	str	r2, [r3, #24]
      break;
 8003ecc:	e043      	b.n	8003f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f000 f9d5 	bl	8004284 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0208 	orr.w	r2, r2, #8
 8003ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69da      	ldr	r2, [r3, #28]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0204 	bic.w	r2, r2, #4
 8003ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	69d9      	ldr	r1, [r3, #28]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	691a      	ldr	r2, [r3, #16]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	61da      	str	r2, [r3, #28]
      break;
 8003f0c:	e023      	b.n	8003f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68b9      	ldr	r1, [r7, #8]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 fa29 	bl	800436c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69da      	ldr	r2, [r3, #28]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	69da      	ldr	r2, [r3, #28]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	69d9      	ldr	r1, [r3, #28]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	021a      	lsls	r2, r3, #8
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	61da      	str	r2, [r3, #28]
      break;
 8003f4e:	e002      	b.n	8003f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	75fb      	strb	r3, [r7, #23]
      break;
 8003f54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr

08003f7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr

08003f8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bc80      	pop	{r7}
 8003f9c:	4770      	bx	lr

08003f9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr

08003fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a39      	ldr	r2, [pc, #228]	; (80040a8 <TIM_Base_SetConfig+0xf8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d013      	beq.n	8003ff0 <TIM_Base_SetConfig+0x40>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a38      	ldr	r2, [pc, #224]	; (80040ac <TIM_Base_SetConfig+0xfc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d00f      	beq.n	8003ff0 <TIM_Base_SetConfig+0x40>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd6:	d00b      	beq.n	8003ff0 <TIM_Base_SetConfig+0x40>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a35      	ldr	r2, [pc, #212]	; (80040b0 <TIM_Base_SetConfig+0x100>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d007      	beq.n	8003ff0 <TIM_Base_SetConfig+0x40>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a34      	ldr	r2, [pc, #208]	; (80040b4 <TIM_Base_SetConfig+0x104>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d003      	beq.n	8003ff0 <TIM_Base_SetConfig+0x40>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <TIM_Base_SetConfig+0x108>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d108      	bne.n	8004002 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a28      	ldr	r2, [pc, #160]	; (80040a8 <TIM_Base_SetConfig+0xf8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d013      	beq.n	8004032 <TIM_Base_SetConfig+0x82>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a27      	ldr	r2, [pc, #156]	; (80040ac <TIM_Base_SetConfig+0xfc>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d00f      	beq.n	8004032 <TIM_Base_SetConfig+0x82>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004018:	d00b      	beq.n	8004032 <TIM_Base_SetConfig+0x82>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a24      	ldr	r2, [pc, #144]	; (80040b0 <TIM_Base_SetConfig+0x100>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d007      	beq.n	8004032 <TIM_Base_SetConfig+0x82>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a23      	ldr	r2, [pc, #140]	; (80040b4 <TIM_Base_SetConfig+0x104>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d003      	beq.n	8004032 <TIM_Base_SetConfig+0x82>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a22      	ldr	r2, [pc, #136]	; (80040b8 <TIM_Base_SetConfig+0x108>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d108      	bne.n	8004044 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a0f      	ldr	r2, [pc, #60]	; (80040a8 <TIM_Base_SetConfig+0xf8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d003      	beq.n	8004078 <TIM_Base_SetConfig+0xc8>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a0e      	ldr	r2, [pc, #56]	; (80040ac <TIM_Base_SetConfig+0xfc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d103      	bne.n	8004080 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f023 0201 	bic.w	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	611a      	str	r2, [r3, #16]
  }
}
 800409e:	bf00      	nop
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr
 80040a8:	40012c00 	.word	0x40012c00
 80040ac:	40013400 	.word	0x40013400
 80040b0:	40000400 	.word	0x40000400
 80040b4:	40000800 	.word	0x40000800
 80040b8:	40000c00 	.word	0x40000c00

080040bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	f023 0201 	bic.w	r2, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f023 0303 	bic.w	r3, r3, #3
 80040f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	f023 0302 	bic.w	r3, r3, #2
 8004104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4313      	orrs	r3, r2
 800410e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a20      	ldr	r2, [pc, #128]	; (8004194 <TIM_OC1_SetConfig+0xd8>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d003      	beq.n	8004120 <TIM_OC1_SetConfig+0x64>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a1f      	ldr	r2, [pc, #124]	; (8004198 <TIM_OC1_SetConfig+0xdc>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d10c      	bne.n	800413a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f023 0308 	bic.w	r3, r3, #8
 8004126:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f023 0304 	bic.w	r3, r3, #4
 8004138:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a15      	ldr	r2, [pc, #84]	; (8004194 <TIM_OC1_SetConfig+0xd8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d003      	beq.n	800414a <TIM_OC1_SetConfig+0x8e>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a14      	ldr	r2, [pc, #80]	; (8004198 <TIM_OC1_SetConfig+0xdc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d111      	bne.n	800416e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004150:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004158:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	4313      	orrs	r3, r2
 8004162:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	697a      	ldr	r2, [r7, #20]
 8004186:	621a      	str	r2, [r3, #32]
}
 8004188:	bf00      	nop
 800418a:	371c      	adds	r7, #28
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40012c00 	.word	0x40012c00
 8004198:	40013400 	.word	0x40013400

0800419c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800419c:	b480      	push	{r7}
 800419e:	b087      	sub	sp, #28
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f023 0210 	bic.w	r2, r3, #16
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	4313      	orrs	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	f023 0320 	bic.w	r3, r3, #32
 80041e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a21      	ldr	r2, [pc, #132]	; (800427c <TIM_OC2_SetConfig+0xe0>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_OC2_SetConfig+0x68>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a20      	ldr	r2, [pc, #128]	; (8004280 <TIM_OC2_SetConfig+0xe4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d10d      	bne.n	8004220 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800420a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	011b      	lsls	r3, r3, #4
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	4313      	orrs	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800421e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a16      	ldr	r2, [pc, #88]	; (800427c <TIM_OC2_SetConfig+0xe0>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d003      	beq.n	8004230 <TIM_OC2_SetConfig+0x94>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a15      	ldr	r2, [pc, #84]	; (8004280 <TIM_OC2_SetConfig+0xe4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d113      	bne.n	8004258 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004236:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800423e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	4313      	orrs	r3, r2
 8004256:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	621a      	str	r2, [r3, #32]
}
 8004272:	bf00      	nop
 8004274:	371c      	adds	r7, #28
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr
 800427c:	40012c00 	.word	0x40012c00
 8004280:	40013400 	.word	0x40013400

08004284 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f023 0303 	bic.w	r3, r3, #3
 80042ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	021b      	lsls	r3, r3, #8
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a21      	ldr	r2, [pc, #132]	; (8004364 <TIM_OC3_SetConfig+0xe0>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d003      	beq.n	80042ea <TIM_OC3_SetConfig+0x66>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a20      	ldr	r2, [pc, #128]	; (8004368 <TIM_OC3_SetConfig+0xe4>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d10d      	bne.n	8004306 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	021b      	lsls	r3, r3, #8
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a16      	ldr	r2, [pc, #88]	; (8004364 <TIM_OC3_SetConfig+0xe0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d003      	beq.n	8004316 <TIM_OC3_SetConfig+0x92>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a15      	ldr	r2, [pc, #84]	; (8004368 <TIM_OC3_SetConfig+0xe4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d113      	bne.n	800433e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800431c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004324:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	011b      	lsls	r3, r3, #4
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	4313      	orrs	r3, r2
 8004330:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	011b      	lsls	r3, r3, #4
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4313      	orrs	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	621a      	str	r2, [r3, #32]
}
 8004358:	bf00      	nop
 800435a:	371c      	adds	r7, #28
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40012c00 	.word	0x40012c00
 8004368:	40013400 	.word	0x40013400

0800436c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800439a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	021b      	lsls	r3, r3, #8
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	031b      	lsls	r3, r3, #12
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a11      	ldr	r2, [pc, #68]	; (800440c <TIM_OC4_SetConfig+0xa0>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d003      	beq.n	80043d4 <TIM_OC4_SetConfig+0x68>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a10      	ldr	r2, [pc, #64]	; (8004410 <TIM_OC4_SetConfig+0xa4>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d109      	bne.n	80043e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	019b      	lsls	r3, r3, #6
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	621a      	str	r2, [r3, #32]
}
 8004402:	bf00      	nop
 8004404:	371c      	adds	r7, #28
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr
 800440c:	40012c00 	.word	0x40012c00
 8004410:	40013400 	.word	0x40013400

08004414 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f003 031f 	and.w	r3, r3, #31
 8004426:	2201      	movs	r2, #1
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6a1a      	ldr	r2, [r3, #32]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	43db      	mvns	r3, r3
 8004436:	401a      	ands	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 031f 	and.w	r3, r3, #31
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	fa01 f303 	lsl.w	r3, r1, r3
 800444c:	431a      	orrs	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	621a      	str	r2, [r3, #32]
}
 8004452:	bf00      	nop
 8004454:	371c      	adds	r7, #28
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr

0800445c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004470:	2302      	movs	r3, #2
 8004472:	e050      	b.n	8004516 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800449a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a1b      	ldr	r2, [pc, #108]	; (8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d018      	beq.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a19      	ldr	r2, [pc, #100]	; (8004524 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d013      	beq.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ca:	d00e      	beq.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a15      	ldr	r2, [pc, #84]	; (8004528 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d009      	beq.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a14      	ldr	r2, [pc, #80]	; (800452c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d004      	beq.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a12      	ldr	r2, [pc, #72]	; (8004530 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d10c      	bne.n	8004504 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3714      	adds	r7, #20
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40013400 	.word	0x40013400
 8004528:	40000400 	.word	0x40000400
 800452c:	40000800 	.word	0x40000800
 8004530:	40000c00 	.word	0x40000c00

08004534 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr

08004546 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	6812      	ldr	r2, [r2, #0]
 8004570:	f023 0101 	bic.w	r1, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b08      	cmp	r3, #8
 8004580:	d102      	bne.n	8004588 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004582:	2340      	movs	r3, #64	; 0x40
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	e001      	b.n	800458c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004598:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800459e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80045a4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80045aa:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80045b0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80045b6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80045bc:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80045c2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80045c8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80045ce:	4313      	orrs	r3, r2
 80045d0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80045e6:	4b10      	ldr	r3, [pc, #64]	; (8004628 <FSMC_NORSRAM_Init+0xd0>)
 80045e8:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045f0:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80045f8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	43db      	mvns	r3, r3
 8004608:	ea02 0103 	and.w	r1, r2, r3
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	4319      	orrs	r1, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	371c      	adds	r7, #28
 8004620:	46bd      	mov	sp, r7
 8004622:	bc80      	pop	{r7}
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	0008fb7f 	.word	0x0008fb7f

0800462c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800462c:	b480      	push	{r7}
 800462e:	b085      	sub	sp, #20
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8004642:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 800464a:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8004652:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	691b      	ldr	r3, [r3, #16]
 8004658:	3b01      	subs	r3, #1
 800465a:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 800465c:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	3b02      	subs	r3, #2
 8004664:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8004666:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8004672:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr
	...

08004688 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800469c:	d11d      	bne.n	80046da <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80046a6:	4b13      	ldr	r3, [pc, #76]	; (80046f4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80046a8:	4013      	ands	r3, r2
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	6811      	ldr	r1, [r2, #0]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	6852      	ldr	r2, [r2, #4]
 80046b2:	0112      	lsls	r2, r2, #4
 80046b4:	4311      	orrs	r1, r2
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	6892      	ldr	r2, [r2, #8]
 80046ba:	0212      	lsls	r2, r2, #8
 80046bc:	4311      	orrs	r1, r2
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	6992      	ldr	r2, [r2, #24]
 80046c2:	4311      	orrs	r1, r2
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	68d2      	ldr	r2, [r2, #12]
 80046c8:	0412      	lsls	r2, r2, #16
 80046ca:	430a      	orrs	r2, r1
 80046cc:	ea43 0102 	orr.w	r1, r3, r2
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80046d8:	e005      	b.n	80046e6 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80046e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bc80      	pop	{r7}
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	cff00000 	.word	0xcff00000

080046f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004702:	2300      	movs	r3, #0
 8004704:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800470a:	2b84      	cmp	r3, #132	; 0x84
 800470c:	d005      	beq.n	800471a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800470e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4413      	add	r3, r2
 8004716:	3303      	adds	r3, #3
 8004718:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800471a:	68fb      	ldr	r3, [r7, #12]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr

08004726 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800472a:	f000 fb6d 	bl	8004e08 <vTaskStartScheduler>
  
  return osOK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	bd80      	pop	{r7, pc}

08004734 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004736:	b089      	sub	sp, #36	; 0x24
 8004738:	af04      	add	r7, sp, #16
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d020      	beq.n	8004788 <osThreadCreate+0x54>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01c      	beq.n	8004788 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685c      	ldr	r4, [r3, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681d      	ldr	r5, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691e      	ldr	r6, [r3, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004760:	4618      	mov	r0, r3
 8004762:	f7ff ffc9 	bl	80046f8 <makeFreeRtosPriority>
 8004766:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004770:	9202      	str	r2, [sp, #8]
 8004772:	9301      	str	r3, [sp, #4]
 8004774:	9100      	str	r1, [sp, #0]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	4632      	mov	r2, r6
 800477a:	4629      	mov	r1, r5
 800477c:	4620      	mov	r0, r4
 800477e:	f000 f8fe 	bl	800497e <xTaskCreateStatic>
 8004782:	4603      	mov	r3, r0
 8004784:	60fb      	str	r3, [r7, #12]
 8004786:	e01c      	b.n	80047c2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685c      	ldr	r4, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004794:	b29e      	uxth	r6, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800479c:	4618      	mov	r0, r3
 800479e:	f7ff ffab 	bl	80046f8 <makeFreeRtosPriority>
 80047a2:	4602      	mov	r2, r0
 80047a4:	f107 030c 	add.w	r3, r7, #12
 80047a8:	9301      	str	r3, [sp, #4]
 80047aa:	9200      	str	r2, [sp, #0]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	4632      	mov	r2, r6
 80047b0:	4629      	mov	r1, r5
 80047b2:	4620      	mov	r0, r4
 80047b4:	f000 f940 	bl	8004a38 <xTaskCreate>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d001      	beq.n	80047c2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80047c2:	68fb      	ldr	r3, [r7, #12]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047cc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <osDelay+0x16>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	e000      	b.n	80047e4 <osDelay+0x18>
 80047e2:	2301      	movs	r3, #1
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 fadb 	bl	8004da0 <vTaskDelay>
  
  return osOK;
 80047ea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d001      	beq.n	800480c <osDelayUntil+0x18>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	e000      	b.n	800480e <osDelayUntil+0x1a>
 800480c:	2301      	movs	r3, #1
 800480e:	4619      	mov	r1, r3
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fa47 	bl	8004ca4 <vTaskDelayUntil>
  
  return osOK;
 8004816:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f103 0208 	add.w	r2, r3, #8
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f04f 32ff 	mov.w	r2, #4294967295
 8004838:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f103 0208 	add.w	r2, r3, #8
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f103 0208 	add.w	r2, r3, #8
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr

0800485e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	bc80      	pop	{r7}
 8004874:	4770      	bx	lr

08004876 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004876:	b480      	push	{r7}
 8004878:	b085      	sub	sp, #20
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68fa      	ldr	r2, [r7, #12]
 800488a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	601a      	str	r2, [r3, #0]
}
 80048b2:	bf00      	nop
 80048b4:	3714      	adds	r7, #20
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr

080048bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d2:	d103      	bne.n	80048dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	60fb      	str	r3, [r7, #12]
 80048da:	e00c      	b.n	80048f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3308      	adds	r3, #8
 80048e0:	60fb      	str	r3, [r7, #12]
 80048e2:	e002      	b.n	80048ea <vListInsert+0x2e>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d2f6      	bcs.n	80048e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	601a      	str	r2, [r3, #0]
}
 8004922:	bf00      	nop
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr

0800492c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6892      	ldr	r2, [r2, #8]
 8004942:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6852      	ldr	r2, [r2, #4]
 800494c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	429a      	cmp	r2, r3
 8004956:	d103      	bne.n	8004960 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	1e5a      	subs	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr

0800497e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800497e:	b580      	push	{r7, lr}
 8004980:	b08e      	sub	sp, #56	; 0x38
 8004982:	af04      	add	r7, sp, #16
 8004984:	60f8      	str	r0, [r7, #12]
 8004986:	60b9      	str	r1, [r7, #8]
 8004988:	607a      	str	r2, [r7, #4]
 800498a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800498c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10a      	bne.n	80049a8 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004996:	f383 8811 	msr	BASEPRI, r3
 800499a:	f3bf 8f6f 	isb	sy
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80049a4:	bf00      	nop
 80049a6:	e7fe      	b.n	80049a6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80049a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10a      	bne.n	80049c4 <xTaskCreateStatic+0x46>
	__asm volatile
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	61fb      	str	r3, [r7, #28]
}
 80049c0:	bf00      	nop
 80049c2:	e7fe      	b.n	80049c2 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80049c4:	2354      	movs	r3, #84	; 0x54
 80049c6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	2b54      	cmp	r3, #84	; 0x54
 80049cc:	d00a      	beq.n	80049e4 <xTaskCreateStatic+0x66>
	__asm volatile
 80049ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d2:	f383 8811 	msr	BASEPRI, r3
 80049d6:	f3bf 8f6f 	isb	sy
 80049da:	f3bf 8f4f 	dsb	sy
 80049de:	61bb      	str	r3, [r7, #24]
}
 80049e0:	bf00      	nop
 80049e2:	e7fe      	b.n	80049e2 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01e      	beq.n	8004a2a <xTaskCreateStatic+0xac>
 80049ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d01b      	beq.n	8004a2a <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004a04:	2300      	movs	r3, #0
 8004a06:	9303      	str	r3, [sp, #12]
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	9302      	str	r3, [sp, #8]
 8004a0c:	f107 0314 	add.w	r3, r7, #20
 8004a10:	9301      	str	r3, [sp, #4]
 8004a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	68b9      	ldr	r1, [r7, #8]
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f850 	bl	8004ac2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a24:	f000 f8d4 	bl	8004bd0 <prvAddNewTaskToReadyList>
 8004a28:	e001      	b.n	8004a2e <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a2e:	697b      	ldr	r3, [r7, #20]
	}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3728      	adds	r7, #40	; 0x28
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b08c      	sub	sp, #48	; 0x30
 8004a3c:	af04      	add	r7, sp, #16
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	4613      	mov	r3, r2
 8004a46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f000 fee7 	bl	8005820 <pvPortMalloc>
 8004a52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00e      	beq.n	8004a78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004a5a:	2054      	movs	r0, #84	; 0x54
 8004a5c:	f000 fee0 	bl	8005820 <pvPortMalloc>
 8004a60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d003      	beq.n	8004a70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	631a      	str	r2, [r3, #48]	; 0x30
 8004a6e:	e005      	b.n	8004a7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a70:	6978      	ldr	r0, [r7, #20]
 8004a72:	f000 ffa1 	bl	80059b8 <vPortFree>
 8004a76:	e001      	b.n	8004a7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d017      	beq.n	8004ab2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a8a:	88fa      	ldrh	r2, [r7, #6]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9303      	str	r3, [sp, #12]
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	9302      	str	r3, [sp, #8]
 8004a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a96:	9301      	str	r3, [sp, #4]
 8004a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	68b9      	ldr	r1, [r7, #8]
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 f80e 	bl	8004ac2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004aa6:	69f8      	ldr	r0, [r7, #28]
 8004aa8:	f000 f892 	bl	8004bd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004aac:	2301      	movs	r3, #1
 8004aae:	61bb      	str	r3, [r7, #24]
 8004ab0:	e002      	b.n	8004ab8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ab8:	69bb      	ldr	r3, [r7, #24]
	}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3720      	adds	r7, #32
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b088      	sub	sp, #32
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	60f8      	str	r0, [r7, #12]
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	607a      	str	r2, [r7, #4]
 8004ace:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ada:	3b01      	subs	r3, #1
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	4413      	add	r3, r2
 8004ae0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	f023 0307 	bic.w	r3, r3, #7
 8004ae8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00a      	beq.n	8004b0a <prvInitialiseNewTask+0x48>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	617b      	str	r3, [r7, #20]
}
 8004b06:	bf00      	nop
 8004b08:	e7fe      	b.n	8004b08 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d01f      	beq.n	8004b50 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b10:	2300      	movs	r3, #0
 8004b12:	61fb      	str	r3, [r7, #28]
 8004b14:	e012      	b.n	8004b3c <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	7819      	ldrb	r1, [r3, #0]
 8004b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	4413      	add	r3, r2
 8004b24:	3334      	adds	r3, #52	; 0x34
 8004b26:	460a      	mov	r2, r1
 8004b28:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	4413      	add	r3, r2
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d006      	beq.n	8004b44 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	61fb      	str	r3, [r7, #28]
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	2b0f      	cmp	r3, #15
 8004b40:	d9e9      	bls.n	8004b16 <prvInitialiseNewTask+0x54>
 8004b42:	e000      	b.n	8004b46 <prvInitialiseNewTask+0x84>
			{
				break;
 8004b44:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b4e:	e003      	b.n	8004b58 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5a:	2b06      	cmp	r3, #6
 8004b5c:	d901      	bls.n	8004b62 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b5e:	2306      	movs	r3, #6
 8004b60:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b66:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b6c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	2200      	movs	r2, #0
 8004b72:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	3304      	adds	r3, #4
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff fe70 	bl	800485e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b80:	3318      	adds	r3, #24
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7ff fe6b 	bl	800485e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b90:	f1c3 0207 	rsb	r2, r3, #7
 8004b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b9c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	68f9      	ldr	r1, [r7, #12]
 8004bb0:	69b8      	ldr	r0, [r7, #24]
 8004bb2:	f000 fc81 	bl	80054b8 <pxPortInitialiseStack>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bc6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bc8:	bf00      	nop
 8004bca:	3720      	adds	r7, #32
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004bd8:	f000 fd60 	bl	800569c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004bdc:	4b2a      	ldr	r3, [pc, #168]	; (8004c88 <prvAddNewTaskToReadyList+0xb8>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3301      	adds	r3, #1
 8004be2:	4a29      	ldr	r2, [pc, #164]	; (8004c88 <prvAddNewTaskToReadyList+0xb8>)
 8004be4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004be6:	4b29      	ldr	r3, [pc, #164]	; (8004c8c <prvAddNewTaskToReadyList+0xbc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d109      	bne.n	8004c02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004bee:	4a27      	ldr	r2, [pc, #156]	; (8004c8c <prvAddNewTaskToReadyList+0xbc>)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bf4:	4b24      	ldr	r3, [pc, #144]	; (8004c88 <prvAddNewTaskToReadyList+0xb8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d110      	bne.n	8004c1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004bfc:	f000 fb38 	bl	8005270 <prvInitialiseTaskLists>
 8004c00:	e00d      	b.n	8004c1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c02:	4b23      	ldr	r3, [pc, #140]	; (8004c90 <prvAddNewTaskToReadyList+0xc0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d109      	bne.n	8004c1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c0a:	4b20      	ldr	r3, [pc, #128]	; (8004c8c <prvAddNewTaskToReadyList+0xbc>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d802      	bhi.n	8004c1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c18:	4a1c      	ldr	r2, [pc, #112]	; (8004c8c <prvAddNewTaskToReadyList+0xbc>)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c1e:	4b1d      	ldr	r3, [pc, #116]	; (8004c94 <prvAddNewTaskToReadyList+0xc4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3301      	adds	r3, #1
 8004c24:	4a1b      	ldr	r2, [pc, #108]	; (8004c94 <prvAddNewTaskToReadyList+0xc4>)
 8004c26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	4b19      	ldr	r3, [pc, #100]	; (8004c98 <prvAddNewTaskToReadyList+0xc8>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	4a18      	ldr	r2, [pc, #96]	; (8004c98 <prvAddNewTaskToReadyList+0xc8>)
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c3e:	4613      	mov	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4a15      	ldr	r2, [pc, #84]	; (8004c9c <prvAddNewTaskToReadyList+0xcc>)
 8004c48:	441a      	add	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4610      	mov	r0, r2
 8004c52:	f7ff fe10 	bl	8004876 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c56:	f000 fd51 	bl	80056fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <prvAddNewTaskToReadyList+0xc0>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00e      	beq.n	8004c80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c62:	4b0a      	ldr	r3, [pc, #40]	; (8004c8c <prvAddNewTaskToReadyList+0xbc>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d207      	bcs.n	8004c80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c70:	4b0b      	ldr	r3, [pc, #44]	; (8004ca0 <prvAddNewTaskToReadyList+0xd0>)
 8004c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c80:	bf00      	nop
 8004c82:	3708      	adds	r7, #8
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	20000b30 	.word	0x20000b30
 8004c8c:	20000a30 	.word	0x20000a30
 8004c90:	20000b3c 	.word	0x20000b3c
 8004c94:	20000b4c 	.word	0x20000b4c
 8004c98:	20000b38 	.word	0x20000b38
 8004c9c:	20000a34 	.word	0x20000a34
 8004ca0:	e000ed04 	.word	0xe000ed04

08004ca4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08a      	sub	sp, #40	; 0x28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10a      	bne.n	8004cce <vTaskDelayUntil+0x2a>
	__asm volatile
 8004cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	617b      	str	r3, [r7, #20]
}
 8004cca:	bf00      	nop
 8004ccc:	e7fe      	b.n	8004ccc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10a      	bne.n	8004cea <vTaskDelayUntil+0x46>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	613b      	str	r3, [r7, #16]
}
 8004ce6:	bf00      	nop
 8004ce8:	e7fe      	b.n	8004ce8 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8004cea:	4b2a      	ldr	r3, [pc, #168]	; (8004d94 <vTaskDelayUntil+0xf0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <vTaskDelayUntil+0x64>
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	60fb      	str	r3, [r7, #12]
}
 8004d04:	bf00      	nop
 8004d06:	e7fe      	b.n	8004d06 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8004d08:	f000 f8de 	bl	8004ec8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004d0c:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <vTaskDelayUntil+0xf4>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	4413      	add	r3, r2
 8004d1a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6a3a      	ldr	r2, [r7, #32]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d20b      	bcs.n	8004d3e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d211      	bcs.n	8004d54 <vTaskDelayUntil+0xb0>
 8004d30:	69fa      	ldr	r2, [r7, #28]
 8004d32:	6a3b      	ldr	r3, [r7, #32]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d90d      	bls.n	8004d54 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d3c:	e00a      	b.n	8004d54 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d303      	bcc.n	8004d50 <vTaskDelayUntil+0xac>
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d901      	bls.n	8004d54 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004d50:	2301      	movs	r3, #1
 8004d52:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d006      	beq.n	8004d6e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2100      	movs	r1, #0
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 fb3f 	bl	80053ec <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8004d6e:	f000 f8b9 	bl	8004ee4 <xTaskResumeAll>
 8004d72:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d107      	bne.n	8004d8a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8004d7a:	4b08      	ldr	r3, [pc, #32]	; (8004d9c <vTaskDelayUntil+0xf8>)
 8004d7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	f3bf 8f4f 	dsb	sy
 8004d86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d8a:	bf00      	nop
 8004d8c:	3728      	adds	r7, #40	; 0x28
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000b58 	.word	0x20000b58
 8004d98:	20000b34 	.word	0x20000b34
 8004d9c:	e000ed04 	.word	0xe000ed04

08004da0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004da8:	2300      	movs	r3, #0
 8004daa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d017      	beq.n	8004de2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004db2:	4b13      	ldr	r3, [pc, #76]	; (8004e00 <vTaskDelay+0x60>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00a      	beq.n	8004dd0 <vTaskDelay+0x30>
	__asm volatile
 8004dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dbe:	f383 8811 	msr	BASEPRI, r3
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	f3bf 8f4f 	dsb	sy
 8004dca:	60bb      	str	r3, [r7, #8]
}
 8004dcc:	bf00      	nop
 8004dce:	e7fe      	b.n	8004dce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004dd0:	f000 f87a 	bl	8004ec8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fb08 	bl	80053ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ddc:	f000 f882 	bl	8004ee4 <xTaskResumeAll>
 8004de0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d107      	bne.n	8004df8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004de8:	4b06      	ldr	r3, [pc, #24]	; (8004e04 <vTaskDelay+0x64>)
 8004dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004df8:	bf00      	nop
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	20000b58 	.word	0x20000b58
 8004e04:	e000ed04 	.word	0xe000ed04

08004e08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08a      	sub	sp, #40	; 0x28
 8004e0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e16:	463a      	mov	r2, r7
 8004e18:	1d39      	adds	r1, r7, #4
 8004e1a:	f107 0308 	add.w	r3, r7, #8
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fc f996 	bl	8001150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e24:	6839      	ldr	r1, [r7, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	9202      	str	r2, [sp, #8]
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	2300      	movs	r3, #0
 8004e34:	460a      	mov	r2, r1
 8004e36:	491e      	ldr	r1, [pc, #120]	; (8004eb0 <vTaskStartScheduler+0xa8>)
 8004e38:	481e      	ldr	r0, [pc, #120]	; (8004eb4 <vTaskStartScheduler+0xac>)
 8004e3a:	f7ff fda0 	bl	800497e <xTaskCreateStatic>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	4a1d      	ldr	r2, [pc, #116]	; (8004eb8 <vTaskStartScheduler+0xb0>)
 8004e42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e44:	4b1c      	ldr	r3, [pc, #112]	; (8004eb8 <vTaskStartScheduler+0xb0>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	617b      	str	r3, [r7, #20]
 8004e50:	e001      	b.n	8004e56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d116      	bne.n	8004e8a <vTaskStartScheduler+0x82>
	__asm volatile
 8004e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e60:	f383 8811 	msr	BASEPRI, r3
 8004e64:	f3bf 8f6f 	isb	sy
 8004e68:	f3bf 8f4f 	dsb	sy
 8004e6c:	613b      	str	r3, [r7, #16]
}
 8004e6e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004e70:	4b12      	ldr	r3, [pc, #72]	; (8004ebc <vTaskStartScheduler+0xb4>)
 8004e72:	f04f 32ff 	mov.w	r2, #4294967295
 8004e76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e78:	4b11      	ldr	r3, [pc, #68]	; (8004ec0 <vTaskStartScheduler+0xb8>)
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004e7e:	4b11      	ldr	r3, [pc, #68]	; (8004ec4 <vTaskStartScheduler+0xbc>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004e84:	f000 fb98 	bl	80055b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e88:	e00e      	b.n	8004ea8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e90:	d10a      	bne.n	8004ea8 <vTaskStartScheduler+0xa0>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	60fb      	str	r3, [r7, #12]
}
 8004ea4:	bf00      	nop
 8004ea6:	e7fe      	b.n	8004ea6 <vTaskStartScheduler+0x9e>
}
 8004ea8:	bf00      	nop
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	08008adc 	.word	0x08008adc
 8004eb4:	08005241 	.word	0x08005241
 8004eb8:	20000b54 	.word	0x20000b54
 8004ebc:	20000b50 	.word	0x20000b50
 8004ec0:	20000b3c 	.word	0x20000b3c
 8004ec4:	20000b34 	.word	0x20000b34

08004ec8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ecc:	4b04      	ldr	r3, [pc, #16]	; (8004ee0 <vTaskSuspendAll+0x18>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	4a03      	ldr	r2, [pc, #12]	; (8004ee0 <vTaskSuspendAll+0x18>)
 8004ed4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004ed6:	bf00      	nop
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	20000b58 	.word	0x20000b58

08004ee4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004ef2:	4b41      	ldr	r3, [pc, #260]	; (8004ff8 <xTaskResumeAll+0x114>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10a      	bne.n	8004f10 <xTaskResumeAll+0x2c>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	603b      	str	r3, [r7, #0]
}
 8004f0c:	bf00      	nop
 8004f0e:	e7fe      	b.n	8004f0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f10:	f000 fbc4 	bl	800569c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f14:	4b38      	ldr	r3, [pc, #224]	; (8004ff8 <xTaskResumeAll+0x114>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	4a37      	ldr	r2, [pc, #220]	; (8004ff8 <xTaskResumeAll+0x114>)
 8004f1c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f1e:	4b36      	ldr	r3, [pc, #216]	; (8004ff8 <xTaskResumeAll+0x114>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d161      	bne.n	8004fea <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f26:	4b35      	ldr	r3, [pc, #212]	; (8004ffc <xTaskResumeAll+0x118>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d05d      	beq.n	8004fea <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f2e:	e02e      	b.n	8004f8e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f30:	4b33      	ldr	r3, [pc, #204]	; (8005000 <xTaskResumeAll+0x11c>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	3318      	adds	r3, #24
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff fcf5 	bl	800492c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	3304      	adds	r3, #4
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff fcf0 	bl	800492c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f50:	2201      	movs	r2, #1
 8004f52:	409a      	lsls	r2, r3
 8004f54:	4b2b      	ldr	r3, [pc, #172]	; (8005004 <xTaskResumeAll+0x120>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	4a2a      	ldr	r2, [pc, #168]	; (8005004 <xTaskResumeAll+0x120>)
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f62:	4613      	mov	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4a27      	ldr	r2, [pc, #156]	; (8005008 <xTaskResumeAll+0x124>)
 8004f6c:	441a      	add	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	3304      	adds	r3, #4
 8004f72:	4619      	mov	r1, r3
 8004f74:	4610      	mov	r0, r2
 8004f76:	f7ff fc7e 	bl	8004876 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f7e:	4b23      	ldr	r3, [pc, #140]	; (800500c <xTaskResumeAll+0x128>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d302      	bcc.n	8004f8e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004f88:	4b21      	ldr	r3, [pc, #132]	; (8005010 <xTaskResumeAll+0x12c>)
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f8e:	4b1c      	ldr	r3, [pc, #112]	; (8005000 <xTaskResumeAll+0x11c>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1cc      	bne.n	8004f30 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f9c:	f000 fa06 	bl	80053ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004fa0:	4b1c      	ldr	r3, [pc, #112]	; (8005014 <xTaskResumeAll+0x130>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d010      	beq.n	8004fce <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004fac:	f000 f836 	bl	800501c <xTaskIncrementTick>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d002      	beq.n	8004fbc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004fb6:	4b16      	ldr	r3, [pc, #88]	; (8005010 <xTaskResumeAll+0x12c>)
 8004fb8:	2201      	movs	r2, #1
 8004fba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1f1      	bne.n	8004fac <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004fc8:	4b12      	ldr	r3, [pc, #72]	; (8005014 <xTaskResumeAll+0x130>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004fce:	4b10      	ldr	r3, [pc, #64]	; (8005010 <xTaskResumeAll+0x12c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d009      	beq.n	8004fea <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004fda:	4b0f      	ldr	r3, [pc, #60]	; (8005018 <xTaskResumeAll+0x134>)
 8004fdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	f3bf 8f4f 	dsb	sy
 8004fe6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004fea:	f000 fb87 	bl	80056fc <vPortExitCritical>

	return xAlreadyYielded;
 8004fee:	68bb      	ldr	r3, [r7, #8]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	20000b58 	.word	0x20000b58
 8004ffc:	20000b30 	.word	0x20000b30
 8005000:	20000af0 	.word	0x20000af0
 8005004:	20000b38 	.word	0x20000b38
 8005008:	20000a34 	.word	0x20000a34
 800500c:	20000a30 	.word	0x20000a30
 8005010:	20000b44 	.word	0x20000b44
 8005014:	20000b40 	.word	0x20000b40
 8005018:	e000ed04 	.word	0xe000ed04

0800501c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005026:	4b4e      	ldr	r3, [pc, #312]	; (8005160 <xTaskIncrementTick+0x144>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	f040 808e 	bne.w	800514c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005030:	4b4c      	ldr	r3, [pc, #304]	; (8005164 <xTaskIncrementTick+0x148>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	3301      	adds	r3, #1
 8005036:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005038:	4a4a      	ldr	r2, [pc, #296]	; (8005164 <xTaskIncrementTick+0x148>)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d120      	bne.n	8005086 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005044:	4b48      	ldr	r3, [pc, #288]	; (8005168 <xTaskIncrementTick+0x14c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <xTaskIncrementTick+0x48>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	603b      	str	r3, [r7, #0]
}
 8005060:	bf00      	nop
 8005062:	e7fe      	b.n	8005062 <xTaskIncrementTick+0x46>
 8005064:	4b40      	ldr	r3, [pc, #256]	; (8005168 <xTaskIncrementTick+0x14c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	4b40      	ldr	r3, [pc, #256]	; (800516c <xTaskIncrementTick+0x150>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a3e      	ldr	r2, [pc, #248]	; (8005168 <xTaskIncrementTick+0x14c>)
 8005070:	6013      	str	r3, [r2, #0]
 8005072:	4a3e      	ldr	r2, [pc, #248]	; (800516c <xTaskIncrementTick+0x150>)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	4b3d      	ldr	r3, [pc, #244]	; (8005170 <xTaskIncrementTick+0x154>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3301      	adds	r3, #1
 800507e:	4a3c      	ldr	r2, [pc, #240]	; (8005170 <xTaskIncrementTick+0x154>)
 8005080:	6013      	str	r3, [r2, #0]
 8005082:	f000 f993 	bl	80053ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005086:	4b3b      	ldr	r3, [pc, #236]	; (8005174 <xTaskIncrementTick+0x158>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	429a      	cmp	r2, r3
 800508e:	d348      	bcc.n	8005122 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005090:	4b35      	ldr	r3, [pc, #212]	; (8005168 <xTaskIncrementTick+0x14c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d104      	bne.n	80050a4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800509a:	4b36      	ldr	r3, [pc, #216]	; (8005174 <xTaskIncrementTick+0x158>)
 800509c:	f04f 32ff 	mov.w	r2, #4294967295
 80050a0:	601a      	str	r2, [r3, #0]
					break;
 80050a2:	e03e      	b.n	8005122 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050a4:	4b30      	ldr	r3, [pc, #192]	; (8005168 <xTaskIncrementTick+0x14c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d203      	bcs.n	80050c4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80050bc:	4a2d      	ldr	r2, [pc, #180]	; (8005174 <xTaskIncrementTick+0x158>)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80050c2:	e02e      	b.n	8005122 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	3304      	adds	r3, #4
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7ff fc2f 	bl	800492c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d004      	beq.n	80050e0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	3318      	adds	r3, #24
 80050da:	4618      	mov	r0, r3
 80050dc:	f7ff fc26 	bl	800492c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e4:	2201      	movs	r2, #1
 80050e6:	409a      	lsls	r2, r3
 80050e8:	4b23      	ldr	r3, [pc, #140]	; (8005178 <xTaskIncrementTick+0x15c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	4a22      	ldr	r2, [pc, #136]	; (8005178 <xTaskIncrementTick+0x15c>)
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050f6:	4613      	mov	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	4413      	add	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4a1f      	ldr	r2, [pc, #124]	; (800517c <xTaskIncrementTick+0x160>)
 8005100:	441a      	add	r2, r3
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	3304      	adds	r3, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4610      	mov	r0, r2
 800510a:	f7ff fbb4 	bl	8004876 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005112:	4b1b      	ldr	r3, [pc, #108]	; (8005180 <xTaskIncrementTick+0x164>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005118:	429a      	cmp	r2, r3
 800511a:	d3b9      	bcc.n	8005090 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800511c:	2301      	movs	r3, #1
 800511e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005120:	e7b6      	b.n	8005090 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005122:	4b17      	ldr	r3, [pc, #92]	; (8005180 <xTaskIncrementTick+0x164>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005128:	4914      	ldr	r1, [pc, #80]	; (800517c <xTaskIncrementTick+0x160>)
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d901      	bls.n	800513e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800513a:	2301      	movs	r3, #1
 800513c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800513e:	4b11      	ldr	r3, [pc, #68]	; (8005184 <xTaskIncrementTick+0x168>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d007      	beq.n	8005156 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005146:	2301      	movs	r3, #1
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	e004      	b.n	8005156 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800514c:	4b0e      	ldr	r3, [pc, #56]	; (8005188 <xTaskIncrementTick+0x16c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3301      	adds	r3, #1
 8005152:	4a0d      	ldr	r2, [pc, #52]	; (8005188 <xTaskIncrementTick+0x16c>)
 8005154:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005156:	697b      	ldr	r3, [r7, #20]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	20000b58 	.word	0x20000b58
 8005164:	20000b34 	.word	0x20000b34
 8005168:	20000ae8 	.word	0x20000ae8
 800516c:	20000aec 	.word	0x20000aec
 8005170:	20000b48 	.word	0x20000b48
 8005174:	20000b50 	.word	0x20000b50
 8005178:	20000b38 	.word	0x20000b38
 800517c:	20000a34 	.word	0x20000a34
 8005180:	20000a30 	.word	0x20000a30
 8005184:	20000b44 	.word	0x20000b44
 8005188:	20000b40 	.word	0x20000b40

0800518c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800518c:	b480      	push	{r7}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005192:	4b26      	ldr	r3, [pc, #152]	; (800522c <vTaskSwitchContext+0xa0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800519a:	4b25      	ldr	r3, [pc, #148]	; (8005230 <vTaskSwitchContext+0xa4>)
 800519c:	2201      	movs	r2, #1
 800519e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80051a0:	e03f      	b.n	8005222 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80051a2:	4b23      	ldr	r3, [pc, #140]	; (8005230 <vTaskSwitchContext+0xa4>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051a8:	4b22      	ldr	r3, [pc, #136]	; (8005234 <vTaskSwitchContext+0xa8>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	fab3 f383 	clz	r3, r3
 80051b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80051b6:	7afb      	ldrb	r3, [r7, #11]
 80051b8:	f1c3 031f 	rsb	r3, r3, #31
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	491e      	ldr	r1, [pc, #120]	; (8005238 <vTaskSwitchContext+0xac>)
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10a      	bne.n	80051e8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	607b      	str	r3, [r7, #4]
}
 80051e4:	bf00      	nop
 80051e6:	e7fe      	b.n	80051e6 <vTaskSwitchContext+0x5a>
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4613      	mov	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4a11      	ldr	r2, [pc, #68]	; (8005238 <vTaskSwitchContext+0xac>)
 80051f4:	4413      	add	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	605a      	str	r2, [r3, #4]
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	3308      	adds	r3, #8
 800520a:	429a      	cmp	r2, r3
 800520c:	d104      	bne.n	8005218 <vTaskSwitchContext+0x8c>
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	605a      	str	r2, [r3, #4]
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	4a07      	ldr	r2, [pc, #28]	; (800523c <vTaskSwitchContext+0xb0>)
 8005220:	6013      	str	r3, [r2, #0]
}
 8005222:	bf00      	nop
 8005224:	371c      	adds	r7, #28
 8005226:	46bd      	mov	sp, r7
 8005228:	bc80      	pop	{r7}
 800522a:	4770      	bx	lr
 800522c:	20000b58 	.word	0x20000b58
 8005230:	20000b44 	.word	0x20000b44
 8005234:	20000b38 	.word	0x20000b38
 8005238:	20000a34 	.word	0x20000a34
 800523c:	20000a30 	.word	0x20000a30

08005240 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005248:	f000 f852 	bl	80052f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800524c:	4b06      	ldr	r3, [pc, #24]	; (8005268 <prvIdleTask+0x28>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d9f9      	bls.n	8005248 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005254:	4b05      	ldr	r3, [pc, #20]	; (800526c <prvIdleTask+0x2c>)
 8005256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005264:	e7f0      	b.n	8005248 <prvIdleTask+0x8>
 8005266:	bf00      	nop
 8005268:	20000a34 	.word	0x20000a34
 800526c:	e000ed04 	.word	0xe000ed04

08005270 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005276:	2300      	movs	r3, #0
 8005278:	607b      	str	r3, [r7, #4]
 800527a:	e00c      	b.n	8005296 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4a12      	ldr	r2, [pc, #72]	; (80052d0 <prvInitialiseTaskLists+0x60>)
 8005288:	4413      	add	r3, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff fac8 	bl	8004820 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	3301      	adds	r3, #1
 8005294:	607b      	str	r3, [r7, #4]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b06      	cmp	r3, #6
 800529a:	d9ef      	bls.n	800527c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800529c:	480d      	ldr	r0, [pc, #52]	; (80052d4 <prvInitialiseTaskLists+0x64>)
 800529e:	f7ff fabf 	bl	8004820 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052a2:	480d      	ldr	r0, [pc, #52]	; (80052d8 <prvInitialiseTaskLists+0x68>)
 80052a4:	f7ff fabc 	bl	8004820 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052a8:	480c      	ldr	r0, [pc, #48]	; (80052dc <prvInitialiseTaskLists+0x6c>)
 80052aa:	f7ff fab9 	bl	8004820 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052ae:	480c      	ldr	r0, [pc, #48]	; (80052e0 <prvInitialiseTaskLists+0x70>)
 80052b0:	f7ff fab6 	bl	8004820 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052b4:	480b      	ldr	r0, [pc, #44]	; (80052e4 <prvInitialiseTaskLists+0x74>)
 80052b6:	f7ff fab3 	bl	8004820 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052ba:	4b0b      	ldr	r3, [pc, #44]	; (80052e8 <prvInitialiseTaskLists+0x78>)
 80052bc:	4a05      	ldr	r2, [pc, #20]	; (80052d4 <prvInitialiseTaskLists+0x64>)
 80052be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052c0:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <prvInitialiseTaskLists+0x7c>)
 80052c2:	4a05      	ldr	r2, [pc, #20]	; (80052d8 <prvInitialiseTaskLists+0x68>)
 80052c4:	601a      	str	r2, [r3, #0]
}
 80052c6:	bf00      	nop
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	20000a34 	.word	0x20000a34
 80052d4:	20000ac0 	.word	0x20000ac0
 80052d8:	20000ad4 	.word	0x20000ad4
 80052dc:	20000af0 	.word	0x20000af0
 80052e0:	20000b04 	.word	0x20000b04
 80052e4:	20000b1c 	.word	0x20000b1c
 80052e8:	20000ae8 	.word	0x20000ae8
 80052ec:	20000aec 	.word	0x20000aec

080052f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052f6:	e019      	b.n	800532c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052f8:	f000 f9d0 	bl	800569c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052fc:	4b10      	ldr	r3, [pc, #64]	; (8005340 <prvCheckTasksWaitingTermination+0x50>)
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3304      	adds	r3, #4
 8005308:	4618      	mov	r0, r3
 800530a:	f7ff fb0f 	bl	800492c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800530e:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <prvCheckTasksWaitingTermination+0x54>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3b01      	subs	r3, #1
 8005314:	4a0b      	ldr	r2, [pc, #44]	; (8005344 <prvCheckTasksWaitingTermination+0x54>)
 8005316:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005318:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <prvCheckTasksWaitingTermination+0x58>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3b01      	subs	r3, #1
 800531e:	4a0a      	ldr	r2, [pc, #40]	; (8005348 <prvCheckTasksWaitingTermination+0x58>)
 8005320:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005322:	f000 f9eb 	bl	80056fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f810 	bl	800534c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800532c:	4b06      	ldr	r3, [pc, #24]	; (8005348 <prvCheckTasksWaitingTermination+0x58>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e1      	bne.n	80052f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20000b04 	.word	0x20000b04
 8005344:	20000b30 	.word	0x20000b30
 8005348:	20000b18 	.word	0x20000b18

0800534c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800535a:	2b00      	cmp	r3, #0
 800535c:	d108      	bne.n	8005370 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005362:	4618      	mov	r0, r3
 8005364:	f000 fb28 	bl	80059b8 <vPortFree>
				vPortFree( pxTCB );
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 fb25 	bl	80059b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800536e:	e018      	b.n	80053a2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005376:	2b01      	cmp	r3, #1
 8005378:	d103      	bne.n	8005382 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fb1c 	bl	80059b8 <vPortFree>
	}
 8005380:	e00f      	b.n	80053a2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005388:	2b02      	cmp	r3, #2
 800538a:	d00a      	beq.n	80053a2 <prvDeleteTCB+0x56>
	__asm volatile
 800538c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005390:	f383 8811 	msr	BASEPRI, r3
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	f3bf 8f4f 	dsb	sy
 800539c:	60fb      	str	r3, [r7, #12]
}
 800539e:	bf00      	nop
 80053a0:	e7fe      	b.n	80053a0 <prvDeleteTCB+0x54>
	}
 80053a2:	bf00      	nop
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053b2:	4b0c      	ldr	r3, [pc, #48]	; (80053e4 <prvResetNextTaskUnblockTime+0x38>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d104      	bne.n	80053c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053bc:	4b0a      	ldr	r3, [pc, #40]	; (80053e8 <prvResetNextTaskUnblockTime+0x3c>)
 80053be:	f04f 32ff 	mov.w	r2, #4294967295
 80053c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053c4:	e008      	b.n	80053d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053c6:	4b07      	ldr	r3, [pc, #28]	; (80053e4 <prvResetNextTaskUnblockTime+0x38>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	4a04      	ldr	r2, [pc, #16]	; (80053e8 <prvResetNextTaskUnblockTime+0x3c>)
 80053d6:	6013      	str	r3, [r2, #0]
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20000ae8 	.word	0x20000ae8
 80053e8:	20000b50 	.word	0x20000b50

080053ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053f6:	4b29      	ldr	r3, [pc, #164]	; (800549c <prvAddCurrentTaskToDelayedList+0xb0>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053fc:	4b28      	ldr	r3, [pc, #160]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3304      	adds	r3, #4
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff fa92 	bl	800492c <uxListRemove>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10b      	bne.n	8005426 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800540e:	4b24      	ldr	r3, [pc, #144]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005414:	2201      	movs	r2, #1
 8005416:	fa02 f303 	lsl.w	r3, r2, r3
 800541a:	43da      	mvns	r2, r3
 800541c:	4b21      	ldr	r3, [pc, #132]	; (80054a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4013      	ands	r3, r2
 8005422:	4a20      	ldr	r2, [pc, #128]	; (80054a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005424:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542c:	d10a      	bne.n	8005444 <prvAddCurrentTaskToDelayedList+0x58>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005434:	4b1a      	ldr	r3, [pc, #104]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3304      	adds	r3, #4
 800543a:	4619      	mov	r1, r3
 800543c:	481a      	ldr	r0, [pc, #104]	; (80054a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800543e:	f7ff fa1a 	bl	8004876 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005442:	e026      	b.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4413      	add	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800544c:	4b14      	ldr	r3, [pc, #80]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	429a      	cmp	r2, r3
 800545a:	d209      	bcs.n	8005470 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800545c:	4b13      	ldr	r3, [pc, #76]	; (80054ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	4b0f      	ldr	r3, [pc, #60]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	3304      	adds	r3, #4
 8005466:	4619      	mov	r1, r3
 8005468:	4610      	mov	r0, r2
 800546a:	f7ff fa27 	bl	80048bc <vListInsert>
}
 800546e:	e010      	b.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005470:	4b0f      	ldr	r3, [pc, #60]	; (80054b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	4b0a      	ldr	r3, [pc, #40]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3304      	adds	r3, #4
 800547a:	4619      	mov	r1, r3
 800547c:	4610      	mov	r0, r2
 800547e:	f7ff fa1d 	bl	80048bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005482:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	429a      	cmp	r2, r3
 800548a:	d202      	bcs.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800548c:	4a09      	ldr	r2, [pc, #36]	; (80054b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	6013      	str	r3, [r2, #0]
}
 8005492:	bf00      	nop
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	20000b34 	.word	0x20000b34
 80054a0:	20000a30 	.word	0x20000a30
 80054a4:	20000b38 	.word	0x20000b38
 80054a8:	20000b1c 	.word	0x20000b1c
 80054ac:	20000aec 	.word	0x20000aec
 80054b0:	20000ae8 	.word	0x20000ae8
 80054b4:	20000b50 	.word	0x20000b50

080054b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3b04      	subs	r3, #4
 80054c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3b04      	subs	r3, #4
 80054d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f023 0201 	bic.w	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	3b04      	subs	r3, #4
 80054e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80054e8:	4a08      	ldr	r2, [pc, #32]	; (800550c <pxPortInitialiseStack+0x54>)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	3b14      	subs	r3, #20
 80054f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3b20      	subs	r3, #32
 80054fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005500:	68fb      	ldr	r3, [r7, #12]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr
 800550c:	08005511 	.word	0x08005511

08005510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005516:	2300      	movs	r3, #0
 8005518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800551a:	4b12      	ldr	r3, [pc, #72]	; (8005564 <prvTaskExitError+0x54>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005522:	d00a      	beq.n	800553a <prvTaskExitError+0x2a>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	e7fe      	b.n	8005538 <prvTaskExitError+0x28>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	60bb      	str	r3, [r7, #8]
}
 800554c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800554e:	bf00      	nop
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0fc      	beq.n	8005550 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005556:	bf00      	nop
 8005558:	bf00      	nop
 800555a:	3714      	adds	r7, #20
 800555c:	46bd      	mov	sp, r7
 800555e:	bc80      	pop	{r7}
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	2000000c 	.word	0x2000000c
	...

08005570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005570:	4b07      	ldr	r3, [pc, #28]	; (8005590 <pxCurrentTCBConst2>)
 8005572:	6819      	ldr	r1, [r3, #0]
 8005574:	6808      	ldr	r0, [r1, #0]
 8005576:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800557a:	f380 8809 	msr	PSP, r0
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f380 8811 	msr	BASEPRI, r0
 800558a:	f04e 0e0d 	orr.w	lr, lr, #13
 800558e:	4770      	bx	lr

08005590 <pxCurrentTCBConst2>:
 8005590:	20000a30 	.word	0x20000a30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005594:	bf00      	nop
 8005596:	bf00      	nop

08005598 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005598:	4806      	ldr	r0, [pc, #24]	; (80055b4 <prvPortStartFirstTask+0x1c>)
 800559a:	6800      	ldr	r0, [r0, #0]
 800559c:	6800      	ldr	r0, [r0, #0]
 800559e:	f380 8808 	msr	MSP, r0
 80055a2:	b662      	cpsie	i
 80055a4:	b661      	cpsie	f
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	df00      	svc	0
 80055b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80055b2:	bf00      	nop
 80055b4:	e000ed08 	.word	0xe000ed08

080055b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80055be:	4b32      	ldr	r3, [pc, #200]	; (8005688 <xPortStartScheduler+0xd0>)
 80055c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	22ff      	movs	r2, #255	; 0xff
 80055ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	4b2a      	ldr	r3, [pc, #168]	; (800568c <xPortStartScheduler+0xd4>)
 80055e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055e6:	4b2a      	ldr	r3, [pc, #168]	; (8005690 <xPortStartScheduler+0xd8>)
 80055e8:	2207      	movs	r2, #7
 80055ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055ec:	e009      	b.n	8005602 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80055ee:	4b28      	ldr	r3, [pc, #160]	; (8005690 <xPortStartScheduler+0xd8>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	4a26      	ldr	r2, [pc, #152]	; (8005690 <xPortStartScheduler+0xd8>)
 80055f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80055f8:	78fb      	ldrb	r3, [r7, #3]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005602:	78fb      	ldrb	r3, [r7, #3]
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560a:	2b80      	cmp	r3, #128	; 0x80
 800560c:	d0ef      	beq.n	80055ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800560e:	4b20      	ldr	r3, [pc, #128]	; (8005690 <xPortStartScheduler+0xd8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f1c3 0307 	rsb	r3, r3, #7
 8005616:	2b04      	cmp	r3, #4
 8005618:	d00a      	beq.n	8005630 <xPortStartScheduler+0x78>
	__asm volatile
 800561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	60bb      	str	r3, [r7, #8]
}
 800562c:	bf00      	nop
 800562e:	e7fe      	b.n	800562e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005630:	4b17      	ldr	r3, [pc, #92]	; (8005690 <xPortStartScheduler+0xd8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	4a16      	ldr	r2, [pc, #88]	; (8005690 <xPortStartScheduler+0xd8>)
 8005638:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800563a:	4b15      	ldr	r3, [pc, #84]	; (8005690 <xPortStartScheduler+0xd8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005642:	4a13      	ldr	r2, [pc, #76]	; (8005690 <xPortStartScheduler+0xd8>)
 8005644:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800564e:	4b11      	ldr	r3, [pc, #68]	; (8005694 <xPortStartScheduler+0xdc>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a10      	ldr	r2, [pc, #64]	; (8005694 <xPortStartScheduler+0xdc>)
 8005654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005658:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800565a:	4b0e      	ldr	r3, [pc, #56]	; (8005694 <xPortStartScheduler+0xdc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a0d      	ldr	r2, [pc, #52]	; (8005694 <xPortStartScheduler+0xdc>)
 8005660:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005664:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005666:	f000 f8b9 	bl	80057dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800566a:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <xPortStartScheduler+0xe0>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005670:	f7ff ff92 	bl	8005598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005674:	f7ff fd8a 	bl	800518c <vTaskSwitchContext>
	prvTaskExitError();
 8005678:	f7ff ff4a 	bl	8005510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	e000e400 	.word	0xe000e400
 800568c:	20000b5c 	.word	0x20000b5c
 8005690:	20000b60 	.word	0x20000b60
 8005694:	e000ed20 	.word	0xe000ed20
 8005698:	2000000c 	.word	0x2000000c

0800569c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
	__asm volatile
 80056a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	607b      	str	r3, [r7, #4]
}
 80056b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80056b6:	4b0f      	ldr	r3, [pc, #60]	; (80056f4 <vPortEnterCritical+0x58>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3301      	adds	r3, #1
 80056bc:	4a0d      	ldr	r2, [pc, #52]	; (80056f4 <vPortEnterCritical+0x58>)
 80056be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056c0:	4b0c      	ldr	r3, [pc, #48]	; (80056f4 <vPortEnterCritical+0x58>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d10f      	bne.n	80056e8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056c8:	4b0b      	ldr	r3, [pc, #44]	; (80056f8 <vPortEnterCritical+0x5c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <vPortEnterCritical+0x4c>
	__asm volatile
 80056d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d6:	f383 8811 	msr	BASEPRI, r3
 80056da:	f3bf 8f6f 	isb	sy
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	603b      	str	r3, [r7, #0]
}
 80056e4:	bf00      	nop
 80056e6:	e7fe      	b.n	80056e6 <vPortEnterCritical+0x4a>
	}
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	2000000c 	.word	0x2000000c
 80056f8:	e000ed04 	.word	0xe000ed04

080056fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005702:	4b11      	ldr	r3, [pc, #68]	; (8005748 <vPortExitCritical+0x4c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <vPortExitCritical+0x24>
	__asm volatile
 800570a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570e:	f383 8811 	msr	BASEPRI, r3
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	f3bf 8f4f 	dsb	sy
 800571a:	607b      	str	r3, [r7, #4]
}
 800571c:	bf00      	nop
 800571e:	e7fe      	b.n	800571e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005720:	4b09      	ldr	r3, [pc, #36]	; (8005748 <vPortExitCritical+0x4c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3b01      	subs	r3, #1
 8005726:	4a08      	ldr	r2, [pc, #32]	; (8005748 <vPortExitCritical+0x4c>)
 8005728:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800572a:	4b07      	ldr	r3, [pc, #28]	; (8005748 <vPortExitCritical+0x4c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d105      	bne.n	800573e <vPortExitCritical+0x42>
 8005732:	2300      	movs	r3, #0
 8005734:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800573c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr
 8005748:	2000000c 	.word	0x2000000c
 800574c:	00000000 	.word	0x00000000

08005750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005750:	f3ef 8009 	mrs	r0, PSP
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	4b0d      	ldr	r3, [pc, #52]	; (8005790 <pxCurrentTCBConst>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005760:	6010      	str	r0, [r2, #0]
 8005762:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005766:	f04f 0050 	mov.w	r0, #80	; 0x50
 800576a:	f380 8811 	msr	BASEPRI, r0
 800576e:	f7ff fd0d 	bl	800518c <vTaskSwitchContext>
 8005772:	f04f 0000 	mov.w	r0, #0
 8005776:	f380 8811 	msr	BASEPRI, r0
 800577a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800577e:	6819      	ldr	r1, [r3, #0]
 8005780:	6808      	ldr	r0, [r1, #0]
 8005782:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005786:	f380 8809 	msr	PSP, r0
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	4770      	bx	lr

08005790 <pxCurrentTCBConst>:
 8005790:	20000a30 	.word	0x20000a30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop

08005798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
	__asm volatile
 800579e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a2:	f383 8811 	msr	BASEPRI, r3
 80057a6:	f3bf 8f6f 	isb	sy
 80057aa:	f3bf 8f4f 	dsb	sy
 80057ae:	607b      	str	r3, [r7, #4]
}
 80057b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80057b2:	f7ff fc33 	bl	800501c <xTaskIncrementTick>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80057bc:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <SysTick_Handler+0x40>)
 80057be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	2300      	movs	r3, #0
 80057c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	f383 8811 	msr	BASEPRI, r3
}
 80057ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80057d0:	bf00      	nop
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	e000ed04 	.word	0xe000ed04

080057dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057e0:	4b0a      	ldr	r3, [pc, #40]	; (800580c <vPortSetupTimerInterrupt+0x30>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057e6:	4b0a      	ldr	r3, [pc, #40]	; (8005810 <vPortSetupTimerInterrupt+0x34>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057ec:	4b09      	ldr	r3, [pc, #36]	; (8005814 <vPortSetupTimerInterrupt+0x38>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a09      	ldr	r2, [pc, #36]	; (8005818 <vPortSetupTimerInterrupt+0x3c>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	099b      	lsrs	r3, r3, #6
 80057f8:	4a08      	ldr	r2, [pc, #32]	; (800581c <vPortSetupTimerInterrupt+0x40>)
 80057fa:	3b01      	subs	r3, #1
 80057fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057fe:	4b03      	ldr	r3, [pc, #12]	; (800580c <vPortSetupTimerInterrupt+0x30>)
 8005800:	2207      	movs	r2, #7
 8005802:	601a      	str	r2, [r3, #0]
}
 8005804:	bf00      	nop
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr
 800580c:	e000e010 	.word	0xe000e010
 8005810:	e000e018 	.word	0xe000e018
 8005814:	20000000 	.word	0x20000000
 8005818:	10624dd3 	.word	0x10624dd3
 800581c:	e000e014 	.word	0xe000e014

08005820 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b08a      	sub	sp, #40	; 0x28
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005828:	2300      	movs	r3, #0
 800582a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800582c:	f7ff fb4c 	bl	8004ec8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005830:	4b5b      	ldr	r3, [pc, #364]	; (80059a0 <pvPortMalloc+0x180>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005838:	f000 f920 	bl	8005a7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800583c:	4b59      	ldr	r3, [pc, #356]	; (80059a4 <pvPortMalloc+0x184>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	f040 8093 	bne.w	8005970 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01d      	beq.n	800588c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005850:	2208      	movs	r2, #8
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4413      	add	r3, r2
 8005856:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	2b00      	cmp	r3, #0
 8005860:	d014      	beq.n	800588c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f023 0307 	bic.w	r3, r3, #7
 8005868:	3308      	adds	r3, #8
 800586a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <pvPortMalloc+0x6c>
	__asm volatile
 8005876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	617b      	str	r3, [r7, #20]
}
 8005888:	bf00      	nop
 800588a:	e7fe      	b.n	800588a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d06e      	beq.n	8005970 <pvPortMalloc+0x150>
 8005892:	4b45      	ldr	r3, [pc, #276]	; (80059a8 <pvPortMalloc+0x188>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	429a      	cmp	r2, r3
 800589a:	d869      	bhi.n	8005970 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800589c:	4b43      	ldr	r3, [pc, #268]	; (80059ac <pvPortMalloc+0x18c>)
 800589e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80058a0:	4b42      	ldr	r3, [pc, #264]	; (80059ac <pvPortMalloc+0x18c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058a6:	e004      	b.n	80058b2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d903      	bls.n	80058c4 <pvPortMalloc+0xa4>
 80058bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1f1      	bne.n	80058a8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058c4:	4b36      	ldr	r3, [pc, #216]	; (80059a0 <pvPortMalloc+0x180>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d050      	beq.n	8005970 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2208      	movs	r2, #8
 80058d4:	4413      	add	r3, r2
 80058d6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	2308      	movs	r3, #8
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d91f      	bls.n	8005930 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4413      	add	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	f003 0307 	and.w	r3, r3, #7
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <pvPortMalloc+0xf8>
	__asm volatile
 8005902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	613b      	str	r3, [r7, #16]
}
 8005914:	bf00      	nop
 8005916:	e7fe      	b.n	8005916 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800592a:	69b8      	ldr	r0, [r7, #24]
 800592c:	f000 f908 	bl	8005b40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005930:	4b1d      	ldr	r3, [pc, #116]	; (80059a8 <pvPortMalloc+0x188>)
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	4a1b      	ldr	r2, [pc, #108]	; (80059a8 <pvPortMalloc+0x188>)
 800593c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800593e:	4b1a      	ldr	r3, [pc, #104]	; (80059a8 <pvPortMalloc+0x188>)
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b1b      	ldr	r3, [pc, #108]	; (80059b0 <pvPortMalloc+0x190>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d203      	bcs.n	8005952 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800594a:	4b17      	ldr	r3, [pc, #92]	; (80059a8 <pvPortMalloc+0x188>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a18      	ldr	r2, [pc, #96]	; (80059b0 <pvPortMalloc+0x190>)
 8005950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	4b13      	ldr	r3, [pc, #76]	; (80059a4 <pvPortMalloc+0x184>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	431a      	orrs	r2, r3
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005966:	4b13      	ldr	r3, [pc, #76]	; (80059b4 <pvPortMalloc+0x194>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	3301      	adds	r3, #1
 800596c:	4a11      	ldr	r2, [pc, #68]	; (80059b4 <pvPortMalloc+0x194>)
 800596e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005970:	f7ff fab8 	bl	8004ee4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00a      	beq.n	8005994 <pvPortMalloc+0x174>
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	60fb      	str	r3, [r7, #12]
}
 8005990:	bf00      	nop
 8005992:	e7fe      	b.n	8005992 <pvPortMalloc+0x172>
	return pvReturn;
 8005994:	69fb      	ldr	r3, [r7, #28]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3728      	adds	r7, #40	; 0x28
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	2000176c 	.word	0x2000176c
 80059a4:	20001780 	.word	0x20001780
 80059a8:	20001770 	.word	0x20001770
 80059ac:	20001764 	.word	0x20001764
 80059b0:	20001774 	.word	0x20001774
 80059b4:	20001778 	.word	0x20001778

080059b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d04d      	beq.n	8005a66 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059ca:	2308      	movs	r3, #8
 80059cc:	425b      	negs	r3, r3
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4413      	add	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	4b24      	ldr	r3, [pc, #144]	; (8005a70 <vPortFree+0xb8>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4013      	ands	r3, r2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10a      	bne.n	80059fc <vPortFree+0x44>
	__asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	60fb      	str	r3, [r7, #12]
}
 80059f8:	bf00      	nop
 80059fa:	e7fe      	b.n	80059fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00a      	beq.n	8005a1a <vPortFree+0x62>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	60bb      	str	r3, [r7, #8]
}
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	4b14      	ldr	r3, [pc, #80]	; (8005a70 <vPortFree+0xb8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d01e      	beq.n	8005a66 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d11a      	bne.n	8005a66 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	4b0e      	ldr	r3, [pc, #56]	; (8005a70 <vPortFree+0xb8>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	401a      	ands	r2, r3
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a40:	f7ff fa42 	bl	8004ec8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	4b0a      	ldr	r3, [pc, #40]	; (8005a74 <vPortFree+0xbc>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	4a09      	ldr	r2, [pc, #36]	; (8005a74 <vPortFree+0xbc>)
 8005a50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a52:	6938      	ldr	r0, [r7, #16]
 8005a54:	f000 f874 	bl	8005b40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005a58:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <vPortFree+0xc0>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	4a06      	ldr	r2, [pc, #24]	; (8005a78 <vPortFree+0xc0>)
 8005a60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005a62:	f7ff fa3f 	bl	8004ee4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a66:	bf00      	nop
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	20001780 	.word	0x20001780
 8005a74:	20001770 	.word	0x20001770
 8005a78:	2000177c 	.word	0x2000177c

08005a7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005a86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a88:	4b27      	ldr	r3, [pc, #156]	; (8005b28 <prvHeapInit+0xac>)
 8005a8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00c      	beq.n	8005ab0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3307      	adds	r3, #7
 8005a9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0307 	bic.w	r3, r3, #7
 8005aa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	4a1f      	ldr	r2, [pc, #124]	; (8005b28 <prvHeapInit+0xac>)
 8005aac:	4413      	add	r3, r2
 8005aae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ab4:	4a1d      	ldr	r2, [pc, #116]	; (8005b2c <prvHeapInit+0xb0>)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005aba:	4b1c      	ldr	r3, [pc, #112]	; (8005b2c <prvHeapInit+0xb0>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ac8:	2208      	movs	r2, #8
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	1a9b      	subs	r3, r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0307 	bic.w	r3, r3, #7
 8005ad6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4a15      	ldr	r2, [pc, #84]	; (8005b30 <prvHeapInit+0xb4>)
 8005adc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ade:	4b14      	ldr	r3, [pc, #80]	; (8005b30 <prvHeapInit+0xb4>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ae6:	4b12      	ldr	r3, [pc, #72]	; (8005b30 <prvHeapInit+0xb4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	1ad2      	subs	r2, r2, r3
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005afc:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <prvHeapInit+0xb4>)
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4a0a      	ldr	r2, [pc, #40]	; (8005b34 <prvHeapInit+0xb8>)
 8005b0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	4a09      	ldr	r2, [pc, #36]	; (8005b38 <prvHeapInit+0xbc>)
 8005b12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b14:	4b09      	ldr	r3, [pc, #36]	; (8005b3c <prvHeapInit+0xc0>)
 8005b16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b1a:	601a      	str	r2, [r3, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000b64 	.word	0x20000b64
 8005b2c:	20001764 	.word	0x20001764
 8005b30:	2000176c 	.word	0x2000176c
 8005b34:	20001774 	.word	0x20001774
 8005b38:	20001770 	.word	0x20001770
 8005b3c:	20001780 	.word	0x20001780

08005b40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b48:	4b27      	ldr	r3, [pc, #156]	; (8005be8 <prvInsertBlockIntoFreeList+0xa8>)
 8005b4a:	60fb      	str	r3, [r7, #12]
 8005b4c:	e002      	b.n	8005b54 <prvInsertBlockIntoFreeList+0x14>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d8f7      	bhi.n	8005b4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	4413      	add	r3, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d108      	bne.n	8005b82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	441a      	add	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	441a      	add	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d118      	bne.n	8005bc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	4b14      	ldr	r3, [pc, #80]	; (8005bec <prvInsertBlockIntoFreeList+0xac>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d00d      	beq.n	8005bbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	441a      	add	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	e008      	b.n	8005bd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005bbe:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <prvInsertBlockIntoFreeList+0xac>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	e003      	b.n	8005bd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d002      	beq.n	8005bde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bc80      	pop	{r7}
 8005be6:	4770      	bx	lr
 8005be8:	20001764 	.word	0x20001764
 8005bec:	2000176c 	.word	0x2000176c

08005bf0 <__errno>:
 8005bf0:	4b01      	ldr	r3, [pc, #4]	; (8005bf8 <__errno+0x8>)
 8005bf2:	6818      	ldr	r0, [r3, #0]
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	20000010 	.word	0x20000010

08005bfc <__libc_init_array>:
 8005bfc:	b570      	push	{r4, r5, r6, lr}
 8005bfe:	2600      	movs	r6, #0
 8005c00:	4d0c      	ldr	r5, [pc, #48]	; (8005c34 <__libc_init_array+0x38>)
 8005c02:	4c0d      	ldr	r4, [pc, #52]	; (8005c38 <__libc_init_array+0x3c>)
 8005c04:	1b64      	subs	r4, r4, r5
 8005c06:	10a4      	asrs	r4, r4, #2
 8005c08:	42a6      	cmp	r6, r4
 8005c0a:	d109      	bne.n	8005c20 <__libc_init_array+0x24>
 8005c0c:	f002 fefe 	bl	8008a0c <_init>
 8005c10:	2600      	movs	r6, #0
 8005c12:	4d0a      	ldr	r5, [pc, #40]	; (8005c3c <__libc_init_array+0x40>)
 8005c14:	4c0a      	ldr	r4, [pc, #40]	; (8005c40 <__libc_init_array+0x44>)
 8005c16:	1b64      	subs	r4, r4, r5
 8005c18:	10a4      	asrs	r4, r4, #2
 8005c1a:	42a6      	cmp	r6, r4
 8005c1c:	d105      	bne.n	8005c2a <__libc_init_array+0x2e>
 8005c1e:	bd70      	pop	{r4, r5, r6, pc}
 8005c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c24:	4798      	blx	r3
 8005c26:	3601      	adds	r6, #1
 8005c28:	e7ee      	b.n	8005c08 <__libc_init_array+0xc>
 8005c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c2e:	4798      	blx	r3
 8005c30:	3601      	adds	r6, #1
 8005c32:	e7f2      	b.n	8005c1a <__libc_init_array+0x1e>
 8005c34:	080094dc 	.word	0x080094dc
 8005c38:	080094dc 	.word	0x080094dc
 8005c3c:	080094dc 	.word	0x080094dc
 8005c40:	080094e0 	.word	0x080094e0

08005c44 <malloc>:
 8005c44:	4b02      	ldr	r3, [pc, #8]	; (8005c50 <malloc+0xc>)
 8005c46:	4601      	mov	r1, r0
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	f000 b881 	b.w	8005d50 <_malloc_r>
 8005c4e:	bf00      	nop
 8005c50:	20000010 	.word	0x20000010

08005c54 <memcpy>:
 8005c54:	440a      	add	r2, r1
 8005c56:	4291      	cmp	r1, r2
 8005c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c5c:	d100      	bne.n	8005c60 <memcpy+0xc>
 8005c5e:	4770      	bx	lr
 8005c60:	b510      	push	{r4, lr}
 8005c62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c66:	4291      	cmp	r1, r2
 8005c68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c6c:	d1f9      	bne.n	8005c62 <memcpy+0xe>
 8005c6e:	bd10      	pop	{r4, pc}

08005c70 <memset>:
 8005c70:	4603      	mov	r3, r0
 8005c72:	4402      	add	r2, r0
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d100      	bne.n	8005c7a <memset+0xa>
 8005c78:	4770      	bx	lr
 8005c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c7e:	e7f9      	b.n	8005c74 <memset+0x4>

08005c80 <_free_r>:
 8005c80:	b538      	push	{r3, r4, r5, lr}
 8005c82:	4605      	mov	r5, r0
 8005c84:	2900      	cmp	r1, #0
 8005c86:	d040      	beq.n	8005d0a <_free_r+0x8a>
 8005c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c8c:	1f0c      	subs	r4, r1, #4
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	bfb8      	it	lt
 8005c92:	18e4      	addlt	r4, r4, r3
 8005c94:	f001 fbf4 	bl	8007480 <__malloc_lock>
 8005c98:	4a1c      	ldr	r2, [pc, #112]	; (8005d0c <_free_r+0x8c>)
 8005c9a:	6813      	ldr	r3, [r2, #0]
 8005c9c:	b933      	cbnz	r3, 8005cac <_free_r+0x2c>
 8005c9e:	6063      	str	r3, [r4, #4]
 8005ca0:	6014      	str	r4, [r2, #0]
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ca8:	f001 bbf0 	b.w	800748c <__malloc_unlock>
 8005cac:	42a3      	cmp	r3, r4
 8005cae:	d908      	bls.n	8005cc2 <_free_r+0x42>
 8005cb0:	6820      	ldr	r0, [r4, #0]
 8005cb2:	1821      	adds	r1, r4, r0
 8005cb4:	428b      	cmp	r3, r1
 8005cb6:	bf01      	itttt	eq
 8005cb8:	6819      	ldreq	r1, [r3, #0]
 8005cba:	685b      	ldreq	r3, [r3, #4]
 8005cbc:	1809      	addeq	r1, r1, r0
 8005cbe:	6021      	streq	r1, [r4, #0]
 8005cc0:	e7ed      	b.n	8005c9e <_free_r+0x1e>
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	b10b      	cbz	r3, 8005ccc <_free_r+0x4c>
 8005cc8:	42a3      	cmp	r3, r4
 8005cca:	d9fa      	bls.n	8005cc2 <_free_r+0x42>
 8005ccc:	6811      	ldr	r1, [r2, #0]
 8005cce:	1850      	adds	r0, r2, r1
 8005cd0:	42a0      	cmp	r0, r4
 8005cd2:	d10b      	bne.n	8005cec <_free_r+0x6c>
 8005cd4:	6820      	ldr	r0, [r4, #0]
 8005cd6:	4401      	add	r1, r0
 8005cd8:	1850      	adds	r0, r2, r1
 8005cda:	4283      	cmp	r3, r0
 8005cdc:	6011      	str	r1, [r2, #0]
 8005cde:	d1e0      	bne.n	8005ca2 <_free_r+0x22>
 8005ce0:	6818      	ldr	r0, [r3, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	4401      	add	r1, r0
 8005ce6:	6011      	str	r1, [r2, #0]
 8005ce8:	6053      	str	r3, [r2, #4]
 8005cea:	e7da      	b.n	8005ca2 <_free_r+0x22>
 8005cec:	d902      	bls.n	8005cf4 <_free_r+0x74>
 8005cee:	230c      	movs	r3, #12
 8005cf0:	602b      	str	r3, [r5, #0]
 8005cf2:	e7d6      	b.n	8005ca2 <_free_r+0x22>
 8005cf4:	6820      	ldr	r0, [r4, #0]
 8005cf6:	1821      	adds	r1, r4, r0
 8005cf8:	428b      	cmp	r3, r1
 8005cfa:	bf01      	itttt	eq
 8005cfc:	6819      	ldreq	r1, [r3, #0]
 8005cfe:	685b      	ldreq	r3, [r3, #4]
 8005d00:	1809      	addeq	r1, r1, r0
 8005d02:	6021      	streq	r1, [r4, #0]
 8005d04:	6063      	str	r3, [r4, #4]
 8005d06:	6054      	str	r4, [r2, #4]
 8005d08:	e7cb      	b.n	8005ca2 <_free_r+0x22>
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	20001784 	.word	0x20001784

08005d10 <sbrk_aligned>:
 8005d10:	b570      	push	{r4, r5, r6, lr}
 8005d12:	4e0e      	ldr	r6, [pc, #56]	; (8005d4c <sbrk_aligned+0x3c>)
 8005d14:	460c      	mov	r4, r1
 8005d16:	6831      	ldr	r1, [r6, #0]
 8005d18:	4605      	mov	r5, r0
 8005d1a:	b911      	cbnz	r1, 8005d22 <sbrk_aligned+0x12>
 8005d1c:	f000 fcec 	bl	80066f8 <_sbrk_r>
 8005d20:	6030      	str	r0, [r6, #0]
 8005d22:	4621      	mov	r1, r4
 8005d24:	4628      	mov	r0, r5
 8005d26:	f000 fce7 	bl	80066f8 <_sbrk_r>
 8005d2a:	1c43      	adds	r3, r0, #1
 8005d2c:	d00a      	beq.n	8005d44 <sbrk_aligned+0x34>
 8005d2e:	1cc4      	adds	r4, r0, #3
 8005d30:	f024 0403 	bic.w	r4, r4, #3
 8005d34:	42a0      	cmp	r0, r4
 8005d36:	d007      	beq.n	8005d48 <sbrk_aligned+0x38>
 8005d38:	1a21      	subs	r1, r4, r0
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	f000 fcdc 	bl	80066f8 <_sbrk_r>
 8005d40:	3001      	adds	r0, #1
 8005d42:	d101      	bne.n	8005d48 <sbrk_aligned+0x38>
 8005d44:	f04f 34ff 	mov.w	r4, #4294967295
 8005d48:	4620      	mov	r0, r4
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	20001788 	.word	0x20001788

08005d50 <_malloc_r>:
 8005d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d54:	1ccd      	adds	r5, r1, #3
 8005d56:	f025 0503 	bic.w	r5, r5, #3
 8005d5a:	3508      	adds	r5, #8
 8005d5c:	2d0c      	cmp	r5, #12
 8005d5e:	bf38      	it	cc
 8005d60:	250c      	movcc	r5, #12
 8005d62:	2d00      	cmp	r5, #0
 8005d64:	4607      	mov	r7, r0
 8005d66:	db01      	blt.n	8005d6c <_malloc_r+0x1c>
 8005d68:	42a9      	cmp	r1, r5
 8005d6a:	d905      	bls.n	8005d78 <_malloc_r+0x28>
 8005d6c:	230c      	movs	r3, #12
 8005d6e:	2600      	movs	r6, #0
 8005d70:	603b      	str	r3, [r7, #0]
 8005d72:	4630      	mov	r0, r6
 8005d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d78:	4e2e      	ldr	r6, [pc, #184]	; (8005e34 <_malloc_r+0xe4>)
 8005d7a:	f001 fb81 	bl	8007480 <__malloc_lock>
 8005d7e:	6833      	ldr	r3, [r6, #0]
 8005d80:	461c      	mov	r4, r3
 8005d82:	bb34      	cbnz	r4, 8005dd2 <_malloc_r+0x82>
 8005d84:	4629      	mov	r1, r5
 8005d86:	4638      	mov	r0, r7
 8005d88:	f7ff ffc2 	bl	8005d10 <sbrk_aligned>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	4604      	mov	r4, r0
 8005d90:	d14d      	bne.n	8005e2e <_malloc_r+0xde>
 8005d92:	6834      	ldr	r4, [r6, #0]
 8005d94:	4626      	mov	r6, r4
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	d140      	bne.n	8005e1c <_malloc_r+0xcc>
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4638      	mov	r0, r7
 8005da0:	eb04 0803 	add.w	r8, r4, r3
 8005da4:	f000 fca8 	bl	80066f8 <_sbrk_r>
 8005da8:	4580      	cmp	r8, r0
 8005daa:	d13a      	bne.n	8005e22 <_malloc_r+0xd2>
 8005dac:	6821      	ldr	r1, [r4, #0]
 8005dae:	3503      	adds	r5, #3
 8005db0:	1a6d      	subs	r5, r5, r1
 8005db2:	f025 0503 	bic.w	r5, r5, #3
 8005db6:	3508      	adds	r5, #8
 8005db8:	2d0c      	cmp	r5, #12
 8005dba:	bf38      	it	cc
 8005dbc:	250c      	movcc	r5, #12
 8005dbe:	4638      	mov	r0, r7
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f7ff ffa5 	bl	8005d10 <sbrk_aligned>
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d02b      	beq.n	8005e22 <_malloc_r+0xd2>
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	442b      	add	r3, r5
 8005dce:	6023      	str	r3, [r4, #0]
 8005dd0:	e00e      	b.n	8005df0 <_malloc_r+0xa0>
 8005dd2:	6822      	ldr	r2, [r4, #0]
 8005dd4:	1b52      	subs	r2, r2, r5
 8005dd6:	d41e      	bmi.n	8005e16 <_malloc_r+0xc6>
 8005dd8:	2a0b      	cmp	r2, #11
 8005dda:	d916      	bls.n	8005e0a <_malloc_r+0xba>
 8005ddc:	1961      	adds	r1, r4, r5
 8005dde:	42a3      	cmp	r3, r4
 8005de0:	6025      	str	r5, [r4, #0]
 8005de2:	bf18      	it	ne
 8005de4:	6059      	strne	r1, [r3, #4]
 8005de6:	6863      	ldr	r3, [r4, #4]
 8005de8:	bf08      	it	eq
 8005dea:	6031      	streq	r1, [r6, #0]
 8005dec:	5162      	str	r2, [r4, r5]
 8005dee:	604b      	str	r3, [r1, #4]
 8005df0:	4638      	mov	r0, r7
 8005df2:	f104 060b 	add.w	r6, r4, #11
 8005df6:	f001 fb49 	bl	800748c <__malloc_unlock>
 8005dfa:	f026 0607 	bic.w	r6, r6, #7
 8005dfe:	1d23      	adds	r3, r4, #4
 8005e00:	1af2      	subs	r2, r6, r3
 8005e02:	d0b6      	beq.n	8005d72 <_malloc_r+0x22>
 8005e04:	1b9b      	subs	r3, r3, r6
 8005e06:	50a3      	str	r3, [r4, r2]
 8005e08:	e7b3      	b.n	8005d72 <_malloc_r+0x22>
 8005e0a:	6862      	ldr	r2, [r4, #4]
 8005e0c:	42a3      	cmp	r3, r4
 8005e0e:	bf0c      	ite	eq
 8005e10:	6032      	streq	r2, [r6, #0]
 8005e12:	605a      	strne	r2, [r3, #4]
 8005e14:	e7ec      	b.n	8005df0 <_malloc_r+0xa0>
 8005e16:	4623      	mov	r3, r4
 8005e18:	6864      	ldr	r4, [r4, #4]
 8005e1a:	e7b2      	b.n	8005d82 <_malloc_r+0x32>
 8005e1c:	4634      	mov	r4, r6
 8005e1e:	6876      	ldr	r6, [r6, #4]
 8005e20:	e7b9      	b.n	8005d96 <_malloc_r+0x46>
 8005e22:	230c      	movs	r3, #12
 8005e24:	4638      	mov	r0, r7
 8005e26:	603b      	str	r3, [r7, #0]
 8005e28:	f001 fb30 	bl	800748c <__malloc_unlock>
 8005e2c:	e7a1      	b.n	8005d72 <_malloc_r+0x22>
 8005e2e:	6025      	str	r5, [r4, #0]
 8005e30:	e7de      	b.n	8005df0 <_malloc_r+0xa0>
 8005e32:	bf00      	nop
 8005e34:	20001784 	.word	0x20001784

08005e38 <__cvt>:
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e3e:	461f      	mov	r7, r3
 8005e40:	bfbb      	ittet	lt
 8005e42:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005e46:	461f      	movlt	r7, r3
 8005e48:	2300      	movge	r3, #0
 8005e4a:	232d      	movlt	r3, #45	; 0x2d
 8005e4c:	b088      	sub	sp, #32
 8005e4e:	4614      	mov	r4, r2
 8005e50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e52:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005e54:	7013      	strb	r3, [r2, #0]
 8005e56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005e58:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005e5c:	f023 0820 	bic.w	r8, r3, #32
 8005e60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e64:	d005      	beq.n	8005e72 <__cvt+0x3a>
 8005e66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e6a:	d100      	bne.n	8005e6e <__cvt+0x36>
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e000      	b.n	8005e74 <__cvt+0x3c>
 8005e72:	2303      	movs	r3, #3
 8005e74:	aa07      	add	r2, sp, #28
 8005e76:	9204      	str	r2, [sp, #16]
 8005e78:	aa06      	add	r2, sp, #24
 8005e7a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005e7e:	e9cd 3500 	strd	r3, r5, [sp]
 8005e82:	4622      	mov	r2, r4
 8005e84:	463b      	mov	r3, r7
 8005e86:	f000 fcfb 	bl	8006880 <_dtoa_r>
 8005e8a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e8e:	4606      	mov	r6, r0
 8005e90:	d102      	bne.n	8005e98 <__cvt+0x60>
 8005e92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e94:	07db      	lsls	r3, r3, #31
 8005e96:	d522      	bpl.n	8005ede <__cvt+0xa6>
 8005e98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e9c:	eb06 0905 	add.w	r9, r6, r5
 8005ea0:	d110      	bne.n	8005ec4 <__cvt+0x8c>
 8005ea2:	7833      	ldrb	r3, [r6, #0]
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
 8005ea6:	d10a      	bne.n	8005ebe <__cvt+0x86>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4620      	mov	r0, r4
 8005eae:	4639      	mov	r1, r7
 8005eb0:	f7fa fdea 	bl	8000a88 <__aeabi_dcmpeq>
 8005eb4:	b918      	cbnz	r0, 8005ebe <__cvt+0x86>
 8005eb6:	f1c5 0501 	rsb	r5, r5, #1
 8005eba:	f8ca 5000 	str.w	r5, [sl]
 8005ebe:	f8da 3000 	ldr.w	r3, [sl]
 8005ec2:	4499      	add	r9, r3
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	4620      	mov	r0, r4
 8005eca:	4639      	mov	r1, r7
 8005ecc:	f7fa fddc 	bl	8000a88 <__aeabi_dcmpeq>
 8005ed0:	b108      	cbz	r0, 8005ed6 <__cvt+0x9e>
 8005ed2:	f8cd 901c 	str.w	r9, [sp, #28]
 8005ed6:	2230      	movs	r2, #48	; 0x30
 8005ed8:	9b07      	ldr	r3, [sp, #28]
 8005eda:	454b      	cmp	r3, r9
 8005edc:	d307      	bcc.n	8005eee <__cvt+0xb6>
 8005ede:	4630      	mov	r0, r6
 8005ee0:	9b07      	ldr	r3, [sp, #28]
 8005ee2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005ee4:	1b9b      	subs	r3, r3, r6
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	b008      	add	sp, #32
 8005eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eee:	1c59      	adds	r1, r3, #1
 8005ef0:	9107      	str	r1, [sp, #28]
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	e7f0      	b.n	8005ed8 <__cvt+0xa0>

08005ef6 <__exponent>:
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005efa:	2900      	cmp	r1, #0
 8005efc:	f803 2b02 	strb.w	r2, [r3], #2
 8005f00:	bfb6      	itet	lt
 8005f02:	222d      	movlt	r2, #45	; 0x2d
 8005f04:	222b      	movge	r2, #43	; 0x2b
 8005f06:	4249      	neglt	r1, r1
 8005f08:	2909      	cmp	r1, #9
 8005f0a:	7042      	strb	r2, [r0, #1]
 8005f0c:	dd2b      	ble.n	8005f66 <__exponent+0x70>
 8005f0e:	f10d 0407 	add.w	r4, sp, #7
 8005f12:	46a4      	mov	ip, r4
 8005f14:	270a      	movs	r7, #10
 8005f16:	fb91 f6f7 	sdiv	r6, r1, r7
 8005f1a:	460a      	mov	r2, r1
 8005f1c:	46a6      	mov	lr, r4
 8005f1e:	fb07 1516 	mls	r5, r7, r6, r1
 8005f22:	2a63      	cmp	r2, #99	; 0x63
 8005f24:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005f28:	4631      	mov	r1, r6
 8005f2a:	f104 34ff 	add.w	r4, r4, #4294967295
 8005f2e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005f32:	dcf0      	bgt.n	8005f16 <__exponent+0x20>
 8005f34:	3130      	adds	r1, #48	; 0x30
 8005f36:	f1ae 0502 	sub.w	r5, lr, #2
 8005f3a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005f3e:	4629      	mov	r1, r5
 8005f40:	1c44      	adds	r4, r0, #1
 8005f42:	4561      	cmp	r1, ip
 8005f44:	d30a      	bcc.n	8005f5c <__exponent+0x66>
 8005f46:	f10d 0209 	add.w	r2, sp, #9
 8005f4a:	eba2 020e 	sub.w	r2, r2, lr
 8005f4e:	4565      	cmp	r5, ip
 8005f50:	bf88      	it	hi
 8005f52:	2200      	movhi	r2, #0
 8005f54:	4413      	add	r3, r2
 8005f56:	1a18      	subs	r0, r3, r0
 8005f58:	b003      	add	sp, #12
 8005f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f60:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005f64:	e7ed      	b.n	8005f42 <__exponent+0x4c>
 8005f66:	2330      	movs	r3, #48	; 0x30
 8005f68:	3130      	adds	r1, #48	; 0x30
 8005f6a:	7083      	strb	r3, [r0, #2]
 8005f6c:	70c1      	strb	r1, [r0, #3]
 8005f6e:	1d03      	adds	r3, r0, #4
 8005f70:	e7f1      	b.n	8005f56 <__exponent+0x60>
	...

08005f74 <_printf_float>:
 8005f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f78:	b091      	sub	sp, #68	; 0x44
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005f80:	4616      	mov	r6, r2
 8005f82:	461f      	mov	r7, r3
 8005f84:	4605      	mov	r5, r0
 8005f86:	f001 fa69 	bl	800745c <_localeconv_r>
 8005f8a:	6803      	ldr	r3, [r0, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f90:	f7fa f94e 	bl	8000230 <strlen>
 8005f94:	2300      	movs	r3, #0
 8005f96:	930e      	str	r3, [sp, #56]	; 0x38
 8005f98:	f8d8 3000 	ldr.w	r3, [r8]
 8005f9c:	900a      	str	r0, [sp, #40]	; 0x28
 8005f9e:	3307      	adds	r3, #7
 8005fa0:	f023 0307 	bic.w	r3, r3, #7
 8005fa4:	f103 0208 	add.w	r2, r3, #8
 8005fa8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005fac:	f8d4 b000 	ldr.w	fp, [r4]
 8005fb0:	f8c8 2000 	str.w	r2, [r8]
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005fbc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005fc0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005fc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fca:	4640      	mov	r0, r8
 8005fcc:	4b9c      	ldr	r3, [pc, #624]	; (8006240 <_printf_float+0x2cc>)
 8005fce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fd0:	f7fa fd8c 	bl	8000aec <__aeabi_dcmpun>
 8005fd4:	bb70      	cbnz	r0, 8006034 <_printf_float+0xc0>
 8005fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fda:	4640      	mov	r0, r8
 8005fdc:	4b98      	ldr	r3, [pc, #608]	; (8006240 <_printf_float+0x2cc>)
 8005fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fe0:	f7fa fd66 	bl	8000ab0 <__aeabi_dcmple>
 8005fe4:	bb30      	cbnz	r0, 8006034 <_printf_float+0xc0>
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	2300      	movs	r3, #0
 8005fea:	4640      	mov	r0, r8
 8005fec:	4651      	mov	r1, sl
 8005fee:	f7fa fd55 	bl	8000a9c <__aeabi_dcmplt>
 8005ff2:	b110      	cbz	r0, 8005ffa <_printf_float+0x86>
 8005ff4:	232d      	movs	r3, #45	; 0x2d
 8005ff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ffa:	4b92      	ldr	r3, [pc, #584]	; (8006244 <_printf_float+0x2d0>)
 8005ffc:	4892      	ldr	r0, [pc, #584]	; (8006248 <_printf_float+0x2d4>)
 8005ffe:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006002:	bf94      	ite	ls
 8006004:	4698      	movls	r8, r3
 8006006:	4680      	movhi	r8, r0
 8006008:	2303      	movs	r3, #3
 800600a:	f04f 0a00 	mov.w	sl, #0
 800600e:	6123      	str	r3, [r4, #16]
 8006010:	f02b 0304 	bic.w	r3, fp, #4
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	4633      	mov	r3, r6
 8006018:	4621      	mov	r1, r4
 800601a:	4628      	mov	r0, r5
 800601c:	9700      	str	r7, [sp, #0]
 800601e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006020:	f000 f9d4 	bl	80063cc <_printf_common>
 8006024:	3001      	adds	r0, #1
 8006026:	f040 8090 	bne.w	800614a <_printf_float+0x1d6>
 800602a:	f04f 30ff 	mov.w	r0, #4294967295
 800602e:	b011      	add	sp, #68	; 0x44
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006034:	4642      	mov	r2, r8
 8006036:	4653      	mov	r3, sl
 8006038:	4640      	mov	r0, r8
 800603a:	4651      	mov	r1, sl
 800603c:	f7fa fd56 	bl	8000aec <__aeabi_dcmpun>
 8006040:	b148      	cbz	r0, 8006056 <_printf_float+0xe2>
 8006042:	f1ba 0f00 	cmp.w	sl, #0
 8006046:	bfb8      	it	lt
 8006048:	232d      	movlt	r3, #45	; 0x2d
 800604a:	4880      	ldr	r0, [pc, #512]	; (800624c <_printf_float+0x2d8>)
 800604c:	bfb8      	it	lt
 800604e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006052:	4b7f      	ldr	r3, [pc, #508]	; (8006250 <_printf_float+0x2dc>)
 8006054:	e7d3      	b.n	8005ffe <_printf_float+0x8a>
 8006056:	6863      	ldr	r3, [r4, #4]
 8006058:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800605c:	1c5a      	adds	r2, r3, #1
 800605e:	d142      	bne.n	80060e6 <_printf_float+0x172>
 8006060:	2306      	movs	r3, #6
 8006062:	6063      	str	r3, [r4, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	9206      	str	r2, [sp, #24]
 8006068:	aa0e      	add	r2, sp, #56	; 0x38
 800606a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800606e:	aa0d      	add	r2, sp, #52	; 0x34
 8006070:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006074:	9203      	str	r2, [sp, #12]
 8006076:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800607a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800607e:	6023      	str	r3, [r4, #0]
 8006080:	6863      	ldr	r3, [r4, #4]
 8006082:	4642      	mov	r2, r8
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	4628      	mov	r0, r5
 8006088:	4653      	mov	r3, sl
 800608a:	910b      	str	r1, [sp, #44]	; 0x2c
 800608c:	f7ff fed4 	bl	8005e38 <__cvt>
 8006090:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006092:	4680      	mov	r8, r0
 8006094:	2947      	cmp	r1, #71	; 0x47
 8006096:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006098:	d108      	bne.n	80060ac <_printf_float+0x138>
 800609a:	1cc8      	adds	r0, r1, #3
 800609c:	db02      	blt.n	80060a4 <_printf_float+0x130>
 800609e:	6863      	ldr	r3, [r4, #4]
 80060a0:	4299      	cmp	r1, r3
 80060a2:	dd40      	ble.n	8006126 <_printf_float+0x1b2>
 80060a4:	f1a9 0902 	sub.w	r9, r9, #2
 80060a8:	fa5f f989 	uxtb.w	r9, r9
 80060ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80060b0:	d81f      	bhi.n	80060f2 <_printf_float+0x17e>
 80060b2:	464a      	mov	r2, r9
 80060b4:	3901      	subs	r1, #1
 80060b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80060ba:	910d      	str	r1, [sp, #52]	; 0x34
 80060bc:	f7ff ff1b 	bl	8005ef6 <__exponent>
 80060c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060c2:	4682      	mov	sl, r0
 80060c4:	1813      	adds	r3, r2, r0
 80060c6:	2a01      	cmp	r2, #1
 80060c8:	6123      	str	r3, [r4, #16]
 80060ca:	dc02      	bgt.n	80060d2 <_printf_float+0x15e>
 80060cc:	6822      	ldr	r2, [r4, #0]
 80060ce:	07d2      	lsls	r2, r2, #31
 80060d0:	d501      	bpl.n	80060d6 <_printf_float+0x162>
 80060d2:	3301      	adds	r3, #1
 80060d4:	6123      	str	r3, [r4, #16]
 80060d6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d09b      	beq.n	8006016 <_printf_float+0xa2>
 80060de:	232d      	movs	r3, #45	; 0x2d
 80060e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060e4:	e797      	b.n	8006016 <_printf_float+0xa2>
 80060e6:	2947      	cmp	r1, #71	; 0x47
 80060e8:	d1bc      	bne.n	8006064 <_printf_float+0xf0>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1ba      	bne.n	8006064 <_printf_float+0xf0>
 80060ee:	2301      	movs	r3, #1
 80060f0:	e7b7      	b.n	8006062 <_printf_float+0xee>
 80060f2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80060f6:	d118      	bne.n	800612a <_printf_float+0x1b6>
 80060f8:	2900      	cmp	r1, #0
 80060fa:	6863      	ldr	r3, [r4, #4]
 80060fc:	dd0b      	ble.n	8006116 <_printf_float+0x1a2>
 80060fe:	6121      	str	r1, [r4, #16]
 8006100:	b913      	cbnz	r3, 8006108 <_printf_float+0x194>
 8006102:	6822      	ldr	r2, [r4, #0]
 8006104:	07d0      	lsls	r0, r2, #31
 8006106:	d502      	bpl.n	800610e <_printf_float+0x19a>
 8006108:	3301      	adds	r3, #1
 800610a:	440b      	add	r3, r1
 800610c:	6123      	str	r3, [r4, #16]
 800610e:	f04f 0a00 	mov.w	sl, #0
 8006112:	65a1      	str	r1, [r4, #88]	; 0x58
 8006114:	e7df      	b.n	80060d6 <_printf_float+0x162>
 8006116:	b913      	cbnz	r3, 800611e <_printf_float+0x1aa>
 8006118:	6822      	ldr	r2, [r4, #0]
 800611a:	07d2      	lsls	r2, r2, #31
 800611c:	d501      	bpl.n	8006122 <_printf_float+0x1ae>
 800611e:	3302      	adds	r3, #2
 8006120:	e7f4      	b.n	800610c <_printf_float+0x198>
 8006122:	2301      	movs	r3, #1
 8006124:	e7f2      	b.n	800610c <_printf_float+0x198>
 8006126:	f04f 0967 	mov.w	r9, #103	; 0x67
 800612a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800612c:	4299      	cmp	r1, r3
 800612e:	db05      	blt.n	800613c <_printf_float+0x1c8>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	6121      	str	r1, [r4, #16]
 8006134:	07d8      	lsls	r0, r3, #31
 8006136:	d5ea      	bpl.n	800610e <_printf_float+0x19a>
 8006138:	1c4b      	adds	r3, r1, #1
 800613a:	e7e7      	b.n	800610c <_printf_float+0x198>
 800613c:	2900      	cmp	r1, #0
 800613e:	bfcc      	ite	gt
 8006140:	2201      	movgt	r2, #1
 8006142:	f1c1 0202 	rsble	r2, r1, #2
 8006146:	4413      	add	r3, r2
 8006148:	e7e0      	b.n	800610c <_printf_float+0x198>
 800614a:	6823      	ldr	r3, [r4, #0]
 800614c:	055a      	lsls	r2, r3, #21
 800614e:	d407      	bmi.n	8006160 <_printf_float+0x1ec>
 8006150:	6923      	ldr	r3, [r4, #16]
 8006152:	4642      	mov	r2, r8
 8006154:	4631      	mov	r1, r6
 8006156:	4628      	mov	r0, r5
 8006158:	47b8      	blx	r7
 800615a:	3001      	adds	r0, #1
 800615c:	d12b      	bne.n	80061b6 <_printf_float+0x242>
 800615e:	e764      	b.n	800602a <_printf_float+0xb6>
 8006160:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006164:	f240 80dd 	bls.w	8006322 <_printf_float+0x3ae>
 8006168:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800616c:	2200      	movs	r2, #0
 800616e:	2300      	movs	r3, #0
 8006170:	f7fa fc8a 	bl	8000a88 <__aeabi_dcmpeq>
 8006174:	2800      	cmp	r0, #0
 8006176:	d033      	beq.n	80061e0 <_printf_float+0x26c>
 8006178:	2301      	movs	r3, #1
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	4a35      	ldr	r2, [pc, #212]	; (8006254 <_printf_float+0x2e0>)
 8006180:	47b8      	blx	r7
 8006182:	3001      	adds	r0, #1
 8006184:	f43f af51 	beq.w	800602a <_printf_float+0xb6>
 8006188:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800618c:	429a      	cmp	r2, r3
 800618e:	db02      	blt.n	8006196 <_printf_float+0x222>
 8006190:	6823      	ldr	r3, [r4, #0]
 8006192:	07d8      	lsls	r0, r3, #31
 8006194:	d50f      	bpl.n	80061b6 <_printf_float+0x242>
 8006196:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800619a:	4631      	mov	r1, r6
 800619c:	4628      	mov	r0, r5
 800619e:	47b8      	blx	r7
 80061a0:	3001      	adds	r0, #1
 80061a2:	f43f af42 	beq.w	800602a <_printf_float+0xb6>
 80061a6:	f04f 0800 	mov.w	r8, #0
 80061aa:	f104 091a 	add.w	r9, r4, #26
 80061ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061b0:	3b01      	subs	r3, #1
 80061b2:	4543      	cmp	r3, r8
 80061b4:	dc09      	bgt.n	80061ca <_printf_float+0x256>
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	079b      	lsls	r3, r3, #30
 80061ba:	f100 8102 	bmi.w	80063c2 <_printf_float+0x44e>
 80061be:	68e0      	ldr	r0, [r4, #12]
 80061c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061c2:	4298      	cmp	r0, r3
 80061c4:	bfb8      	it	lt
 80061c6:	4618      	movlt	r0, r3
 80061c8:	e731      	b.n	800602e <_printf_float+0xba>
 80061ca:	2301      	movs	r3, #1
 80061cc:	464a      	mov	r2, r9
 80061ce:	4631      	mov	r1, r6
 80061d0:	4628      	mov	r0, r5
 80061d2:	47b8      	blx	r7
 80061d4:	3001      	adds	r0, #1
 80061d6:	f43f af28 	beq.w	800602a <_printf_float+0xb6>
 80061da:	f108 0801 	add.w	r8, r8, #1
 80061de:	e7e6      	b.n	80061ae <_printf_float+0x23a>
 80061e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	dc38      	bgt.n	8006258 <_printf_float+0x2e4>
 80061e6:	2301      	movs	r3, #1
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	4a19      	ldr	r2, [pc, #100]	; (8006254 <_printf_float+0x2e0>)
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f af1a 	beq.w	800602a <_printf_float+0xb6>
 80061f6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80061fa:	4313      	orrs	r3, r2
 80061fc:	d102      	bne.n	8006204 <_printf_float+0x290>
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	07d9      	lsls	r1, r3, #31
 8006202:	d5d8      	bpl.n	80061b6 <_printf_float+0x242>
 8006204:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006208:	4631      	mov	r1, r6
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	f43f af0b 	beq.w	800602a <_printf_float+0xb6>
 8006214:	f04f 0900 	mov.w	r9, #0
 8006218:	f104 0a1a 	add.w	sl, r4, #26
 800621c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800621e:	425b      	negs	r3, r3
 8006220:	454b      	cmp	r3, r9
 8006222:	dc01      	bgt.n	8006228 <_printf_float+0x2b4>
 8006224:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006226:	e794      	b.n	8006152 <_printf_float+0x1de>
 8006228:	2301      	movs	r3, #1
 800622a:	4652      	mov	r2, sl
 800622c:	4631      	mov	r1, r6
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	f43f aef9 	beq.w	800602a <_printf_float+0xb6>
 8006238:	f109 0901 	add.w	r9, r9, #1
 800623c:	e7ee      	b.n	800621c <_printf_float+0x2a8>
 800623e:	bf00      	nop
 8006240:	7fefffff 	.word	0x7fefffff
 8006244:	08009104 	.word	0x08009104
 8006248:	08009108 	.word	0x08009108
 800624c:	08009110 	.word	0x08009110
 8006250:	0800910c 	.word	0x0800910c
 8006254:	08009114 	.word	0x08009114
 8006258:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800625a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800625c:	429a      	cmp	r2, r3
 800625e:	bfa8      	it	ge
 8006260:	461a      	movge	r2, r3
 8006262:	2a00      	cmp	r2, #0
 8006264:	4691      	mov	r9, r2
 8006266:	dc37      	bgt.n	80062d8 <_printf_float+0x364>
 8006268:	f04f 0b00 	mov.w	fp, #0
 800626c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006270:	f104 021a 	add.w	r2, r4, #26
 8006274:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006278:	ebaa 0309 	sub.w	r3, sl, r9
 800627c:	455b      	cmp	r3, fp
 800627e:	dc33      	bgt.n	80062e8 <_printf_float+0x374>
 8006280:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006284:	429a      	cmp	r2, r3
 8006286:	db3b      	blt.n	8006300 <_printf_float+0x38c>
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	07da      	lsls	r2, r3, #31
 800628c:	d438      	bmi.n	8006300 <_printf_float+0x38c>
 800628e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006290:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006292:	eba3 020a 	sub.w	r2, r3, sl
 8006296:	eba3 0901 	sub.w	r9, r3, r1
 800629a:	4591      	cmp	r9, r2
 800629c:	bfa8      	it	ge
 800629e:	4691      	movge	r9, r2
 80062a0:	f1b9 0f00 	cmp.w	r9, #0
 80062a4:	dc34      	bgt.n	8006310 <_printf_float+0x39c>
 80062a6:	f04f 0800 	mov.w	r8, #0
 80062aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062ae:	f104 0a1a 	add.w	sl, r4, #26
 80062b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80062b6:	1a9b      	subs	r3, r3, r2
 80062b8:	eba3 0309 	sub.w	r3, r3, r9
 80062bc:	4543      	cmp	r3, r8
 80062be:	f77f af7a 	ble.w	80061b6 <_printf_float+0x242>
 80062c2:	2301      	movs	r3, #1
 80062c4:	4652      	mov	r2, sl
 80062c6:	4631      	mov	r1, r6
 80062c8:	4628      	mov	r0, r5
 80062ca:	47b8      	blx	r7
 80062cc:	3001      	adds	r0, #1
 80062ce:	f43f aeac 	beq.w	800602a <_printf_float+0xb6>
 80062d2:	f108 0801 	add.w	r8, r8, #1
 80062d6:	e7ec      	b.n	80062b2 <_printf_float+0x33e>
 80062d8:	4613      	mov	r3, r2
 80062da:	4631      	mov	r1, r6
 80062dc:	4642      	mov	r2, r8
 80062de:	4628      	mov	r0, r5
 80062e0:	47b8      	blx	r7
 80062e2:	3001      	adds	r0, #1
 80062e4:	d1c0      	bne.n	8006268 <_printf_float+0x2f4>
 80062e6:	e6a0      	b.n	800602a <_printf_float+0xb6>
 80062e8:	2301      	movs	r3, #1
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f ae99 	beq.w	800602a <_printf_float+0xb6>
 80062f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80062fa:	f10b 0b01 	add.w	fp, fp, #1
 80062fe:	e7b9      	b.n	8006274 <_printf_float+0x300>
 8006300:	4631      	mov	r1, r6
 8006302:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006306:	4628      	mov	r0, r5
 8006308:	47b8      	blx	r7
 800630a:	3001      	adds	r0, #1
 800630c:	d1bf      	bne.n	800628e <_printf_float+0x31a>
 800630e:	e68c      	b.n	800602a <_printf_float+0xb6>
 8006310:	464b      	mov	r3, r9
 8006312:	4631      	mov	r1, r6
 8006314:	4628      	mov	r0, r5
 8006316:	eb08 020a 	add.w	r2, r8, sl
 800631a:	47b8      	blx	r7
 800631c:	3001      	adds	r0, #1
 800631e:	d1c2      	bne.n	80062a6 <_printf_float+0x332>
 8006320:	e683      	b.n	800602a <_printf_float+0xb6>
 8006322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006324:	2a01      	cmp	r2, #1
 8006326:	dc01      	bgt.n	800632c <_printf_float+0x3b8>
 8006328:	07db      	lsls	r3, r3, #31
 800632a:	d537      	bpl.n	800639c <_printf_float+0x428>
 800632c:	2301      	movs	r3, #1
 800632e:	4642      	mov	r2, r8
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f ae77 	beq.w	800602a <_printf_float+0xb6>
 800633c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006340:	4631      	mov	r1, r6
 8006342:	4628      	mov	r0, r5
 8006344:	47b8      	blx	r7
 8006346:	3001      	adds	r0, #1
 8006348:	f43f ae6f 	beq.w	800602a <_printf_float+0xb6>
 800634c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006350:	2200      	movs	r2, #0
 8006352:	2300      	movs	r3, #0
 8006354:	f7fa fb98 	bl	8000a88 <__aeabi_dcmpeq>
 8006358:	b9d8      	cbnz	r0, 8006392 <_printf_float+0x41e>
 800635a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800635c:	f108 0201 	add.w	r2, r8, #1
 8006360:	3b01      	subs	r3, #1
 8006362:	4631      	mov	r1, r6
 8006364:	4628      	mov	r0, r5
 8006366:	47b8      	blx	r7
 8006368:	3001      	adds	r0, #1
 800636a:	d10e      	bne.n	800638a <_printf_float+0x416>
 800636c:	e65d      	b.n	800602a <_printf_float+0xb6>
 800636e:	2301      	movs	r3, #1
 8006370:	464a      	mov	r2, r9
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f ae56 	beq.w	800602a <_printf_float+0xb6>
 800637e:	f108 0801 	add.w	r8, r8, #1
 8006382:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006384:	3b01      	subs	r3, #1
 8006386:	4543      	cmp	r3, r8
 8006388:	dcf1      	bgt.n	800636e <_printf_float+0x3fa>
 800638a:	4653      	mov	r3, sl
 800638c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006390:	e6e0      	b.n	8006154 <_printf_float+0x1e0>
 8006392:	f04f 0800 	mov.w	r8, #0
 8006396:	f104 091a 	add.w	r9, r4, #26
 800639a:	e7f2      	b.n	8006382 <_printf_float+0x40e>
 800639c:	2301      	movs	r3, #1
 800639e:	4642      	mov	r2, r8
 80063a0:	e7df      	b.n	8006362 <_printf_float+0x3ee>
 80063a2:	2301      	movs	r3, #1
 80063a4:	464a      	mov	r2, r9
 80063a6:	4631      	mov	r1, r6
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	f43f ae3c 	beq.w	800602a <_printf_float+0xb6>
 80063b2:	f108 0801 	add.w	r8, r8, #1
 80063b6:	68e3      	ldr	r3, [r4, #12]
 80063b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80063ba:	1a5b      	subs	r3, r3, r1
 80063bc:	4543      	cmp	r3, r8
 80063be:	dcf0      	bgt.n	80063a2 <_printf_float+0x42e>
 80063c0:	e6fd      	b.n	80061be <_printf_float+0x24a>
 80063c2:	f04f 0800 	mov.w	r8, #0
 80063c6:	f104 0919 	add.w	r9, r4, #25
 80063ca:	e7f4      	b.n	80063b6 <_printf_float+0x442>

080063cc <_printf_common>:
 80063cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063d0:	4616      	mov	r6, r2
 80063d2:	4699      	mov	r9, r3
 80063d4:	688a      	ldr	r2, [r1, #8]
 80063d6:	690b      	ldr	r3, [r1, #16]
 80063d8:	4607      	mov	r7, r0
 80063da:	4293      	cmp	r3, r2
 80063dc:	bfb8      	it	lt
 80063de:	4613      	movlt	r3, r2
 80063e0:	6033      	str	r3, [r6, #0]
 80063e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063e6:	460c      	mov	r4, r1
 80063e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063ec:	b10a      	cbz	r2, 80063f2 <_printf_common+0x26>
 80063ee:	3301      	adds	r3, #1
 80063f0:	6033      	str	r3, [r6, #0]
 80063f2:	6823      	ldr	r3, [r4, #0]
 80063f4:	0699      	lsls	r1, r3, #26
 80063f6:	bf42      	ittt	mi
 80063f8:	6833      	ldrmi	r3, [r6, #0]
 80063fa:	3302      	addmi	r3, #2
 80063fc:	6033      	strmi	r3, [r6, #0]
 80063fe:	6825      	ldr	r5, [r4, #0]
 8006400:	f015 0506 	ands.w	r5, r5, #6
 8006404:	d106      	bne.n	8006414 <_printf_common+0x48>
 8006406:	f104 0a19 	add.w	sl, r4, #25
 800640a:	68e3      	ldr	r3, [r4, #12]
 800640c:	6832      	ldr	r2, [r6, #0]
 800640e:	1a9b      	subs	r3, r3, r2
 8006410:	42ab      	cmp	r3, r5
 8006412:	dc28      	bgt.n	8006466 <_printf_common+0x9a>
 8006414:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006418:	1e13      	subs	r3, r2, #0
 800641a:	6822      	ldr	r2, [r4, #0]
 800641c:	bf18      	it	ne
 800641e:	2301      	movne	r3, #1
 8006420:	0692      	lsls	r2, r2, #26
 8006422:	d42d      	bmi.n	8006480 <_printf_common+0xb4>
 8006424:	4649      	mov	r1, r9
 8006426:	4638      	mov	r0, r7
 8006428:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800642c:	47c0      	blx	r8
 800642e:	3001      	adds	r0, #1
 8006430:	d020      	beq.n	8006474 <_printf_common+0xa8>
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	68e5      	ldr	r5, [r4, #12]
 8006436:	f003 0306 	and.w	r3, r3, #6
 800643a:	2b04      	cmp	r3, #4
 800643c:	bf18      	it	ne
 800643e:	2500      	movne	r5, #0
 8006440:	6832      	ldr	r2, [r6, #0]
 8006442:	f04f 0600 	mov.w	r6, #0
 8006446:	68a3      	ldr	r3, [r4, #8]
 8006448:	bf08      	it	eq
 800644a:	1aad      	subeq	r5, r5, r2
 800644c:	6922      	ldr	r2, [r4, #16]
 800644e:	bf08      	it	eq
 8006450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006454:	4293      	cmp	r3, r2
 8006456:	bfc4      	itt	gt
 8006458:	1a9b      	subgt	r3, r3, r2
 800645a:	18ed      	addgt	r5, r5, r3
 800645c:	341a      	adds	r4, #26
 800645e:	42b5      	cmp	r5, r6
 8006460:	d11a      	bne.n	8006498 <_printf_common+0xcc>
 8006462:	2000      	movs	r0, #0
 8006464:	e008      	b.n	8006478 <_printf_common+0xac>
 8006466:	2301      	movs	r3, #1
 8006468:	4652      	mov	r2, sl
 800646a:	4649      	mov	r1, r9
 800646c:	4638      	mov	r0, r7
 800646e:	47c0      	blx	r8
 8006470:	3001      	adds	r0, #1
 8006472:	d103      	bne.n	800647c <_printf_common+0xb0>
 8006474:	f04f 30ff 	mov.w	r0, #4294967295
 8006478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647c:	3501      	adds	r5, #1
 800647e:	e7c4      	b.n	800640a <_printf_common+0x3e>
 8006480:	2030      	movs	r0, #48	; 0x30
 8006482:	18e1      	adds	r1, r4, r3
 8006484:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800648e:	4422      	add	r2, r4
 8006490:	3302      	adds	r3, #2
 8006492:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006496:	e7c5      	b.n	8006424 <_printf_common+0x58>
 8006498:	2301      	movs	r3, #1
 800649a:	4622      	mov	r2, r4
 800649c:	4649      	mov	r1, r9
 800649e:	4638      	mov	r0, r7
 80064a0:	47c0      	blx	r8
 80064a2:	3001      	adds	r0, #1
 80064a4:	d0e6      	beq.n	8006474 <_printf_common+0xa8>
 80064a6:	3601      	adds	r6, #1
 80064a8:	e7d9      	b.n	800645e <_printf_common+0x92>
	...

080064ac <_printf_i>:
 80064ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	7e0f      	ldrb	r7, [r1, #24]
 80064b2:	4691      	mov	r9, r2
 80064b4:	2f78      	cmp	r7, #120	; 0x78
 80064b6:	4680      	mov	r8, r0
 80064b8:	460c      	mov	r4, r1
 80064ba:	469a      	mov	sl, r3
 80064bc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064c2:	d807      	bhi.n	80064d4 <_printf_i+0x28>
 80064c4:	2f62      	cmp	r7, #98	; 0x62
 80064c6:	d80a      	bhi.n	80064de <_printf_i+0x32>
 80064c8:	2f00      	cmp	r7, #0
 80064ca:	f000 80d9 	beq.w	8006680 <_printf_i+0x1d4>
 80064ce:	2f58      	cmp	r7, #88	; 0x58
 80064d0:	f000 80a4 	beq.w	800661c <_printf_i+0x170>
 80064d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064dc:	e03a      	b.n	8006554 <_printf_i+0xa8>
 80064de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064e2:	2b15      	cmp	r3, #21
 80064e4:	d8f6      	bhi.n	80064d4 <_printf_i+0x28>
 80064e6:	a101      	add	r1, pc, #4	; (adr r1, 80064ec <_printf_i+0x40>)
 80064e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064ec:	08006545 	.word	0x08006545
 80064f0:	08006559 	.word	0x08006559
 80064f4:	080064d5 	.word	0x080064d5
 80064f8:	080064d5 	.word	0x080064d5
 80064fc:	080064d5 	.word	0x080064d5
 8006500:	080064d5 	.word	0x080064d5
 8006504:	08006559 	.word	0x08006559
 8006508:	080064d5 	.word	0x080064d5
 800650c:	080064d5 	.word	0x080064d5
 8006510:	080064d5 	.word	0x080064d5
 8006514:	080064d5 	.word	0x080064d5
 8006518:	08006667 	.word	0x08006667
 800651c:	08006589 	.word	0x08006589
 8006520:	08006649 	.word	0x08006649
 8006524:	080064d5 	.word	0x080064d5
 8006528:	080064d5 	.word	0x080064d5
 800652c:	08006689 	.word	0x08006689
 8006530:	080064d5 	.word	0x080064d5
 8006534:	08006589 	.word	0x08006589
 8006538:	080064d5 	.word	0x080064d5
 800653c:	080064d5 	.word	0x080064d5
 8006540:	08006651 	.word	0x08006651
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	1d1a      	adds	r2, r3, #4
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	602a      	str	r2, [r5, #0]
 800654c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006550:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006554:	2301      	movs	r3, #1
 8006556:	e0a4      	b.n	80066a2 <_printf_i+0x1f6>
 8006558:	6820      	ldr	r0, [r4, #0]
 800655a:	6829      	ldr	r1, [r5, #0]
 800655c:	0606      	lsls	r6, r0, #24
 800655e:	f101 0304 	add.w	r3, r1, #4
 8006562:	d50a      	bpl.n	800657a <_printf_i+0xce>
 8006564:	680e      	ldr	r6, [r1, #0]
 8006566:	602b      	str	r3, [r5, #0]
 8006568:	2e00      	cmp	r6, #0
 800656a:	da03      	bge.n	8006574 <_printf_i+0xc8>
 800656c:	232d      	movs	r3, #45	; 0x2d
 800656e:	4276      	negs	r6, r6
 8006570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006574:	230a      	movs	r3, #10
 8006576:	485e      	ldr	r0, [pc, #376]	; (80066f0 <_printf_i+0x244>)
 8006578:	e019      	b.n	80065ae <_printf_i+0x102>
 800657a:	680e      	ldr	r6, [r1, #0]
 800657c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006580:	602b      	str	r3, [r5, #0]
 8006582:	bf18      	it	ne
 8006584:	b236      	sxthne	r6, r6
 8006586:	e7ef      	b.n	8006568 <_printf_i+0xbc>
 8006588:	682b      	ldr	r3, [r5, #0]
 800658a:	6820      	ldr	r0, [r4, #0]
 800658c:	1d19      	adds	r1, r3, #4
 800658e:	6029      	str	r1, [r5, #0]
 8006590:	0601      	lsls	r1, r0, #24
 8006592:	d501      	bpl.n	8006598 <_printf_i+0xec>
 8006594:	681e      	ldr	r6, [r3, #0]
 8006596:	e002      	b.n	800659e <_printf_i+0xf2>
 8006598:	0646      	lsls	r6, r0, #25
 800659a:	d5fb      	bpl.n	8006594 <_printf_i+0xe8>
 800659c:	881e      	ldrh	r6, [r3, #0]
 800659e:	2f6f      	cmp	r7, #111	; 0x6f
 80065a0:	bf0c      	ite	eq
 80065a2:	2308      	moveq	r3, #8
 80065a4:	230a      	movne	r3, #10
 80065a6:	4852      	ldr	r0, [pc, #328]	; (80066f0 <_printf_i+0x244>)
 80065a8:	2100      	movs	r1, #0
 80065aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065ae:	6865      	ldr	r5, [r4, #4]
 80065b0:	2d00      	cmp	r5, #0
 80065b2:	bfa8      	it	ge
 80065b4:	6821      	ldrge	r1, [r4, #0]
 80065b6:	60a5      	str	r5, [r4, #8]
 80065b8:	bfa4      	itt	ge
 80065ba:	f021 0104 	bicge.w	r1, r1, #4
 80065be:	6021      	strge	r1, [r4, #0]
 80065c0:	b90e      	cbnz	r6, 80065c6 <_printf_i+0x11a>
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	d04d      	beq.n	8006662 <_printf_i+0x1b6>
 80065c6:	4615      	mov	r5, r2
 80065c8:	fbb6 f1f3 	udiv	r1, r6, r3
 80065cc:	fb03 6711 	mls	r7, r3, r1, r6
 80065d0:	5dc7      	ldrb	r7, [r0, r7]
 80065d2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065d6:	4637      	mov	r7, r6
 80065d8:	42bb      	cmp	r3, r7
 80065da:	460e      	mov	r6, r1
 80065dc:	d9f4      	bls.n	80065c8 <_printf_i+0x11c>
 80065de:	2b08      	cmp	r3, #8
 80065e0:	d10b      	bne.n	80065fa <_printf_i+0x14e>
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	07de      	lsls	r6, r3, #31
 80065e6:	d508      	bpl.n	80065fa <_printf_i+0x14e>
 80065e8:	6923      	ldr	r3, [r4, #16]
 80065ea:	6861      	ldr	r1, [r4, #4]
 80065ec:	4299      	cmp	r1, r3
 80065ee:	bfde      	ittt	le
 80065f0:	2330      	movle	r3, #48	; 0x30
 80065f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065fa:	1b52      	subs	r2, r2, r5
 80065fc:	6122      	str	r2, [r4, #16]
 80065fe:	464b      	mov	r3, r9
 8006600:	4621      	mov	r1, r4
 8006602:	4640      	mov	r0, r8
 8006604:	f8cd a000 	str.w	sl, [sp]
 8006608:	aa03      	add	r2, sp, #12
 800660a:	f7ff fedf 	bl	80063cc <_printf_common>
 800660e:	3001      	adds	r0, #1
 8006610:	d14c      	bne.n	80066ac <_printf_i+0x200>
 8006612:	f04f 30ff 	mov.w	r0, #4294967295
 8006616:	b004      	add	sp, #16
 8006618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661c:	4834      	ldr	r0, [pc, #208]	; (80066f0 <_printf_i+0x244>)
 800661e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006622:	6829      	ldr	r1, [r5, #0]
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	f851 6b04 	ldr.w	r6, [r1], #4
 800662a:	6029      	str	r1, [r5, #0]
 800662c:	061d      	lsls	r5, r3, #24
 800662e:	d514      	bpl.n	800665a <_printf_i+0x1ae>
 8006630:	07df      	lsls	r7, r3, #31
 8006632:	bf44      	itt	mi
 8006634:	f043 0320 	orrmi.w	r3, r3, #32
 8006638:	6023      	strmi	r3, [r4, #0]
 800663a:	b91e      	cbnz	r6, 8006644 <_printf_i+0x198>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	f023 0320 	bic.w	r3, r3, #32
 8006642:	6023      	str	r3, [r4, #0]
 8006644:	2310      	movs	r3, #16
 8006646:	e7af      	b.n	80065a8 <_printf_i+0xfc>
 8006648:	6823      	ldr	r3, [r4, #0]
 800664a:	f043 0320 	orr.w	r3, r3, #32
 800664e:	6023      	str	r3, [r4, #0]
 8006650:	2378      	movs	r3, #120	; 0x78
 8006652:	4828      	ldr	r0, [pc, #160]	; (80066f4 <_printf_i+0x248>)
 8006654:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006658:	e7e3      	b.n	8006622 <_printf_i+0x176>
 800665a:	0659      	lsls	r1, r3, #25
 800665c:	bf48      	it	mi
 800665e:	b2b6      	uxthmi	r6, r6
 8006660:	e7e6      	b.n	8006630 <_printf_i+0x184>
 8006662:	4615      	mov	r5, r2
 8006664:	e7bb      	b.n	80065de <_printf_i+0x132>
 8006666:	682b      	ldr	r3, [r5, #0]
 8006668:	6826      	ldr	r6, [r4, #0]
 800666a:	1d18      	adds	r0, r3, #4
 800666c:	6961      	ldr	r1, [r4, #20]
 800666e:	6028      	str	r0, [r5, #0]
 8006670:	0635      	lsls	r5, r6, #24
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	d501      	bpl.n	800667a <_printf_i+0x1ce>
 8006676:	6019      	str	r1, [r3, #0]
 8006678:	e002      	b.n	8006680 <_printf_i+0x1d4>
 800667a:	0670      	lsls	r0, r6, #25
 800667c:	d5fb      	bpl.n	8006676 <_printf_i+0x1ca>
 800667e:	8019      	strh	r1, [r3, #0]
 8006680:	2300      	movs	r3, #0
 8006682:	4615      	mov	r5, r2
 8006684:	6123      	str	r3, [r4, #16]
 8006686:	e7ba      	b.n	80065fe <_printf_i+0x152>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	2100      	movs	r1, #0
 800668c:	1d1a      	adds	r2, r3, #4
 800668e:	602a      	str	r2, [r5, #0]
 8006690:	681d      	ldr	r5, [r3, #0]
 8006692:	6862      	ldr	r2, [r4, #4]
 8006694:	4628      	mov	r0, r5
 8006696:	f000 fee5 	bl	8007464 <memchr>
 800669a:	b108      	cbz	r0, 80066a0 <_printf_i+0x1f4>
 800669c:	1b40      	subs	r0, r0, r5
 800669e:	6060      	str	r0, [r4, #4]
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	6123      	str	r3, [r4, #16]
 80066a4:	2300      	movs	r3, #0
 80066a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066aa:	e7a8      	b.n	80065fe <_printf_i+0x152>
 80066ac:	462a      	mov	r2, r5
 80066ae:	4649      	mov	r1, r9
 80066b0:	4640      	mov	r0, r8
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	47d0      	blx	sl
 80066b6:	3001      	adds	r0, #1
 80066b8:	d0ab      	beq.n	8006612 <_printf_i+0x166>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	079b      	lsls	r3, r3, #30
 80066be:	d413      	bmi.n	80066e8 <_printf_i+0x23c>
 80066c0:	68e0      	ldr	r0, [r4, #12]
 80066c2:	9b03      	ldr	r3, [sp, #12]
 80066c4:	4298      	cmp	r0, r3
 80066c6:	bfb8      	it	lt
 80066c8:	4618      	movlt	r0, r3
 80066ca:	e7a4      	b.n	8006616 <_printf_i+0x16a>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4632      	mov	r2, r6
 80066d0:	4649      	mov	r1, r9
 80066d2:	4640      	mov	r0, r8
 80066d4:	47d0      	blx	sl
 80066d6:	3001      	adds	r0, #1
 80066d8:	d09b      	beq.n	8006612 <_printf_i+0x166>
 80066da:	3501      	adds	r5, #1
 80066dc:	68e3      	ldr	r3, [r4, #12]
 80066de:	9903      	ldr	r1, [sp, #12]
 80066e0:	1a5b      	subs	r3, r3, r1
 80066e2:	42ab      	cmp	r3, r5
 80066e4:	dcf2      	bgt.n	80066cc <_printf_i+0x220>
 80066e6:	e7eb      	b.n	80066c0 <_printf_i+0x214>
 80066e8:	2500      	movs	r5, #0
 80066ea:	f104 0619 	add.w	r6, r4, #25
 80066ee:	e7f5      	b.n	80066dc <_printf_i+0x230>
 80066f0:	08009116 	.word	0x08009116
 80066f4:	08009127 	.word	0x08009127

080066f8 <_sbrk_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	2300      	movs	r3, #0
 80066fc:	4d05      	ldr	r5, [pc, #20]	; (8006714 <_sbrk_r+0x1c>)
 80066fe:	4604      	mov	r4, r0
 8006700:	4608      	mov	r0, r1
 8006702:	602b      	str	r3, [r5, #0]
 8006704:	f7fb f912 	bl	800192c <_sbrk>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_sbrk_r+0x1a>
 800670c:	682b      	ldr	r3, [r5, #0]
 800670e:	b103      	cbz	r3, 8006712 <_sbrk_r+0x1a>
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	2000178c 	.word	0x2000178c

08006718 <siprintf>:
 8006718:	b40e      	push	{r1, r2, r3}
 800671a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800671e:	b500      	push	{lr}
 8006720:	b09c      	sub	sp, #112	; 0x70
 8006722:	ab1d      	add	r3, sp, #116	; 0x74
 8006724:	9002      	str	r0, [sp, #8]
 8006726:	9006      	str	r0, [sp, #24]
 8006728:	9107      	str	r1, [sp, #28]
 800672a:	9104      	str	r1, [sp, #16]
 800672c:	4808      	ldr	r0, [pc, #32]	; (8006750 <siprintf+0x38>)
 800672e:	4909      	ldr	r1, [pc, #36]	; (8006754 <siprintf+0x3c>)
 8006730:	f853 2b04 	ldr.w	r2, [r3], #4
 8006734:	9105      	str	r1, [sp, #20]
 8006736:	6800      	ldr	r0, [r0, #0]
 8006738:	a902      	add	r1, sp, #8
 800673a:	9301      	str	r3, [sp, #4]
 800673c:	f001 fa9e 	bl	8007c7c <_svfiprintf_r>
 8006740:	2200      	movs	r2, #0
 8006742:	9b02      	ldr	r3, [sp, #8]
 8006744:	701a      	strb	r2, [r3, #0]
 8006746:	b01c      	add	sp, #112	; 0x70
 8006748:	f85d eb04 	ldr.w	lr, [sp], #4
 800674c:	b003      	add	sp, #12
 800674e:	4770      	bx	lr
 8006750:	20000010 	.word	0x20000010
 8006754:	ffff0208 	.word	0xffff0208

08006758 <strcpy>:
 8006758:	4603      	mov	r3, r0
 800675a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800675e:	f803 2b01 	strb.w	r2, [r3], #1
 8006762:	2a00      	cmp	r2, #0
 8006764:	d1f9      	bne.n	800675a <strcpy+0x2>
 8006766:	4770      	bx	lr

08006768 <quorem>:
 8006768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	6903      	ldr	r3, [r0, #16]
 800676e:	690c      	ldr	r4, [r1, #16]
 8006770:	4607      	mov	r7, r0
 8006772:	42a3      	cmp	r3, r4
 8006774:	f2c0 8082 	blt.w	800687c <quorem+0x114>
 8006778:	3c01      	subs	r4, #1
 800677a:	f100 0514 	add.w	r5, r0, #20
 800677e:	f101 0814 	add.w	r8, r1, #20
 8006782:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800678c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006790:	3301      	adds	r3, #1
 8006792:	429a      	cmp	r2, r3
 8006794:	fbb2 f6f3 	udiv	r6, r2, r3
 8006798:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800679c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067a0:	d331      	bcc.n	8006806 <quorem+0x9e>
 80067a2:	f04f 0e00 	mov.w	lr, #0
 80067a6:	4640      	mov	r0, r8
 80067a8:	46ac      	mov	ip, r5
 80067aa:	46f2      	mov	sl, lr
 80067ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80067b0:	b293      	uxth	r3, r2
 80067b2:	fb06 e303 	mla	r3, r6, r3, lr
 80067b6:	0c12      	lsrs	r2, r2, #16
 80067b8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80067bc:	b29b      	uxth	r3, r3
 80067be:	fb06 e202 	mla	r2, r6, r2, lr
 80067c2:	ebaa 0303 	sub.w	r3, sl, r3
 80067c6:	f8dc a000 	ldr.w	sl, [ip]
 80067ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80067ce:	fa1f fa8a 	uxth.w	sl, sl
 80067d2:	4453      	add	r3, sl
 80067d4:	f8dc a000 	ldr.w	sl, [ip]
 80067d8:	b292      	uxth	r2, r2
 80067da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80067de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067e8:	4581      	cmp	r9, r0
 80067ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80067ee:	f84c 3b04 	str.w	r3, [ip], #4
 80067f2:	d2db      	bcs.n	80067ac <quorem+0x44>
 80067f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80067f8:	b92b      	cbnz	r3, 8006806 <quorem+0x9e>
 80067fa:	9b01      	ldr	r3, [sp, #4]
 80067fc:	3b04      	subs	r3, #4
 80067fe:	429d      	cmp	r5, r3
 8006800:	461a      	mov	r2, r3
 8006802:	d32f      	bcc.n	8006864 <quorem+0xfc>
 8006804:	613c      	str	r4, [r7, #16]
 8006806:	4638      	mov	r0, r7
 8006808:	f001 f8c4 	bl	8007994 <__mcmp>
 800680c:	2800      	cmp	r0, #0
 800680e:	db25      	blt.n	800685c <quorem+0xf4>
 8006810:	4628      	mov	r0, r5
 8006812:	f04f 0c00 	mov.w	ip, #0
 8006816:	3601      	adds	r6, #1
 8006818:	f858 1b04 	ldr.w	r1, [r8], #4
 800681c:	f8d0 e000 	ldr.w	lr, [r0]
 8006820:	b28b      	uxth	r3, r1
 8006822:	ebac 0303 	sub.w	r3, ip, r3
 8006826:	fa1f f28e 	uxth.w	r2, lr
 800682a:	4413      	add	r3, r2
 800682c:	0c0a      	lsrs	r2, r1, #16
 800682e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006832:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006836:	b29b      	uxth	r3, r3
 8006838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800683c:	45c1      	cmp	r9, r8
 800683e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006842:	f840 3b04 	str.w	r3, [r0], #4
 8006846:	d2e7      	bcs.n	8006818 <quorem+0xb0>
 8006848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800684c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006850:	b922      	cbnz	r2, 800685c <quorem+0xf4>
 8006852:	3b04      	subs	r3, #4
 8006854:	429d      	cmp	r5, r3
 8006856:	461a      	mov	r2, r3
 8006858:	d30a      	bcc.n	8006870 <quorem+0x108>
 800685a:	613c      	str	r4, [r7, #16]
 800685c:	4630      	mov	r0, r6
 800685e:	b003      	add	sp, #12
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006864:	6812      	ldr	r2, [r2, #0]
 8006866:	3b04      	subs	r3, #4
 8006868:	2a00      	cmp	r2, #0
 800686a:	d1cb      	bne.n	8006804 <quorem+0x9c>
 800686c:	3c01      	subs	r4, #1
 800686e:	e7c6      	b.n	80067fe <quorem+0x96>
 8006870:	6812      	ldr	r2, [r2, #0]
 8006872:	3b04      	subs	r3, #4
 8006874:	2a00      	cmp	r2, #0
 8006876:	d1f0      	bne.n	800685a <quorem+0xf2>
 8006878:	3c01      	subs	r4, #1
 800687a:	e7eb      	b.n	8006854 <quorem+0xec>
 800687c:	2000      	movs	r0, #0
 800687e:	e7ee      	b.n	800685e <quorem+0xf6>

08006880 <_dtoa_r>:
 8006880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006884:	4616      	mov	r6, r2
 8006886:	461f      	mov	r7, r3
 8006888:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800688a:	b099      	sub	sp, #100	; 0x64
 800688c:	4605      	mov	r5, r0
 800688e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006892:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006896:	b974      	cbnz	r4, 80068b6 <_dtoa_r+0x36>
 8006898:	2010      	movs	r0, #16
 800689a:	f7ff f9d3 	bl	8005c44 <malloc>
 800689e:	4602      	mov	r2, r0
 80068a0:	6268      	str	r0, [r5, #36]	; 0x24
 80068a2:	b920      	cbnz	r0, 80068ae <_dtoa_r+0x2e>
 80068a4:	21ea      	movs	r1, #234	; 0xea
 80068a6:	4ba8      	ldr	r3, [pc, #672]	; (8006b48 <_dtoa_r+0x2c8>)
 80068a8:	48a8      	ldr	r0, [pc, #672]	; (8006b4c <_dtoa_r+0x2cc>)
 80068aa:	f001 fae7 	bl	8007e7c <__assert_func>
 80068ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068b2:	6004      	str	r4, [r0, #0]
 80068b4:	60c4      	str	r4, [r0, #12]
 80068b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80068b8:	6819      	ldr	r1, [r3, #0]
 80068ba:	b151      	cbz	r1, 80068d2 <_dtoa_r+0x52>
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	2301      	movs	r3, #1
 80068c0:	4093      	lsls	r3, r2
 80068c2:	604a      	str	r2, [r1, #4]
 80068c4:	608b      	str	r3, [r1, #8]
 80068c6:	4628      	mov	r0, r5
 80068c8:	f000 fe26 	bl	8007518 <_Bfree>
 80068cc:	2200      	movs	r2, #0
 80068ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	1e3b      	subs	r3, r7, #0
 80068d4:	bfaf      	iteee	ge
 80068d6:	2300      	movge	r3, #0
 80068d8:	2201      	movlt	r2, #1
 80068da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068de:	9305      	strlt	r3, [sp, #20]
 80068e0:	bfa8      	it	ge
 80068e2:	f8c8 3000 	strge.w	r3, [r8]
 80068e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80068ea:	4b99      	ldr	r3, [pc, #612]	; (8006b50 <_dtoa_r+0x2d0>)
 80068ec:	bfb8      	it	lt
 80068ee:	f8c8 2000 	strlt.w	r2, [r8]
 80068f2:	ea33 0309 	bics.w	r3, r3, r9
 80068f6:	d119      	bne.n	800692c <_dtoa_r+0xac>
 80068f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80068fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006904:	4333      	orrs	r3, r6
 8006906:	f000 857f 	beq.w	8007408 <_dtoa_r+0xb88>
 800690a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800690c:	b953      	cbnz	r3, 8006924 <_dtoa_r+0xa4>
 800690e:	4b91      	ldr	r3, [pc, #580]	; (8006b54 <_dtoa_r+0x2d4>)
 8006910:	e022      	b.n	8006958 <_dtoa_r+0xd8>
 8006912:	4b91      	ldr	r3, [pc, #580]	; (8006b58 <_dtoa_r+0x2d8>)
 8006914:	9303      	str	r3, [sp, #12]
 8006916:	3308      	adds	r3, #8
 8006918:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800691a:	6013      	str	r3, [r2, #0]
 800691c:	9803      	ldr	r0, [sp, #12]
 800691e:	b019      	add	sp, #100	; 0x64
 8006920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006924:	4b8b      	ldr	r3, [pc, #556]	; (8006b54 <_dtoa_r+0x2d4>)
 8006926:	9303      	str	r3, [sp, #12]
 8006928:	3303      	adds	r3, #3
 800692a:	e7f5      	b.n	8006918 <_dtoa_r+0x98>
 800692c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006930:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006938:	2200      	movs	r2, #0
 800693a:	2300      	movs	r3, #0
 800693c:	f7fa f8a4 	bl	8000a88 <__aeabi_dcmpeq>
 8006940:	4680      	mov	r8, r0
 8006942:	b158      	cbz	r0, 800695c <_dtoa_r+0xdc>
 8006944:	2301      	movs	r3, #1
 8006946:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800694c:	2b00      	cmp	r3, #0
 800694e:	f000 8558 	beq.w	8007402 <_dtoa_r+0xb82>
 8006952:	4882      	ldr	r0, [pc, #520]	; (8006b5c <_dtoa_r+0x2dc>)
 8006954:	6018      	str	r0, [r3, #0]
 8006956:	1e43      	subs	r3, r0, #1
 8006958:	9303      	str	r3, [sp, #12]
 800695a:	e7df      	b.n	800691c <_dtoa_r+0x9c>
 800695c:	ab16      	add	r3, sp, #88	; 0x58
 800695e:	9301      	str	r3, [sp, #4]
 8006960:	ab17      	add	r3, sp, #92	; 0x5c
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	4628      	mov	r0, r5
 8006966:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800696a:	f001 f8bb 	bl	8007ae4 <__d2b>
 800696e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006972:	4683      	mov	fp, r0
 8006974:	2c00      	cmp	r4, #0
 8006976:	d07f      	beq.n	8006a78 <_dtoa_r+0x1f8>
 8006978:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800697c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800697e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006986:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800698a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800698e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006992:	2200      	movs	r2, #0
 8006994:	4b72      	ldr	r3, [pc, #456]	; (8006b60 <_dtoa_r+0x2e0>)
 8006996:	f7f9 fc57 	bl	8000248 <__aeabi_dsub>
 800699a:	a365      	add	r3, pc, #404	; (adr r3, 8006b30 <_dtoa_r+0x2b0>)
 800699c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a0:	f7f9 fe0a 	bl	80005b8 <__aeabi_dmul>
 80069a4:	a364      	add	r3, pc, #400	; (adr r3, 8006b38 <_dtoa_r+0x2b8>)
 80069a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069aa:	f7f9 fc4f 	bl	800024c <__adddf3>
 80069ae:	4606      	mov	r6, r0
 80069b0:	4620      	mov	r0, r4
 80069b2:	460f      	mov	r7, r1
 80069b4:	f7f9 fd96 	bl	80004e4 <__aeabi_i2d>
 80069b8:	a361      	add	r3, pc, #388	; (adr r3, 8006b40 <_dtoa_r+0x2c0>)
 80069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069be:	f7f9 fdfb 	bl	80005b8 <__aeabi_dmul>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4630      	mov	r0, r6
 80069c8:	4639      	mov	r1, r7
 80069ca:	f7f9 fc3f 	bl	800024c <__adddf3>
 80069ce:	4606      	mov	r6, r0
 80069d0:	460f      	mov	r7, r1
 80069d2:	f7fa f8a1 	bl	8000b18 <__aeabi_d2iz>
 80069d6:	2200      	movs	r2, #0
 80069d8:	4682      	mov	sl, r0
 80069da:	2300      	movs	r3, #0
 80069dc:	4630      	mov	r0, r6
 80069de:	4639      	mov	r1, r7
 80069e0:	f7fa f85c 	bl	8000a9c <__aeabi_dcmplt>
 80069e4:	b148      	cbz	r0, 80069fa <_dtoa_r+0x17a>
 80069e6:	4650      	mov	r0, sl
 80069e8:	f7f9 fd7c 	bl	80004e4 <__aeabi_i2d>
 80069ec:	4632      	mov	r2, r6
 80069ee:	463b      	mov	r3, r7
 80069f0:	f7fa f84a 	bl	8000a88 <__aeabi_dcmpeq>
 80069f4:	b908      	cbnz	r0, 80069fa <_dtoa_r+0x17a>
 80069f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069fa:	f1ba 0f16 	cmp.w	sl, #22
 80069fe:	d858      	bhi.n	8006ab2 <_dtoa_r+0x232>
 8006a00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a04:	4b57      	ldr	r3, [pc, #348]	; (8006b64 <_dtoa_r+0x2e4>)
 8006a06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0e:	f7fa f845 	bl	8000a9c <__aeabi_dcmplt>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d04f      	beq.n	8006ab6 <_dtoa_r+0x236>
 8006a16:	2300      	movs	r3, #0
 8006a18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006a20:	1b1c      	subs	r4, r3, r4
 8006a22:	1e63      	subs	r3, r4, #1
 8006a24:	9309      	str	r3, [sp, #36]	; 0x24
 8006a26:	bf49      	itett	mi
 8006a28:	f1c4 0301 	rsbmi	r3, r4, #1
 8006a2c:	2300      	movpl	r3, #0
 8006a2e:	9306      	strmi	r3, [sp, #24]
 8006a30:	2300      	movmi	r3, #0
 8006a32:	bf54      	ite	pl
 8006a34:	9306      	strpl	r3, [sp, #24]
 8006a36:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006a38:	f1ba 0f00 	cmp.w	sl, #0
 8006a3c:	db3d      	blt.n	8006aba <_dtoa_r+0x23a>
 8006a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a40:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006a44:	4453      	add	r3, sl
 8006a46:	9309      	str	r3, [sp, #36]	; 0x24
 8006a48:	2300      	movs	r3, #0
 8006a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8006a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a4e:	2b09      	cmp	r3, #9
 8006a50:	f200 808c 	bhi.w	8006b6c <_dtoa_r+0x2ec>
 8006a54:	2b05      	cmp	r3, #5
 8006a56:	bfc4      	itt	gt
 8006a58:	3b04      	subgt	r3, #4
 8006a5a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a5e:	bfc8      	it	gt
 8006a60:	2400      	movgt	r4, #0
 8006a62:	f1a3 0302 	sub.w	r3, r3, #2
 8006a66:	bfd8      	it	le
 8006a68:	2401      	movle	r4, #1
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	f200 808a 	bhi.w	8006b84 <_dtoa_r+0x304>
 8006a70:	e8df f003 	tbb	[pc, r3]
 8006a74:	5b4d4f2d 	.word	0x5b4d4f2d
 8006a78:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006a7c:	441c      	add	r4, r3
 8006a7e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006a82:	2b20      	cmp	r3, #32
 8006a84:	bfc3      	ittte	gt
 8006a86:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006a8a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006a8e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006a92:	f1c3 0320 	rsble	r3, r3, #32
 8006a96:	bfc6      	itte	gt
 8006a98:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006a9c:	4318      	orrgt	r0, r3
 8006a9e:	fa06 f003 	lslle.w	r0, r6, r3
 8006aa2:	f7f9 fd0f 	bl	80004c4 <__aeabi_ui2d>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006aac:	3c01      	subs	r4, #1
 8006aae:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ab0:	e76f      	b.n	8006992 <_dtoa_r+0x112>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e7b2      	b.n	8006a1c <_dtoa_r+0x19c>
 8006ab6:	900f      	str	r0, [sp, #60]	; 0x3c
 8006ab8:	e7b1      	b.n	8006a1e <_dtoa_r+0x19e>
 8006aba:	9b06      	ldr	r3, [sp, #24]
 8006abc:	eba3 030a 	sub.w	r3, r3, sl
 8006ac0:	9306      	str	r3, [sp, #24]
 8006ac2:	f1ca 0300 	rsb	r3, sl, #0
 8006ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ac8:	2300      	movs	r3, #0
 8006aca:	930e      	str	r3, [sp, #56]	; 0x38
 8006acc:	e7be      	b.n	8006a4c <_dtoa_r+0x1cc>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ad2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	dc58      	bgt.n	8006b8a <_dtoa_r+0x30a>
 8006ad8:	f04f 0901 	mov.w	r9, #1
 8006adc:	464b      	mov	r3, r9
 8006ade:	f8cd 9020 	str.w	r9, [sp, #32]
 8006ae2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006aea:	6042      	str	r2, [r0, #4]
 8006aec:	2204      	movs	r2, #4
 8006aee:	f102 0614 	add.w	r6, r2, #20
 8006af2:	429e      	cmp	r6, r3
 8006af4:	6841      	ldr	r1, [r0, #4]
 8006af6:	d94e      	bls.n	8006b96 <_dtoa_r+0x316>
 8006af8:	4628      	mov	r0, r5
 8006afa:	f000 fccd 	bl	8007498 <_Balloc>
 8006afe:	9003      	str	r0, [sp, #12]
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d14c      	bne.n	8006b9e <_dtoa_r+0x31e>
 8006b04:	4602      	mov	r2, r0
 8006b06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006b0a:	4b17      	ldr	r3, [pc, #92]	; (8006b68 <_dtoa_r+0x2e8>)
 8006b0c:	e6cc      	b.n	80068a8 <_dtoa_r+0x28>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e7de      	b.n	8006ad0 <_dtoa_r+0x250>
 8006b12:	2300      	movs	r3, #0
 8006b14:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b18:	eb0a 0903 	add.w	r9, sl, r3
 8006b1c:	f109 0301 	add.w	r3, r9, #1
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	9308      	str	r3, [sp, #32]
 8006b24:	bfb8      	it	lt
 8006b26:	2301      	movlt	r3, #1
 8006b28:	e7dd      	b.n	8006ae6 <_dtoa_r+0x266>
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e7f2      	b.n	8006b14 <_dtoa_r+0x294>
 8006b2e:	bf00      	nop
 8006b30:	636f4361 	.word	0x636f4361
 8006b34:	3fd287a7 	.word	0x3fd287a7
 8006b38:	8b60c8b3 	.word	0x8b60c8b3
 8006b3c:	3fc68a28 	.word	0x3fc68a28
 8006b40:	509f79fb 	.word	0x509f79fb
 8006b44:	3fd34413 	.word	0x3fd34413
 8006b48:	08009145 	.word	0x08009145
 8006b4c:	0800915c 	.word	0x0800915c
 8006b50:	7ff00000 	.word	0x7ff00000
 8006b54:	08009141 	.word	0x08009141
 8006b58:	08009138 	.word	0x08009138
 8006b5c:	08009115 	.word	0x08009115
 8006b60:	3ff80000 	.word	0x3ff80000
 8006b64:	08009250 	.word	0x08009250
 8006b68:	080091b7 	.word	0x080091b7
 8006b6c:	2401      	movs	r4, #1
 8006b6e:	2300      	movs	r3, #0
 8006b70:	940b      	str	r4, [sp, #44]	; 0x2c
 8006b72:	9322      	str	r3, [sp, #136]	; 0x88
 8006b74:	f04f 39ff 	mov.w	r9, #4294967295
 8006b78:	2200      	movs	r2, #0
 8006b7a:	2312      	movs	r3, #18
 8006b7c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006b80:	9223      	str	r2, [sp, #140]	; 0x8c
 8006b82:	e7b0      	b.n	8006ae6 <_dtoa_r+0x266>
 8006b84:	2301      	movs	r3, #1
 8006b86:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b88:	e7f4      	b.n	8006b74 <_dtoa_r+0x2f4>
 8006b8a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006b8e:	464b      	mov	r3, r9
 8006b90:	f8cd 9020 	str.w	r9, [sp, #32]
 8006b94:	e7a7      	b.n	8006ae6 <_dtoa_r+0x266>
 8006b96:	3101      	adds	r1, #1
 8006b98:	6041      	str	r1, [r0, #4]
 8006b9a:	0052      	lsls	r2, r2, #1
 8006b9c:	e7a7      	b.n	8006aee <_dtoa_r+0x26e>
 8006b9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ba0:	9a03      	ldr	r2, [sp, #12]
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	9b08      	ldr	r3, [sp, #32]
 8006ba6:	2b0e      	cmp	r3, #14
 8006ba8:	f200 80a8 	bhi.w	8006cfc <_dtoa_r+0x47c>
 8006bac:	2c00      	cmp	r4, #0
 8006bae:	f000 80a5 	beq.w	8006cfc <_dtoa_r+0x47c>
 8006bb2:	f1ba 0f00 	cmp.w	sl, #0
 8006bb6:	dd34      	ble.n	8006c22 <_dtoa_r+0x3a2>
 8006bb8:	4a9a      	ldr	r2, [pc, #616]	; (8006e24 <_dtoa_r+0x5a4>)
 8006bba:	f00a 030f 	and.w	r3, sl, #15
 8006bbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006bc2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006bc6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006bca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006bce:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006bd2:	d016      	beq.n	8006c02 <_dtoa_r+0x382>
 8006bd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bd8:	4b93      	ldr	r3, [pc, #588]	; (8006e28 <_dtoa_r+0x5a8>)
 8006bda:	2703      	movs	r7, #3
 8006bdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006be0:	f7f9 fe14 	bl	800080c <__aeabi_ddiv>
 8006be4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006be8:	f004 040f 	and.w	r4, r4, #15
 8006bec:	4e8e      	ldr	r6, [pc, #568]	; (8006e28 <_dtoa_r+0x5a8>)
 8006bee:	b954      	cbnz	r4, 8006c06 <_dtoa_r+0x386>
 8006bf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bf8:	f7f9 fe08 	bl	800080c <__aeabi_ddiv>
 8006bfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c00:	e029      	b.n	8006c56 <_dtoa_r+0x3d6>
 8006c02:	2702      	movs	r7, #2
 8006c04:	e7f2      	b.n	8006bec <_dtoa_r+0x36c>
 8006c06:	07e1      	lsls	r1, r4, #31
 8006c08:	d508      	bpl.n	8006c1c <_dtoa_r+0x39c>
 8006c0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c12:	f7f9 fcd1 	bl	80005b8 <__aeabi_dmul>
 8006c16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006c1a:	3701      	adds	r7, #1
 8006c1c:	1064      	asrs	r4, r4, #1
 8006c1e:	3608      	adds	r6, #8
 8006c20:	e7e5      	b.n	8006bee <_dtoa_r+0x36e>
 8006c22:	f000 80a5 	beq.w	8006d70 <_dtoa_r+0x4f0>
 8006c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c2a:	f1ca 0400 	rsb	r4, sl, #0
 8006c2e:	4b7d      	ldr	r3, [pc, #500]	; (8006e24 <_dtoa_r+0x5a4>)
 8006c30:	f004 020f 	and.w	r2, r4, #15
 8006c34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3c:	f7f9 fcbc 	bl	80005b8 <__aeabi_dmul>
 8006c40:	2702      	movs	r7, #2
 8006c42:	2300      	movs	r3, #0
 8006c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c48:	4e77      	ldr	r6, [pc, #476]	; (8006e28 <_dtoa_r+0x5a8>)
 8006c4a:	1124      	asrs	r4, r4, #4
 8006c4c:	2c00      	cmp	r4, #0
 8006c4e:	f040 8084 	bne.w	8006d5a <_dtoa_r+0x4da>
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1d2      	bne.n	8006bfc <_dtoa_r+0x37c>
 8006c56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 808b 	beq.w	8006d74 <_dtoa_r+0x4f4>
 8006c5e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006c62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006c66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	4b6f      	ldr	r3, [pc, #444]	; (8006e2c <_dtoa_r+0x5ac>)
 8006c6e:	f7f9 ff15 	bl	8000a9c <__aeabi_dcmplt>
 8006c72:	2800      	cmp	r0, #0
 8006c74:	d07e      	beq.n	8006d74 <_dtoa_r+0x4f4>
 8006c76:	9b08      	ldr	r3, [sp, #32]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d07b      	beq.n	8006d74 <_dtoa_r+0x4f4>
 8006c7c:	f1b9 0f00 	cmp.w	r9, #0
 8006c80:	dd38      	ble.n	8006cf4 <_dtoa_r+0x474>
 8006c82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c86:	2200      	movs	r2, #0
 8006c88:	4b69      	ldr	r3, [pc, #420]	; (8006e30 <_dtoa_r+0x5b0>)
 8006c8a:	f7f9 fc95 	bl	80005b8 <__aeabi_dmul>
 8006c8e:	464c      	mov	r4, r9
 8006c90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c94:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006c98:	3701      	adds	r7, #1
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	f7f9 fc22 	bl	80004e4 <__aeabi_i2d>
 8006ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ca4:	f7f9 fc88 	bl	80005b8 <__aeabi_dmul>
 8006ca8:	2200      	movs	r2, #0
 8006caa:	4b62      	ldr	r3, [pc, #392]	; (8006e34 <_dtoa_r+0x5b4>)
 8006cac:	f7f9 face 	bl	800024c <__adddf3>
 8006cb0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006cb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006cb8:	9611      	str	r6, [sp, #68]	; 0x44
 8006cba:	2c00      	cmp	r4, #0
 8006cbc:	d15d      	bne.n	8006d7a <_dtoa_r+0x4fa>
 8006cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	4b5c      	ldr	r3, [pc, #368]	; (8006e38 <_dtoa_r+0x5b8>)
 8006cc6:	f7f9 fabf 	bl	8000248 <__aeabi_dsub>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	460b      	mov	r3, r1
 8006cce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cd2:	4633      	mov	r3, r6
 8006cd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006cd6:	f7f9 feff 	bl	8000ad8 <__aeabi_dcmpgt>
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	f040 829c 	bne.w	8007218 <_dtoa_r+0x998>
 8006ce0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ce4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ce6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006cea:	f7f9 fed7 	bl	8000a9c <__aeabi_dcmplt>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	f040 8290 	bne.w	8007214 <_dtoa_r+0x994>
 8006cf4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006cf8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006cfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f2c0 8152 	blt.w	8006fa8 <_dtoa_r+0x728>
 8006d04:	f1ba 0f0e 	cmp.w	sl, #14
 8006d08:	f300 814e 	bgt.w	8006fa8 <_dtoa_r+0x728>
 8006d0c:	4b45      	ldr	r3, [pc, #276]	; (8006e24 <_dtoa_r+0x5a4>)
 8006d0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006d12:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006d16:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006d1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f280 80db 	bge.w	8006ed8 <_dtoa_r+0x658>
 8006d22:	9b08      	ldr	r3, [sp, #32]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f300 80d7 	bgt.w	8006ed8 <_dtoa_r+0x658>
 8006d2a:	f040 8272 	bne.w	8007212 <_dtoa_r+0x992>
 8006d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d32:	2200      	movs	r2, #0
 8006d34:	4b40      	ldr	r3, [pc, #256]	; (8006e38 <_dtoa_r+0x5b8>)
 8006d36:	f7f9 fc3f 	bl	80005b8 <__aeabi_dmul>
 8006d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d3e:	f7f9 fec1 	bl	8000ac4 <__aeabi_dcmpge>
 8006d42:	9c08      	ldr	r4, [sp, #32]
 8006d44:	4626      	mov	r6, r4
 8006d46:	2800      	cmp	r0, #0
 8006d48:	f040 8248 	bne.w	80071dc <_dtoa_r+0x95c>
 8006d4c:	2331      	movs	r3, #49	; 0x31
 8006d4e:	9f03      	ldr	r7, [sp, #12]
 8006d50:	f10a 0a01 	add.w	sl, sl, #1
 8006d54:	f807 3b01 	strb.w	r3, [r7], #1
 8006d58:	e244      	b.n	80071e4 <_dtoa_r+0x964>
 8006d5a:	07e2      	lsls	r2, r4, #31
 8006d5c:	d505      	bpl.n	8006d6a <_dtoa_r+0x4ea>
 8006d5e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d62:	f7f9 fc29 	bl	80005b8 <__aeabi_dmul>
 8006d66:	2301      	movs	r3, #1
 8006d68:	3701      	adds	r7, #1
 8006d6a:	1064      	asrs	r4, r4, #1
 8006d6c:	3608      	adds	r6, #8
 8006d6e:	e76d      	b.n	8006c4c <_dtoa_r+0x3cc>
 8006d70:	2702      	movs	r7, #2
 8006d72:	e770      	b.n	8006c56 <_dtoa_r+0x3d6>
 8006d74:	46d0      	mov	r8, sl
 8006d76:	9c08      	ldr	r4, [sp, #32]
 8006d78:	e78f      	b.n	8006c9a <_dtoa_r+0x41a>
 8006d7a:	9903      	ldr	r1, [sp, #12]
 8006d7c:	4b29      	ldr	r3, [pc, #164]	; (8006e24 <_dtoa_r+0x5a4>)
 8006d7e:	4421      	add	r1, r4
 8006d80:	9112      	str	r1, [sp, #72]	; 0x48
 8006d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d88:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006d8c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d90:	2900      	cmp	r1, #0
 8006d92:	d055      	beq.n	8006e40 <_dtoa_r+0x5c0>
 8006d94:	2000      	movs	r0, #0
 8006d96:	4929      	ldr	r1, [pc, #164]	; (8006e3c <_dtoa_r+0x5bc>)
 8006d98:	f7f9 fd38 	bl	800080c <__aeabi_ddiv>
 8006d9c:	463b      	mov	r3, r7
 8006d9e:	4632      	mov	r2, r6
 8006da0:	f7f9 fa52 	bl	8000248 <__aeabi_dsub>
 8006da4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006da8:	9f03      	ldr	r7, [sp, #12]
 8006daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dae:	f7f9 feb3 	bl	8000b18 <__aeabi_d2iz>
 8006db2:	4604      	mov	r4, r0
 8006db4:	f7f9 fb96 	bl	80004e4 <__aeabi_i2d>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dc0:	f7f9 fa42 	bl	8000248 <__aeabi_dsub>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	3430      	adds	r4, #48	; 0x30
 8006dca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006dd2:	f807 4b01 	strb.w	r4, [r7], #1
 8006dd6:	f7f9 fe61 	bl	8000a9c <__aeabi_dcmplt>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	d174      	bne.n	8006ec8 <_dtoa_r+0x648>
 8006dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006de2:	2000      	movs	r0, #0
 8006de4:	4911      	ldr	r1, [pc, #68]	; (8006e2c <_dtoa_r+0x5ac>)
 8006de6:	f7f9 fa2f 	bl	8000248 <__aeabi_dsub>
 8006dea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006dee:	f7f9 fe55 	bl	8000a9c <__aeabi_dcmplt>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	f040 80b7 	bne.w	8006f66 <_dtoa_r+0x6e6>
 8006df8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006dfa:	429f      	cmp	r7, r3
 8006dfc:	f43f af7a 	beq.w	8006cf4 <_dtoa_r+0x474>
 8006e00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e04:	2200      	movs	r2, #0
 8006e06:	4b0a      	ldr	r3, [pc, #40]	; (8006e30 <_dtoa_r+0x5b0>)
 8006e08:	f7f9 fbd6 	bl	80005b8 <__aeabi_dmul>
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e16:	4b06      	ldr	r3, [pc, #24]	; (8006e30 <_dtoa_r+0x5b0>)
 8006e18:	f7f9 fbce 	bl	80005b8 <__aeabi_dmul>
 8006e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e20:	e7c3      	b.n	8006daa <_dtoa_r+0x52a>
 8006e22:	bf00      	nop
 8006e24:	08009250 	.word	0x08009250
 8006e28:	08009228 	.word	0x08009228
 8006e2c:	3ff00000 	.word	0x3ff00000
 8006e30:	40240000 	.word	0x40240000
 8006e34:	401c0000 	.word	0x401c0000
 8006e38:	40140000 	.word	0x40140000
 8006e3c:	3fe00000 	.word	0x3fe00000
 8006e40:	4630      	mov	r0, r6
 8006e42:	4639      	mov	r1, r7
 8006e44:	f7f9 fbb8 	bl	80005b8 <__aeabi_dmul>
 8006e48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e4e:	9c03      	ldr	r4, [sp, #12]
 8006e50:	9314      	str	r3, [sp, #80]	; 0x50
 8006e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e56:	f7f9 fe5f 	bl	8000b18 <__aeabi_d2iz>
 8006e5a:	9015      	str	r0, [sp, #84]	; 0x54
 8006e5c:	f7f9 fb42 	bl	80004e4 <__aeabi_i2d>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e68:	f7f9 f9ee 	bl	8000248 <__aeabi_dsub>
 8006e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e6e:	4606      	mov	r6, r0
 8006e70:	3330      	adds	r3, #48	; 0x30
 8006e72:	f804 3b01 	strb.w	r3, [r4], #1
 8006e76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e78:	460f      	mov	r7, r1
 8006e7a:	429c      	cmp	r4, r3
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	d124      	bne.n	8006ecc <_dtoa_r+0x64c>
 8006e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e86:	4bb0      	ldr	r3, [pc, #704]	; (8007148 <_dtoa_r+0x8c8>)
 8006e88:	f7f9 f9e0 	bl	800024c <__adddf3>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4630      	mov	r0, r6
 8006e92:	4639      	mov	r1, r7
 8006e94:	f7f9 fe20 	bl	8000ad8 <__aeabi_dcmpgt>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	d163      	bne.n	8006f64 <_dtoa_r+0x6e4>
 8006e9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	49a9      	ldr	r1, [pc, #676]	; (8007148 <_dtoa_r+0x8c8>)
 8006ea4:	f7f9 f9d0 	bl	8000248 <__aeabi_dsub>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	460b      	mov	r3, r1
 8006eac:	4630      	mov	r0, r6
 8006eae:	4639      	mov	r1, r7
 8006eb0:	f7f9 fdf4 	bl	8000a9c <__aeabi_dcmplt>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	f43f af1d 	beq.w	8006cf4 <_dtoa_r+0x474>
 8006eba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006ebc:	1e7b      	subs	r3, r7, #1
 8006ebe:	9314      	str	r3, [sp, #80]	; 0x50
 8006ec0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006ec4:	2b30      	cmp	r3, #48	; 0x30
 8006ec6:	d0f8      	beq.n	8006eba <_dtoa_r+0x63a>
 8006ec8:	46c2      	mov	sl, r8
 8006eca:	e03b      	b.n	8006f44 <_dtoa_r+0x6c4>
 8006ecc:	4b9f      	ldr	r3, [pc, #636]	; (800714c <_dtoa_r+0x8cc>)
 8006ece:	f7f9 fb73 	bl	80005b8 <__aeabi_dmul>
 8006ed2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ed6:	e7bc      	b.n	8006e52 <_dtoa_r+0x5d2>
 8006ed8:	9f03      	ldr	r7, [sp, #12]
 8006eda:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006ede:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	f7f9 fc91 	bl	800080c <__aeabi_ddiv>
 8006eea:	f7f9 fe15 	bl	8000b18 <__aeabi_d2iz>
 8006eee:	4604      	mov	r4, r0
 8006ef0:	f7f9 faf8 	bl	80004e4 <__aeabi_i2d>
 8006ef4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ef8:	f7f9 fb5e 	bl	80005b8 <__aeabi_dmul>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4640      	mov	r0, r8
 8006f02:	4649      	mov	r1, r9
 8006f04:	f7f9 f9a0 	bl	8000248 <__aeabi_dsub>
 8006f08:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006f0c:	f807 6b01 	strb.w	r6, [r7], #1
 8006f10:	9e03      	ldr	r6, [sp, #12]
 8006f12:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006f16:	1bbe      	subs	r6, r7, r6
 8006f18:	45b4      	cmp	ip, r6
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	d136      	bne.n	8006f8e <_dtoa_r+0x70e>
 8006f20:	f7f9 f994 	bl	800024c <__adddf3>
 8006f24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f28:	4680      	mov	r8, r0
 8006f2a:	4689      	mov	r9, r1
 8006f2c:	f7f9 fdd4 	bl	8000ad8 <__aeabi_dcmpgt>
 8006f30:	bb58      	cbnz	r0, 8006f8a <_dtoa_r+0x70a>
 8006f32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f36:	4640      	mov	r0, r8
 8006f38:	4649      	mov	r1, r9
 8006f3a:	f7f9 fda5 	bl	8000a88 <__aeabi_dcmpeq>
 8006f3e:	b108      	cbz	r0, 8006f44 <_dtoa_r+0x6c4>
 8006f40:	07e1      	lsls	r1, r4, #31
 8006f42:	d422      	bmi.n	8006f8a <_dtoa_r+0x70a>
 8006f44:	4628      	mov	r0, r5
 8006f46:	4659      	mov	r1, fp
 8006f48:	f000 fae6 	bl	8007518 <_Bfree>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	703b      	strb	r3, [r7, #0]
 8006f50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006f52:	f10a 0001 	add.w	r0, sl, #1
 8006f56:	6018      	str	r0, [r3, #0]
 8006f58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f43f acde 	beq.w	800691c <_dtoa_r+0x9c>
 8006f60:	601f      	str	r7, [r3, #0]
 8006f62:	e4db      	b.n	800691c <_dtoa_r+0x9c>
 8006f64:	4627      	mov	r7, r4
 8006f66:	463b      	mov	r3, r7
 8006f68:	461f      	mov	r7, r3
 8006f6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f6e:	2a39      	cmp	r2, #57	; 0x39
 8006f70:	d107      	bne.n	8006f82 <_dtoa_r+0x702>
 8006f72:	9a03      	ldr	r2, [sp, #12]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d1f7      	bne.n	8006f68 <_dtoa_r+0x6e8>
 8006f78:	2230      	movs	r2, #48	; 0x30
 8006f7a:	9903      	ldr	r1, [sp, #12]
 8006f7c:	f108 0801 	add.w	r8, r8, #1
 8006f80:	700a      	strb	r2, [r1, #0]
 8006f82:	781a      	ldrb	r2, [r3, #0]
 8006f84:	3201      	adds	r2, #1
 8006f86:	701a      	strb	r2, [r3, #0]
 8006f88:	e79e      	b.n	8006ec8 <_dtoa_r+0x648>
 8006f8a:	46d0      	mov	r8, sl
 8006f8c:	e7eb      	b.n	8006f66 <_dtoa_r+0x6e6>
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4b6e      	ldr	r3, [pc, #440]	; (800714c <_dtoa_r+0x8cc>)
 8006f92:	f7f9 fb11 	bl	80005b8 <__aeabi_dmul>
 8006f96:	2200      	movs	r2, #0
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4680      	mov	r8, r0
 8006f9c:	4689      	mov	r9, r1
 8006f9e:	f7f9 fd73 	bl	8000a88 <__aeabi_dcmpeq>
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d09b      	beq.n	8006ede <_dtoa_r+0x65e>
 8006fa6:	e7cd      	b.n	8006f44 <_dtoa_r+0x6c4>
 8006fa8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006faa:	2a00      	cmp	r2, #0
 8006fac:	f000 80d0 	beq.w	8007150 <_dtoa_r+0x8d0>
 8006fb0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006fb2:	2a01      	cmp	r2, #1
 8006fb4:	f300 80ae 	bgt.w	8007114 <_dtoa_r+0x894>
 8006fb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fba:	2a00      	cmp	r2, #0
 8006fbc:	f000 80a6 	beq.w	800710c <_dtoa_r+0x88c>
 8006fc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006fc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006fc6:	9f06      	ldr	r7, [sp, #24]
 8006fc8:	9a06      	ldr	r2, [sp, #24]
 8006fca:	2101      	movs	r1, #1
 8006fcc:	441a      	add	r2, r3
 8006fce:	9206      	str	r2, [sp, #24]
 8006fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	441a      	add	r2, r3
 8006fd6:	9209      	str	r2, [sp, #36]	; 0x24
 8006fd8:	f000 fb54 	bl	8007684 <__i2b>
 8006fdc:	4606      	mov	r6, r0
 8006fde:	2f00      	cmp	r7, #0
 8006fe0:	dd0c      	ble.n	8006ffc <_dtoa_r+0x77c>
 8006fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	dd09      	ble.n	8006ffc <_dtoa_r+0x77c>
 8006fe8:	42bb      	cmp	r3, r7
 8006fea:	bfa8      	it	ge
 8006fec:	463b      	movge	r3, r7
 8006fee:	9a06      	ldr	r2, [sp, #24]
 8006ff0:	1aff      	subs	r7, r7, r3
 8006ff2:	1ad2      	subs	r2, r2, r3
 8006ff4:	9206      	str	r2, [sp, #24]
 8006ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8006ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffe:	b1f3      	cbz	r3, 800703e <_dtoa_r+0x7be>
 8007000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 80a8 	beq.w	8007158 <_dtoa_r+0x8d8>
 8007008:	2c00      	cmp	r4, #0
 800700a:	dd10      	ble.n	800702e <_dtoa_r+0x7ae>
 800700c:	4631      	mov	r1, r6
 800700e:	4622      	mov	r2, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 fbf5 	bl	8007800 <__pow5mult>
 8007016:	465a      	mov	r2, fp
 8007018:	4601      	mov	r1, r0
 800701a:	4606      	mov	r6, r0
 800701c:	4628      	mov	r0, r5
 800701e:	f000 fb47 	bl	80076b0 <__multiply>
 8007022:	4680      	mov	r8, r0
 8007024:	4659      	mov	r1, fp
 8007026:	4628      	mov	r0, r5
 8007028:	f000 fa76 	bl	8007518 <_Bfree>
 800702c:	46c3      	mov	fp, r8
 800702e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007030:	1b1a      	subs	r2, r3, r4
 8007032:	d004      	beq.n	800703e <_dtoa_r+0x7be>
 8007034:	4659      	mov	r1, fp
 8007036:	4628      	mov	r0, r5
 8007038:	f000 fbe2 	bl	8007800 <__pow5mult>
 800703c:	4683      	mov	fp, r0
 800703e:	2101      	movs	r1, #1
 8007040:	4628      	mov	r0, r5
 8007042:	f000 fb1f 	bl	8007684 <__i2b>
 8007046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007048:	4604      	mov	r4, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	f340 8086 	ble.w	800715c <_dtoa_r+0x8dc>
 8007050:	461a      	mov	r2, r3
 8007052:	4601      	mov	r1, r0
 8007054:	4628      	mov	r0, r5
 8007056:	f000 fbd3 	bl	8007800 <__pow5mult>
 800705a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800705c:	4604      	mov	r4, r0
 800705e:	2b01      	cmp	r3, #1
 8007060:	dd7f      	ble.n	8007162 <_dtoa_r+0x8e2>
 8007062:	f04f 0800 	mov.w	r8, #0
 8007066:	6923      	ldr	r3, [r4, #16]
 8007068:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800706c:	6918      	ldr	r0, [r3, #16]
 800706e:	f000 fabb 	bl	80075e8 <__hi0bits>
 8007072:	f1c0 0020 	rsb	r0, r0, #32
 8007076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007078:	4418      	add	r0, r3
 800707a:	f010 001f 	ands.w	r0, r0, #31
 800707e:	f000 8092 	beq.w	80071a6 <_dtoa_r+0x926>
 8007082:	f1c0 0320 	rsb	r3, r0, #32
 8007086:	2b04      	cmp	r3, #4
 8007088:	f340 808a 	ble.w	80071a0 <_dtoa_r+0x920>
 800708c:	f1c0 001c 	rsb	r0, r0, #28
 8007090:	9b06      	ldr	r3, [sp, #24]
 8007092:	4407      	add	r7, r0
 8007094:	4403      	add	r3, r0
 8007096:	9306      	str	r3, [sp, #24]
 8007098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709a:	4403      	add	r3, r0
 800709c:	9309      	str	r3, [sp, #36]	; 0x24
 800709e:	9b06      	ldr	r3, [sp, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	dd05      	ble.n	80070b0 <_dtoa_r+0x830>
 80070a4:	4659      	mov	r1, fp
 80070a6:	461a      	mov	r2, r3
 80070a8:	4628      	mov	r0, r5
 80070aa:	f000 fc03 	bl	80078b4 <__lshift>
 80070ae:	4683      	mov	fp, r0
 80070b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	dd05      	ble.n	80070c2 <_dtoa_r+0x842>
 80070b6:	4621      	mov	r1, r4
 80070b8:	461a      	mov	r2, r3
 80070ba:	4628      	mov	r0, r5
 80070bc:	f000 fbfa 	bl	80078b4 <__lshift>
 80070c0:	4604      	mov	r4, r0
 80070c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d070      	beq.n	80071aa <_dtoa_r+0x92a>
 80070c8:	4621      	mov	r1, r4
 80070ca:	4658      	mov	r0, fp
 80070cc:	f000 fc62 	bl	8007994 <__mcmp>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	da6a      	bge.n	80071aa <_dtoa_r+0x92a>
 80070d4:	2300      	movs	r3, #0
 80070d6:	4659      	mov	r1, fp
 80070d8:	220a      	movs	r2, #10
 80070da:	4628      	mov	r0, r5
 80070dc:	f000 fa3e 	bl	800755c <__multadd>
 80070e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070e2:	4683      	mov	fp, r0
 80070e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 8194 	beq.w	8007416 <_dtoa_r+0xb96>
 80070ee:	4631      	mov	r1, r6
 80070f0:	2300      	movs	r3, #0
 80070f2:	220a      	movs	r2, #10
 80070f4:	4628      	mov	r0, r5
 80070f6:	f000 fa31 	bl	800755c <__multadd>
 80070fa:	f1b9 0f00 	cmp.w	r9, #0
 80070fe:	4606      	mov	r6, r0
 8007100:	f300 8093 	bgt.w	800722a <_dtoa_r+0x9aa>
 8007104:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007106:	2b02      	cmp	r3, #2
 8007108:	dc57      	bgt.n	80071ba <_dtoa_r+0x93a>
 800710a:	e08e      	b.n	800722a <_dtoa_r+0x9aa>
 800710c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800710e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007112:	e757      	b.n	8006fc4 <_dtoa_r+0x744>
 8007114:	9b08      	ldr	r3, [sp, #32]
 8007116:	1e5c      	subs	r4, r3, #1
 8007118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800711a:	42a3      	cmp	r3, r4
 800711c:	bfb7      	itett	lt
 800711e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007120:	1b1c      	subge	r4, r3, r4
 8007122:	1ae2      	sublt	r2, r4, r3
 8007124:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007126:	bfbe      	ittt	lt
 8007128:	940a      	strlt	r4, [sp, #40]	; 0x28
 800712a:	189b      	addlt	r3, r3, r2
 800712c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800712e:	9b08      	ldr	r3, [sp, #32]
 8007130:	bfb8      	it	lt
 8007132:	2400      	movlt	r4, #0
 8007134:	2b00      	cmp	r3, #0
 8007136:	bfbb      	ittet	lt
 8007138:	9b06      	ldrlt	r3, [sp, #24]
 800713a:	9a08      	ldrlt	r2, [sp, #32]
 800713c:	9f06      	ldrge	r7, [sp, #24]
 800713e:	1a9f      	sublt	r7, r3, r2
 8007140:	bfac      	ite	ge
 8007142:	9b08      	ldrge	r3, [sp, #32]
 8007144:	2300      	movlt	r3, #0
 8007146:	e73f      	b.n	8006fc8 <_dtoa_r+0x748>
 8007148:	3fe00000 	.word	0x3fe00000
 800714c:	40240000 	.word	0x40240000
 8007150:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007152:	9f06      	ldr	r7, [sp, #24]
 8007154:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007156:	e742      	b.n	8006fde <_dtoa_r+0x75e>
 8007158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800715a:	e76b      	b.n	8007034 <_dtoa_r+0x7b4>
 800715c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800715e:	2b01      	cmp	r3, #1
 8007160:	dc19      	bgt.n	8007196 <_dtoa_r+0x916>
 8007162:	9b04      	ldr	r3, [sp, #16]
 8007164:	b9bb      	cbnz	r3, 8007196 <_dtoa_r+0x916>
 8007166:	9b05      	ldr	r3, [sp, #20]
 8007168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800716c:	b99b      	cbnz	r3, 8007196 <_dtoa_r+0x916>
 800716e:	9b05      	ldr	r3, [sp, #20]
 8007170:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007174:	0d1b      	lsrs	r3, r3, #20
 8007176:	051b      	lsls	r3, r3, #20
 8007178:	b183      	cbz	r3, 800719c <_dtoa_r+0x91c>
 800717a:	f04f 0801 	mov.w	r8, #1
 800717e:	9b06      	ldr	r3, [sp, #24]
 8007180:	3301      	adds	r3, #1
 8007182:	9306      	str	r3, [sp, #24]
 8007184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007186:	3301      	adds	r3, #1
 8007188:	9309      	str	r3, [sp, #36]	; 0x24
 800718a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800718c:	2b00      	cmp	r3, #0
 800718e:	f47f af6a 	bne.w	8007066 <_dtoa_r+0x7e6>
 8007192:	2001      	movs	r0, #1
 8007194:	e76f      	b.n	8007076 <_dtoa_r+0x7f6>
 8007196:	f04f 0800 	mov.w	r8, #0
 800719a:	e7f6      	b.n	800718a <_dtoa_r+0x90a>
 800719c:	4698      	mov	r8, r3
 800719e:	e7f4      	b.n	800718a <_dtoa_r+0x90a>
 80071a0:	f43f af7d 	beq.w	800709e <_dtoa_r+0x81e>
 80071a4:	4618      	mov	r0, r3
 80071a6:	301c      	adds	r0, #28
 80071a8:	e772      	b.n	8007090 <_dtoa_r+0x810>
 80071aa:	9b08      	ldr	r3, [sp, #32]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dc36      	bgt.n	800721e <_dtoa_r+0x99e>
 80071b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	dd33      	ble.n	800721e <_dtoa_r+0x99e>
 80071b6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80071ba:	f1b9 0f00 	cmp.w	r9, #0
 80071be:	d10d      	bne.n	80071dc <_dtoa_r+0x95c>
 80071c0:	4621      	mov	r1, r4
 80071c2:	464b      	mov	r3, r9
 80071c4:	2205      	movs	r2, #5
 80071c6:	4628      	mov	r0, r5
 80071c8:	f000 f9c8 	bl	800755c <__multadd>
 80071cc:	4601      	mov	r1, r0
 80071ce:	4604      	mov	r4, r0
 80071d0:	4658      	mov	r0, fp
 80071d2:	f000 fbdf 	bl	8007994 <__mcmp>
 80071d6:	2800      	cmp	r0, #0
 80071d8:	f73f adb8 	bgt.w	8006d4c <_dtoa_r+0x4cc>
 80071dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071de:	9f03      	ldr	r7, [sp, #12]
 80071e0:	ea6f 0a03 	mvn.w	sl, r3
 80071e4:	f04f 0800 	mov.w	r8, #0
 80071e8:	4621      	mov	r1, r4
 80071ea:	4628      	mov	r0, r5
 80071ec:	f000 f994 	bl	8007518 <_Bfree>
 80071f0:	2e00      	cmp	r6, #0
 80071f2:	f43f aea7 	beq.w	8006f44 <_dtoa_r+0x6c4>
 80071f6:	f1b8 0f00 	cmp.w	r8, #0
 80071fa:	d005      	beq.n	8007208 <_dtoa_r+0x988>
 80071fc:	45b0      	cmp	r8, r6
 80071fe:	d003      	beq.n	8007208 <_dtoa_r+0x988>
 8007200:	4641      	mov	r1, r8
 8007202:	4628      	mov	r0, r5
 8007204:	f000 f988 	bl	8007518 <_Bfree>
 8007208:	4631      	mov	r1, r6
 800720a:	4628      	mov	r0, r5
 800720c:	f000 f984 	bl	8007518 <_Bfree>
 8007210:	e698      	b.n	8006f44 <_dtoa_r+0x6c4>
 8007212:	2400      	movs	r4, #0
 8007214:	4626      	mov	r6, r4
 8007216:	e7e1      	b.n	80071dc <_dtoa_r+0x95c>
 8007218:	46c2      	mov	sl, r8
 800721a:	4626      	mov	r6, r4
 800721c:	e596      	b.n	8006d4c <_dtoa_r+0x4cc>
 800721e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007220:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 80fd 	beq.w	8007424 <_dtoa_r+0xba4>
 800722a:	2f00      	cmp	r7, #0
 800722c:	dd05      	ble.n	800723a <_dtoa_r+0x9ba>
 800722e:	4631      	mov	r1, r6
 8007230:	463a      	mov	r2, r7
 8007232:	4628      	mov	r0, r5
 8007234:	f000 fb3e 	bl	80078b4 <__lshift>
 8007238:	4606      	mov	r6, r0
 800723a:	f1b8 0f00 	cmp.w	r8, #0
 800723e:	d05c      	beq.n	80072fa <_dtoa_r+0xa7a>
 8007240:	4628      	mov	r0, r5
 8007242:	6871      	ldr	r1, [r6, #4]
 8007244:	f000 f928 	bl	8007498 <_Balloc>
 8007248:	4607      	mov	r7, r0
 800724a:	b928      	cbnz	r0, 8007258 <_dtoa_r+0x9d8>
 800724c:	4602      	mov	r2, r0
 800724e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007252:	4b7f      	ldr	r3, [pc, #508]	; (8007450 <_dtoa_r+0xbd0>)
 8007254:	f7ff bb28 	b.w	80068a8 <_dtoa_r+0x28>
 8007258:	6932      	ldr	r2, [r6, #16]
 800725a:	f106 010c 	add.w	r1, r6, #12
 800725e:	3202      	adds	r2, #2
 8007260:	0092      	lsls	r2, r2, #2
 8007262:	300c      	adds	r0, #12
 8007264:	f7fe fcf6 	bl	8005c54 <memcpy>
 8007268:	2201      	movs	r2, #1
 800726a:	4639      	mov	r1, r7
 800726c:	4628      	mov	r0, r5
 800726e:	f000 fb21 	bl	80078b4 <__lshift>
 8007272:	46b0      	mov	r8, r6
 8007274:	4606      	mov	r6, r0
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	3301      	adds	r3, #1
 800727a:	9308      	str	r3, [sp, #32]
 800727c:	9b03      	ldr	r3, [sp, #12]
 800727e:	444b      	add	r3, r9
 8007280:	930a      	str	r3, [sp, #40]	; 0x28
 8007282:	9b04      	ldr	r3, [sp, #16]
 8007284:	f003 0301 	and.w	r3, r3, #1
 8007288:	9309      	str	r3, [sp, #36]	; 0x24
 800728a:	9b08      	ldr	r3, [sp, #32]
 800728c:	4621      	mov	r1, r4
 800728e:	3b01      	subs	r3, #1
 8007290:	4658      	mov	r0, fp
 8007292:	9304      	str	r3, [sp, #16]
 8007294:	f7ff fa68 	bl	8006768 <quorem>
 8007298:	4603      	mov	r3, r0
 800729a:	4641      	mov	r1, r8
 800729c:	3330      	adds	r3, #48	; 0x30
 800729e:	9006      	str	r0, [sp, #24]
 80072a0:	4658      	mov	r0, fp
 80072a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80072a4:	f000 fb76 	bl	8007994 <__mcmp>
 80072a8:	4632      	mov	r2, r6
 80072aa:	4681      	mov	r9, r0
 80072ac:	4621      	mov	r1, r4
 80072ae:	4628      	mov	r0, r5
 80072b0:	f000 fb8c 	bl	80079cc <__mdiff>
 80072b4:	68c2      	ldr	r2, [r0, #12]
 80072b6:	4607      	mov	r7, r0
 80072b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ba:	bb02      	cbnz	r2, 80072fe <_dtoa_r+0xa7e>
 80072bc:	4601      	mov	r1, r0
 80072be:	4658      	mov	r0, fp
 80072c0:	f000 fb68 	bl	8007994 <__mcmp>
 80072c4:	4602      	mov	r2, r0
 80072c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072c8:	4639      	mov	r1, r7
 80072ca:	4628      	mov	r0, r5
 80072cc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80072d0:	f000 f922 	bl	8007518 <_Bfree>
 80072d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072d8:	9f08      	ldr	r7, [sp, #32]
 80072da:	ea43 0102 	orr.w	r1, r3, r2
 80072de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e0:	430b      	orrs	r3, r1
 80072e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072e4:	d10d      	bne.n	8007302 <_dtoa_r+0xa82>
 80072e6:	2b39      	cmp	r3, #57	; 0x39
 80072e8:	d029      	beq.n	800733e <_dtoa_r+0xabe>
 80072ea:	f1b9 0f00 	cmp.w	r9, #0
 80072ee:	dd01      	ble.n	80072f4 <_dtoa_r+0xa74>
 80072f0:	9b06      	ldr	r3, [sp, #24]
 80072f2:	3331      	adds	r3, #49	; 0x31
 80072f4:	9a04      	ldr	r2, [sp, #16]
 80072f6:	7013      	strb	r3, [r2, #0]
 80072f8:	e776      	b.n	80071e8 <_dtoa_r+0x968>
 80072fa:	4630      	mov	r0, r6
 80072fc:	e7b9      	b.n	8007272 <_dtoa_r+0x9f2>
 80072fe:	2201      	movs	r2, #1
 8007300:	e7e2      	b.n	80072c8 <_dtoa_r+0xa48>
 8007302:	f1b9 0f00 	cmp.w	r9, #0
 8007306:	db06      	blt.n	8007316 <_dtoa_r+0xa96>
 8007308:	9922      	ldr	r1, [sp, #136]	; 0x88
 800730a:	ea41 0909 	orr.w	r9, r1, r9
 800730e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007310:	ea59 0101 	orrs.w	r1, r9, r1
 8007314:	d120      	bne.n	8007358 <_dtoa_r+0xad8>
 8007316:	2a00      	cmp	r2, #0
 8007318:	ddec      	ble.n	80072f4 <_dtoa_r+0xa74>
 800731a:	4659      	mov	r1, fp
 800731c:	2201      	movs	r2, #1
 800731e:	4628      	mov	r0, r5
 8007320:	9308      	str	r3, [sp, #32]
 8007322:	f000 fac7 	bl	80078b4 <__lshift>
 8007326:	4621      	mov	r1, r4
 8007328:	4683      	mov	fp, r0
 800732a:	f000 fb33 	bl	8007994 <__mcmp>
 800732e:	2800      	cmp	r0, #0
 8007330:	9b08      	ldr	r3, [sp, #32]
 8007332:	dc02      	bgt.n	800733a <_dtoa_r+0xaba>
 8007334:	d1de      	bne.n	80072f4 <_dtoa_r+0xa74>
 8007336:	07da      	lsls	r2, r3, #31
 8007338:	d5dc      	bpl.n	80072f4 <_dtoa_r+0xa74>
 800733a:	2b39      	cmp	r3, #57	; 0x39
 800733c:	d1d8      	bne.n	80072f0 <_dtoa_r+0xa70>
 800733e:	2339      	movs	r3, #57	; 0x39
 8007340:	9a04      	ldr	r2, [sp, #16]
 8007342:	7013      	strb	r3, [r2, #0]
 8007344:	463b      	mov	r3, r7
 8007346:	461f      	mov	r7, r3
 8007348:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800734c:	3b01      	subs	r3, #1
 800734e:	2a39      	cmp	r2, #57	; 0x39
 8007350:	d050      	beq.n	80073f4 <_dtoa_r+0xb74>
 8007352:	3201      	adds	r2, #1
 8007354:	701a      	strb	r2, [r3, #0]
 8007356:	e747      	b.n	80071e8 <_dtoa_r+0x968>
 8007358:	2a00      	cmp	r2, #0
 800735a:	dd03      	ble.n	8007364 <_dtoa_r+0xae4>
 800735c:	2b39      	cmp	r3, #57	; 0x39
 800735e:	d0ee      	beq.n	800733e <_dtoa_r+0xabe>
 8007360:	3301      	adds	r3, #1
 8007362:	e7c7      	b.n	80072f4 <_dtoa_r+0xa74>
 8007364:	9a08      	ldr	r2, [sp, #32]
 8007366:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007368:	f802 3c01 	strb.w	r3, [r2, #-1]
 800736c:	428a      	cmp	r2, r1
 800736e:	d02a      	beq.n	80073c6 <_dtoa_r+0xb46>
 8007370:	4659      	mov	r1, fp
 8007372:	2300      	movs	r3, #0
 8007374:	220a      	movs	r2, #10
 8007376:	4628      	mov	r0, r5
 8007378:	f000 f8f0 	bl	800755c <__multadd>
 800737c:	45b0      	cmp	r8, r6
 800737e:	4683      	mov	fp, r0
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	f04f 020a 	mov.w	r2, #10
 8007388:	4641      	mov	r1, r8
 800738a:	4628      	mov	r0, r5
 800738c:	d107      	bne.n	800739e <_dtoa_r+0xb1e>
 800738e:	f000 f8e5 	bl	800755c <__multadd>
 8007392:	4680      	mov	r8, r0
 8007394:	4606      	mov	r6, r0
 8007396:	9b08      	ldr	r3, [sp, #32]
 8007398:	3301      	adds	r3, #1
 800739a:	9308      	str	r3, [sp, #32]
 800739c:	e775      	b.n	800728a <_dtoa_r+0xa0a>
 800739e:	f000 f8dd 	bl	800755c <__multadd>
 80073a2:	4631      	mov	r1, r6
 80073a4:	4680      	mov	r8, r0
 80073a6:	2300      	movs	r3, #0
 80073a8:	220a      	movs	r2, #10
 80073aa:	4628      	mov	r0, r5
 80073ac:	f000 f8d6 	bl	800755c <__multadd>
 80073b0:	4606      	mov	r6, r0
 80073b2:	e7f0      	b.n	8007396 <_dtoa_r+0xb16>
 80073b4:	f1b9 0f00 	cmp.w	r9, #0
 80073b8:	bfcc      	ite	gt
 80073ba:	464f      	movgt	r7, r9
 80073bc:	2701      	movle	r7, #1
 80073be:	f04f 0800 	mov.w	r8, #0
 80073c2:	9a03      	ldr	r2, [sp, #12]
 80073c4:	4417      	add	r7, r2
 80073c6:	4659      	mov	r1, fp
 80073c8:	2201      	movs	r2, #1
 80073ca:	4628      	mov	r0, r5
 80073cc:	9308      	str	r3, [sp, #32]
 80073ce:	f000 fa71 	bl	80078b4 <__lshift>
 80073d2:	4621      	mov	r1, r4
 80073d4:	4683      	mov	fp, r0
 80073d6:	f000 fadd 	bl	8007994 <__mcmp>
 80073da:	2800      	cmp	r0, #0
 80073dc:	dcb2      	bgt.n	8007344 <_dtoa_r+0xac4>
 80073de:	d102      	bne.n	80073e6 <_dtoa_r+0xb66>
 80073e0:	9b08      	ldr	r3, [sp, #32]
 80073e2:	07db      	lsls	r3, r3, #31
 80073e4:	d4ae      	bmi.n	8007344 <_dtoa_r+0xac4>
 80073e6:	463b      	mov	r3, r7
 80073e8:	461f      	mov	r7, r3
 80073ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073ee:	2a30      	cmp	r2, #48	; 0x30
 80073f0:	d0fa      	beq.n	80073e8 <_dtoa_r+0xb68>
 80073f2:	e6f9      	b.n	80071e8 <_dtoa_r+0x968>
 80073f4:	9a03      	ldr	r2, [sp, #12]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d1a5      	bne.n	8007346 <_dtoa_r+0xac6>
 80073fa:	2331      	movs	r3, #49	; 0x31
 80073fc:	f10a 0a01 	add.w	sl, sl, #1
 8007400:	e779      	b.n	80072f6 <_dtoa_r+0xa76>
 8007402:	4b14      	ldr	r3, [pc, #80]	; (8007454 <_dtoa_r+0xbd4>)
 8007404:	f7ff baa8 	b.w	8006958 <_dtoa_r+0xd8>
 8007408:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800740a:	2b00      	cmp	r3, #0
 800740c:	f47f aa81 	bne.w	8006912 <_dtoa_r+0x92>
 8007410:	4b11      	ldr	r3, [pc, #68]	; (8007458 <_dtoa_r+0xbd8>)
 8007412:	f7ff baa1 	b.w	8006958 <_dtoa_r+0xd8>
 8007416:	f1b9 0f00 	cmp.w	r9, #0
 800741a:	dc03      	bgt.n	8007424 <_dtoa_r+0xba4>
 800741c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800741e:	2b02      	cmp	r3, #2
 8007420:	f73f aecb 	bgt.w	80071ba <_dtoa_r+0x93a>
 8007424:	9f03      	ldr	r7, [sp, #12]
 8007426:	4621      	mov	r1, r4
 8007428:	4658      	mov	r0, fp
 800742a:	f7ff f99d 	bl	8006768 <quorem>
 800742e:	9a03      	ldr	r2, [sp, #12]
 8007430:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007434:	f807 3b01 	strb.w	r3, [r7], #1
 8007438:	1aba      	subs	r2, r7, r2
 800743a:	4591      	cmp	r9, r2
 800743c:	ddba      	ble.n	80073b4 <_dtoa_r+0xb34>
 800743e:	4659      	mov	r1, fp
 8007440:	2300      	movs	r3, #0
 8007442:	220a      	movs	r2, #10
 8007444:	4628      	mov	r0, r5
 8007446:	f000 f889 	bl	800755c <__multadd>
 800744a:	4683      	mov	fp, r0
 800744c:	e7eb      	b.n	8007426 <_dtoa_r+0xba6>
 800744e:	bf00      	nop
 8007450:	080091b7 	.word	0x080091b7
 8007454:	08009114 	.word	0x08009114
 8007458:	08009138 	.word	0x08009138

0800745c <_localeconv_r>:
 800745c:	4800      	ldr	r0, [pc, #0]	; (8007460 <_localeconv_r+0x4>)
 800745e:	4770      	bx	lr
 8007460:	20000164 	.word	0x20000164

08007464 <memchr>:
 8007464:	4603      	mov	r3, r0
 8007466:	b510      	push	{r4, lr}
 8007468:	b2c9      	uxtb	r1, r1
 800746a:	4402      	add	r2, r0
 800746c:	4293      	cmp	r3, r2
 800746e:	4618      	mov	r0, r3
 8007470:	d101      	bne.n	8007476 <memchr+0x12>
 8007472:	2000      	movs	r0, #0
 8007474:	e003      	b.n	800747e <memchr+0x1a>
 8007476:	7804      	ldrb	r4, [r0, #0]
 8007478:	3301      	adds	r3, #1
 800747a:	428c      	cmp	r4, r1
 800747c:	d1f6      	bne.n	800746c <memchr+0x8>
 800747e:	bd10      	pop	{r4, pc}

08007480 <__malloc_lock>:
 8007480:	4801      	ldr	r0, [pc, #4]	; (8007488 <__malloc_lock+0x8>)
 8007482:	f7fb ba79 	b.w	8002978 <__retarget_lock_acquire_recursive>
 8007486:	bf00      	nop
 8007488:	20000a2c 	.word	0x20000a2c

0800748c <__malloc_unlock>:
 800748c:	4801      	ldr	r0, [pc, #4]	; (8007494 <__malloc_unlock+0x8>)
 800748e:	f7fb ba87 	b.w	80029a0 <__retarget_lock_release_recursive>
 8007492:	bf00      	nop
 8007494:	20000a2c 	.word	0x20000a2c

08007498 <_Balloc>:
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800749c:	4604      	mov	r4, r0
 800749e:	460d      	mov	r5, r1
 80074a0:	b976      	cbnz	r6, 80074c0 <_Balloc+0x28>
 80074a2:	2010      	movs	r0, #16
 80074a4:	f7fe fbce 	bl	8005c44 <malloc>
 80074a8:	4602      	mov	r2, r0
 80074aa:	6260      	str	r0, [r4, #36]	; 0x24
 80074ac:	b920      	cbnz	r0, 80074b8 <_Balloc+0x20>
 80074ae:	2166      	movs	r1, #102	; 0x66
 80074b0:	4b17      	ldr	r3, [pc, #92]	; (8007510 <_Balloc+0x78>)
 80074b2:	4818      	ldr	r0, [pc, #96]	; (8007514 <_Balloc+0x7c>)
 80074b4:	f000 fce2 	bl	8007e7c <__assert_func>
 80074b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074bc:	6006      	str	r6, [r0, #0]
 80074be:	60c6      	str	r6, [r0, #12]
 80074c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80074c2:	68f3      	ldr	r3, [r6, #12]
 80074c4:	b183      	cbz	r3, 80074e8 <_Balloc+0x50>
 80074c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80074ce:	b9b8      	cbnz	r0, 8007500 <_Balloc+0x68>
 80074d0:	2101      	movs	r1, #1
 80074d2:	fa01 f605 	lsl.w	r6, r1, r5
 80074d6:	1d72      	adds	r2, r6, #5
 80074d8:	4620      	mov	r0, r4
 80074da:	0092      	lsls	r2, r2, #2
 80074dc:	f000 fb5e 	bl	8007b9c <_calloc_r>
 80074e0:	b160      	cbz	r0, 80074fc <_Balloc+0x64>
 80074e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80074e6:	e00e      	b.n	8007506 <_Balloc+0x6e>
 80074e8:	2221      	movs	r2, #33	; 0x21
 80074ea:	2104      	movs	r1, #4
 80074ec:	4620      	mov	r0, r4
 80074ee:	f000 fb55 	bl	8007b9c <_calloc_r>
 80074f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074f4:	60f0      	str	r0, [r6, #12]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e4      	bne.n	80074c6 <_Balloc+0x2e>
 80074fc:	2000      	movs	r0, #0
 80074fe:	bd70      	pop	{r4, r5, r6, pc}
 8007500:	6802      	ldr	r2, [r0, #0]
 8007502:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007506:	2300      	movs	r3, #0
 8007508:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800750c:	e7f7      	b.n	80074fe <_Balloc+0x66>
 800750e:	bf00      	nop
 8007510:	08009145 	.word	0x08009145
 8007514:	080091c8 	.word	0x080091c8

08007518 <_Bfree>:
 8007518:	b570      	push	{r4, r5, r6, lr}
 800751a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800751c:	4605      	mov	r5, r0
 800751e:	460c      	mov	r4, r1
 8007520:	b976      	cbnz	r6, 8007540 <_Bfree+0x28>
 8007522:	2010      	movs	r0, #16
 8007524:	f7fe fb8e 	bl	8005c44 <malloc>
 8007528:	4602      	mov	r2, r0
 800752a:	6268      	str	r0, [r5, #36]	; 0x24
 800752c:	b920      	cbnz	r0, 8007538 <_Bfree+0x20>
 800752e:	218a      	movs	r1, #138	; 0x8a
 8007530:	4b08      	ldr	r3, [pc, #32]	; (8007554 <_Bfree+0x3c>)
 8007532:	4809      	ldr	r0, [pc, #36]	; (8007558 <_Bfree+0x40>)
 8007534:	f000 fca2 	bl	8007e7c <__assert_func>
 8007538:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800753c:	6006      	str	r6, [r0, #0]
 800753e:	60c6      	str	r6, [r0, #12]
 8007540:	b13c      	cbz	r4, 8007552 <_Bfree+0x3a>
 8007542:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007544:	6862      	ldr	r2, [r4, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800754c:	6021      	str	r1, [r4, #0]
 800754e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007552:	bd70      	pop	{r4, r5, r6, pc}
 8007554:	08009145 	.word	0x08009145
 8007558:	080091c8 	.word	0x080091c8

0800755c <__multadd>:
 800755c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007560:	4607      	mov	r7, r0
 8007562:	460c      	mov	r4, r1
 8007564:	461e      	mov	r6, r3
 8007566:	2000      	movs	r0, #0
 8007568:	690d      	ldr	r5, [r1, #16]
 800756a:	f101 0c14 	add.w	ip, r1, #20
 800756e:	f8dc 3000 	ldr.w	r3, [ip]
 8007572:	3001      	adds	r0, #1
 8007574:	b299      	uxth	r1, r3
 8007576:	fb02 6101 	mla	r1, r2, r1, r6
 800757a:	0c1e      	lsrs	r6, r3, #16
 800757c:	0c0b      	lsrs	r3, r1, #16
 800757e:	fb02 3306 	mla	r3, r2, r6, r3
 8007582:	b289      	uxth	r1, r1
 8007584:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007588:	4285      	cmp	r5, r0
 800758a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800758e:	f84c 1b04 	str.w	r1, [ip], #4
 8007592:	dcec      	bgt.n	800756e <__multadd+0x12>
 8007594:	b30e      	cbz	r6, 80075da <__multadd+0x7e>
 8007596:	68a3      	ldr	r3, [r4, #8]
 8007598:	42ab      	cmp	r3, r5
 800759a:	dc19      	bgt.n	80075d0 <__multadd+0x74>
 800759c:	6861      	ldr	r1, [r4, #4]
 800759e:	4638      	mov	r0, r7
 80075a0:	3101      	adds	r1, #1
 80075a2:	f7ff ff79 	bl	8007498 <_Balloc>
 80075a6:	4680      	mov	r8, r0
 80075a8:	b928      	cbnz	r0, 80075b6 <__multadd+0x5a>
 80075aa:	4602      	mov	r2, r0
 80075ac:	21b5      	movs	r1, #181	; 0xb5
 80075ae:	4b0c      	ldr	r3, [pc, #48]	; (80075e0 <__multadd+0x84>)
 80075b0:	480c      	ldr	r0, [pc, #48]	; (80075e4 <__multadd+0x88>)
 80075b2:	f000 fc63 	bl	8007e7c <__assert_func>
 80075b6:	6922      	ldr	r2, [r4, #16]
 80075b8:	f104 010c 	add.w	r1, r4, #12
 80075bc:	3202      	adds	r2, #2
 80075be:	0092      	lsls	r2, r2, #2
 80075c0:	300c      	adds	r0, #12
 80075c2:	f7fe fb47 	bl	8005c54 <memcpy>
 80075c6:	4621      	mov	r1, r4
 80075c8:	4638      	mov	r0, r7
 80075ca:	f7ff ffa5 	bl	8007518 <_Bfree>
 80075ce:	4644      	mov	r4, r8
 80075d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80075d4:	3501      	adds	r5, #1
 80075d6:	615e      	str	r6, [r3, #20]
 80075d8:	6125      	str	r5, [r4, #16]
 80075da:	4620      	mov	r0, r4
 80075dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075e0:	080091b7 	.word	0x080091b7
 80075e4:	080091c8 	.word	0x080091c8

080075e8 <__hi0bits>:
 80075e8:	0c02      	lsrs	r2, r0, #16
 80075ea:	0412      	lsls	r2, r2, #16
 80075ec:	4603      	mov	r3, r0
 80075ee:	b9ca      	cbnz	r2, 8007624 <__hi0bits+0x3c>
 80075f0:	0403      	lsls	r3, r0, #16
 80075f2:	2010      	movs	r0, #16
 80075f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80075f8:	bf04      	itt	eq
 80075fa:	021b      	lsleq	r3, r3, #8
 80075fc:	3008      	addeq	r0, #8
 80075fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007602:	bf04      	itt	eq
 8007604:	011b      	lsleq	r3, r3, #4
 8007606:	3004      	addeq	r0, #4
 8007608:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800760c:	bf04      	itt	eq
 800760e:	009b      	lsleq	r3, r3, #2
 8007610:	3002      	addeq	r0, #2
 8007612:	2b00      	cmp	r3, #0
 8007614:	db05      	blt.n	8007622 <__hi0bits+0x3a>
 8007616:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800761a:	f100 0001 	add.w	r0, r0, #1
 800761e:	bf08      	it	eq
 8007620:	2020      	moveq	r0, #32
 8007622:	4770      	bx	lr
 8007624:	2000      	movs	r0, #0
 8007626:	e7e5      	b.n	80075f4 <__hi0bits+0xc>

08007628 <__lo0bits>:
 8007628:	6803      	ldr	r3, [r0, #0]
 800762a:	4602      	mov	r2, r0
 800762c:	f013 0007 	ands.w	r0, r3, #7
 8007630:	d00b      	beq.n	800764a <__lo0bits+0x22>
 8007632:	07d9      	lsls	r1, r3, #31
 8007634:	d421      	bmi.n	800767a <__lo0bits+0x52>
 8007636:	0798      	lsls	r0, r3, #30
 8007638:	bf49      	itett	mi
 800763a:	085b      	lsrmi	r3, r3, #1
 800763c:	089b      	lsrpl	r3, r3, #2
 800763e:	2001      	movmi	r0, #1
 8007640:	6013      	strmi	r3, [r2, #0]
 8007642:	bf5c      	itt	pl
 8007644:	2002      	movpl	r0, #2
 8007646:	6013      	strpl	r3, [r2, #0]
 8007648:	4770      	bx	lr
 800764a:	b299      	uxth	r1, r3
 800764c:	b909      	cbnz	r1, 8007652 <__lo0bits+0x2a>
 800764e:	2010      	movs	r0, #16
 8007650:	0c1b      	lsrs	r3, r3, #16
 8007652:	b2d9      	uxtb	r1, r3
 8007654:	b909      	cbnz	r1, 800765a <__lo0bits+0x32>
 8007656:	3008      	adds	r0, #8
 8007658:	0a1b      	lsrs	r3, r3, #8
 800765a:	0719      	lsls	r1, r3, #28
 800765c:	bf04      	itt	eq
 800765e:	091b      	lsreq	r3, r3, #4
 8007660:	3004      	addeq	r0, #4
 8007662:	0799      	lsls	r1, r3, #30
 8007664:	bf04      	itt	eq
 8007666:	089b      	lsreq	r3, r3, #2
 8007668:	3002      	addeq	r0, #2
 800766a:	07d9      	lsls	r1, r3, #31
 800766c:	d403      	bmi.n	8007676 <__lo0bits+0x4e>
 800766e:	085b      	lsrs	r3, r3, #1
 8007670:	f100 0001 	add.w	r0, r0, #1
 8007674:	d003      	beq.n	800767e <__lo0bits+0x56>
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	4770      	bx	lr
 800767a:	2000      	movs	r0, #0
 800767c:	4770      	bx	lr
 800767e:	2020      	movs	r0, #32
 8007680:	4770      	bx	lr
	...

08007684 <__i2b>:
 8007684:	b510      	push	{r4, lr}
 8007686:	460c      	mov	r4, r1
 8007688:	2101      	movs	r1, #1
 800768a:	f7ff ff05 	bl	8007498 <_Balloc>
 800768e:	4602      	mov	r2, r0
 8007690:	b928      	cbnz	r0, 800769e <__i2b+0x1a>
 8007692:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007696:	4b04      	ldr	r3, [pc, #16]	; (80076a8 <__i2b+0x24>)
 8007698:	4804      	ldr	r0, [pc, #16]	; (80076ac <__i2b+0x28>)
 800769a:	f000 fbef 	bl	8007e7c <__assert_func>
 800769e:	2301      	movs	r3, #1
 80076a0:	6144      	str	r4, [r0, #20]
 80076a2:	6103      	str	r3, [r0, #16]
 80076a4:	bd10      	pop	{r4, pc}
 80076a6:	bf00      	nop
 80076a8:	080091b7 	.word	0x080091b7
 80076ac:	080091c8 	.word	0x080091c8

080076b0 <__multiply>:
 80076b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b4:	4691      	mov	r9, r2
 80076b6:	690a      	ldr	r2, [r1, #16]
 80076b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80076bc:	460c      	mov	r4, r1
 80076be:	429a      	cmp	r2, r3
 80076c0:	bfbe      	ittt	lt
 80076c2:	460b      	movlt	r3, r1
 80076c4:	464c      	movlt	r4, r9
 80076c6:	4699      	movlt	r9, r3
 80076c8:	6927      	ldr	r7, [r4, #16]
 80076ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80076ce:	68a3      	ldr	r3, [r4, #8]
 80076d0:	6861      	ldr	r1, [r4, #4]
 80076d2:	eb07 060a 	add.w	r6, r7, sl
 80076d6:	42b3      	cmp	r3, r6
 80076d8:	b085      	sub	sp, #20
 80076da:	bfb8      	it	lt
 80076dc:	3101      	addlt	r1, #1
 80076de:	f7ff fedb 	bl	8007498 <_Balloc>
 80076e2:	b930      	cbnz	r0, 80076f2 <__multiply+0x42>
 80076e4:	4602      	mov	r2, r0
 80076e6:	f240 115d 	movw	r1, #349	; 0x15d
 80076ea:	4b43      	ldr	r3, [pc, #268]	; (80077f8 <__multiply+0x148>)
 80076ec:	4843      	ldr	r0, [pc, #268]	; (80077fc <__multiply+0x14c>)
 80076ee:	f000 fbc5 	bl	8007e7c <__assert_func>
 80076f2:	f100 0514 	add.w	r5, r0, #20
 80076f6:	462b      	mov	r3, r5
 80076f8:	2200      	movs	r2, #0
 80076fa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076fe:	4543      	cmp	r3, r8
 8007700:	d321      	bcc.n	8007746 <__multiply+0x96>
 8007702:	f104 0314 	add.w	r3, r4, #20
 8007706:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800770a:	f109 0314 	add.w	r3, r9, #20
 800770e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007712:	9202      	str	r2, [sp, #8]
 8007714:	1b3a      	subs	r2, r7, r4
 8007716:	3a15      	subs	r2, #21
 8007718:	f022 0203 	bic.w	r2, r2, #3
 800771c:	3204      	adds	r2, #4
 800771e:	f104 0115 	add.w	r1, r4, #21
 8007722:	428f      	cmp	r7, r1
 8007724:	bf38      	it	cc
 8007726:	2204      	movcc	r2, #4
 8007728:	9201      	str	r2, [sp, #4]
 800772a:	9a02      	ldr	r2, [sp, #8]
 800772c:	9303      	str	r3, [sp, #12]
 800772e:	429a      	cmp	r2, r3
 8007730:	d80c      	bhi.n	800774c <__multiply+0x9c>
 8007732:	2e00      	cmp	r6, #0
 8007734:	dd03      	ble.n	800773e <__multiply+0x8e>
 8007736:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800773a:	2b00      	cmp	r3, #0
 800773c:	d059      	beq.n	80077f2 <__multiply+0x142>
 800773e:	6106      	str	r6, [r0, #16]
 8007740:	b005      	add	sp, #20
 8007742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007746:	f843 2b04 	str.w	r2, [r3], #4
 800774a:	e7d8      	b.n	80076fe <__multiply+0x4e>
 800774c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007750:	f1ba 0f00 	cmp.w	sl, #0
 8007754:	d023      	beq.n	800779e <__multiply+0xee>
 8007756:	46a9      	mov	r9, r5
 8007758:	f04f 0c00 	mov.w	ip, #0
 800775c:	f104 0e14 	add.w	lr, r4, #20
 8007760:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007764:	f8d9 1000 	ldr.w	r1, [r9]
 8007768:	fa1f fb82 	uxth.w	fp, r2
 800776c:	b289      	uxth	r1, r1
 800776e:	fb0a 110b 	mla	r1, sl, fp, r1
 8007772:	4461      	add	r1, ip
 8007774:	f8d9 c000 	ldr.w	ip, [r9]
 8007778:	0c12      	lsrs	r2, r2, #16
 800777a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800777e:	fb0a c202 	mla	r2, sl, r2, ip
 8007782:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007786:	b289      	uxth	r1, r1
 8007788:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800778c:	4577      	cmp	r7, lr
 800778e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007792:	f849 1b04 	str.w	r1, [r9], #4
 8007796:	d8e3      	bhi.n	8007760 <__multiply+0xb0>
 8007798:	9a01      	ldr	r2, [sp, #4]
 800779a:	f845 c002 	str.w	ip, [r5, r2]
 800779e:	9a03      	ldr	r2, [sp, #12]
 80077a0:	3304      	adds	r3, #4
 80077a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80077a6:	f1b9 0f00 	cmp.w	r9, #0
 80077aa:	d020      	beq.n	80077ee <__multiply+0x13e>
 80077ac:	46ae      	mov	lr, r5
 80077ae:	f04f 0a00 	mov.w	sl, #0
 80077b2:	6829      	ldr	r1, [r5, #0]
 80077b4:	f104 0c14 	add.w	ip, r4, #20
 80077b8:	f8bc b000 	ldrh.w	fp, [ip]
 80077bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80077c0:	b289      	uxth	r1, r1
 80077c2:	fb09 220b 	mla	r2, r9, fp, r2
 80077c6:	4492      	add	sl, r2
 80077c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80077cc:	f84e 1b04 	str.w	r1, [lr], #4
 80077d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80077d4:	f8be 1000 	ldrh.w	r1, [lr]
 80077d8:	0c12      	lsrs	r2, r2, #16
 80077da:	fb09 1102 	mla	r1, r9, r2, r1
 80077de:	4567      	cmp	r7, ip
 80077e0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80077e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80077e8:	d8e6      	bhi.n	80077b8 <__multiply+0x108>
 80077ea:	9a01      	ldr	r2, [sp, #4]
 80077ec:	50a9      	str	r1, [r5, r2]
 80077ee:	3504      	adds	r5, #4
 80077f0:	e79b      	b.n	800772a <__multiply+0x7a>
 80077f2:	3e01      	subs	r6, #1
 80077f4:	e79d      	b.n	8007732 <__multiply+0x82>
 80077f6:	bf00      	nop
 80077f8:	080091b7 	.word	0x080091b7
 80077fc:	080091c8 	.word	0x080091c8

08007800 <__pow5mult>:
 8007800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007804:	4615      	mov	r5, r2
 8007806:	f012 0203 	ands.w	r2, r2, #3
 800780a:	4606      	mov	r6, r0
 800780c:	460f      	mov	r7, r1
 800780e:	d007      	beq.n	8007820 <__pow5mult+0x20>
 8007810:	4c25      	ldr	r4, [pc, #148]	; (80078a8 <__pow5mult+0xa8>)
 8007812:	3a01      	subs	r2, #1
 8007814:	2300      	movs	r3, #0
 8007816:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800781a:	f7ff fe9f 	bl	800755c <__multadd>
 800781e:	4607      	mov	r7, r0
 8007820:	10ad      	asrs	r5, r5, #2
 8007822:	d03d      	beq.n	80078a0 <__pow5mult+0xa0>
 8007824:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007826:	b97c      	cbnz	r4, 8007848 <__pow5mult+0x48>
 8007828:	2010      	movs	r0, #16
 800782a:	f7fe fa0b 	bl	8005c44 <malloc>
 800782e:	4602      	mov	r2, r0
 8007830:	6270      	str	r0, [r6, #36]	; 0x24
 8007832:	b928      	cbnz	r0, 8007840 <__pow5mult+0x40>
 8007834:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007838:	4b1c      	ldr	r3, [pc, #112]	; (80078ac <__pow5mult+0xac>)
 800783a:	481d      	ldr	r0, [pc, #116]	; (80078b0 <__pow5mult+0xb0>)
 800783c:	f000 fb1e 	bl	8007e7c <__assert_func>
 8007840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007844:	6004      	str	r4, [r0, #0]
 8007846:	60c4      	str	r4, [r0, #12]
 8007848:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800784c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007850:	b94c      	cbnz	r4, 8007866 <__pow5mult+0x66>
 8007852:	f240 2171 	movw	r1, #625	; 0x271
 8007856:	4630      	mov	r0, r6
 8007858:	f7ff ff14 	bl	8007684 <__i2b>
 800785c:	2300      	movs	r3, #0
 800785e:	4604      	mov	r4, r0
 8007860:	f8c8 0008 	str.w	r0, [r8, #8]
 8007864:	6003      	str	r3, [r0, #0]
 8007866:	f04f 0900 	mov.w	r9, #0
 800786a:	07eb      	lsls	r3, r5, #31
 800786c:	d50a      	bpl.n	8007884 <__pow5mult+0x84>
 800786e:	4639      	mov	r1, r7
 8007870:	4622      	mov	r2, r4
 8007872:	4630      	mov	r0, r6
 8007874:	f7ff ff1c 	bl	80076b0 <__multiply>
 8007878:	4680      	mov	r8, r0
 800787a:	4639      	mov	r1, r7
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff fe4b 	bl	8007518 <_Bfree>
 8007882:	4647      	mov	r7, r8
 8007884:	106d      	asrs	r5, r5, #1
 8007886:	d00b      	beq.n	80078a0 <__pow5mult+0xa0>
 8007888:	6820      	ldr	r0, [r4, #0]
 800788a:	b938      	cbnz	r0, 800789c <__pow5mult+0x9c>
 800788c:	4622      	mov	r2, r4
 800788e:	4621      	mov	r1, r4
 8007890:	4630      	mov	r0, r6
 8007892:	f7ff ff0d 	bl	80076b0 <__multiply>
 8007896:	6020      	str	r0, [r4, #0]
 8007898:	f8c0 9000 	str.w	r9, [r0]
 800789c:	4604      	mov	r4, r0
 800789e:	e7e4      	b.n	800786a <__pow5mult+0x6a>
 80078a0:	4638      	mov	r0, r7
 80078a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078a6:	bf00      	nop
 80078a8:	08009318 	.word	0x08009318
 80078ac:	08009145 	.word	0x08009145
 80078b0:	080091c8 	.word	0x080091c8

080078b4 <__lshift>:
 80078b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b8:	460c      	mov	r4, r1
 80078ba:	4607      	mov	r7, r0
 80078bc:	4691      	mov	r9, r2
 80078be:	6923      	ldr	r3, [r4, #16]
 80078c0:	6849      	ldr	r1, [r1, #4]
 80078c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80078c6:	68a3      	ldr	r3, [r4, #8]
 80078c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80078cc:	f108 0601 	add.w	r6, r8, #1
 80078d0:	42b3      	cmp	r3, r6
 80078d2:	db0b      	blt.n	80078ec <__lshift+0x38>
 80078d4:	4638      	mov	r0, r7
 80078d6:	f7ff fddf 	bl	8007498 <_Balloc>
 80078da:	4605      	mov	r5, r0
 80078dc:	b948      	cbnz	r0, 80078f2 <__lshift+0x3e>
 80078de:	4602      	mov	r2, r0
 80078e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80078e4:	4b29      	ldr	r3, [pc, #164]	; (800798c <__lshift+0xd8>)
 80078e6:	482a      	ldr	r0, [pc, #168]	; (8007990 <__lshift+0xdc>)
 80078e8:	f000 fac8 	bl	8007e7c <__assert_func>
 80078ec:	3101      	adds	r1, #1
 80078ee:	005b      	lsls	r3, r3, #1
 80078f0:	e7ee      	b.n	80078d0 <__lshift+0x1c>
 80078f2:	2300      	movs	r3, #0
 80078f4:	f100 0114 	add.w	r1, r0, #20
 80078f8:	f100 0210 	add.w	r2, r0, #16
 80078fc:	4618      	mov	r0, r3
 80078fe:	4553      	cmp	r3, sl
 8007900:	db37      	blt.n	8007972 <__lshift+0xbe>
 8007902:	6920      	ldr	r0, [r4, #16]
 8007904:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007908:	f104 0314 	add.w	r3, r4, #20
 800790c:	f019 091f 	ands.w	r9, r9, #31
 8007910:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007914:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007918:	d02f      	beq.n	800797a <__lshift+0xc6>
 800791a:	468a      	mov	sl, r1
 800791c:	f04f 0c00 	mov.w	ip, #0
 8007920:	f1c9 0e20 	rsb	lr, r9, #32
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	fa02 f209 	lsl.w	r2, r2, r9
 800792a:	ea42 020c 	orr.w	r2, r2, ip
 800792e:	f84a 2b04 	str.w	r2, [sl], #4
 8007932:	f853 2b04 	ldr.w	r2, [r3], #4
 8007936:	4298      	cmp	r0, r3
 8007938:	fa22 fc0e 	lsr.w	ip, r2, lr
 800793c:	d8f2      	bhi.n	8007924 <__lshift+0x70>
 800793e:	1b03      	subs	r3, r0, r4
 8007940:	3b15      	subs	r3, #21
 8007942:	f023 0303 	bic.w	r3, r3, #3
 8007946:	3304      	adds	r3, #4
 8007948:	f104 0215 	add.w	r2, r4, #21
 800794c:	4290      	cmp	r0, r2
 800794e:	bf38      	it	cc
 8007950:	2304      	movcc	r3, #4
 8007952:	f841 c003 	str.w	ip, [r1, r3]
 8007956:	f1bc 0f00 	cmp.w	ip, #0
 800795a:	d001      	beq.n	8007960 <__lshift+0xac>
 800795c:	f108 0602 	add.w	r6, r8, #2
 8007960:	3e01      	subs	r6, #1
 8007962:	4638      	mov	r0, r7
 8007964:	4621      	mov	r1, r4
 8007966:	612e      	str	r6, [r5, #16]
 8007968:	f7ff fdd6 	bl	8007518 <_Bfree>
 800796c:	4628      	mov	r0, r5
 800796e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007972:	f842 0f04 	str.w	r0, [r2, #4]!
 8007976:	3301      	adds	r3, #1
 8007978:	e7c1      	b.n	80078fe <__lshift+0x4a>
 800797a:	3904      	subs	r1, #4
 800797c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007980:	4298      	cmp	r0, r3
 8007982:	f841 2f04 	str.w	r2, [r1, #4]!
 8007986:	d8f9      	bhi.n	800797c <__lshift+0xc8>
 8007988:	e7ea      	b.n	8007960 <__lshift+0xac>
 800798a:	bf00      	nop
 800798c:	080091b7 	.word	0x080091b7
 8007990:	080091c8 	.word	0x080091c8

08007994 <__mcmp>:
 8007994:	4603      	mov	r3, r0
 8007996:	690a      	ldr	r2, [r1, #16]
 8007998:	6900      	ldr	r0, [r0, #16]
 800799a:	b530      	push	{r4, r5, lr}
 800799c:	1a80      	subs	r0, r0, r2
 800799e:	d10d      	bne.n	80079bc <__mcmp+0x28>
 80079a0:	3314      	adds	r3, #20
 80079a2:	3114      	adds	r1, #20
 80079a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80079b4:	4295      	cmp	r5, r2
 80079b6:	d002      	beq.n	80079be <__mcmp+0x2a>
 80079b8:	d304      	bcc.n	80079c4 <__mcmp+0x30>
 80079ba:	2001      	movs	r0, #1
 80079bc:	bd30      	pop	{r4, r5, pc}
 80079be:	42a3      	cmp	r3, r4
 80079c0:	d3f4      	bcc.n	80079ac <__mcmp+0x18>
 80079c2:	e7fb      	b.n	80079bc <__mcmp+0x28>
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	e7f8      	b.n	80079bc <__mcmp+0x28>
	...

080079cc <__mdiff>:
 80079cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d0:	460d      	mov	r5, r1
 80079d2:	4607      	mov	r7, r0
 80079d4:	4611      	mov	r1, r2
 80079d6:	4628      	mov	r0, r5
 80079d8:	4614      	mov	r4, r2
 80079da:	f7ff ffdb 	bl	8007994 <__mcmp>
 80079de:	1e06      	subs	r6, r0, #0
 80079e0:	d111      	bne.n	8007a06 <__mdiff+0x3a>
 80079e2:	4631      	mov	r1, r6
 80079e4:	4638      	mov	r0, r7
 80079e6:	f7ff fd57 	bl	8007498 <_Balloc>
 80079ea:	4602      	mov	r2, r0
 80079ec:	b928      	cbnz	r0, 80079fa <__mdiff+0x2e>
 80079ee:	f240 2132 	movw	r1, #562	; 0x232
 80079f2:	4b3a      	ldr	r3, [pc, #232]	; (8007adc <__mdiff+0x110>)
 80079f4:	483a      	ldr	r0, [pc, #232]	; (8007ae0 <__mdiff+0x114>)
 80079f6:	f000 fa41 	bl	8007e7c <__assert_func>
 80079fa:	2301      	movs	r3, #1
 80079fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007a00:	4610      	mov	r0, r2
 8007a02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a06:	bfa4      	itt	ge
 8007a08:	4623      	movge	r3, r4
 8007a0a:	462c      	movge	r4, r5
 8007a0c:	4638      	mov	r0, r7
 8007a0e:	6861      	ldr	r1, [r4, #4]
 8007a10:	bfa6      	itte	ge
 8007a12:	461d      	movge	r5, r3
 8007a14:	2600      	movge	r6, #0
 8007a16:	2601      	movlt	r6, #1
 8007a18:	f7ff fd3e 	bl	8007498 <_Balloc>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	b918      	cbnz	r0, 8007a28 <__mdiff+0x5c>
 8007a20:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007a24:	4b2d      	ldr	r3, [pc, #180]	; (8007adc <__mdiff+0x110>)
 8007a26:	e7e5      	b.n	80079f4 <__mdiff+0x28>
 8007a28:	f102 0814 	add.w	r8, r2, #20
 8007a2c:	46c2      	mov	sl, r8
 8007a2e:	f04f 0c00 	mov.w	ip, #0
 8007a32:	6927      	ldr	r7, [r4, #16]
 8007a34:	60c6      	str	r6, [r0, #12]
 8007a36:	692e      	ldr	r6, [r5, #16]
 8007a38:	f104 0014 	add.w	r0, r4, #20
 8007a3c:	f105 0914 	add.w	r9, r5, #20
 8007a40:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007a44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007a48:	3410      	adds	r4, #16
 8007a4a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007a4e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007a52:	fa1f f18b 	uxth.w	r1, fp
 8007a56:	448c      	add	ip, r1
 8007a58:	b299      	uxth	r1, r3
 8007a5a:	0c1b      	lsrs	r3, r3, #16
 8007a5c:	ebac 0101 	sub.w	r1, ip, r1
 8007a60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007a64:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007a68:	b289      	uxth	r1, r1
 8007a6a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007a6e:	454e      	cmp	r6, r9
 8007a70:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007a74:	f84a 3b04 	str.w	r3, [sl], #4
 8007a78:	d8e7      	bhi.n	8007a4a <__mdiff+0x7e>
 8007a7a:	1b73      	subs	r3, r6, r5
 8007a7c:	3b15      	subs	r3, #21
 8007a7e:	f023 0303 	bic.w	r3, r3, #3
 8007a82:	3515      	adds	r5, #21
 8007a84:	3304      	adds	r3, #4
 8007a86:	42ae      	cmp	r6, r5
 8007a88:	bf38      	it	cc
 8007a8a:	2304      	movcc	r3, #4
 8007a8c:	4418      	add	r0, r3
 8007a8e:	4443      	add	r3, r8
 8007a90:	461e      	mov	r6, r3
 8007a92:	4605      	mov	r5, r0
 8007a94:	4575      	cmp	r5, lr
 8007a96:	d30e      	bcc.n	8007ab6 <__mdiff+0xea>
 8007a98:	f10e 0103 	add.w	r1, lr, #3
 8007a9c:	1a09      	subs	r1, r1, r0
 8007a9e:	f021 0103 	bic.w	r1, r1, #3
 8007aa2:	3803      	subs	r0, #3
 8007aa4:	4586      	cmp	lr, r0
 8007aa6:	bf38      	it	cc
 8007aa8:	2100      	movcc	r1, #0
 8007aaa:	4419      	add	r1, r3
 8007aac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007ab0:	b18b      	cbz	r3, 8007ad6 <__mdiff+0x10a>
 8007ab2:	6117      	str	r7, [r2, #16]
 8007ab4:	e7a4      	b.n	8007a00 <__mdiff+0x34>
 8007ab6:	f855 8b04 	ldr.w	r8, [r5], #4
 8007aba:	fa1f f188 	uxth.w	r1, r8
 8007abe:	4461      	add	r1, ip
 8007ac0:	140c      	asrs	r4, r1, #16
 8007ac2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007ac6:	b289      	uxth	r1, r1
 8007ac8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007acc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007ad0:	f846 1b04 	str.w	r1, [r6], #4
 8007ad4:	e7de      	b.n	8007a94 <__mdiff+0xc8>
 8007ad6:	3f01      	subs	r7, #1
 8007ad8:	e7e8      	b.n	8007aac <__mdiff+0xe0>
 8007ada:	bf00      	nop
 8007adc:	080091b7 	.word	0x080091b7
 8007ae0:	080091c8 	.word	0x080091c8

08007ae4 <__d2b>:
 8007ae4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007ae8:	2101      	movs	r1, #1
 8007aea:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007aee:	4690      	mov	r8, r2
 8007af0:	461d      	mov	r5, r3
 8007af2:	f7ff fcd1 	bl	8007498 <_Balloc>
 8007af6:	4604      	mov	r4, r0
 8007af8:	b930      	cbnz	r0, 8007b08 <__d2b+0x24>
 8007afa:	4602      	mov	r2, r0
 8007afc:	f240 310a 	movw	r1, #778	; 0x30a
 8007b00:	4b24      	ldr	r3, [pc, #144]	; (8007b94 <__d2b+0xb0>)
 8007b02:	4825      	ldr	r0, [pc, #148]	; (8007b98 <__d2b+0xb4>)
 8007b04:	f000 f9ba 	bl	8007e7c <__assert_func>
 8007b08:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007b0c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007b10:	bb2d      	cbnz	r5, 8007b5e <__d2b+0x7a>
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	f1b8 0300 	subs.w	r3, r8, #0
 8007b18:	d026      	beq.n	8007b68 <__d2b+0x84>
 8007b1a:	4668      	mov	r0, sp
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	f7ff fd83 	bl	8007628 <__lo0bits>
 8007b22:	9900      	ldr	r1, [sp, #0]
 8007b24:	b1f0      	cbz	r0, 8007b64 <__d2b+0x80>
 8007b26:	9a01      	ldr	r2, [sp, #4]
 8007b28:	f1c0 0320 	rsb	r3, r0, #32
 8007b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b30:	430b      	orrs	r3, r1
 8007b32:	40c2      	lsrs	r2, r0
 8007b34:	6163      	str	r3, [r4, #20]
 8007b36:	9201      	str	r2, [sp, #4]
 8007b38:	9b01      	ldr	r3, [sp, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	bf14      	ite	ne
 8007b3e:	2102      	movne	r1, #2
 8007b40:	2101      	moveq	r1, #1
 8007b42:	61a3      	str	r3, [r4, #24]
 8007b44:	6121      	str	r1, [r4, #16]
 8007b46:	b1c5      	cbz	r5, 8007b7a <__d2b+0x96>
 8007b48:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007b4c:	4405      	add	r5, r0
 8007b4e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007b52:	603d      	str	r5, [r7, #0]
 8007b54:	6030      	str	r0, [r6, #0]
 8007b56:	4620      	mov	r0, r4
 8007b58:	b002      	add	sp, #8
 8007b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b62:	e7d6      	b.n	8007b12 <__d2b+0x2e>
 8007b64:	6161      	str	r1, [r4, #20]
 8007b66:	e7e7      	b.n	8007b38 <__d2b+0x54>
 8007b68:	a801      	add	r0, sp, #4
 8007b6a:	f7ff fd5d 	bl	8007628 <__lo0bits>
 8007b6e:	2101      	movs	r1, #1
 8007b70:	9b01      	ldr	r3, [sp, #4]
 8007b72:	6121      	str	r1, [r4, #16]
 8007b74:	6163      	str	r3, [r4, #20]
 8007b76:	3020      	adds	r0, #32
 8007b78:	e7e5      	b.n	8007b46 <__d2b+0x62>
 8007b7a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007b7e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b82:	6038      	str	r0, [r7, #0]
 8007b84:	6918      	ldr	r0, [r3, #16]
 8007b86:	f7ff fd2f 	bl	80075e8 <__hi0bits>
 8007b8a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007b8e:	6031      	str	r1, [r6, #0]
 8007b90:	e7e1      	b.n	8007b56 <__d2b+0x72>
 8007b92:	bf00      	nop
 8007b94:	080091b7 	.word	0x080091b7
 8007b98:	080091c8 	.word	0x080091c8

08007b9c <_calloc_r>:
 8007b9c:	b570      	push	{r4, r5, r6, lr}
 8007b9e:	fba1 5402 	umull	r5, r4, r1, r2
 8007ba2:	b934      	cbnz	r4, 8007bb2 <_calloc_r+0x16>
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	f7fe f8d3 	bl	8005d50 <_malloc_r>
 8007baa:	4606      	mov	r6, r0
 8007bac:	b928      	cbnz	r0, 8007bba <_calloc_r+0x1e>
 8007bae:	4630      	mov	r0, r6
 8007bb0:	bd70      	pop	{r4, r5, r6, pc}
 8007bb2:	220c      	movs	r2, #12
 8007bb4:	2600      	movs	r6, #0
 8007bb6:	6002      	str	r2, [r0, #0]
 8007bb8:	e7f9      	b.n	8007bae <_calloc_r+0x12>
 8007bba:	462a      	mov	r2, r5
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	f7fe f857 	bl	8005c70 <memset>
 8007bc2:	e7f4      	b.n	8007bae <_calloc_r+0x12>

08007bc4 <__ssputs_r>:
 8007bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc8:	688e      	ldr	r6, [r1, #8]
 8007bca:	4682      	mov	sl, r0
 8007bcc:	429e      	cmp	r6, r3
 8007bce:	460c      	mov	r4, r1
 8007bd0:	4690      	mov	r8, r2
 8007bd2:	461f      	mov	r7, r3
 8007bd4:	d838      	bhi.n	8007c48 <__ssputs_r+0x84>
 8007bd6:	898a      	ldrh	r2, [r1, #12]
 8007bd8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007bdc:	d032      	beq.n	8007c44 <__ssputs_r+0x80>
 8007bde:	6825      	ldr	r5, [r4, #0]
 8007be0:	6909      	ldr	r1, [r1, #16]
 8007be2:	3301      	adds	r3, #1
 8007be4:	eba5 0901 	sub.w	r9, r5, r1
 8007be8:	6965      	ldr	r5, [r4, #20]
 8007bea:	444b      	add	r3, r9
 8007bec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bf4:	106d      	asrs	r5, r5, #1
 8007bf6:	429d      	cmp	r5, r3
 8007bf8:	bf38      	it	cc
 8007bfa:	461d      	movcc	r5, r3
 8007bfc:	0553      	lsls	r3, r2, #21
 8007bfe:	d531      	bpl.n	8007c64 <__ssputs_r+0xa0>
 8007c00:	4629      	mov	r1, r5
 8007c02:	f7fe f8a5 	bl	8005d50 <_malloc_r>
 8007c06:	4606      	mov	r6, r0
 8007c08:	b950      	cbnz	r0, 8007c20 <__ssputs_r+0x5c>
 8007c0a:	230c      	movs	r3, #12
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	f8ca 3000 	str.w	r3, [sl]
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c1a:	81a3      	strh	r3, [r4, #12]
 8007c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c20:	464a      	mov	r2, r9
 8007c22:	6921      	ldr	r1, [r4, #16]
 8007c24:	f7fe f816 	bl	8005c54 <memcpy>
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c32:	81a3      	strh	r3, [r4, #12]
 8007c34:	6126      	str	r6, [r4, #16]
 8007c36:	444e      	add	r6, r9
 8007c38:	6026      	str	r6, [r4, #0]
 8007c3a:	463e      	mov	r6, r7
 8007c3c:	6165      	str	r5, [r4, #20]
 8007c3e:	eba5 0509 	sub.w	r5, r5, r9
 8007c42:	60a5      	str	r5, [r4, #8]
 8007c44:	42be      	cmp	r6, r7
 8007c46:	d900      	bls.n	8007c4a <__ssputs_r+0x86>
 8007c48:	463e      	mov	r6, r7
 8007c4a:	4632      	mov	r2, r6
 8007c4c:	4641      	mov	r1, r8
 8007c4e:	6820      	ldr	r0, [r4, #0]
 8007c50:	f000 f956 	bl	8007f00 <memmove>
 8007c54:	68a3      	ldr	r3, [r4, #8]
 8007c56:	2000      	movs	r0, #0
 8007c58:	1b9b      	subs	r3, r3, r6
 8007c5a:	60a3      	str	r3, [r4, #8]
 8007c5c:	6823      	ldr	r3, [r4, #0]
 8007c5e:	4433      	add	r3, r6
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	e7db      	b.n	8007c1c <__ssputs_r+0x58>
 8007c64:	462a      	mov	r2, r5
 8007c66:	f000 f965 	bl	8007f34 <_realloc_r>
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	d1e1      	bne.n	8007c34 <__ssputs_r+0x70>
 8007c70:	4650      	mov	r0, sl
 8007c72:	6921      	ldr	r1, [r4, #16]
 8007c74:	f7fe f804 	bl	8005c80 <_free_r>
 8007c78:	e7c7      	b.n	8007c0a <__ssputs_r+0x46>
	...

08007c7c <_svfiprintf_r>:
 8007c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c80:	4698      	mov	r8, r3
 8007c82:	898b      	ldrh	r3, [r1, #12]
 8007c84:	4607      	mov	r7, r0
 8007c86:	061b      	lsls	r3, r3, #24
 8007c88:	460d      	mov	r5, r1
 8007c8a:	4614      	mov	r4, r2
 8007c8c:	b09d      	sub	sp, #116	; 0x74
 8007c8e:	d50e      	bpl.n	8007cae <_svfiprintf_r+0x32>
 8007c90:	690b      	ldr	r3, [r1, #16]
 8007c92:	b963      	cbnz	r3, 8007cae <_svfiprintf_r+0x32>
 8007c94:	2140      	movs	r1, #64	; 0x40
 8007c96:	f7fe f85b 	bl	8005d50 <_malloc_r>
 8007c9a:	6028      	str	r0, [r5, #0]
 8007c9c:	6128      	str	r0, [r5, #16]
 8007c9e:	b920      	cbnz	r0, 8007caa <_svfiprintf_r+0x2e>
 8007ca0:	230c      	movs	r3, #12
 8007ca2:	603b      	str	r3, [r7, #0]
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca8:	e0d1      	b.n	8007e4e <_svfiprintf_r+0x1d2>
 8007caa:	2340      	movs	r3, #64	; 0x40
 8007cac:	616b      	str	r3, [r5, #20]
 8007cae:	2300      	movs	r3, #0
 8007cb0:	9309      	str	r3, [sp, #36]	; 0x24
 8007cb2:	2320      	movs	r3, #32
 8007cb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cb8:	2330      	movs	r3, #48	; 0x30
 8007cba:	f04f 0901 	mov.w	r9, #1
 8007cbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cc2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007e68 <_svfiprintf_r+0x1ec>
 8007cc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cca:	4623      	mov	r3, r4
 8007ccc:	469a      	mov	sl, r3
 8007cce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cd2:	b10a      	cbz	r2, 8007cd8 <_svfiprintf_r+0x5c>
 8007cd4:	2a25      	cmp	r2, #37	; 0x25
 8007cd6:	d1f9      	bne.n	8007ccc <_svfiprintf_r+0x50>
 8007cd8:	ebba 0b04 	subs.w	fp, sl, r4
 8007cdc:	d00b      	beq.n	8007cf6 <_svfiprintf_r+0x7a>
 8007cde:	465b      	mov	r3, fp
 8007ce0:	4622      	mov	r2, r4
 8007ce2:	4629      	mov	r1, r5
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f7ff ff6d 	bl	8007bc4 <__ssputs_r>
 8007cea:	3001      	adds	r0, #1
 8007cec:	f000 80aa 	beq.w	8007e44 <_svfiprintf_r+0x1c8>
 8007cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cf2:	445a      	add	r2, fp
 8007cf4:	9209      	str	r2, [sp, #36]	; 0x24
 8007cf6:	f89a 3000 	ldrb.w	r3, [sl]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 80a2 	beq.w	8007e44 <_svfiprintf_r+0x1c8>
 8007d00:	2300      	movs	r3, #0
 8007d02:	f04f 32ff 	mov.w	r2, #4294967295
 8007d06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d0a:	f10a 0a01 	add.w	sl, sl, #1
 8007d0e:	9304      	str	r3, [sp, #16]
 8007d10:	9307      	str	r3, [sp, #28]
 8007d12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d16:	931a      	str	r3, [sp, #104]	; 0x68
 8007d18:	4654      	mov	r4, sl
 8007d1a:	2205      	movs	r2, #5
 8007d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d20:	4851      	ldr	r0, [pc, #324]	; (8007e68 <_svfiprintf_r+0x1ec>)
 8007d22:	f7ff fb9f 	bl	8007464 <memchr>
 8007d26:	9a04      	ldr	r2, [sp, #16]
 8007d28:	b9d8      	cbnz	r0, 8007d62 <_svfiprintf_r+0xe6>
 8007d2a:	06d0      	lsls	r0, r2, #27
 8007d2c:	bf44      	itt	mi
 8007d2e:	2320      	movmi	r3, #32
 8007d30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d34:	0711      	lsls	r1, r2, #28
 8007d36:	bf44      	itt	mi
 8007d38:	232b      	movmi	r3, #43	; 0x2b
 8007d3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d3e:	f89a 3000 	ldrb.w	r3, [sl]
 8007d42:	2b2a      	cmp	r3, #42	; 0x2a
 8007d44:	d015      	beq.n	8007d72 <_svfiprintf_r+0xf6>
 8007d46:	4654      	mov	r4, sl
 8007d48:	2000      	movs	r0, #0
 8007d4a:	f04f 0c0a 	mov.w	ip, #10
 8007d4e:	9a07      	ldr	r2, [sp, #28]
 8007d50:	4621      	mov	r1, r4
 8007d52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d56:	3b30      	subs	r3, #48	; 0x30
 8007d58:	2b09      	cmp	r3, #9
 8007d5a:	d94e      	bls.n	8007dfa <_svfiprintf_r+0x17e>
 8007d5c:	b1b0      	cbz	r0, 8007d8c <_svfiprintf_r+0x110>
 8007d5e:	9207      	str	r2, [sp, #28]
 8007d60:	e014      	b.n	8007d8c <_svfiprintf_r+0x110>
 8007d62:	eba0 0308 	sub.w	r3, r0, r8
 8007d66:	fa09 f303 	lsl.w	r3, r9, r3
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	46a2      	mov	sl, r4
 8007d6e:	9304      	str	r3, [sp, #16]
 8007d70:	e7d2      	b.n	8007d18 <_svfiprintf_r+0x9c>
 8007d72:	9b03      	ldr	r3, [sp, #12]
 8007d74:	1d19      	adds	r1, r3, #4
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	9103      	str	r1, [sp, #12]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	bfbb      	ittet	lt
 8007d7e:	425b      	neglt	r3, r3
 8007d80:	f042 0202 	orrlt.w	r2, r2, #2
 8007d84:	9307      	strge	r3, [sp, #28]
 8007d86:	9307      	strlt	r3, [sp, #28]
 8007d88:	bfb8      	it	lt
 8007d8a:	9204      	strlt	r2, [sp, #16]
 8007d8c:	7823      	ldrb	r3, [r4, #0]
 8007d8e:	2b2e      	cmp	r3, #46	; 0x2e
 8007d90:	d10c      	bne.n	8007dac <_svfiprintf_r+0x130>
 8007d92:	7863      	ldrb	r3, [r4, #1]
 8007d94:	2b2a      	cmp	r3, #42	; 0x2a
 8007d96:	d135      	bne.n	8007e04 <_svfiprintf_r+0x188>
 8007d98:	9b03      	ldr	r3, [sp, #12]
 8007d9a:	3402      	adds	r4, #2
 8007d9c:	1d1a      	adds	r2, r3, #4
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	9203      	str	r2, [sp, #12]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bfb8      	it	lt
 8007da6:	f04f 33ff 	movlt.w	r3, #4294967295
 8007daa:	9305      	str	r3, [sp, #20]
 8007dac:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007e6c <_svfiprintf_r+0x1f0>
 8007db0:	2203      	movs	r2, #3
 8007db2:	4650      	mov	r0, sl
 8007db4:	7821      	ldrb	r1, [r4, #0]
 8007db6:	f7ff fb55 	bl	8007464 <memchr>
 8007dba:	b140      	cbz	r0, 8007dce <_svfiprintf_r+0x152>
 8007dbc:	2340      	movs	r3, #64	; 0x40
 8007dbe:	eba0 000a 	sub.w	r0, r0, sl
 8007dc2:	fa03 f000 	lsl.w	r0, r3, r0
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	3401      	adds	r4, #1
 8007dca:	4303      	orrs	r3, r0
 8007dcc:	9304      	str	r3, [sp, #16]
 8007dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd2:	2206      	movs	r2, #6
 8007dd4:	4826      	ldr	r0, [pc, #152]	; (8007e70 <_svfiprintf_r+0x1f4>)
 8007dd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dda:	f7ff fb43 	bl	8007464 <memchr>
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d038      	beq.n	8007e54 <_svfiprintf_r+0x1d8>
 8007de2:	4b24      	ldr	r3, [pc, #144]	; (8007e74 <_svfiprintf_r+0x1f8>)
 8007de4:	bb1b      	cbnz	r3, 8007e2e <_svfiprintf_r+0x1b2>
 8007de6:	9b03      	ldr	r3, [sp, #12]
 8007de8:	3307      	adds	r3, #7
 8007dea:	f023 0307 	bic.w	r3, r3, #7
 8007dee:	3308      	adds	r3, #8
 8007df0:	9303      	str	r3, [sp, #12]
 8007df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df4:	4433      	add	r3, r6
 8007df6:	9309      	str	r3, [sp, #36]	; 0x24
 8007df8:	e767      	b.n	8007cca <_svfiprintf_r+0x4e>
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	2001      	movs	r0, #1
 8007dfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e02:	e7a5      	b.n	8007d50 <_svfiprintf_r+0xd4>
 8007e04:	2300      	movs	r3, #0
 8007e06:	f04f 0c0a 	mov.w	ip, #10
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	3401      	adds	r4, #1
 8007e0e:	9305      	str	r3, [sp, #20]
 8007e10:	4620      	mov	r0, r4
 8007e12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e16:	3a30      	subs	r2, #48	; 0x30
 8007e18:	2a09      	cmp	r2, #9
 8007e1a:	d903      	bls.n	8007e24 <_svfiprintf_r+0x1a8>
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d0c5      	beq.n	8007dac <_svfiprintf_r+0x130>
 8007e20:	9105      	str	r1, [sp, #20]
 8007e22:	e7c3      	b.n	8007dac <_svfiprintf_r+0x130>
 8007e24:	4604      	mov	r4, r0
 8007e26:	2301      	movs	r3, #1
 8007e28:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e2c:	e7f0      	b.n	8007e10 <_svfiprintf_r+0x194>
 8007e2e:	ab03      	add	r3, sp, #12
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	462a      	mov	r2, r5
 8007e34:	4638      	mov	r0, r7
 8007e36:	4b10      	ldr	r3, [pc, #64]	; (8007e78 <_svfiprintf_r+0x1fc>)
 8007e38:	a904      	add	r1, sp, #16
 8007e3a:	f7fe f89b 	bl	8005f74 <_printf_float>
 8007e3e:	1c42      	adds	r2, r0, #1
 8007e40:	4606      	mov	r6, r0
 8007e42:	d1d6      	bne.n	8007df2 <_svfiprintf_r+0x176>
 8007e44:	89ab      	ldrh	r3, [r5, #12]
 8007e46:	065b      	lsls	r3, r3, #25
 8007e48:	f53f af2c 	bmi.w	8007ca4 <_svfiprintf_r+0x28>
 8007e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e4e:	b01d      	add	sp, #116	; 0x74
 8007e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e54:	ab03      	add	r3, sp, #12
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	462a      	mov	r2, r5
 8007e5a:	4638      	mov	r0, r7
 8007e5c:	4b06      	ldr	r3, [pc, #24]	; (8007e78 <_svfiprintf_r+0x1fc>)
 8007e5e:	a904      	add	r1, sp, #16
 8007e60:	f7fe fb24 	bl	80064ac <_printf_i>
 8007e64:	e7eb      	b.n	8007e3e <_svfiprintf_r+0x1c2>
 8007e66:	bf00      	nop
 8007e68:	08009324 	.word	0x08009324
 8007e6c:	0800932a 	.word	0x0800932a
 8007e70:	0800932e 	.word	0x0800932e
 8007e74:	08005f75 	.word	0x08005f75
 8007e78:	08007bc5 	.word	0x08007bc5

08007e7c <__assert_func>:
 8007e7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e7e:	4614      	mov	r4, r2
 8007e80:	461a      	mov	r2, r3
 8007e82:	4b09      	ldr	r3, [pc, #36]	; (8007ea8 <__assert_func+0x2c>)
 8007e84:	4605      	mov	r5, r0
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68d8      	ldr	r0, [r3, #12]
 8007e8a:	b14c      	cbz	r4, 8007ea0 <__assert_func+0x24>
 8007e8c:	4b07      	ldr	r3, [pc, #28]	; (8007eac <__assert_func+0x30>)
 8007e8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e92:	9100      	str	r1, [sp, #0]
 8007e94:	462b      	mov	r3, r5
 8007e96:	4906      	ldr	r1, [pc, #24]	; (8007eb0 <__assert_func+0x34>)
 8007e98:	f000 f80e 	bl	8007eb8 <fiprintf>
 8007e9c:	f000 fa9e 	bl	80083dc <abort>
 8007ea0:	4b04      	ldr	r3, [pc, #16]	; (8007eb4 <__assert_func+0x38>)
 8007ea2:	461c      	mov	r4, r3
 8007ea4:	e7f3      	b.n	8007e8e <__assert_func+0x12>
 8007ea6:	bf00      	nop
 8007ea8:	20000010 	.word	0x20000010
 8007eac:	08009335 	.word	0x08009335
 8007eb0:	08009342 	.word	0x08009342
 8007eb4:	08009370 	.word	0x08009370

08007eb8 <fiprintf>:
 8007eb8:	b40e      	push	{r1, r2, r3}
 8007eba:	b503      	push	{r0, r1, lr}
 8007ebc:	4601      	mov	r1, r0
 8007ebe:	ab03      	add	r3, sp, #12
 8007ec0:	4805      	ldr	r0, [pc, #20]	; (8007ed8 <fiprintf+0x20>)
 8007ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec6:	6800      	ldr	r0, [r0, #0]
 8007ec8:	9301      	str	r3, [sp, #4]
 8007eca:	f000 f889 	bl	8007fe0 <_vfiprintf_r>
 8007ece:	b002      	add	sp, #8
 8007ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ed4:	b003      	add	sp, #12
 8007ed6:	4770      	bx	lr
 8007ed8:	20000010 	.word	0x20000010

08007edc <__ascii_mbtowc>:
 8007edc:	b082      	sub	sp, #8
 8007ede:	b901      	cbnz	r1, 8007ee2 <__ascii_mbtowc+0x6>
 8007ee0:	a901      	add	r1, sp, #4
 8007ee2:	b142      	cbz	r2, 8007ef6 <__ascii_mbtowc+0x1a>
 8007ee4:	b14b      	cbz	r3, 8007efa <__ascii_mbtowc+0x1e>
 8007ee6:	7813      	ldrb	r3, [r2, #0]
 8007ee8:	600b      	str	r3, [r1, #0]
 8007eea:	7812      	ldrb	r2, [r2, #0]
 8007eec:	1e10      	subs	r0, r2, #0
 8007eee:	bf18      	it	ne
 8007ef0:	2001      	movne	r0, #1
 8007ef2:	b002      	add	sp, #8
 8007ef4:	4770      	bx	lr
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	e7fb      	b.n	8007ef2 <__ascii_mbtowc+0x16>
 8007efa:	f06f 0001 	mvn.w	r0, #1
 8007efe:	e7f8      	b.n	8007ef2 <__ascii_mbtowc+0x16>

08007f00 <memmove>:
 8007f00:	4288      	cmp	r0, r1
 8007f02:	b510      	push	{r4, lr}
 8007f04:	eb01 0402 	add.w	r4, r1, r2
 8007f08:	d902      	bls.n	8007f10 <memmove+0x10>
 8007f0a:	4284      	cmp	r4, r0
 8007f0c:	4623      	mov	r3, r4
 8007f0e:	d807      	bhi.n	8007f20 <memmove+0x20>
 8007f10:	1e43      	subs	r3, r0, #1
 8007f12:	42a1      	cmp	r1, r4
 8007f14:	d008      	beq.n	8007f28 <memmove+0x28>
 8007f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f1e:	e7f8      	b.n	8007f12 <memmove+0x12>
 8007f20:	4601      	mov	r1, r0
 8007f22:	4402      	add	r2, r0
 8007f24:	428a      	cmp	r2, r1
 8007f26:	d100      	bne.n	8007f2a <memmove+0x2a>
 8007f28:	bd10      	pop	{r4, pc}
 8007f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f32:	e7f7      	b.n	8007f24 <memmove+0x24>

08007f34 <_realloc_r>:
 8007f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f38:	4680      	mov	r8, r0
 8007f3a:	4614      	mov	r4, r2
 8007f3c:	460e      	mov	r6, r1
 8007f3e:	b921      	cbnz	r1, 8007f4a <_realloc_r+0x16>
 8007f40:	4611      	mov	r1, r2
 8007f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f46:	f7fd bf03 	b.w	8005d50 <_malloc_r>
 8007f4a:	b92a      	cbnz	r2, 8007f58 <_realloc_r+0x24>
 8007f4c:	f7fd fe98 	bl	8005c80 <_free_r>
 8007f50:	4625      	mov	r5, r4
 8007f52:	4628      	mov	r0, r5
 8007f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f58:	f000 fc60 	bl	800881c <_malloc_usable_size_r>
 8007f5c:	4284      	cmp	r4, r0
 8007f5e:	4607      	mov	r7, r0
 8007f60:	d802      	bhi.n	8007f68 <_realloc_r+0x34>
 8007f62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f66:	d812      	bhi.n	8007f8e <_realloc_r+0x5a>
 8007f68:	4621      	mov	r1, r4
 8007f6a:	4640      	mov	r0, r8
 8007f6c:	f7fd fef0 	bl	8005d50 <_malloc_r>
 8007f70:	4605      	mov	r5, r0
 8007f72:	2800      	cmp	r0, #0
 8007f74:	d0ed      	beq.n	8007f52 <_realloc_r+0x1e>
 8007f76:	42bc      	cmp	r4, r7
 8007f78:	4622      	mov	r2, r4
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	bf28      	it	cs
 8007f7e:	463a      	movcs	r2, r7
 8007f80:	f7fd fe68 	bl	8005c54 <memcpy>
 8007f84:	4631      	mov	r1, r6
 8007f86:	4640      	mov	r0, r8
 8007f88:	f7fd fe7a 	bl	8005c80 <_free_r>
 8007f8c:	e7e1      	b.n	8007f52 <_realloc_r+0x1e>
 8007f8e:	4635      	mov	r5, r6
 8007f90:	e7df      	b.n	8007f52 <_realloc_r+0x1e>

08007f92 <__sfputc_r>:
 8007f92:	6893      	ldr	r3, [r2, #8]
 8007f94:	b410      	push	{r4}
 8007f96:	3b01      	subs	r3, #1
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	6093      	str	r3, [r2, #8]
 8007f9c:	da07      	bge.n	8007fae <__sfputc_r+0x1c>
 8007f9e:	6994      	ldr	r4, [r2, #24]
 8007fa0:	42a3      	cmp	r3, r4
 8007fa2:	db01      	blt.n	8007fa8 <__sfputc_r+0x16>
 8007fa4:	290a      	cmp	r1, #10
 8007fa6:	d102      	bne.n	8007fae <__sfputc_r+0x1c>
 8007fa8:	bc10      	pop	{r4}
 8007faa:	f000 b949 	b.w	8008240 <__swbuf_r>
 8007fae:	6813      	ldr	r3, [r2, #0]
 8007fb0:	1c58      	adds	r0, r3, #1
 8007fb2:	6010      	str	r0, [r2, #0]
 8007fb4:	7019      	strb	r1, [r3, #0]
 8007fb6:	4608      	mov	r0, r1
 8007fb8:	bc10      	pop	{r4}
 8007fba:	4770      	bx	lr

08007fbc <__sfputs_r>:
 8007fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fbe:	4606      	mov	r6, r0
 8007fc0:	460f      	mov	r7, r1
 8007fc2:	4614      	mov	r4, r2
 8007fc4:	18d5      	adds	r5, r2, r3
 8007fc6:	42ac      	cmp	r4, r5
 8007fc8:	d101      	bne.n	8007fce <__sfputs_r+0x12>
 8007fca:	2000      	movs	r0, #0
 8007fcc:	e007      	b.n	8007fde <__sfputs_r+0x22>
 8007fce:	463a      	mov	r2, r7
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fd6:	f7ff ffdc 	bl	8007f92 <__sfputc_r>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	d1f3      	bne.n	8007fc6 <__sfputs_r+0xa>
 8007fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007fe0 <_vfiprintf_r>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	4614      	mov	r4, r2
 8007fe8:	4698      	mov	r8, r3
 8007fea:	4606      	mov	r6, r0
 8007fec:	b09d      	sub	sp, #116	; 0x74
 8007fee:	b118      	cbz	r0, 8007ff8 <_vfiprintf_r+0x18>
 8007ff0:	6983      	ldr	r3, [r0, #24]
 8007ff2:	b90b      	cbnz	r3, 8007ff8 <_vfiprintf_r+0x18>
 8007ff4:	f000 fb10 	bl	8008618 <__sinit>
 8007ff8:	4b89      	ldr	r3, [pc, #548]	; (8008220 <_vfiprintf_r+0x240>)
 8007ffa:	429d      	cmp	r5, r3
 8007ffc:	d11b      	bne.n	8008036 <_vfiprintf_r+0x56>
 8007ffe:	6875      	ldr	r5, [r6, #4]
 8008000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008002:	07d9      	lsls	r1, r3, #31
 8008004:	d405      	bmi.n	8008012 <_vfiprintf_r+0x32>
 8008006:	89ab      	ldrh	r3, [r5, #12]
 8008008:	059a      	lsls	r2, r3, #22
 800800a:	d402      	bmi.n	8008012 <_vfiprintf_r+0x32>
 800800c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800800e:	f7fa fcb3 	bl	8002978 <__retarget_lock_acquire_recursive>
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	071b      	lsls	r3, r3, #28
 8008016:	d501      	bpl.n	800801c <_vfiprintf_r+0x3c>
 8008018:	692b      	ldr	r3, [r5, #16]
 800801a:	b9eb      	cbnz	r3, 8008058 <_vfiprintf_r+0x78>
 800801c:	4629      	mov	r1, r5
 800801e:	4630      	mov	r0, r6
 8008020:	f000 f96e 	bl	8008300 <__swsetup_r>
 8008024:	b1c0      	cbz	r0, 8008058 <_vfiprintf_r+0x78>
 8008026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008028:	07dc      	lsls	r4, r3, #31
 800802a:	d50e      	bpl.n	800804a <_vfiprintf_r+0x6a>
 800802c:	f04f 30ff 	mov.w	r0, #4294967295
 8008030:	b01d      	add	sp, #116	; 0x74
 8008032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008036:	4b7b      	ldr	r3, [pc, #492]	; (8008224 <_vfiprintf_r+0x244>)
 8008038:	429d      	cmp	r5, r3
 800803a:	d101      	bne.n	8008040 <_vfiprintf_r+0x60>
 800803c:	68b5      	ldr	r5, [r6, #8]
 800803e:	e7df      	b.n	8008000 <_vfiprintf_r+0x20>
 8008040:	4b79      	ldr	r3, [pc, #484]	; (8008228 <_vfiprintf_r+0x248>)
 8008042:	429d      	cmp	r5, r3
 8008044:	bf08      	it	eq
 8008046:	68f5      	ldreq	r5, [r6, #12]
 8008048:	e7da      	b.n	8008000 <_vfiprintf_r+0x20>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	0598      	lsls	r0, r3, #22
 800804e:	d4ed      	bmi.n	800802c <_vfiprintf_r+0x4c>
 8008050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008052:	f7fa fca5 	bl	80029a0 <__retarget_lock_release_recursive>
 8008056:	e7e9      	b.n	800802c <_vfiprintf_r+0x4c>
 8008058:	2300      	movs	r3, #0
 800805a:	9309      	str	r3, [sp, #36]	; 0x24
 800805c:	2320      	movs	r3, #32
 800805e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008062:	2330      	movs	r3, #48	; 0x30
 8008064:	f04f 0901 	mov.w	r9, #1
 8008068:	f8cd 800c 	str.w	r8, [sp, #12]
 800806c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800822c <_vfiprintf_r+0x24c>
 8008070:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008074:	4623      	mov	r3, r4
 8008076:	469a      	mov	sl, r3
 8008078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800807c:	b10a      	cbz	r2, 8008082 <_vfiprintf_r+0xa2>
 800807e:	2a25      	cmp	r2, #37	; 0x25
 8008080:	d1f9      	bne.n	8008076 <_vfiprintf_r+0x96>
 8008082:	ebba 0b04 	subs.w	fp, sl, r4
 8008086:	d00b      	beq.n	80080a0 <_vfiprintf_r+0xc0>
 8008088:	465b      	mov	r3, fp
 800808a:	4622      	mov	r2, r4
 800808c:	4629      	mov	r1, r5
 800808e:	4630      	mov	r0, r6
 8008090:	f7ff ff94 	bl	8007fbc <__sfputs_r>
 8008094:	3001      	adds	r0, #1
 8008096:	f000 80aa 	beq.w	80081ee <_vfiprintf_r+0x20e>
 800809a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800809c:	445a      	add	r2, fp
 800809e:	9209      	str	r2, [sp, #36]	; 0x24
 80080a0:	f89a 3000 	ldrb.w	r3, [sl]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80a2 	beq.w	80081ee <_vfiprintf_r+0x20e>
 80080aa:	2300      	movs	r3, #0
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080b4:	f10a 0a01 	add.w	sl, sl, #1
 80080b8:	9304      	str	r3, [sp, #16]
 80080ba:	9307      	str	r3, [sp, #28]
 80080bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080c0:	931a      	str	r3, [sp, #104]	; 0x68
 80080c2:	4654      	mov	r4, sl
 80080c4:	2205      	movs	r2, #5
 80080c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ca:	4858      	ldr	r0, [pc, #352]	; (800822c <_vfiprintf_r+0x24c>)
 80080cc:	f7ff f9ca 	bl	8007464 <memchr>
 80080d0:	9a04      	ldr	r2, [sp, #16]
 80080d2:	b9d8      	cbnz	r0, 800810c <_vfiprintf_r+0x12c>
 80080d4:	06d1      	lsls	r1, r2, #27
 80080d6:	bf44      	itt	mi
 80080d8:	2320      	movmi	r3, #32
 80080da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080de:	0713      	lsls	r3, r2, #28
 80080e0:	bf44      	itt	mi
 80080e2:	232b      	movmi	r3, #43	; 0x2b
 80080e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080e8:	f89a 3000 	ldrb.w	r3, [sl]
 80080ec:	2b2a      	cmp	r3, #42	; 0x2a
 80080ee:	d015      	beq.n	800811c <_vfiprintf_r+0x13c>
 80080f0:	4654      	mov	r4, sl
 80080f2:	2000      	movs	r0, #0
 80080f4:	f04f 0c0a 	mov.w	ip, #10
 80080f8:	9a07      	ldr	r2, [sp, #28]
 80080fa:	4621      	mov	r1, r4
 80080fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008100:	3b30      	subs	r3, #48	; 0x30
 8008102:	2b09      	cmp	r3, #9
 8008104:	d94e      	bls.n	80081a4 <_vfiprintf_r+0x1c4>
 8008106:	b1b0      	cbz	r0, 8008136 <_vfiprintf_r+0x156>
 8008108:	9207      	str	r2, [sp, #28]
 800810a:	e014      	b.n	8008136 <_vfiprintf_r+0x156>
 800810c:	eba0 0308 	sub.w	r3, r0, r8
 8008110:	fa09 f303 	lsl.w	r3, r9, r3
 8008114:	4313      	orrs	r3, r2
 8008116:	46a2      	mov	sl, r4
 8008118:	9304      	str	r3, [sp, #16]
 800811a:	e7d2      	b.n	80080c2 <_vfiprintf_r+0xe2>
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	1d19      	adds	r1, r3, #4
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	9103      	str	r1, [sp, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	bfbb      	ittet	lt
 8008128:	425b      	neglt	r3, r3
 800812a:	f042 0202 	orrlt.w	r2, r2, #2
 800812e:	9307      	strge	r3, [sp, #28]
 8008130:	9307      	strlt	r3, [sp, #28]
 8008132:	bfb8      	it	lt
 8008134:	9204      	strlt	r2, [sp, #16]
 8008136:	7823      	ldrb	r3, [r4, #0]
 8008138:	2b2e      	cmp	r3, #46	; 0x2e
 800813a:	d10c      	bne.n	8008156 <_vfiprintf_r+0x176>
 800813c:	7863      	ldrb	r3, [r4, #1]
 800813e:	2b2a      	cmp	r3, #42	; 0x2a
 8008140:	d135      	bne.n	80081ae <_vfiprintf_r+0x1ce>
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	3402      	adds	r4, #2
 8008146:	1d1a      	adds	r2, r3, #4
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	9203      	str	r2, [sp, #12]
 800814c:	2b00      	cmp	r3, #0
 800814e:	bfb8      	it	lt
 8008150:	f04f 33ff 	movlt.w	r3, #4294967295
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008230 <_vfiprintf_r+0x250>
 800815a:	2203      	movs	r2, #3
 800815c:	4650      	mov	r0, sl
 800815e:	7821      	ldrb	r1, [r4, #0]
 8008160:	f7ff f980 	bl	8007464 <memchr>
 8008164:	b140      	cbz	r0, 8008178 <_vfiprintf_r+0x198>
 8008166:	2340      	movs	r3, #64	; 0x40
 8008168:	eba0 000a 	sub.w	r0, r0, sl
 800816c:	fa03 f000 	lsl.w	r0, r3, r0
 8008170:	9b04      	ldr	r3, [sp, #16]
 8008172:	3401      	adds	r4, #1
 8008174:	4303      	orrs	r3, r0
 8008176:	9304      	str	r3, [sp, #16]
 8008178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817c:	2206      	movs	r2, #6
 800817e:	482d      	ldr	r0, [pc, #180]	; (8008234 <_vfiprintf_r+0x254>)
 8008180:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008184:	f7ff f96e 	bl	8007464 <memchr>
 8008188:	2800      	cmp	r0, #0
 800818a:	d03f      	beq.n	800820c <_vfiprintf_r+0x22c>
 800818c:	4b2a      	ldr	r3, [pc, #168]	; (8008238 <_vfiprintf_r+0x258>)
 800818e:	bb1b      	cbnz	r3, 80081d8 <_vfiprintf_r+0x1f8>
 8008190:	9b03      	ldr	r3, [sp, #12]
 8008192:	3307      	adds	r3, #7
 8008194:	f023 0307 	bic.w	r3, r3, #7
 8008198:	3308      	adds	r3, #8
 800819a:	9303      	str	r3, [sp, #12]
 800819c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800819e:	443b      	add	r3, r7
 80081a0:	9309      	str	r3, [sp, #36]	; 0x24
 80081a2:	e767      	b.n	8008074 <_vfiprintf_r+0x94>
 80081a4:	460c      	mov	r4, r1
 80081a6:	2001      	movs	r0, #1
 80081a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ac:	e7a5      	b.n	80080fa <_vfiprintf_r+0x11a>
 80081ae:	2300      	movs	r3, #0
 80081b0:	f04f 0c0a 	mov.w	ip, #10
 80081b4:	4619      	mov	r1, r3
 80081b6:	3401      	adds	r4, #1
 80081b8:	9305      	str	r3, [sp, #20]
 80081ba:	4620      	mov	r0, r4
 80081bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c0:	3a30      	subs	r2, #48	; 0x30
 80081c2:	2a09      	cmp	r2, #9
 80081c4:	d903      	bls.n	80081ce <_vfiprintf_r+0x1ee>
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0c5      	beq.n	8008156 <_vfiprintf_r+0x176>
 80081ca:	9105      	str	r1, [sp, #20]
 80081cc:	e7c3      	b.n	8008156 <_vfiprintf_r+0x176>
 80081ce:	4604      	mov	r4, r0
 80081d0:	2301      	movs	r3, #1
 80081d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d6:	e7f0      	b.n	80081ba <_vfiprintf_r+0x1da>
 80081d8:	ab03      	add	r3, sp, #12
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	462a      	mov	r2, r5
 80081de:	4630      	mov	r0, r6
 80081e0:	4b16      	ldr	r3, [pc, #88]	; (800823c <_vfiprintf_r+0x25c>)
 80081e2:	a904      	add	r1, sp, #16
 80081e4:	f7fd fec6 	bl	8005f74 <_printf_float>
 80081e8:	4607      	mov	r7, r0
 80081ea:	1c78      	adds	r0, r7, #1
 80081ec:	d1d6      	bne.n	800819c <_vfiprintf_r+0x1bc>
 80081ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081f0:	07d9      	lsls	r1, r3, #31
 80081f2:	d405      	bmi.n	8008200 <_vfiprintf_r+0x220>
 80081f4:	89ab      	ldrh	r3, [r5, #12]
 80081f6:	059a      	lsls	r2, r3, #22
 80081f8:	d402      	bmi.n	8008200 <_vfiprintf_r+0x220>
 80081fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081fc:	f7fa fbd0 	bl	80029a0 <__retarget_lock_release_recursive>
 8008200:	89ab      	ldrh	r3, [r5, #12]
 8008202:	065b      	lsls	r3, r3, #25
 8008204:	f53f af12 	bmi.w	800802c <_vfiprintf_r+0x4c>
 8008208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800820a:	e711      	b.n	8008030 <_vfiprintf_r+0x50>
 800820c:	ab03      	add	r3, sp, #12
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	462a      	mov	r2, r5
 8008212:	4630      	mov	r0, r6
 8008214:	4b09      	ldr	r3, [pc, #36]	; (800823c <_vfiprintf_r+0x25c>)
 8008216:	a904      	add	r1, sp, #16
 8008218:	f7fe f948 	bl	80064ac <_printf_i>
 800821c:	e7e4      	b.n	80081e8 <_vfiprintf_r+0x208>
 800821e:	bf00      	nop
 8008220:	0800949c 	.word	0x0800949c
 8008224:	080094bc 	.word	0x080094bc
 8008228:	0800947c 	.word	0x0800947c
 800822c:	08009324 	.word	0x08009324
 8008230:	0800932a 	.word	0x0800932a
 8008234:	0800932e 	.word	0x0800932e
 8008238:	08005f75 	.word	0x08005f75
 800823c:	08007fbd 	.word	0x08007fbd

08008240 <__swbuf_r>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	460e      	mov	r6, r1
 8008244:	4614      	mov	r4, r2
 8008246:	4605      	mov	r5, r0
 8008248:	b118      	cbz	r0, 8008252 <__swbuf_r+0x12>
 800824a:	6983      	ldr	r3, [r0, #24]
 800824c:	b90b      	cbnz	r3, 8008252 <__swbuf_r+0x12>
 800824e:	f000 f9e3 	bl	8008618 <__sinit>
 8008252:	4b21      	ldr	r3, [pc, #132]	; (80082d8 <__swbuf_r+0x98>)
 8008254:	429c      	cmp	r4, r3
 8008256:	d12b      	bne.n	80082b0 <__swbuf_r+0x70>
 8008258:	686c      	ldr	r4, [r5, #4]
 800825a:	69a3      	ldr	r3, [r4, #24]
 800825c:	60a3      	str	r3, [r4, #8]
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	071a      	lsls	r2, r3, #28
 8008262:	d52f      	bpl.n	80082c4 <__swbuf_r+0x84>
 8008264:	6923      	ldr	r3, [r4, #16]
 8008266:	b36b      	cbz	r3, 80082c4 <__swbuf_r+0x84>
 8008268:	6923      	ldr	r3, [r4, #16]
 800826a:	6820      	ldr	r0, [r4, #0]
 800826c:	b2f6      	uxtb	r6, r6
 800826e:	1ac0      	subs	r0, r0, r3
 8008270:	6963      	ldr	r3, [r4, #20]
 8008272:	4637      	mov	r7, r6
 8008274:	4283      	cmp	r3, r0
 8008276:	dc04      	bgt.n	8008282 <__swbuf_r+0x42>
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f000 f938 	bl	80084f0 <_fflush_r>
 8008280:	bb30      	cbnz	r0, 80082d0 <__swbuf_r+0x90>
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	3001      	adds	r0, #1
 8008286:	3b01      	subs	r3, #1
 8008288:	60a3      	str	r3, [r4, #8]
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	6022      	str	r2, [r4, #0]
 8008290:	701e      	strb	r6, [r3, #0]
 8008292:	6963      	ldr	r3, [r4, #20]
 8008294:	4283      	cmp	r3, r0
 8008296:	d004      	beq.n	80082a2 <__swbuf_r+0x62>
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	07db      	lsls	r3, r3, #31
 800829c:	d506      	bpl.n	80082ac <__swbuf_r+0x6c>
 800829e:	2e0a      	cmp	r6, #10
 80082a0:	d104      	bne.n	80082ac <__swbuf_r+0x6c>
 80082a2:	4621      	mov	r1, r4
 80082a4:	4628      	mov	r0, r5
 80082a6:	f000 f923 	bl	80084f0 <_fflush_r>
 80082aa:	b988      	cbnz	r0, 80082d0 <__swbuf_r+0x90>
 80082ac:	4638      	mov	r0, r7
 80082ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082b0:	4b0a      	ldr	r3, [pc, #40]	; (80082dc <__swbuf_r+0x9c>)
 80082b2:	429c      	cmp	r4, r3
 80082b4:	d101      	bne.n	80082ba <__swbuf_r+0x7a>
 80082b6:	68ac      	ldr	r4, [r5, #8]
 80082b8:	e7cf      	b.n	800825a <__swbuf_r+0x1a>
 80082ba:	4b09      	ldr	r3, [pc, #36]	; (80082e0 <__swbuf_r+0xa0>)
 80082bc:	429c      	cmp	r4, r3
 80082be:	bf08      	it	eq
 80082c0:	68ec      	ldreq	r4, [r5, #12]
 80082c2:	e7ca      	b.n	800825a <__swbuf_r+0x1a>
 80082c4:	4621      	mov	r1, r4
 80082c6:	4628      	mov	r0, r5
 80082c8:	f000 f81a 	bl	8008300 <__swsetup_r>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	d0cb      	beq.n	8008268 <__swbuf_r+0x28>
 80082d0:	f04f 37ff 	mov.w	r7, #4294967295
 80082d4:	e7ea      	b.n	80082ac <__swbuf_r+0x6c>
 80082d6:	bf00      	nop
 80082d8:	0800949c 	.word	0x0800949c
 80082dc:	080094bc 	.word	0x080094bc
 80082e0:	0800947c 	.word	0x0800947c

080082e4 <__ascii_wctomb>:
 80082e4:	4603      	mov	r3, r0
 80082e6:	4608      	mov	r0, r1
 80082e8:	b141      	cbz	r1, 80082fc <__ascii_wctomb+0x18>
 80082ea:	2aff      	cmp	r2, #255	; 0xff
 80082ec:	d904      	bls.n	80082f8 <__ascii_wctomb+0x14>
 80082ee:	228a      	movs	r2, #138	; 0x8a
 80082f0:	f04f 30ff 	mov.w	r0, #4294967295
 80082f4:	601a      	str	r2, [r3, #0]
 80082f6:	4770      	bx	lr
 80082f8:	2001      	movs	r0, #1
 80082fa:	700a      	strb	r2, [r1, #0]
 80082fc:	4770      	bx	lr
	...

08008300 <__swsetup_r>:
 8008300:	4b32      	ldr	r3, [pc, #200]	; (80083cc <__swsetup_r+0xcc>)
 8008302:	b570      	push	{r4, r5, r6, lr}
 8008304:	681d      	ldr	r5, [r3, #0]
 8008306:	4606      	mov	r6, r0
 8008308:	460c      	mov	r4, r1
 800830a:	b125      	cbz	r5, 8008316 <__swsetup_r+0x16>
 800830c:	69ab      	ldr	r3, [r5, #24]
 800830e:	b913      	cbnz	r3, 8008316 <__swsetup_r+0x16>
 8008310:	4628      	mov	r0, r5
 8008312:	f000 f981 	bl	8008618 <__sinit>
 8008316:	4b2e      	ldr	r3, [pc, #184]	; (80083d0 <__swsetup_r+0xd0>)
 8008318:	429c      	cmp	r4, r3
 800831a:	d10f      	bne.n	800833c <__swsetup_r+0x3c>
 800831c:	686c      	ldr	r4, [r5, #4]
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008324:	0719      	lsls	r1, r3, #28
 8008326:	d42c      	bmi.n	8008382 <__swsetup_r+0x82>
 8008328:	06dd      	lsls	r5, r3, #27
 800832a:	d411      	bmi.n	8008350 <__swsetup_r+0x50>
 800832c:	2309      	movs	r3, #9
 800832e:	6033      	str	r3, [r6, #0]
 8008330:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008334:	f04f 30ff 	mov.w	r0, #4294967295
 8008338:	81a3      	strh	r3, [r4, #12]
 800833a:	e03e      	b.n	80083ba <__swsetup_r+0xba>
 800833c:	4b25      	ldr	r3, [pc, #148]	; (80083d4 <__swsetup_r+0xd4>)
 800833e:	429c      	cmp	r4, r3
 8008340:	d101      	bne.n	8008346 <__swsetup_r+0x46>
 8008342:	68ac      	ldr	r4, [r5, #8]
 8008344:	e7eb      	b.n	800831e <__swsetup_r+0x1e>
 8008346:	4b24      	ldr	r3, [pc, #144]	; (80083d8 <__swsetup_r+0xd8>)
 8008348:	429c      	cmp	r4, r3
 800834a:	bf08      	it	eq
 800834c:	68ec      	ldreq	r4, [r5, #12]
 800834e:	e7e6      	b.n	800831e <__swsetup_r+0x1e>
 8008350:	0758      	lsls	r0, r3, #29
 8008352:	d512      	bpl.n	800837a <__swsetup_r+0x7a>
 8008354:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008356:	b141      	cbz	r1, 800836a <__swsetup_r+0x6a>
 8008358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800835c:	4299      	cmp	r1, r3
 800835e:	d002      	beq.n	8008366 <__swsetup_r+0x66>
 8008360:	4630      	mov	r0, r6
 8008362:	f7fd fc8d 	bl	8005c80 <_free_r>
 8008366:	2300      	movs	r3, #0
 8008368:	6363      	str	r3, [r4, #52]	; 0x34
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008370:	81a3      	strh	r3, [r4, #12]
 8008372:	2300      	movs	r3, #0
 8008374:	6063      	str	r3, [r4, #4]
 8008376:	6923      	ldr	r3, [r4, #16]
 8008378:	6023      	str	r3, [r4, #0]
 800837a:	89a3      	ldrh	r3, [r4, #12]
 800837c:	f043 0308 	orr.w	r3, r3, #8
 8008380:	81a3      	strh	r3, [r4, #12]
 8008382:	6923      	ldr	r3, [r4, #16]
 8008384:	b94b      	cbnz	r3, 800839a <__swsetup_r+0x9a>
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800838c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008390:	d003      	beq.n	800839a <__swsetup_r+0x9a>
 8008392:	4621      	mov	r1, r4
 8008394:	4630      	mov	r0, r6
 8008396:	f000 fa01 	bl	800879c <__smakebuf_r>
 800839a:	89a0      	ldrh	r0, [r4, #12]
 800839c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083a0:	f010 0301 	ands.w	r3, r0, #1
 80083a4:	d00a      	beq.n	80083bc <__swsetup_r+0xbc>
 80083a6:	2300      	movs	r3, #0
 80083a8:	60a3      	str	r3, [r4, #8]
 80083aa:	6963      	ldr	r3, [r4, #20]
 80083ac:	425b      	negs	r3, r3
 80083ae:	61a3      	str	r3, [r4, #24]
 80083b0:	6923      	ldr	r3, [r4, #16]
 80083b2:	b943      	cbnz	r3, 80083c6 <__swsetup_r+0xc6>
 80083b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80083b8:	d1ba      	bne.n	8008330 <__swsetup_r+0x30>
 80083ba:	bd70      	pop	{r4, r5, r6, pc}
 80083bc:	0781      	lsls	r1, r0, #30
 80083be:	bf58      	it	pl
 80083c0:	6963      	ldrpl	r3, [r4, #20]
 80083c2:	60a3      	str	r3, [r4, #8]
 80083c4:	e7f4      	b.n	80083b0 <__swsetup_r+0xb0>
 80083c6:	2000      	movs	r0, #0
 80083c8:	e7f7      	b.n	80083ba <__swsetup_r+0xba>
 80083ca:	bf00      	nop
 80083cc:	20000010 	.word	0x20000010
 80083d0:	0800949c 	.word	0x0800949c
 80083d4:	080094bc 	.word	0x080094bc
 80083d8:	0800947c 	.word	0x0800947c

080083dc <abort>:
 80083dc:	2006      	movs	r0, #6
 80083de:	b508      	push	{r3, lr}
 80083e0:	f000 fa4c 	bl	800887c <raise>
 80083e4:	2001      	movs	r0, #1
 80083e6:	f7f9 fa2e 	bl	8001846 <_exit>
	...

080083ec <__sflush_r>:
 80083ec:	898a      	ldrh	r2, [r1, #12]
 80083ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f0:	4605      	mov	r5, r0
 80083f2:	0710      	lsls	r0, r2, #28
 80083f4:	460c      	mov	r4, r1
 80083f6:	d457      	bmi.n	80084a8 <__sflush_r+0xbc>
 80083f8:	684b      	ldr	r3, [r1, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	dc04      	bgt.n	8008408 <__sflush_r+0x1c>
 80083fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008400:	2b00      	cmp	r3, #0
 8008402:	dc01      	bgt.n	8008408 <__sflush_r+0x1c>
 8008404:	2000      	movs	r0, #0
 8008406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008408:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800840a:	2e00      	cmp	r6, #0
 800840c:	d0fa      	beq.n	8008404 <__sflush_r+0x18>
 800840e:	2300      	movs	r3, #0
 8008410:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008414:	682f      	ldr	r7, [r5, #0]
 8008416:	602b      	str	r3, [r5, #0]
 8008418:	d032      	beq.n	8008480 <__sflush_r+0x94>
 800841a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	075a      	lsls	r2, r3, #29
 8008420:	d505      	bpl.n	800842e <__sflush_r+0x42>
 8008422:	6863      	ldr	r3, [r4, #4]
 8008424:	1ac0      	subs	r0, r0, r3
 8008426:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008428:	b10b      	cbz	r3, 800842e <__sflush_r+0x42>
 800842a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800842c:	1ac0      	subs	r0, r0, r3
 800842e:	2300      	movs	r3, #0
 8008430:	4602      	mov	r2, r0
 8008432:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008434:	4628      	mov	r0, r5
 8008436:	6a21      	ldr	r1, [r4, #32]
 8008438:	47b0      	blx	r6
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	89a3      	ldrh	r3, [r4, #12]
 800843e:	d106      	bne.n	800844e <__sflush_r+0x62>
 8008440:	6829      	ldr	r1, [r5, #0]
 8008442:	291d      	cmp	r1, #29
 8008444:	d82c      	bhi.n	80084a0 <__sflush_r+0xb4>
 8008446:	4a29      	ldr	r2, [pc, #164]	; (80084ec <__sflush_r+0x100>)
 8008448:	40ca      	lsrs	r2, r1
 800844a:	07d6      	lsls	r6, r2, #31
 800844c:	d528      	bpl.n	80084a0 <__sflush_r+0xb4>
 800844e:	2200      	movs	r2, #0
 8008450:	6062      	str	r2, [r4, #4]
 8008452:	6922      	ldr	r2, [r4, #16]
 8008454:	04d9      	lsls	r1, r3, #19
 8008456:	6022      	str	r2, [r4, #0]
 8008458:	d504      	bpl.n	8008464 <__sflush_r+0x78>
 800845a:	1c42      	adds	r2, r0, #1
 800845c:	d101      	bne.n	8008462 <__sflush_r+0x76>
 800845e:	682b      	ldr	r3, [r5, #0]
 8008460:	b903      	cbnz	r3, 8008464 <__sflush_r+0x78>
 8008462:	6560      	str	r0, [r4, #84]	; 0x54
 8008464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008466:	602f      	str	r7, [r5, #0]
 8008468:	2900      	cmp	r1, #0
 800846a:	d0cb      	beq.n	8008404 <__sflush_r+0x18>
 800846c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008470:	4299      	cmp	r1, r3
 8008472:	d002      	beq.n	800847a <__sflush_r+0x8e>
 8008474:	4628      	mov	r0, r5
 8008476:	f7fd fc03 	bl	8005c80 <_free_r>
 800847a:	2000      	movs	r0, #0
 800847c:	6360      	str	r0, [r4, #52]	; 0x34
 800847e:	e7c2      	b.n	8008406 <__sflush_r+0x1a>
 8008480:	6a21      	ldr	r1, [r4, #32]
 8008482:	2301      	movs	r3, #1
 8008484:	4628      	mov	r0, r5
 8008486:	47b0      	blx	r6
 8008488:	1c41      	adds	r1, r0, #1
 800848a:	d1c7      	bne.n	800841c <__sflush_r+0x30>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0c4      	beq.n	800841c <__sflush_r+0x30>
 8008492:	2b1d      	cmp	r3, #29
 8008494:	d001      	beq.n	800849a <__sflush_r+0xae>
 8008496:	2b16      	cmp	r3, #22
 8008498:	d101      	bne.n	800849e <__sflush_r+0xb2>
 800849a:	602f      	str	r7, [r5, #0]
 800849c:	e7b2      	b.n	8008404 <__sflush_r+0x18>
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084a4:	81a3      	strh	r3, [r4, #12]
 80084a6:	e7ae      	b.n	8008406 <__sflush_r+0x1a>
 80084a8:	690f      	ldr	r7, [r1, #16]
 80084aa:	2f00      	cmp	r7, #0
 80084ac:	d0aa      	beq.n	8008404 <__sflush_r+0x18>
 80084ae:	0793      	lsls	r3, r2, #30
 80084b0:	bf18      	it	ne
 80084b2:	2300      	movne	r3, #0
 80084b4:	680e      	ldr	r6, [r1, #0]
 80084b6:	bf08      	it	eq
 80084b8:	694b      	ldreq	r3, [r1, #20]
 80084ba:	1bf6      	subs	r6, r6, r7
 80084bc:	600f      	str	r7, [r1, #0]
 80084be:	608b      	str	r3, [r1, #8]
 80084c0:	2e00      	cmp	r6, #0
 80084c2:	dd9f      	ble.n	8008404 <__sflush_r+0x18>
 80084c4:	4633      	mov	r3, r6
 80084c6:	463a      	mov	r2, r7
 80084c8:	4628      	mov	r0, r5
 80084ca:	6a21      	ldr	r1, [r4, #32]
 80084cc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80084d0:	47e0      	blx	ip
 80084d2:	2800      	cmp	r0, #0
 80084d4:	dc06      	bgt.n	80084e4 <__sflush_r+0xf8>
 80084d6:	89a3      	ldrh	r3, [r4, #12]
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084e0:	81a3      	strh	r3, [r4, #12]
 80084e2:	e790      	b.n	8008406 <__sflush_r+0x1a>
 80084e4:	4407      	add	r7, r0
 80084e6:	1a36      	subs	r6, r6, r0
 80084e8:	e7ea      	b.n	80084c0 <__sflush_r+0xd4>
 80084ea:	bf00      	nop
 80084ec:	20400001 	.word	0x20400001

080084f0 <_fflush_r>:
 80084f0:	b538      	push	{r3, r4, r5, lr}
 80084f2:	690b      	ldr	r3, [r1, #16]
 80084f4:	4605      	mov	r5, r0
 80084f6:	460c      	mov	r4, r1
 80084f8:	b913      	cbnz	r3, 8008500 <_fflush_r+0x10>
 80084fa:	2500      	movs	r5, #0
 80084fc:	4628      	mov	r0, r5
 80084fe:	bd38      	pop	{r3, r4, r5, pc}
 8008500:	b118      	cbz	r0, 800850a <_fflush_r+0x1a>
 8008502:	6983      	ldr	r3, [r0, #24]
 8008504:	b90b      	cbnz	r3, 800850a <_fflush_r+0x1a>
 8008506:	f000 f887 	bl	8008618 <__sinit>
 800850a:	4b14      	ldr	r3, [pc, #80]	; (800855c <_fflush_r+0x6c>)
 800850c:	429c      	cmp	r4, r3
 800850e:	d11b      	bne.n	8008548 <_fflush_r+0x58>
 8008510:	686c      	ldr	r4, [r5, #4]
 8008512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d0ef      	beq.n	80084fa <_fflush_r+0xa>
 800851a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800851c:	07d0      	lsls	r0, r2, #31
 800851e:	d404      	bmi.n	800852a <_fflush_r+0x3a>
 8008520:	0599      	lsls	r1, r3, #22
 8008522:	d402      	bmi.n	800852a <_fflush_r+0x3a>
 8008524:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008526:	f7fa fa27 	bl	8002978 <__retarget_lock_acquire_recursive>
 800852a:	4628      	mov	r0, r5
 800852c:	4621      	mov	r1, r4
 800852e:	f7ff ff5d 	bl	80083ec <__sflush_r>
 8008532:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008534:	4605      	mov	r5, r0
 8008536:	07da      	lsls	r2, r3, #31
 8008538:	d4e0      	bmi.n	80084fc <_fflush_r+0xc>
 800853a:	89a3      	ldrh	r3, [r4, #12]
 800853c:	059b      	lsls	r3, r3, #22
 800853e:	d4dd      	bmi.n	80084fc <_fflush_r+0xc>
 8008540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008542:	f7fa fa2d 	bl	80029a0 <__retarget_lock_release_recursive>
 8008546:	e7d9      	b.n	80084fc <_fflush_r+0xc>
 8008548:	4b05      	ldr	r3, [pc, #20]	; (8008560 <_fflush_r+0x70>)
 800854a:	429c      	cmp	r4, r3
 800854c:	d101      	bne.n	8008552 <_fflush_r+0x62>
 800854e:	68ac      	ldr	r4, [r5, #8]
 8008550:	e7df      	b.n	8008512 <_fflush_r+0x22>
 8008552:	4b04      	ldr	r3, [pc, #16]	; (8008564 <_fflush_r+0x74>)
 8008554:	429c      	cmp	r4, r3
 8008556:	bf08      	it	eq
 8008558:	68ec      	ldreq	r4, [r5, #12]
 800855a:	e7da      	b.n	8008512 <_fflush_r+0x22>
 800855c:	0800949c 	.word	0x0800949c
 8008560:	080094bc 	.word	0x080094bc
 8008564:	0800947c 	.word	0x0800947c

08008568 <std>:
 8008568:	2300      	movs	r3, #0
 800856a:	b510      	push	{r4, lr}
 800856c:	4604      	mov	r4, r0
 800856e:	e9c0 3300 	strd	r3, r3, [r0]
 8008572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008576:	6083      	str	r3, [r0, #8]
 8008578:	8181      	strh	r1, [r0, #12]
 800857a:	6643      	str	r3, [r0, #100]	; 0x64
 800857c:	81c2      	strh	r2, [r0, #14]
 800857e:	6183      	str	r3, [r0, #24]
 8008580:	4619      	mov	r1, r3
 8008582:	2208      	movs	r2, #8
 8008584:	305c      	adds	r0, #92	; 0x5c
 8008586:	f7fd fb73 	bl	8005c70 <memset>
 800858a:	4b05      	ldr	r3, [pc, #20]	; (80085a0 <std+0x38>)
 800858c:	6224      	str	r4, [r4, #32]
 800858e:	6263      	str	r3, [r4, #36]	; 0x24
 8008590:	4b04      	ldr	r3, [pc, #16]	; (80085a4 <std+0x3c>)
 8008592:	62a3      	str	r3, [r4, #40]	; 0x28
 8008594:	4b04      	ldr	r3, [pc, #16]	; (80085a8 <std+0x40>)
 8008596:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008598:	4b04      	ldr	r3, [pc, #16]	; (80085ac <std+0x44>)
 800859a:	6323      	str	r3, [r4, #48]	; 0x30
 800859c:	bd10      	pop	{r4, pc}
 800859e:	bf00      	nop
 80085a0:	080088b5 	.word	0x080088b5
 80085a4:	080088d7 	.word	0x080088d7
 80085a8:	0800890f 	.word	0x0800890f
 80085ac:	08008933 	.word	0x08008933

080085b0 <_cleanup_r>:
 80085b0:	4901      	ldr	r1, [pc, #4]	; (80085b8 <_cleanup_r+0x8>)
 80085b2:	f000 b8af 	b.w	8008714 <_fwalk_reent>
 80085b6:	bf00      	nop
 80085b8:	080084f1 	.word	0x080084f1

080085bc <__sfmoreglue>:
 80085bc:	2268      	movs	r2, #104	; 0x68
 80085be:	b570      	push	{r4, r5, r6, lr}
 80085c0:	1e4d      	subs	r5, r1, #1
 80085c2:	4355      	muls	r5, r2
 80085c4:	460e      	mov	r6, r1
 80085c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085ca:	f7fd fbc1 	bl	8005d50 <_malloc_r>
 80085ce:	4604      	mov	r4, r0
 80085d0:	b140      	cbz	r0, 80085e4 <__sfmoreglue+0x28>
 80085d2:	2100      	movs	r1, #0
 80085d4:	e9c0 1600 	strd	r1, r6, [r0]
 80085d8:	300c      	adds	r0, #12
 80085da:	60a0      	str	r0, [r4, #8]
 80085dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80085e0:	f7fd fb46 	bl	8005c70 <memset>
 80085e4:	4620      	mov	r0, r4
 80085e6:	bd70      	pop	{r4, r5, r6, pc}

080085e8 <__sfp_lock_acquire>:
 80085e8:	4801      	ldr	r0, [pc, #4]	; (80085f0 <__sfp_lock_acquire+0x8>)
 80085ea:	f7fa b9c5 	b.w	8002978 <__retarget_lock_acquire_recursive>
 80085ee:	bf00      	nop
 80085f0:	20000a2c 	.word	0x20000a2c

080085f4 <__sfp_lock_release>:
 80085f4:	4801      	ldr	r0, [pc, #4]	; (80085fc <__sfp_lock_release+0x8>)
 80085f6:	f7fa b9d3 	b.w	80029a0 <__retarget_lock_release_recursive>
 80085fa:	bf00      	nop
 80085fc:	20000a2c 	.word	0x20000a2c

08008600 <__sinit_lock_acquire>:
 8008600:	4801      	ldr	r0, [pc, #4]	; (8008608 <__sinit_lock_acquire+0x8>)
 8008602:	f7fa b9b9 	b.w	8002978 <__retarget_lock_acquire_recursive>
 8008606:	bf00      	nop
 8008608:	20000a2c 	.word	0x20000a2c

0800860c <__sinit_lock_release>:
 800860c:	4801      	ldr	r0, [pc, #4]	; (8008614 <__sinit_lock_release+0x8>)
 800860e:	f7fa b9c7 	b.w	80029a0 <__retarget_lock_release_recursive>
 8008612:	bf00      	nop
 8008614:	20000a2c 	.word	0x20000a2c

08008618 <__sinit>:
 8008618:	b510      	push	{r4, lr}
 800861a:	4604      	mov	r4, r0
 800861c:	f7ff fff0 	bl	8008600 <__sinit_lock_acquire>
 8008620:	69a3      	ldr	r3, [r4, #24]
 8008622:	b11b      	cbz	r3, 800862c <__sinit+0x14>
 8008624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008628:	f7ff bff0 	b.w	800860c <__sinit_lock_release>
 800862c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008630:	6523      	str	r3, [r4, #80]	; 0x50
 8008632:	4b13      	ldr	r3, [pc, #76]	; (8008680 <__sinit+0x68>)
 8008634:	4a13      	ldr	r2, [pc, #76]	; (8008684 <__sinit+0x6c>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	62a2      	str	r2, [r4, #40]	; 0x28
 800863a:	42a3      	cmp	r3, r4
 800863c:	bf08      	it	eq
 800863e:	2301      	moveq	r3, #1
 8008640:	4620      	mov	r0, r4
 8008642:	bf08      	it	eq
 8008644:	61a3      	streq	r3, [r4, #24]
 8008646:	f000 f81f 	bl	8008688 <__sfp>
 800864a:	6060      	str	r0, [r4, #4]
 800864c:	4620      	mov	r0, r4
 800864e:	f000 f81b 	bl	8008688 <__sfp>
 8008652:	60a0      	str	r0, [r4, #8]
 8008654:	4620      	mov	r0, r4
 8008656:	f000 f817 	bl	8008688 <__sfp>
 800865a:	2200      	movs	r2, #0
 800865c:	2104      	movs	r1, #4
 800865e:	60e0      	str	r0, [r4, #12]
 8008660:	6860      	ldr	r0, [r4, #4]
 8008662:	f7ff ff81 	bl	8008568 <std>
 8008666:	2201      	movs	r2, #1
 8008668:	2109      	movs	r1, #9
 800866a:	68a0      	ldr	r0, [r4, #8]
 800866c:	f7ff ff7c 	bl	8008568 <std>
 8008670:	2202      	movs	r2, #2
 8008672:	2112      	movs	r1, #18
 8008674:	68e0      	ldr	r0, [r4, #12]
 8008676:	f7ff ff77 	bl	8008568 <std>
 800867a:	2301      	movs	r3, #1
 800867c:	61a3      	str	r3, [r4, #24]
 800867e:	e7d1      	b.n	8008624 <__sinit+0xc>
 8008680:	08009100 	.word	0x08009100
 8008684:	080085b1 	.word	0x080085b1

08008688 <__sfp>:
 8008688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868a:	4607      	mov	r7, r0
 800868c:	f7ff ffac 	bl	80085e8 <__sfp_lock_acquire>
 8008690:	4b1e      	ldr	r3, [pc, #120]	; (800870c <__sfp+0x84>)
 8008692:	681e      	ldr	r6, [r3, #0]
 8008694:	69b3      	ldr	r3, [r6, #24]
 8008696:	b913      	cbnz	r3, 800869e <__sfp+0x16>
 8008698:	4630      	mov	r0, r6
 800869a:	f7ff ffbd 	bl	8008618 <__sinit>
 800869e:	3648      	adds	r6, #72	; 0x48
 80086a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80086a4:	3b01      	subs	r3, #1
 80086a6:	d503      	bpl.n	80086b0 <__sfp+0x28>
 80086a8:	6833      	ldr	r3, [r6, #0]
 80086aa:	b30b      	cbz	r3, 80086f0 <__sfp+0x68>
 80086ac:	6836      	ldr	r6, [r6, #0]
 80086ae:	e7f7      	b.n	80086a0 <__sfp+0x18>
 80086b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80086b4:	b9d5      	cbnz	r5, 80086ec <__sfp+0x64>
 80086b6:	4b16      	ldr	r3, [pc, #88]	; (8008710 <__sfp+0x88>)
 80086b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80086bc:	60e3      	str	r3, [r4, #12]
 80086be:	6665      	str	r5, [r4, #100]	; 0x64
 80086c0:	f7fa f934 	bl	800292c <__retarget_lock_init_recursive>
 80086c4:	f7ff ff96 	bl	80085f4 <__sfp_lock_release>
 80086c8:	2208      	movs	r2, #8
 80086ca:	4629      	mov	r1, r5
 80086cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80086d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80086d4:	6025      	str	r5, [r4, #0]
 80086d6:	61a5      	str	r5, [r4, #24]
 80086d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086dc:	f7fd fac8 	bl	8005c70 <memset>
 80086e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80086e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80086e8:	4620      	mov	r0, r4
 80086ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086ec:	3468      	adds	r4, #104	; 0x68
 80086ee:	e7d9      	b.n	80086a4 <__sfp+0x1c>
 80086f0:	2104      	movs	r1, #4
 80086f2:	4638      	mov	r0, r7
 80086f4:	f7ff ff62 	bl	80085bc <__sfmoreglue>
 80086f8:	4604      	mov	r4, r0
 80086fa:	6030      	str	r0, [r6, #0]
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d1d5      	bne.n	80086ac <__sfp+0x24>
 8008700:	f7ff ff78 	bl	80085f4 <__sfp_lock_release>
 8008704:	230c      	movs	r3, #12
 8008706:	603b      	str	r3, [r7, #0]
 8008708:	e7ee      	b.n	80086e8 <__sfp+0x60>
 800870a:	bf00      	nop
 800870c:	08009100 	.word	0x08009100
 8008710:	ffff0001 	.word	0xffff0001

08008714 <_fwalk_reent>:
 8008714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008718:	4606      	mov	r6, r0
 800871a:	4688      	mov	r8, r1
 800871c:	2700      	movs	r7, #0
 800871e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008722:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008726:	f1b9 0901 	subs.w	r9, r9, #1
 800872a:	d505      	bpl.n	8008738 <_fwalk_reent+0x24>
 800872c:	6824      	ldr	r4, [r4, #0]
 800872e:	2c00      	cmp	r4, #0
 8008730:	d1f7      	bne.n	8008722 <_fwalk_reent+0xe>
 8008732:	4638      	mov	r0, r7
 8008734:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008738:	89ab      	ldrh	r3, [r5, #12]
 800873a:	2b01      	cmp	r3, #1
 800873c:	d907      	bls.n	800874e <_fwalk_reent+0x3a>
 800873e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008742:	3301      	adds	r3, #1
 8008744:	d003      	beq.n	800874e <_fwalk_reent+0x3a>
 8008746:	4629      	mov	r1, r5
 8008748:	4630      	mov	r0, r6
 800874a:	47c0      	blx	r8
 800874c:	4307      	orrs	r7, r0
 800874e:	3568      	adds	r5, #104	; 0x68
 8008750:	e7e9      	b.n	8008726 <_fwalk_reent+0x12>

08008752 <__swhatbuf_r>:
 8008752:	b570      	push	{r4, r5, r6, lr}
 8008754:	460e      	mov	r6, r1
 8008756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875a:	4614      	mov	r4, r2
 800875c:	2900      	cmp	r1, #0
 800875e:	461d      	mov	r5, r3
 8008760:	b096      	sub	sp, #88	; 0x58
 8008762:	da08      	bge.n	8008776 <__swhatbuf_r+0x24>
 8008764:	2200      	movs	r2, #0
 8008766:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800876a:	602a      	str	r2, [r5, #0]
 800876c:	061a      	lsls	r2, r3, #24
 800876e:	d410      	bmi.n	8008792 <__swhatbuf_r+0x40>
 8008770:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008774:	e00e      	b.n	8008794 <__swhatbuf_r+0x42>
 8008776:	466a      	mov	r2, sp
 8008778:	f000 f902 	bl	8008980 <_fstat_r>
 800877c:	2800      	cmp	r0, #0
 800877e:	dbf1      	blt.n	8008764 <__swhatbuf_r+0x12>
 8008780:	9a01      	ldr	r2, [sp, #4]
 8008782:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008786:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800878a:	425a      	negs	r2, r3
 800878c:	415a      	adcs	r2, r3
 800878e:	602a      	str	r2, [r5, #0]
 8008790:	e7ee      	b.n	8008770 <__swhatbuf_r+0x1e>
 8008792:	2340      	movs	r3, #64	; 0x40
 8008794:	2000      	movs	r0, #0
 8008796:	6023      	str	r3, [r4, #0]
 8008798:	b016      	add	sp, #88	; 0x58
 800879a:	bd70      	pop	{r4, r5, r6, pc}

0800879c <__smakebuf_r>:
 800879c:	898b      	ldrh	r3, [r1, #12]
 800879e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087a0:	079d      	lsls	r5, r3, #30
 80087a2:	4606      	mov	r6, r0
 80087a4:	460c      	mov	r4, r1
 80087a6:	d507      	bpl.n	80087b8 <__smakebuf_r+0x1c>
 80087a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087ac:	6023      	str	r3, [r4, #0]
 80087ae:	6123      	str	r3, [r4, #16]
 80087b0:	2301      	movs	r3, #1
 80087b2:	6163      	str	r3, [r4, #20]
 80087b4:	b002      	add	sp, #8
 80087b6:	bd70      	pop	{r4, r5, r6, pc}
 80087b8:	466a      	mov	r2, sp
 80087ba:	ab01      	add	r3, sp, #4
 80087bc:	f7ff ffc9 	bl	8008752 <__swhatbuf_r>
 80087c0:	9900      	ldr	r1, [sp, #0]
 80087c2:	4605      	mov	r5, r0
 80087c4:	4630      	mov	r0, r6
 80087c6:	f7fd fac3 	bl	8005d50 <_malloc_r>
 80087ca:	b948      	cbnz	r0, 80087e0 <__smakebuf_r+0x44>
 80087cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087d0:	059a      	lsls	r2, r3, #22
 80087d2:	d4ef      	bmi.n	80087b4 <__smakebuf_r+0x18>
 80087d4:	f023 0303 	bic.w	r3, r3, #3
 80087d8:	f043 0302 	orr.w	r3, r3, #2
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	e7e3      	b.n	80087a8 <__smakebuf_r+0xc>
 80087e0:	4b0d      	ldr	r3, [pc, #52]	; (8008818 <__smakebuf_r+0x7c>)
 80087e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	6020      	str	r0, [r4, #0]
 80087e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087ec:	81a3      	strh	r3, [r4, #12]
 80087ee:	9b00      	ldr	r3, [sp, #0]
 80087f0:	6120      	str	r0, [r4, #16]
 80087f2:	6163      	str	r3, [r4, #20]
 80087f4:	9b01      	ldr	r3, [sp, #4]
 80087f6:	b15b      	cbz	r3, 8008810 <__smakebuf_r+0x74>
 80087f8:	4630      	mov	r0, r6
 80087fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087fe:	f000 f8d1 	bl	80089a4 <_isatty_r>
 8008802:	b128      	cbz	r0, 8008810 <__smakebuf_r+0x74>
 8008804:	89a3      	ldrh	r3, [r4, #12]
 8008806:	f023 0303 	bic.w	r3, r3, #3
 800880a:	f043 0301 	orr.w	r3, r3, #1
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	89a0      	ldrh	r0, [r4, #12]
 8008812:	4305      	orrs	r5, r0
 8008814:	81a5      	strh	r5, [r4, #12]
 8008816:	e7cd      	b.n	80087b4 <__smakebuf_r+0x18>
 8008818:	080085b1 	.word	0x080085b1

0800881c <_malloc_usable_size_r>:
 800881c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008820:	1f18      	subs	r0, r3, #4
 8008822:	2b00      	cmp	r3, #0
 8008824:	bfbc      	itt	lt
 8008826:	580b      	ldrlt	r3, [r1, r0]
 8008828:	18c0      	addlt	r0, r0, r3
 800882a:	4770      	bx	lr

0800882c <_raise_r>:
 800882c:	291f      	cmp	r1, #31
 800882e:	b538      	push	{r3, r4, r5, lr}
 8008830:	4604      	mov	r4, r0
 8008832:	460d      	mov	r5, r1
 8008834:	d904      	bls.n	8008840 <_raise_r+0x14>
 8008836:	2316      	movs	r3, #22
 8008838:	6003      	str	r3, [r0, #0]
 800883a:	f04f 30ff 	mov.w	r0, #4294967295
 800883e:	bd38      	pop	{r3, r4, r5, pc}
 8008840:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008842:	b112      	cbz	r2, 800884a <_raise_r+0x1e>
 8008844:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008848:	b94b      	cbnz	r3, 800885e <_raise_r+0x32>
 800884a:	4620      	mov	r0, r4
 800884c:	f000 f830 	bl	80088b0 <_getpid_r>
 8008850:	462a      	mov	r2, r5
 8008852:	4601      	mov	r1, r0
 8008854:	4620      	mov	r0, r4
 8008856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800885a:	f000 b817 	b.w	800888c <_kill_r>
 800885e:	2b01      	cmp	r3, #1
 8008860:	d00a      	beq.n	8008878 <_raise_r+0x4c>
 8008862:	1c59      	adds	r1, r3, #1
 8008864:	d103      	bne.n	800886e <_raise_r+0x42>
 8008866:	2316      	movs	r3, #22
 8008868:	6003      	str	r3, [r0, #0]
 800886a:	2001      	movs	r0, #1
 800886c:	e7e7      	b.n	800883e <_raise_r+0x12>
 800886e:	2400      	movs	r4, #0
 8008870:	4628      	mov	r0, r5
 8008872:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008876:	4798      	blx	r3
 8008878:	2000      	movs	r0, #0
 800887a:	e7e0      	b.n	800883e <_raise_r+0x12>

0800887c <raise>:
 800887c:	4b02      	ldr	r3, [pc, #8]	; (8008888 <raise+0xc>)
 800887e:	4601      	mov	r1, r0
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	f7ff bfd3 	b.w	800882c <_raise_r>
 8008886:	bf00      	nop
 8008888:	20000010 	.word	0x20000010

0800888c <_kill_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	2300      	movs	r3, #0
 8008890:	4d06      	ldr	r5, [pc, #24]	; (80088ac <_kill_r+0x20>)
 8008892:	4604      	mov	r4, r0
 8008894:	4608      	mov	r0, r1
 8008896:	4611      	mov	r1, r2
 8008898:	602b      	str	r3, [r5, #0]
 800889a:	f7f8 ffc4 	bl	8001826 <_kill>
 800889e:	1c43      	adds	r3, r0, #1
 80088a0:	d102      	bne.n	80088a8 <_kill_r+0x1c>
 80088a2:	682b      	ldr	r3, [r5, #0]
 80088a4:	b103      	cbz	r3, 80088a8 <_kill_r+0x1c>
 80088a6:	6023      	str	r3, [r4, #0]
 80088a8:	bd38      	pop	{r3, r4, r5, pc}
 80088aa:	bf00      	nop
 80088ac:	2000178c 	.word	0x2000178c

080088b0 <_getpid_r>:
 80088b0:	f7f8 bfb2 	b.w	8001818 <_getpid>

080088b4 <__sread>:
 80088b4:	b510      	push	{r4, lr}
 80088b6:	460c      	mov	r4, r1
 80088b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088bc:	f000 f894 	bl	80089e8 <_read_r>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	bfab      	itete	ge
 80088c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088c6:	89a3      	ldrhlt	r3, [r4, #12]
 80088c8:	181b      	addge	r3, r3, r0
 80088ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088ce:	bfac      	ite	ge
 80088d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80088d2:	81a3      	strhlt	r3, [r4, #12]
 80088d4:	bd10      	pop	{r4, pc}

080088d6 <__swrite>:
 80088d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088da:	461f      	mov	r7, r3
 80088dc:	898b      	ldrh	r3, [r1, #12]
 80088de:	4605      	mov	r5, r0
 80088e0:	05db      	lsls	r3, r3, #23
 80088e2:	460c      	mov	r4, r1
 80088e4:	4616      	mov	r6, r2
 80088e6:	d505      	bpl.n	80088f4 <__swrite+0x1e>
 80088e8:	2302      	movs	r3, #2
 80088ea:	2200      	movs	r2, #0
 80088ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f0:	f000 f868 	bl	80089c4 <_lseek_r>
 80088f4:	89a3      	ldrh	r3, [r4, #12]
 80088f6:	4632      	mov	r2, r6
 80088f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	4628      	mov	r0, r5
 8008900:	463b      	mov	r3, r7
 8008902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800890a:	f000 b817 	b.w	800893c <_write_r>

0800890e <__sseek>:
 800890e:	b510      	push	{r4, lr}
 8008910:	460c      	mov	r4, r1
 8008912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008916:	f000 f855 	bl	80089c4 <_lseek_r>
 800891a:	1c43      	adds	r3, r0, #1
 800891c:	89a3      	ldrh	r3, [r4, #12]
 800891e:	bf15      	itete	ne
 8008920:	6560      	strne	r0, [r4, #84]	; 0x54
 8008922:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008926:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800892a:	81a3      	strheq	r3, [r4, #12]
 800892c:	bf18      	it	ne
 800892e:	81a3      	strhne	r3, [r4, #12]
 8008930:	bd10      	pop	{r4, pc}

08008932 <__sclose>:
 8008932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008936:	f000 b813 	b.w	8008960 <_close_r>
	...

0800893c <_write_r>:
 800893c:	b538      	push	{r3, r4, r5, lr}
 800893e:	4604      	mov	r4, r0
 8008940:	4608      	mov	r0, r1
 8008942:	4611      	mov	r1, r2
 8008944:	2200      	movs	r2, #0
 8008946:	4d05      	ldr	r5, [pc, #20]	; (800895c <_write_r+0x20>)
 8008948:	602a      	str	r2, [r5, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	f7f8 ffa2 	bl	8001894 <_write>
 8008950:	1c43      	adds	r3, r0, #1
 8008952:	d102      	bne.n	800895a <_write_r+0x1e>
 8008954:	682b      	ldr	r3, [r5, #0]
 8008956:	b103      	cbz	r3, 800895a <_write_r+0x1e>
 8008958:	6023      	str	r3, [r4, #0]
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	2000178c 	.word	0x2000178c

08008960 <_close_r>:
 8008960:	b538      	push	{r3, r4, r5, lr}
 8008962:	2300      	movs	r3, #0
 8008964:	4d05      	ldr	r5, [pc, #20]	; (800897c <_close_r+0x1c>)
 8008966:	4604      	mov	r4, r0
 8008968:	4608      	mov	r0, r1
 800896a:	602b      	str	r3, [r5, #0]
 800896c:	f7f8 ffae 	bl	80018cc <_close>
 8008970:	1c43      	adds	r3, r0, #1
 8008972:	d102      	bne.n	800897a <_close_r+0x1a>
 8008974:	682b      	ldr	r3, [r5, #0]
 8008976:	b103      	cbz	r3, 800897a <_close_r+0x1a>
 8008978:	6023      	str	r3, [r4, #0]
 800897a:	bd38      	pop	{r3, r4, r5, pc}
 800897c:	2000178c 	.word	0x2000178c

08008980 <_fstat_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	2300      	movs	r3, #0
 8008984:	4d06      	ldr	r5, [pc, #24]	; (80089a0 <_fstat_r+0x20>)
 8008986:	4604      	mov	r4, r0
 8008988:	4608      	mov	r0, r1
 800898a:	4611      	mov	r1, r2
 800898c:	602b      	str	r3, [r5, #0]
 800898e:	f7f8 ffa8 	bl	80018e2 <_fstat>
 8008992:	1c43      	adds	r3, r0, #1
 8008994:	d102      	bne.n	800899c <_fstat_r+0x1c>
 8008996:	682b      	ldr	r3, [r5, #0]
 8008998:	b103      	cbz	r3, 800899c <_fstat_r+0x1c>
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	bd38      	pop	{r3, r4, r5, pc}
 800899e:	bf00      	nop
 80089a0:	2000178c 	.word	0x2000178c

080089a4 <_isatty_r>:
 80089a4:	b538      	push	{r3, r4, r5, lr}
 80089a6:	2300      	movs	r3, #0
 80089a8:	4d05      	ldr	r5, [pc, #20]	; (80089c0 <_isatty_r+0x1c>)
 80089aa:	4604      	mov	r4, r0
 80089ac:	4608      	mov	r0, r1
 80089ae:	602b      	str	r3, [r5, #0]
 80089b0:	f7f8 ffa6 	bl	8001900 <_isatty>
 80089b4:	1c43      	adds	r3, r0, #1
 80089b6:	d102      	bne.n	80089be <_isatty_r+0x1a>
 80089b8:	682b      	ldr	r3, [r5, #0]
 80089ba:	b103      	cbz	r3, 80089be <_isatty_r+0x1a>
 80089bc:	6023      	str	r3, [r4, #0]
 80089be:	bd38      	pop	{r3, r4, r5, pc}
 80089c0:	2000178c 	.word	0x2000178c

080089c4 <_lseek_r>:
 80089c4:	b538      	push	{r3, r4, r5, lr}
 80089c6:	4604      	mov	r4, r0
 80089c8:	4608      	mov	r0, r1
 80089ca:	4611      	mov	r1, r2
 80089cc:	2200      	movs	r2, #0
 80089ce:	4d05      	ldr	r5, [pc, #20]	; (80089e4 <_lseek_r+0x20>)
 80089d0:	602a      	str	r2, [r5, #0]
 80089d2:	461a      	mov	r2, r3
 80089d4:	f7f8 ff9e 	bl	8001914 <_lseek>
 80089d8:	1c43      	adds	r3, r0, #1
 80089da:	d102      	bne.n	80089e2 <_lseek_r+0x1e>
 80089dc:	682b      	ldr	r3, [r5, #0]
 80089de:	b103      	cbz	r3, 80089e2 <_lseek_r+0x1e>
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
 80089e4:	2000178c 	.word	0x2000178c

080089e8 <_read_r>:
 80089e8:	b538      	push	{r3, r4, r5, lr}
 80089ea:	4604      	mov	r4, r0
 80089ec:	4608      	mov	r0, r1
 80089ee:	4611      	mov	r1, r2
 80089f0:	2200      	movs	r2, #0
 80089f2:	4d05      	ldr	r5, [pc, #20]	; (8008a08 <_read_r+0x20>)
 80089f4:	602a      	str	r2, [r5, #0]
 80089f6:	461a      	mov	r2, r3
 80089f8:	f7f8 ff2f 	bl	800185a <_read>
 80089fc:	1c43      	adds	r3, r0, #1
 80089fe:	d102      	bne.n	8008a06 <_read_r+0x1e>
 8008a00:	682b      	ldr	r3, [r5, #0]
 8008a02:	b103      	cbz	r3, 8008a06 <_read_r+0x1e>
 8008a04:	6023      	str	r3, [r4, #0]
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
 8008a08:	2000178c 	.word	0x2000178c

08008a0c <_init>:
 8008a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0e:	bf00      	nop
 8008a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a12:	bc08      	pop	{r3}
 8008a14:	469e      	mov	lr, r3
 8008a16:	4770      	bx	lr

08008a18 <_fini>:
 8008a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a1a:	bf00      	nop
 8008a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a1e:	bc08      	pop	{r3}
 8008a20:	469e      	mov	lr, r3
 8008a22:	4770      	bx	lr
