Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jrb/code/fpga-stuff/projects/altera-example1/soc.qsys --block-symbol-file --output-directory=/home/jrb/code/fpga-stuff/projects/altera-example1/soc --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading altera-example1/soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: soc.sdram: sdram.wire must be exported, or connected to a matching conduit.
Warning: soc.sdram: sdram.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jrb/code/fpga-stuff/projects/altera-example1/soc.qsys --synthesis=VERILOG --output-directory=/home/jrb/code/fpga-stuff/projects/altera-example1/soc/synthesis --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading altera-example1/soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: soc.sdram: sdram.wire must be exported, or connected to a matching conduit.
Warning: soc.sdram: sdram.s1 must be connected to an Avalon-MM master
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Info: sdram: Starting RTL generation for module 'soc_sdram'
Info: sdram:   Generation command is [exec /home/jrb/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram --dir=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen/ --quartus_dir=/home/jrb/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen//soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.
Info: sdram: BEGIN failed--compilation aborted at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.
Info: sdram: Done RTL generation for module 'soc_sdram'
Error: sdram: Failed to find module soc_sdram
Info: sdram: "soc" instantiated altera_avalon_new_sdram_controller "sdram"
Error: Generation stopped, 1 or more modules remaining
Info: soc: Done "soc" with 3 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
