{"vcs1":{"timestamp_begin":1745740184.911445732, "rt":0.57, "ut":0.13, "st":0.28}}
{"vcselab":{"timestamp_begin":1745740185.588413682, "rt":0.93, "ut":0.27, "st":0.49}}
{"link":{"timestamp_begin":1745740186.598759163, "rt":3.12, "ut":0.11, "st":2.78}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745740184.134124370}
{"VCS_COMP_START_TIME": 1745740184.134124370}
{"VCS_COMP_END_TIME": 1745740190.238531325}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 573641}}
{"stitch_vcselab": {"peak_mem": 573701}}
