8:-out_dir
94:C:/Users/Christopher/Documents/HDL Designs/HDS/SAYEH/SAYEH_lib/ps/Sayeh/Sayeh_impl_1//rtlc.out
10:-pipe_flow
4:-vef
108:C:/Users/Christopher/Documents/HDL Designs/HDS/SAYEH/SAYEH_lib/ps/Sayeh/Sayeh_impl_1//hdlAnalyze_verilogfile
2:-v
77:C:/PROGRA~1/MENTOR~1/PRECIS~1.61/Mgc_home/pkgs/rtlc_psr/rtlc/lib/altera_lpm.v
2:-v
76:C:/PROGRA~1/MENTOR~1/PRECIS~1.61/Mgc_home/pkgs/rtlc_psr/rtlc/lib/altera_mf.v
25:-comment_transoff_regions
13:-lib_map_file
94:C:/Users/Christopher/Documents/HDL Designs/HDS/SAYEH/SAYEH_lib/ps/Sayeh/Sayeh_impl_1//.jaguarc
218:+incdir+C:/Users/Christopher/Documents/HDL Designs/HDS/SAYEH/SAYEH_lib/hdl+C:/Users/Christopher/Documents/HDL+C:/Users/Christopher/Documents/HDL Designs/HDS/SAYEH/SAYEH_lib/ps/Sayeh/Designs/HDS/SAYEH/SAYEH_lib/ps/Sayeh
17:+define+synthesis
