# Fri Sep  6 13:06:47 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: THINK

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 164MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 164MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 164MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 164MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 164MB)

@W: FX739 :"c:\github\rattlesnake\build\synth\microchip\igloo2\rattlesnake.vm":89672:9:89672:19|Removed BUFG instance Rattlesnake_0.clk_RNIQRC3 because it is cascaded to another clock buffer (FCCC_C0_0.FCCC_C0_0.GL0_INST).

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 164MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 164MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 164MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 164MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 164MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 164MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -0.90ns		3373 /      3129
   2		0h:00m:05s		    -0.90ns		3373 /      3129

   3		0h:00m:05s		    -0.90ns		3373 /      3129

   4		0h:00m:05s		    -0.90ns		3373 /      3129

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 164MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 164MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3171 clock pin(s) of sequential element(s)
0 instances converted, 3171 sequential instances remain driven by gated/generated clocks

=============================================================================================================================================== Gated/Generated Clocks ================================================================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                                                                                                     Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    3171       Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.Y_2_rep2     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
=======================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 114MB peak: 164MB)

Writing Analyst data base C:\GitHub\Rattlesnake\build\par\Microchip\creative\synthesis\synwork\creative_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 164MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 154MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 153MB peak: 164MB)

@W: MT246 :"c:\github\rattlesnake\build\par\microchip\creative\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock osc_in with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 8.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Sep  6 13:06:57 2019
#


Top view:               creative
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub\Rattlesnake\build\par\Microchip\creative\designer\creative\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.362

                            Requested     Estimated     Requested     Estimated               Clock                       Clock           
Starting Clock              Frequency     Frequency     Period        Period        Slack     Type                        Group           
------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0     120.0 MHz     125.4 MHz     8.333         7.971         0.362     generated (from osc_in)     default_clkgroup
osc_in                      50.0 MHz      NA            20.000        NA            NA        declared                    default_clkgroup
System                      100.0 MHz     181.4 MHz     10.000        5.514         4.486     system                      system_clkgroup 
==========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------
System                   FCCC_C0_0/FCCC_C0_0/GL0  |  8.333       4.486  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0  |  8.333       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                            Arrival          
Instance                                                                                                                             Reference                   Type     Pin     Net                                    Time        Slack
                                                                                                                                     Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret_3\[0\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       current_state_o[8]                     0.108       0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.reg_ctl_AUIPC                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       reg_ctl_AUIPC_Z                        0.108       0.364
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.reg_ctl_LUI                   FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       reg_ctl_LUI_Z                          0.108       0.417
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret            FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       current_state_o[17]                    0.087       0.475
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret_0          FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       next_state292_o                        0.087       0.506
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.current_state\[7\]                FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       current_state_0[7]                     0.087       0.577
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret_3\[1\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       current_state_o[10]                    0.108       0.585
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.Y_ret_1                       FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       exe_data_to_store[30]                  0.108       0.618
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.current_state\[9\]                FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       current_state[9]                       0.087       0.659
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.Y_ret_53                      FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       reg_file_read_rs1_data_out_reto[6]     0.108       0.673
==========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                             Required          
Instance                                                                                                                        Reference                   Type     Pin     Net                                     Time         Slack
                                                                                                                                Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[9\]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[10\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[11\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[12\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[13\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[14\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[15\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[16\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[17\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_0\[18\]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      un1_exception_alignment_7_fast_rep1     7.996        0.362
=======================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.333
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.996

    - Propagation time:                      7.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.362

    Number of logic level(s):                7
    Starting point:                          Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret_3\[0\] / Q
    Ending point:                            Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_128 / EN
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.ctl_back_to_exe_d1_ret_3\[0\]                              SLE      Q        Out     0.108     0.108       -         
current_state_o[8]                                                                                                                                            Net      -        -       0.745     -           3         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_m2_1_2             CFG3     A        In      -         0.854       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_m2_1_2             CFG3     Y        Out     0.100     0.954       -         
un1_exception_alignment_7_0_m2_1_2_Z                                                                                                                          Net      -        -       0.248     -           1         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_m2                 CFG3     A        In      -         1.202       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_m2                 CFG3     Y        Out     0.100     1.302       -         
N_3155                                                                                                                                                        Net      -        -       0.497     -           2         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_o2_2_1             CFG4     C        In      -         1.799       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_o2_2_1             CFG4     Y        Out     0.226     2.025       -         
N_3158                                                                                                                                                        Net      -        -       0.745     -           3         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_o2_2_1_RNI6JCT     CFG4     C        In      -         2.770       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0_o2_2_1_RNI6JCT     CFG4     Y        Out     0.210     2.980       -         
data_access_enable                                                                                                                                            Net      -        -       1.119     -           17        
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_data_access_i\.next_state_0_sqmuxa_0_a3_1_i_o2                           CFG2     A        In      -         4.098       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_data_access_i\.next_state_0_sqmuxa_0_a3_1_i_o2                           CFG2     Y        Out     0.100     4.199       -         
N_804                                                                                                                                                         Net      -        -       0.815     -           4         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_data_access_i\.exception_alignment                                       CFG4     B        In      -         5.013       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_data_access_i\.exception_alignment                                       CFG4     Y        Out     0.143     5.156       -         
exception_alignment                                                                                                                                           Net      -        -       1.135     -           15        
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0                    CFG4     D        In      -         6.292       -         
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.fetch_proc\.un1_exception_alignment_7_0                    CFG4     Y        Out     0.288     6.579       -         
un1_exception_alignment_7                                                                                                                                     Net      -        -       1.054     -           11        
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_controller_i\.exception_PC_ret_128                                       SLE      EN       In      -         7.634       -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.971 is 1.612(20.2%) logic and 6.359(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                           Arrival          
Instance                         Reference     Type     Pin      Net                Time        Slack
                                 Clock                                                               
-----------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      LOCK     FCCC_C0_0_LOCK     0.000       4.486
=====================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                  Starting                                         Required          
Instance                                                                                                                          Reference     Type     Pin     Net               Time         Slack
                                                                                                                                  Clock                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3     System        SLE      EN      reset_n_i_1_i     7.996        4.486
=====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.333
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.996

    - Propagation time:                      3.510
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.486

    Number of logic level(s):                2
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3 / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                                                                                                      CCC        LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                                                                                                                    Net        -        -       1.117     -           1         
Rattlesnake_0.reset_n_RNIGUS4                                                                                                     CLKINT     A        In      -         1.117       -         
Rattlesnake_0.reset_n_RNIGUS4                                                                                                     CLKINT     Y        Out     0.375     1.492       -         
NN_2                                                                                                                              Net        -        -       0.497     -           529       
Rattlesnake_0.un1_reset_n                                                                                                         CFG2       B        In      -         1.989       -         
Rattlesnake_0.un1_reset_n                                                                                                         CFG2       Y        Out     0.164     2.154       -         
reset_n_i_1_i                                                                                                                     Net        -        -       1.356     -           17        
Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3     SLE        EN       In      -         3.510       -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.847 is 0.877(22.8%) logic and 2.970(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 153MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 153MB peak: 164MB)

---------------------------------------
Resource Usage Report for creative 

Mapping to part: m2gl025vf256std
Cell usage:
CCC             1 use
CLKINT          3 uses
CFG1           16 uses
CFG2           425 uses
CFG3           1334 uses
CFG4           1598 uses

Carry cells:
ARI1            1310 uses - used for arithmetic functions


Sequential Cells: 
SLE            3129 uses

DSP Blocks:    4 of 34 (11%)
 MACC:         4 Mults

I/O ports: 5
I/O primitives: 5
INBUF          2 uses
OUTBUF         3 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 28 of 31 (90%)
Total Block RAMs (RAM64x18) : 2 of 34 (5%)

Total LUTs:    4683

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K18  Interface Logic : SLEs = 1008; LUTs = 1008;
MACC     Interface Logic : SLEs = 144; LUTs = 144;

Total number of SLEs after P&R:  3129 + 72 + 1008 + 144 = 4353;
Total number of LUTs after P&R:  4683 + 72 + 1008 + 144 = 5907;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 36MB peak: 164MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime
# Fri Sep  6 13:06:57 2019

###########################################################]
