<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  1102, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    654, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    527, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    530, user inline pragmas are applied</column>
            <column name="">(4) simplification,    515, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 18867, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 24992, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 24992, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 24988, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 35240, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 25000, loop and instruction simplification</column>
            <column name="">(2) parallelization, 24994, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 24994, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 24994, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 25012, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 25185, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="merge_sort" col1="merge_sort.cpp:121" col2="1102" col3="515" col4="35240" col5="24994" col6="25185">
                    <row id="1" col0="read_input" col1="merge_sort.cpp:38" col2="34" col2_disp="  34 (2 calls)" col3="18" col3_disp=" 18 (2 calls)" col4="22" col4_disp="   22 (2 calls)" col5="22" col5_disp="   22 (2 calls)" col6="32" col6_disp="   32 (2 calls)"/>
                    <row id="4" col0="merge_sort_iterative" col1="merge_sort.cpp:54" col2="900" col2_disp=" 900 (3 calls)" col3="414" col3_disp="414 (3 calls)" col4="35156" col4_disp="35,156 (3 calls)" col5="24910" col5_disp="24,910 (3 calls)" col6="25057" col6_disp="25,057 (3 calls)">
                        <row id="5" col0="merge_sort_primitive" col1="merge_sort.cpp:4" col2="345" col2_disp=" 345 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="2" col0="write_tmp" col1="merge_sort.cpp:106" col2="53" col3="15" col4="15" col5="15" col6="31"/>
                    <row id="3" col0="write_output" col1="merge_sort.cpp:46" col2="26" col3="9" col4="11" col5="11" col6="17"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

