Version 3.2 HI-TECH Software Intermediate Code
[v F7401 `(v ~T0 @X0 1 tf1`ul ]
"161 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18.h
[v __delay `JF7401 ~T0 @X0 0 e ]
[p i __delay ]
[p mainexit ]
"5278 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f26j53.h
[s S246 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S246 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 ]
"5277
[u S245 `S246 1 ]
[n S245 . . ]
"5286
[v _ANCON0bits `VS245 ~T0 @X0 0 e@3912 ]
"20179
[v _VCFG1 `Vb ~T0 @X0 0 e@32279 ]
"20175
[v _VCFG0 `Vb ~T0 @X0 0 e@32278 ]
"9750
[s S455 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S455 . TRISC0 TRISC1 TRISC2 . TRISC6 TRISC7 ]
"9749
[u S454 `S455 1 ]
[n S454 . . ]
"9759
[v _TRISCbits `VS454 ~T0 @X0 0 e@3988 ]
"9633
[s S451 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S451 . TRISA0 TRISA1 TRISA2 TRISA3 . TRISA5 TRISA6 TRISA7 ]
"9632
[u S450 `S451 1 ]
[n S450 . . ]
"9644
[v _TRISAbits `VS450 ~T0 @X0 0 e@3986 ]
"9689
[s S453 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S453 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"9688
[u S452 `S453 1 ]
[n S452 . . ]
"9700
[v _TRISBbits `VS452 ~T0 @X0 0 e@3987 ]
"8607
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
"8617
[s S413 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S413 . T1OSO T1OSI AN11 . D_MINUS D_PLUS ]
"8625
[s S414 :1 `uc 1 :1 `uc 1 ]
[n S414 . . NOT_UOE ]
"8629
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . T1CKI nUOE CTPLS . VM VP TX1 RX1 ]
"8639
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . RP11 RP12 RP13 . CK1 DT1 ]
"8647
[s S417 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . . RP17 SDO1 ]
"8652
[s S418 :2 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S418 . . C2IND . RP18 ]
"8658
[s S419 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S419 . . CCP8 . CCP9 CCP10 ]
"8665
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . . CCP2 PA1 ]
"8670
[s S421 :1 `uc 1 :1 `uc 1 ]
[n S421 . . PA2 ]
"8606
[u S411 `S412 1 `S413 1 `S414 1 `S415 1 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 ]
[n S411 . . . . . . . . . . . ]
"8675
[v _PORTCbits `VS411 ~T0 @X0 0 e@3970 ]
"9316
[s S439 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S439 . LATC0 LATC1 LATC2 . LATC6 LATC7 ]
"9324
[s S440 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S440 . LC0 LC1 LC2 . LC6 LC7 ]
"9315
[u S438 `S439 1 `S440 1 ]
[n S438 . . . ]
"9333
[v _LATCbits `VS438 ~T0 @X0 0 e@3979 ]
"9104
[s S433 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S433 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
"9114
[s S434 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . LA0 LA1 LA2 LA3 . LA5 LA6 LA7 ]
"9103
[u S432 `S433 1 `S434 1 ]
[n S432 . . . ]
"9125
[v _LATAbits `VS432 ~T0 @X0 0 e@3977 ]
"8025
[s S392 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S392 . RA0 RA1 RA2 RA3 . RA5 RA6 RA7 ]
"8035
[s S393 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S393 . AN0 AN1 AN2 AN3 . AN4 OSC2 OSC1 ]
"8045
[s S394 :5 `uc 1 :1 `uc 1 ]
[n S394 . . NOT_SS1 ]
"8049
[s S395 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S395 . C1INA C2INA VREF_MINUS VREF_PLUS . nSS1 CLKO CLKI ]
"8059
[s S396 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . . CVREF C1INB . HLVDIN ]
"8066
[s S397 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S397 . RP0 RP1 C2INB . RCV ]
"8073
[s S398 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S398 . ULPWU VBG C1IND . RP2 ]
"8080
[s S399 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S399 . . C3INB . C1INC ]
"8086
[s S400 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S400 . ULPWUIN . LVDIN . RJPU ]
"8024
[u S391 `S392 1 `S393 1 `S394 1 `S395 1 `S396 1 `S397 1 `S398 1 `S399 1 `S400 1 ]
[n S391 . . . . . . . . . . ]
"8094
[v _PORTAbits `VS391 ~T0 @X0 0 e@3968 ]
"9205
[s S436 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"9215
[s S437 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S437 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"9204
[u S435 `S436 1 `S437 1 ]
[n S435 . . . ]
"9226
[v _LATBbits `VS435 ~T0 @X0 0 e@3978 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f26j53.h: 49: extern volatile unsigned char ADCTRIG @ 0xEB8;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f26j53.h
[; ;pic18f26j53.h: 51: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f26j53.h: 54: typedef union {
[; ;pic18f26j53.h: 55: struct {
[; ;pic18f26j53.h: 56: unsigned TRIGSEL :2;
[; ;pic18f26j53.h: 57: };
[; ;pic18f26j53.h: 58: struct {
[; ;pic18f26j53.h: 59: unsigned SRC0 :1;
[; ;pic18f26j53.h: 60: unsigned SRC1 :1;
[; ;pic18f26j53.h: 61: };
[; ;pic18f26j53.h: 62: struct {
[; ;pic18f26j53.h: 63: unsigned TRIGSEL0 :1;
[; ;pic18f26j53.h: 64: unsigned TRIGSEL1 :1;
[; ;pic18f26j53.h: 65: };
[; ;pic18f26j53.h: 66: struct {
[; ;pic18f26j53.h: 67: unsigned SRC :2;
[; ;pic18f26j53.h: 68: };
[; ;pic18f26j53.h: 69: } ADCTRIGbits_t;
[; ;pic18f26j53.h: 70: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f26j53.h: 104: extern volatile unsigned char PMDIS0 @ 0xEB9;
"106
[; ;pic18f26j53.h: 106: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f26j53.h: 109: extern volatile unsigned char PD0 @ 0xEB9;
"111
[; ;pic18f26j53.h: 111: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f26j53.h: 114: typedef union {
[; ;pic18f26j53.h: 115: struct {
[; ;pic18f26j53.h: 116: unsigned ADCMD :1;
[; ;pic18f26j53.h: 117: unsigned SPI1MD :1;
[; ;pic18f26j53.h: 118: unsigned SPI2MD :1;
[; ;pic18f26j53.h: 119: unsigned UART1MD :1;
[; ;pic18f26j53.h: 120: unsigned UART2MD :1;
[; ;pic18f26j53.h: 121: unsigned ECCP1MD :1;
[; ;pic18f26j53.h: 122: unsigned ECCP2MD :1;
[; ;pic18f26j53.h: 123: unsigned ECCP3MD :1;
[; ;pic18f26j53.h: 124: };
[; ;pic18f26j53.h: 125: struct {
[; ;pic18f26j53.h: 126: unsigned :1;
[; ;pic18f26j53.h: 127: unsigned PMDMSSP1 :1;
[; ;pic18f26j53.h: 128: unsigned PMDMSSP2 :1;
[; ;pic18f26j53.h: 129: unsigned PMDUART1 :1;
[; ;pic18f26j53.h: 130: unsigned PMDUART2 :1;
[; ;pic18f26j53.h: 131: unsigned PMDECCP1 :1;
[; ;pic18f26j53.h: 132: unsigned PMDECCP2 :1;
[; ;pic18f26j53.h: 133: unsigned PMDECCP3 :1;
[; ;pic18f26j53.h: 134: };
[; ;pic18f26j53.h: 135: struct {
[; ;pic18f26j53.h: 136: unsigned PMDADC :1;
[; ;pic18f26j53.h: 137: unsigned PMDMSSP :2;
[; ;pic18f26j53.h: 138: unsigned PMDUART :2;
[; ;pic18f26j53.h: 139: unsigned PMDECCP :3;
[; ;pic18f26j53.h: 140: };
[; ;pic18f26j53.h: 141: struct {
[; ;pic18f26j53.h: 142: unsigned :1;
[; ;pic18f26j53.h: 143: unsigned SPIMD :2;
[; ;pic18f26j53.h: 144: unsigned UARTMD :2;
[; ;pic18f26j53.h: 145: unsigned ECCPMD :3;
[; ;pic18f26j53.h: 146: };
[; ;pic18f26j53.h: 147: } PMDIS0bits_t;
[; ;pic18f26j53.h: 148: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f26j53.h: 261: typedef union {
[; ;pic18f26j53.h: 262: struct {
[; ;pic18f26j53.h: 263: unsigned ADCMD :1;
[; ;pic18f26j53.h: 264: unsigned SPI1MD :1;
[; ;pic18f26j53.h: 265: unsigned SPI2MD :1;
[; ;pic18f26j53.h: 266: unsigned UART1MD :1;
[; ;pic18f26j53.h: 267: unsigned UART2MD :1;
[; ;pic18f26j53.h: 268: unsigned ECCP1MD :1;
[; ;pic18f26j53.h: 269: unsigned ECCP2MD :1;
[; ;pic18f26j53.h: 270: unsigned ECCP3MD :1;
[; ;pic18f26j53.h: 271: };
[; ;pic18f26j53.h: 272: struct {
[; ;pic18f26j53.h: 273: unsigned :1;
[; ;pic18f26j53.h: 274: unsigned PMDMSSP1 :1;
[; ;pic18f26j53.h: 275: unsigned PMDMSSP2 :1;
[; ;pic18f26j53.h: 276: unsigned PMDUART1 :1;
[; ;pic18f26j53.h: 277: unsigned PMDUART2 :1;
[; ;pic18f26j53.h: 278: unsigned PMDECCP1 :1;
[; ;pic18f26j53.h: 279: unsigned PMDECCP2 :1;
[; ;pic18f26j53.h: 280: unsigned PMDECCP3 :1;
[; ;pic18f26j53.h: 281: };
[; ;pic18f26j53.h: 282: struct {
[; ;pic18f26j53.h: 283: unsigned PMDADC :1;
[; ;pic18f26j53.h: 284: unsigned PMDMSSP :2;
[; ;pic18f26j53.h: 285: unsigned PMDUART :2;
[; ;pic18f26j53.h: 286: unsigned PMDECCP :3;
[; ;pic18f26j53.h: 287: };
[; ;pic18f26j53.h: 288: struct {
[; ;pic18f26j53.h: 289: unsigned :1;
[; ;pic18f26j53.h: 290: unsigned SPIMD :2;
[; ;pic18f26j53.h: 291: unsigned UARTMD :2;
[; ;pic18f26j53.h: 292: unsigned ECCPMD :3;
[; ;pic18f26j53.h: 293: };
[; ;pic18f26j53.h: 294: } PD0bits_t;
[; ;pic18f26j53.h: 295: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f26j53.h: 409: extern volatile unsigned char PMDIS1 @ 0xEBA;
"411
[; ;pic18f26j53.h: 411: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f26j53.h: 414: extern volatile unsigned char PD1 @ 0xEBA;
"416
[; ;pic18f26j53.h: 416: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f26j53.h: 419: typedef union {
[; ;pic18f26j53.h: 420: struct {
[; ;pic18f26j53.h: 421: unsigned :1;
[; ;pic18f26j53.h: 422: unsigned TMR1MD :1;
[; ;pic18f26j53.h: 423: unsigned TMR2MD :1;
[; ;pic18f26j53.h: 424: unsigned TMR3MD :1;
[; ;pic18f26j53.h: 425: unsigned TMR4MD :1;
[; ;pic18f26j53.h: 426: unsigned RTCCMD :1;
[; ;pic18f26j53.h: 427: unsigned CTMUMD :1;
[; ;pic18f26j53.h: 428: };
[; ;pic18f26j53.h: 429: struct {
[; ;pic18f26j53.h: 430: unsigned :1;
[; ;pic18f26j53.h: 431: unsigned PMDTMR1 :1;
[; ;pic18f26j53.h: 432: unsigned PMDTMR2 :1;
[; ;pic18f26j53.h: 433: unsigned PMDTMR3 :1;
[; ;pic18f26j53.h: 434: unsigned PMDTMR4 :1;
[; ;pic18f26j53.h: 435: };
[; ;pic18f26j53.h: 436: struct {
[; ;pic18f26j53.h: 437: unsigned :1;
[; ;pic18f26j53.h: 438: unsigned PMDTMR :4;
[; ;pic18f26j53.h: 439: unsigned PMDRTCC :1;
[; ;pic18f26j53.h: 440: unsigned PMDCTMU :1;
[; ;pic18f26j53.h: 441: };
[; ;pic18f26j53.h: 442: struct {
[; ;pic18f26j53.h: 443: unsigned :1;
[; ;pic18f26j53.h: 444: unsigned TMRMD :4;
[; ;pic18f26j53.h: 445: };
[; ;pic18f26j53.h: 446: } PMDIS1bits_t;
[; ;pic18f26j53.h: 447: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f26j53.h: 520: typedef union {
[; ;pic18f26j53.h: 521: struct {
[; ;pic18f26j53.h: 522: unsigned :1;
[; ;pic18f26j53.h: 523: unsigned TMR1MD :1;
[; ;pic18f26j53.h: 524: unsigned TMR2MD :1;
[; ;pic18f26j53.h: 525: unsigned TMR3MD :1;
[; ;pic18f26j53.h: 526: unsigned TMR4MD :1;
[; ;pic18f26j53.h: 527: unsigned RTCCMD :1;
[; ;pic18f26j53.h: 528: unsigned CTMUMD :1;
[; ;pic18f26j53.h: 529: };
[; ;pic18f26j53.h: 530: struct {
[; ;pic18f26j53.h: 531: unsigned :1;
[; ;pic18f26j53.h: 532: unsigned PMDTMR1 :1;
[; ;pic18f26j53.h: 533: unsigned PMDTMR2 :1;
[; ;pic18f26j53.h: 534: unsigned PMDTMR3 :1;
[; ;pic18f26j53.h: 535: unsigned PMDTMR4 :1;
[; ;pic18f26j53.h: 536: };
[; ;pic18f26j53.h: 537: struct {
[; ;pic18f26j53.h: 538: unsigned :1;
[; ;pic18f26j53.h: 539: unsigned PMDTMR :4;
[; ;pic18f26j53.h: 540: unsigned PMDRTCC :1;
[; ;pic18f26j53.h: 541: unsigned PMDCTMU :1;
[; ;pic18f26j53.h: 542: };
[; ;pic18f26j53.h: 543: struct {
[; ;pic18f26j53.h: 544: unsigned :1;
[; ;pic18f26j53.h: 545: unsigned TMRMD :4;
[; ;pic18f26j53.h: 546: };
[; ;pic18f26j53.h: 547: } PD1bits_t;
[; ;pic18f26j53.h: 548: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f26j53.h: 622: extern volatile unsigned char PMDIS2 @ 0xEBB;
"624
[; ;pic18f26j53.h: 624: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f26j53.h: 627: extern volatile unsigned char PD2 @ 0xEBB;
"629
[; ;pic18f26j53.h: 629: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f26j53.h: 632: typedef union {
[; ;pic18f26j53.h: 633: struct {
[; ;pic18f26j53.h: 634: unsigned CMP1MD :1;
[; ;pic18f26j53.h: 635: unsigned CMP2MD :1;
[; ;pic18f26j53.h: 636: unsigned CMP3MD :1;
[; ;pic18f26j53.h: 637: unsigned TMR5MD :1;
[; ;pic18f26j53.h: 638: unsigned TMR6MD :1;
[; ;pic18f26j53.h: 639: unsigned :1;
[; ;pic18f26j53.h: 640: unsigned TMR8MD :1;
[; ;pic18f26j53.h: 641: };
[; ;pic18f26j53.h: 642: struct {
[; ;pic18f26j53.h: 643: unsigned PMDCMP1 :1;
[; ;pic18f26j53.h: 644: unsigned PMDCMP2 :1;
[; ;pic18f26j53.h: 645: unsigned PMDCMP3 :1;
[; ;pic18f26j53.h: 646: };
[; ;pic18f26j53.h: 647: struct {
[; ;pic18f26j53.h: 648: unsigned PMDCMP :3;
[; ;pic18f26j53.h: 649: unsigned PMDTMR5 :1;
[; ;pic18f26j53.h: 650: unsigned PMDTMR6 :1;
[; ;pic18f26j53.h: 651: unsigned :1;
[; ;pic18f26j53.h: 652: unsigned PMDTMR8 :1;
[; ;pic18f26j53.h: 653: };
[; ;pic18f26j53.h: 654: struct {
[; ;pic18f26j53.h: 655: unsigned CMPMD :3;
[; ;pic18f26j53.h: 656: };
[; ;pic18f26j53.h: 657: } PMDIS2bits_t;
[; ;pic18f26j53.h: 658: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f26j53.h: 731: typedef union {
[; ;pic18f26j53.h: 732: struct {
[; ;pic18f26j53.h: 733: unsigned CMP1MD :1;
[; ;pic18f26j53.h: 734: unsigned CMP2MD :1;
[; ;pic18f26j53.h: 735: unsigned CMP3MD :1;
[; ;pic18f26j53.h: 736: unsigned TMR5MD :1;
[; ;pic18f26j53.h: 737: unsigned TMR6MD :1;
[; ;pic18f26j53.h: 738: unsigned :1;
[; ;pic18f26j53.h: 739: unsigned TMR8MD :1;
[; ;pic18f26j53.h: 740: };
[; ;pic18f26j53.h: 741: struct {
[; ;pic18f26j53.h: 742: unsigned PMDCMP1 :1;
[; ;pic18f26j53.h: 743: unsigned PMDCMP2 :1;
[; ;pic18f26j53.h: 744: unsigned PMDCMP3 :1;
[; ;pic18f26j53.h: 745: };
[; ;pic18f26j53.h: 746: struct {
[; ;pic18f26j53.h: 747: unsigned PMDCMP :3;
[; ;pic18f26j53.h: 748: unsigned PMDTMR5 :1;
[; ;pic18f26j53.h: 749: unsigned PMDTMR6 :1;
[; ;pic18f26j53.h: 750: unsigned :1;
[; ;pic18f26j53.h: 751: unsigned PMDTMR8 :1;
[; ;pic18f26j53.h: 752: };
[; ;pic18f26j53.h: 753: struct {
[; ;pic18f26j53.h: 754: unsigned CMPMD :3;
[; ;pic18f26j53.h: 755: };
[; ;pic18f26j53.h: 756: } PD2bits_t;
[; ;pic18f26j53.h: 757: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f26j53.h: 831: extern volatile unsigned char PMDIS3 @ 0xEBC;
"833
[; ;pic18f26j53.h: 833: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f26j53.h: 836: extern volatile unsigned char PD3 @ 0xEBC;
"838
[; ;pic18f26j53.h: 838: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f26j53.h: 841: typedef union {
[; ;pic18f26j53.h: 842: struct {
[; ;pic18f26j53.h: 843: unsigned :1;
[; ;pic18f26j53.h: 844: unsigned CCP4MD :1;
[; ;pic18f26j53.h: 845: unsigned CCP5MD :1;
[; ;pic18f26j53.h: 846: unsigned CCP6MD :1;
[; ;pic18f26j53.h: 847: unsigned CCP7MD :1;
[; ;pic18f26j53.h: 848: unsigned CCP8MD :1;
[; ;pic18f26j53.h: 849: unsigned CCP9MD :1;
[; ;pic18f26j53.h: 850: unsigned CCP10MD :1;
[; ;pic18f26j53.h: 851: };
[; ;pic18f26j53.h: 852: struct {
[; ;pic18f26j53.h: 853: unsigned :1;
[; ;pic18f26j53.h: 854: unsigned PMDCCP4 :1;
[; ;pic18f26j53.h: 855: unsigned PMDCCP5 :1;
[; ;pic18f26j53.h: 856: unsigned PMDCCP6 :1;
[; ;pic18f26j53.h: 857: unsigned PMDCCP7 :1;
[; ;pic18f26j53.h: 858: unsigned PMDCCP8 :1;
[; ;pic18f26j53.h: 859: unsigned PMDCCP9 :1;
[; ;pic18f26j53.h: 860: unsigned PMDCCP10 :1;
[; ;pic18f26j53.h: 861: };
[; ;pic18f26j53.h: 862: struct {
[; ;pic18f26j53.h: 863: unsigned :1;
[; ;pic18f26j53.h: 864: unsigned PMDCCP :7;
[; ;pic18f26j53.h: 865: };
[; ;pic18f26j53.h: 866: struct {
[; ;pic18f26j53.h: 867: unsigned :1;
[; ;pic18f26j53.h: 868: unsigned CCPMD :7;
[; ;pic18f26j53.h: 869: };
[; ;pic18f26j53.h: 870: } PMDIS3bits_t;
[; ;pic18f26j53.h: 871: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f26j53.h: 954: typedef union {
[; ;pic18f26j53.h: 955: struct {
[; ;pic18f26j53.h: 956: unsigned :1;
[; ;pic18f26j53.h: 957: unsigned CCP4MD :1;
[; ;pic18f26j53.h: 958: unsigned CCP5MD :1;
[; ;pic18f26j53.h: 959: unsigned CCP6MD :1;
[; ;pic18f26j53.h: 960: unsigned CCP7MD :1;
[; ;pic18f26j53.h: 961: unsigned CCP8MD :1;
[; ;pic18f26j53.h: 962: unsigned CCP9MD :1;
[; ;pic18f26j53.h: 963: unsigned CCP10MD :1;
[; ;pic18f26j53.h: 964: };
[; ;pic18f26j53.h: 965: struct {
[; ;pic18f26j53.h: 966: unsigned :1;
[; ;pic18f26j53.h: 967: unsigned PMDCCP4 :1;
[; ;pic18f26j53.h: 968: unsigned PMDCCP5 :1;
[; ;pic18f26j53.h: 969: unsigned PMDCCP6 :1;
[; ;pic18f26j53.h: 970: unsigned PMDCCP7 :1;
[; ;pic18f26j53.h: 971: unsigned PMDCCP8 :1;
[; ;pic18f26j53.h: 972: unsigned PMDCCP9 :1;
[; ;pic18f26j53.h: 973: unsigned PMDCCP10 :1;
[; ;pic18f26j53.h: 974: };
[; ;pic18f26j53.h: 975: struct {
[; ;pic18f26j53.h: 976: unsigned :1;
[; ;pic18f26j53.h: 977: unsigned PMDCCP :7;
[; ;pic18f26j53.h: 978: };
[; ;pic18f26j53.h: 979: struct {
[; ;pic18f26j53.h: 980: unsigned :1;
[; ;pic18f26j53.h: 981: unsigned CCPMD :7;
[; ;pic18f26j53.h: 982: };
[; ;pic18f26j53.h: 983: } PD3bits_t;
[; ;pic18f26j53.h: 984: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f26j53.h: 1068: extern volatile unsigned char PPSCON @ 0xEBF;
"1070
[; ;pic18f26j53.h: 1070: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f26j53.h: 1073: typedef union {
[; ;pic18f26j53.h: 1074: struct {
[; ;pic18f26j53.h: 1075: unsigned IOLOCK :1;
[; ;pic18f26j53.h: 1076: };
[; ;pic18f26j53.h: 1077: } PPSCONbits_t;
[; ;pic18f26j53.h: 1078: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f26j53.h: 1087: extern volatile unsigned char RPOR0 @ 0xEC0;
"1089
[; ;pic18f26j53.h: 1089: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f26j53.h: 1093: extern volatile unsigned char RPOR1 @ 0xEC1;
"1095
[; ;pic18f26j53.h: 1095: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f26j53.h: 1099: extern volatile unsigned char RPOR2 @ 0xEC2;
"1101
[; ;pic18f26j53.h: 1101: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f26j53.h: 1105: extern volatile unsigned char RPOR3 @ 0xEC3;
"1107
[; ;pic18f26j53.h: 1107: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f26j53.h: 1111: extern volatile unsigned char RPOR4 @ 0xEC4;
"1113
[; ;pic18f26j53.h: 1113: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f26j53.h: 1117: extern volatile unsigned char RPOR5 @ 0xEC5;
"1119
[; ;pic18f26j53.h: 1119: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f26j53.h: 1123: extern volatile unsigned char RPOR6 @ 0xEC6;
"1125
[; ;pic18f26j53.h: 1125: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f26j53.h: 1129: extern volatile unsigned char RPOR7 @ 0xEC7;
"1131
[; ;pic18f26j53.h: 1131: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f26j53.h: 1135: extern volatile unsigned char RPOR8 @ 0xEC8;
"1137
[; ;pic18f26j53.h: 1137: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f26j53.h: 1141: extern volatile unsigned char RPOR9 @ 0xEC9;
"1143
[; ;pic18f26j53.h: 1143: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f26j53.h: 1147: extern volatile unsigned char RPOR10 @ 0xECA;
"1149
[; ;pic18f26j53.h: 1149: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f26j53.h: 1153: extern volatile unsigned char RPOR11 @ 0xECB;
"1155
[; ;pic18f26j53.h: 1155: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f26j53.h: 1159: extern volatile unsigned char RPOR12 @ 0xECC;
"1161
[; ;pic18f26j53.h: 1161: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f26j53.h: 1165: extern volatile unsigned char RPOR13 @ 0xECD;
"1167
[; ;pic18f26j53.h: 1167: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f26j53.h: 1171: extern volatile unsigned char RPOR17 @ 0xED1;
"1173
[; ;pic18f26j53.h: 1173: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f26j53.h: 1177: extern volatile unsigned char RPOR18 @ 0xED2;
"1179
[; ;pic18f26j53.h: 1179: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f26j53.h: 1183: extern volatile unsigned char RPINR1 @ 0xEE1;
"1185
[; ;pic18f26j53.h: 1185: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f26j53.h: 1189: extern volatile unsigned char RPINR2 @ 0xEE2;
"1191
[; ;pic18f26j53.h: 1191: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f26j53.h: 1195: extern volatile unsigned char RPINR3 @ 0xEE3;
"1197
[; ;pic18f26j53.h: 1197: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f26j53.h: 1201: extern volatile unsigned char RPINR4 @ 0xEE4;
"1203
[; ;pic18f26j53.h: 1203: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f26j53.h: 1207: extern volatile unsigned char RPINR6 @ 0xEE6;
"1209
[; ;pic18f26j53.h: 1209: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f26j53.h: 1213: extern volatile unsigned char RPINR15 @ 0xEE7;
"1215
[; ;pic18f26j53.h: 1215: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f26j53.h: 1219: extern volatile unsigned char RPINR7 @ 0xEE8;
"1221
[; ;pic18f26j53.h: 1221: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f26j53.h: 1225: extern volatile unsigned char RPINR8 @ 0xEE9;
"1227
[; ;pic18f26j53.h: 1227: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f26j53.h: 1231: extern volatile unsigned char RPINR9 @ 0xEEA;
"1233
[; ;pic18f26j53.h: 1233: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f26j53.h: 1237: extern volatile unsigned char RPINR12 @ 0xEF2;
"1239
[; ;pic18f26j53.h: 1239: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f26j53.h: 1243: extern volatile unsigned char RPINR13 @ 0xEF3;
"1245
[; ;pic18f26j53.h: 1245: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f26j53.h: 1249: extern volatile unsigned char RPINR14 @ 0xEF4;
"1251
[; ;pic18f26j53.h: 1251: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f26j53.h: 1255: extern volatile unsigned char RPINR16 @ 0xEF7;
"1257
[; ;pic18f26j53.h: 1257: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f26j53.h: 1261: extern volatile unsigned char RPINR17 @ 0xEF8;
"1263
[; ;pic18f26j53.h: 1263: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f26j53.h: 1267: extern volatile unsigned char RPINR21 @ 0xEFC;
"1269
[; ;pic18f26j53.h: 1269: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f26j53.h: 1273: extern volatile unsigned char RPINR22 @ 0xEFD;
"1275
[; ;pic18f26j53.h: 1275: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f26j53.h: 1279: extern volatile unsigned char RPINR23 @ 0xEFE;
"1281
[; ;pic18f26j53.h: 1281: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f26j53.h: 1285: extern volatile unsigned char RPINR24 @ 0xEFF;
"1287
[; ;pic18f26j53.h: 1287: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f26j53.h: 1291: extern volatile unsigned char CCP10CON @ 0xF00;
"1293
[; ;pic18f26j53.h: 1293: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f26j53.h: 1296: typedef union {
[; ;pic18f26j53.h: 1297: struct {
[; ;pic18f26j53.h: 1298: unsigned CCP10M :4;
[; ;pic18f26j53.h: 1299: unsigned DC10B :2;
[; ;pic18f26j53.h: 1300: };
[; ;pic18f26j53.h: 1301: struct {
[; ;pic18f26j53.h: 1302: unsigned CCP10M0 :1;
[; ;pic18f26j53.h: 1303: unsigned CCP10M1 :1;
[; ;pic18f26j53.h: 1304: unsigned CCP10M2 :1;
[; ;pic18f26j53.h: 1305: unsigned CCP10M3 :1;
[; ;pic18f26j53.h: 1306: unsigned DC10B0 :1;
[; ;pic18f26j53.h: 1307: unsigned DC10B1 :1;
[; ;pic18f26j53.h: 1308: };
[; ;pic18f26j53.h: 1309: } CCP10CONbits_t;
[; ;pic18f26j53.h: 1310: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f26j53.h: 1354: extern volatile unsigned char CCPR10L @ 0xF01;
"1356
[; ;pic18f26j53.h: 1356: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f26j53.h: 1359: typedef union {
[; ;pic18f26j53.h: 1360: struct {
[; ;pic18f26j53.h: 1361: unsigned CCPR10L :8;
[; ;pic18f26j53.h: 1362: };
[; ;pic18f26j53.h: 1363: } CCPR10Lbits_t;
[; ;pic18f26j53.h: 1364: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f26j53.h: 1373: extern volatile unsigned char CCPR10H @ 0xF02;
"1375
[; ;pic18f26j53.h: 1375: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f26j53.h: 1378: typedef union {
[; ;pic18f26j53.h: 1379: struct {
[; ;pic18f26j53.h: 1380: unsigned CCPR10H :8;
[; ;pic18f26j53.h: 1381: };
[; ;pic18f26j53.h: 1382: } CCPR10Hbits_t;
[; ;pic18f26j53.h: 1383: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f26j53.h: 1392: extern volatile unsigned char CCP9CON @ 0xF03;
"1394
[; ;pic18f26j53.h: 1394: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f26j53.h: 1397: typedef union {
[; ;pic18f26j53.h: 1398: struct {
[; ;pic18f26j53.h: 1399: unsigned CCP9M :4;
[; ;pic18f26j53.h: 1400: unsigned DC9B :2;
[; ;pic18f26j53.h: 1401: };
[; ;pic18f26j53.h: 1402: struct {
[; ;pic18f26j53.h: 1403: unsigned CCP9M0 :1;
[; ;pic18f26j53.h: 1404: unsigned CCP9M1 :1;
[; ;pic18f26j53.h: 1405: unsigned CCP9M2 :1;
[; ;pic18f26j53.h: 1406: unsigned CCP9M3 :1;
[; ;pic18f26j53.h: 1407: unsigned DC9B0 :1;
[; ;pic18f26j53.h: 1408: unsigned DC9B1 :1;
[; ;pic18f26j53.h: 1409: };
[; ;pic18f26j53.h: 1410: } CCP9CONbits_t;
[; ;pic18f26j53.h: 1411: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f26j53.h: 1455: extern volatile unsigned char CCPR9L @ 0xF04;
"1457
[; ;pic18f26j53.h: 1457: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f26j53.h: 1460: typedef union {
[; ;pic18f26j53.h: 1461: struct {
[; ;pic18f26j53.h: 1462: unsigned CCPR9L :8;
[; ;pic18f26j53.h: 1463: };
[; ;pic18f26j53.h: 1464: } CCPR9Lbits_t;
[; ;pic18f26j53.h: 1465: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f26j53.h: 1474: extern volatile unsigned char CCPR9H @ 0xF05;
"1476
[; ;pic18f26j53.h: 1476: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f26j53.h: 1479: typedef union {
[; ;pic18f26j53.h: 1480: struct {
[; ;pic18f26j53.h: 1481: unsigned CCPR9H :8;
[; ;pic18f26j53.h: 1482: };
[; ;pic18f26j53.h: 1483: } CCPR9Hbits_t;
[; ;pic18f26j53.h: 1484: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f26j53.h: 1493: extern volatile unsigned char CCP8CON @ 0xF06;
"1495
[; ;pic18f26j53.h: 1495: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f26j53.h: 1498: typedef union {
[; ;pic18f26j53.h: 1499: struct {
[; ;pic18f26j53.h: 1500: unsigned CCP8M :4;
[; ;pic18f26j53.h: 1501: unsigned DC8B :2;
[; ;pic18f26j53.h: 1502: };
[; ;pic18f26j53.h: 1503: struct {
[; ;pic18f26j53.h: 1504: unsigned CCP8M0 :1;
[; ;pic18f26j53.h: 1505: unsigned CCP8M1 :1;
[; ;pic18f26j53.h: 1506: unsigned CCP8M2 :1;
[; ;pic18f26j53.h: 1507: unsigned CCP8M3 :1;
[; ;pic18f26j53.h: 1508: unsigned DC8B0 :1;
[; ;pic18f26j53.h: 1509: unsigned DC8B1 :1;
[; ;pic18f26j53.h: 1510: };
[; ;pic18f26j53.h: 1511: } CCP8CONbits_t;
[; ;pic18f26j53.h: 1512: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f26j53.h: 1556: extern volatile unsigned char CCPR8L @ 0xF07;
"1558
[; ;pic18f26j53.h: 1558: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f26j53.h: 1561: typedef union {
[; ;pic18f26j53.h: 1562: struct {
[; ;pic18f26j53.h: 1563: unsigned CCPR8L :8;
[; ;pic18f26j53.h: 1564: };
[; ;pic18f26j53.h: 1565: } CCPR8Lbits_t;
[; ;pic18f26j53.h: 1566: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f26j53.h: 1575: extern volatile unsigned char CCPR8H @ 0xF08;
"1577
[; ;pic18f26j53.h: 1577: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f26j53.h: 1580: typedef union {
[; ;pic18f26j53.h: 1581: struct {
[; ;pic18f26j53.h: 1582: unsigned CCPR8H :8;
[; ;pic18f26j53.h: 1583: };
[; ;pic18f26j53.h: 1584: } CCPR8Hbits_t;
[; ;pic18f26j53.h: 1585: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f26j53.h: 1594: extern volatile unsigned char CCP7CON @ 0xF09;
"1596
[; ;pic18f26j53.h: 1596: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f26j53.h: 1599: typedef union {
[; ;pic18f26j53.h: 1600: struct {
[; ;pic18f26j53.h: 1601: unsigned CCP7M :4;
[; ;pic18f26j53.h: 1602: unsigned DC7B :2;
[; ;pic18f26j53.h: 1603: };
[; ;pic18f26j53.h: 1604: struct {
[; ;pic18f26j53.h: 1605: unsigned CCP7M0 :1;
[; ;pic18f26j53.h: 1606: unsigned CCP7M1 :1;
[; ;pic18f26j53.h: 1607: unsigned CCP7M2 :1;
[; ;pic18f26j53.h: 1608: unsigned CCP7M3 :1;
[; ;pic18f26j53.h: 1609: unsigned DC7B0 :1;
[; ;pic18f26j53.h: 1610: unsigned DC7B1 :1;
[; ;pic18f26j53.h: 1611: };
[; ;pic18f26j53.h: 1612: } CCP7CONbits_t;
[; ;pic18f26j53.h: 1613: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f26j53.h: 1657: extern volatile unsigned char CCPR7L @ 0xF0A;
"1659
[; ;pic18f26j53.h: 1659: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f26j53.h: 1662: typedef union {
[; ;pic18f26j53.h: 1663: struct {
[; ;pic18f26j53.h: 1664: unsigned CCPR7L :8;
[; ;pic18f26j53.h: 1665: };
[; ;pic18f26j53.h: 1666: } CCPR7Lbits_t;
[; ;pic18f26j53.h: 1667: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f26j53.h: 1676: extern volatile unsigned char CCPR7H @ 0xF0B;
"1678
[; ;pic18f26j53.h: 1678: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f26j53.h: 1681: typedef union {
[; ;pic18f26j53.h: 1682: struct {
[; ;pic18f26j53.h: 1683: unsigned CCPR7H :8;
[; ;pic18f26j53.h: 1684: };
[; ;pic18f26j53.h: 1685: } CCPR7Hbits_t;
[; ;pic18f26j53.h: 1686: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f26j53.h: 1695: extern volatile unsigned char CCP6CON @ 0xF0C;
"1697
[; ;pic18f26j53.h: 1697: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f26j53.h: 1700: typedef union {
[; ;pic18f26j53.h: 1701: struct {
[; ;pic18f26j53.h: 1702: unsigned CCP6M :4;
[; ;pic18f26j53.h: 1703: unsigned DC6B :2;
[; ;pic18f26j53.h: 1704: };
[; ;pic18f26j53.h: 1705: struct {
[; ;pic18f26j53.h: 1706: unsigned CCP6M0 :1;
[; ;pic18f26j53.h: 1707: unsigned CCP6M1 :1;
[; ;pic18f26j53.h: 1708: unsigned CCP6M2 :1;
[; ;pic18f26j53.h: 1709: unsigned CCP6M3 :1;
[; ;pic18f26j53.h: 1710: unsigned DC6B0 :1;
[; ;pic18f26j53.h: 1711: unsigned DC6B1 :1;
[; ;pic18f26j53.h: 1712: };
[; ;pic18f26j53.h: 1713: } CCP6CONbits_t;
[; ;pic18f26j53.h: 1714: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f26j53.h: 1758: extern volatile unsigned char CCPR6L @ 0xF0D;
"1760
[; ;pic18f26j53.h: 1760: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f26j53.h: 1763: typedef union {
[; ;pic18f26j53.h: 1764: struct {
[; ;pic18f26j53.h: 1765: unsigned CCPR6L :8;
[; ;pic18f26j53.h: 1766: };
[; ;pic18f26j53.h: 1767: } CCPR6Lbits_t;
[; ;pic18f26j53.h: 1768: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f26j53.h: 1777: extern volatile unsigned char CCPR6H @ 0xF0E;
"1779
[; ;pic18f26j53.h: 1779: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f26j53.h: 1782: typedef union {
[; ;pic18f26j53.h: 1783: struct {
[; ;pic18f26j53.h: 1784: unsigned CCPR6H :8;
[; ;pic18f26j53.h: 1785: };
[; ;pic18f26j53.h: 1786: } CCPR6Hbits_t;
[; ;pic18f26j53.h: 1787: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f26j53.h: 1796: extern volatile unsigned char CCP5CON @ 0xF0F;
"1798
[; ;pic18f26j53.h: 1798: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f26j53.h: 1801: typedef union {
[; ;pic18f26j53.h: 1802: struct {
[; ;pic18f26j53.h: 1803: unsigned CCP5M :4;
[; ;pic18f26j53.h: 1804: unsigned DC5B :2;
[; ;pic18f26j53.h: 1805: };
[; ;pic18f26j53.h: 1806: struct {
[; ;pic18f26j53.h: 1807: unsigned CCP5M0 :1;
[; ;pic18f26j53.h: 1808: unsigned CCP5M1 :1;
[; ;pic18f26j53.h: 1809: unsigned CCP5M2 :1;
[; ;pic18f26j53.h: 1810: unsigned CCP5M3 :1;
[; ;pic18f26j53.h: 1811: unsigned DC5B0 :1;
[; ;pic18f26j53.h: 1812: unsigned DC5B1 :1;
[; ;pic18f26j53.h: 1813: };
[; ;pic18f26j53.h: 1814: } CCP5CONbits_t;
[; ;pic18f26j53.h: 1815: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f26j53.h: 1859: extern volatile unsigned char CCPR5L @ 0xF10;
"1861
[; ;pic18f26j53.h: 1861: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f26j53.h: 1864: typedef union {
[; ;pic18f26j53.h: 1865: struct {
[; ;pic18f26j53.h: 1866: unsigned CCPR5L :8;
[; ;pic18f26j53.h: 1867: };
[; ;pic18f26j53.h: 1868: } CCPR5Lbits_t;
[; ;pic18f26j53.h: 1869: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f26j53.h: 1878: extern volatile unsigned char CCPR5H @ 0xF11;
"1880
[; ;pic18f26j53.h: 1880: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f26j53.h: 1883: typedef union {
[; ;pic18f26j53.h: 1884: struct {
[; ;pic18f26j53.h: 1885: unsigned CCPR5H :8;
[; ;pic18f26j53.h: 1886: };
[; ;pic18f26j53.h: 1887: } CCPR5Hbits_t;
[; ;pic18f26j53.h: 1888: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f26j53.h: 1897: extern volatile unsigned char CCP4CON @ 0xF12;
"1899
[; ;pic18f26j53.h: 1899: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f26j53.h: 1902: typedef union {
[; ;pic18f26j53.h: 1903: struct {
[; ;pic18f26j53.h: 1904: unsigned CCP4M :4;
[; ;pic18f26j53.h: 1905: unsigned DC4B :2;
[; ;pic18f26j53.h: 1906: };
[; ;pic18f26j53.h: 1907: struct {
[; ;pic18f26j53.h: 1908: unsigned CCP4M0 :1;
[; ;pic18f26j53.h: 1909: unsigned CCP4M1 :1;
[; ;pic18f26j53.h: 1910: unsigned CCP4M2 :1;
[; ;pic18f26j53.h: 1911: unsigned CCP4M3 :1;
[; ;pic18f26j53.h: 1912: unsigned DC4B0 :1;
[; ;pic18f26j53.h: 1913: unsigned DC4B1 :1;
[; ;pic18f26j53.h: 1914: };
[; ;pic18f26j53.h: 1915: } CCP4CONbits_t;
[; ;pic18f26j53.h: 1916: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f26j53.h: 1960: extern volatile unsigned char CCPR4L @ 0xF13;
"1962
[; ;pic18f26j53.h: 1962: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f26j53.h: 1965: typedef union {
[; ;pic18f26j53.h: 1966: struct {
[; ;pic18f26j53.h: 1967: unsigned CCPR4L :8;
[; ;pic18f26j53.h: 1968: };
[; ;pic18f26j53.h: 1969: } CCPR4Lbits_t;
[; ;pic18f26j53.h: 1970: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f26j53.h: 1979: extern volatile unsigned char CCPR4H @ 0xF14;
"1981
[; ;pic18f26j53.h: 1981: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f26j53.h: 1984: typedef union {
[; ;pic18f26j53.h: 1985: struct {
[; ;pic18f26j53.h: 1986: unsigned CCPR4H :8;
[; ;pic18f26j53.h: 1987: };
[; ;pic18f26j53.h: 1988: } CCPR4Hbits_t;
[; ;pic18f26j53.h: 1989: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f26j53.h: 1998: extern volatile unsigned char CCP3CON @ 0xF15;
"2000
[; ;pic18f26j53.h: 2000: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f26j53.h: 2003: typedef union {
[; ;pic18f26j53.h: 2004: struct {
[; ;pic18f26j53.h: 2005: unsigned CCP3M :4;
[; ;pic18f26j53.h: 2006: unsigned DC3B :2;
[; ;pic18f26j53.h: 2007: unsigned P3M :2;
[; ;pic18f26j53.h: 2008: };
[; ;pic18f26j53.h: 2009: struct {
[; ;pic18f26j53.h: 2010: unsigned CCP3M0 :1;
[; ;pic18f26j53.h: 2011: unsigned CCP3M1 :1;
[; ;pic18f26j53.h: 2012: unsigned CCP3M2 :1;
[; ;pic18f26j53.h: 2013: unsigned CCP3M3 :1;
[; ;pic18f26j53.h: 2014: unsigned DC3B0 :1;
[; ;pic18f26j53.h: 2015: unsigned DC3B1 :1;
[; ;pic18f26j53.h: 2016: unsigned P3M0 :1;
[; ;pic18f26j53.h: 2017: unsigned P3M1 :1;
[; ;pic18f26j53.h: 2018: };
[; ;pic18f26j53.h: 2019: } CCP3CONbits_t;
[; ;pic18f26j53.h: 2020: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f26j53.h: 2079: extern volatile unsigned char CCPR3L @ 0xF16;
"2081
[; ;pic18f26j53.h: 2081: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f26j53.h: 2084: typedef union {
[; ;pic18f26j53.h: 2085: struct {
[; ;pic18f26j53.h: 2086: unsigned CCPR3L :8;
[; ;pic18f26j53.h: 2087: };
[; ;pic18f26j53.h: 2088: } CCPR3Lbits_t;
[; ;pic18f26j53.h: 2089: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f26j53.h: 2098: extern volatile unsigned char CCPR3H @ 0xF17;
"2100
[; ;pic18f26j53.h: 2100: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f26j53.h: 2103: typedef union {
[; ;pic18f26j53.h: 2104: struct {
[; ;pic18f26j53.h: 2105: unsigned CCPR3H :8;
[; ;pic18f26j53.h: 2106: };
[; ;pic18f26j53.h: 2107: } CCPR3Hbits_t;
[; ;pic18f26j53.h: 2108: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f26j53.h: 2117: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2119
[; ;pic18f26j53.h: 2119: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f26j53.h: 2122: typedef union {
[; ;pic18f26j53.h: 2123: struct {
[; ;pic18f26j53.h: 2124: unsigned P3DC :7;
[; ;pic18f26j53.h: 2125: unsigned P3RSEN :1;
[; ;pic18f26j53.h: 2126: };
[; ;pic18f26j53.h: 2127: struct {
[; ;pic18f26j53.h: 2128: unsigned P3DC0 :1;
[; ;pic18f26j53.h: 2129: unsigned P3DC1 :1;
[; ;pic18f26j53.h: 2130: unsigned P3DC2 :1;
[; ;pic18f26j53.h: 2131: unsigned P3DC3 :1;
[; ;pic18f26j53.h: 2132: unsigned P3DC4 :1;
[; ;pic18f26j53.h: 2133: unsigned P3DC5 :1;
[; ;pic18f26j53.h: 2134: unsigned P3DC6 :1;
[; ;pic18f26j53.h: 2135: };
[; ;pic18f26j53.h: 2136: } ECCP3DELbits_t;
[; ;pic18f26j53.h: 2137: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f26j53.h: 2186: extern volatile unsigned char ECCP3AS @ 0xF19;
"2188
[; ;pic18f26j53.h: 2188: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f26j53.h: 2191: typedef union {
[; ;pic18f26j53.h: 2192: struct {
[; ;pic18f26j53.h: 2193: unsigned PSS3BD :2;
[; ;pic18f26j53.h: 2194: unsigned PSS3AC :2;
[; ;pic18f26j53.h: 2195: unsigned ECCP3AS :3;
[; ;pic18f26j53.h: 2196: unsigned ECCP3ASE :1;
[; ;pic18f26j53.h: 2197: };
[; ;pic18f26j53.h: 2198: struct {
[; ;pic18f26j53.h: 2199: unsigned PSS3BD0 :1;
[; ;pic18f26j53.h: 2200: unsigned PSS3BD1 :1;
[; ;pic18f26j53.h: 2201: unsigned PSS3AC0 :1;
[; ;pic18f26j53.h: 2202: unsigned PSS3AC1 :1;
[; ;pic18f26j53.h: 2203: unsigned ECCP3AS0 :1;
[; ;pic18f26j53.h: 2204: unsigned ECCP3AS1 :1;
[; ;pic18f26j53.h: 2205: unsigned ECCP3AS2 :1;
[; ;pic18f26j53.h: 2206: };
[; ;pic18f26j53.h: 2207: } ECCP3ASbits_t;
[; ;pic18f26j53.h: 2208: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f26j53.h: 2267: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2269
[; ;pic18f26j53.h: 2269: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f26j53.h: 2272: typedef union {
[; ;pic18f26j53.h: 2273: struct {
[; ;pic18f26j53.h: 2274: unsigned STRA :1;
[; ;pic18f26j53.h: 2275: unsigned STRB :1;
[; ;pic18f26j53.h: 2276: unsigned STRC :1;
[; ;pic18f26j53.h: 2277: unsigned STRD :1;
[; ;pic18f26j53.h: 2278: unsigned STRSYNC :1;
[; ;pic18f26j53.h: 2279: unsigned :1;
[; ;pic18f26j53.h: 2280: unsigned CMPL :2;
[; ;pic18f26j53.h: 2281: };
[; ;pic18f26j53.h: 2282: struct {
[; ;pic18f26j53.h: 2283: unsigned :6;
[; ;pic18f26j53.h: 2284: unsigned CMPL0 :1;
[; ;pic18f26j53.h: 2285: unsigned CMPL1 :1;
[; ;pic18f26j53.h: 2286: };
[; ;pic18f26j53.h: 2287: struct {
[; ;pic18f26j53.h: 2288: unsigned STRA3 :1;
[; ;pic18f26j53.h: 2289: unsigned STRB3 :1;
[; ;pic18f26j53.h: 2290: unsigned STRC3 :1;
[; ;pic18f26j53.h: 2291: unsigned STRD3 :1;
[; ;pic18f26j53.h: 2292: unsigned STRSYNC3 :1;
[; ;pic18f26j53.h: 2293: unsigned :1;
[; ;pic18f26j53.h: 2294: unsigned CMPL03 :1;
[; ;pic18f26j53.h: 2295: unsigned CMPL13 :1;
[; ;pic18f26j53.h: 2296: };
[; ;pic18f26j53.h: 2297: } PSTR3CONbits_t;
[; ;pic18f26j53.h: 2298: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f26j53.h: 2377: extern volatile unsigned char T8CON @ 0xF1B;
"2379
[; ;pic18f26j53.h: 2379: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f26j53.h: 2382: typedef union {
[; ;pic18f26j53.h: 2383: struct {
[; ;pic18f26j53.h: 2384: unsigned T8CKPS :2;
[; ;pic18f26j53.h: 2385: unsigned TMR8ON :1;
[; ;pic18f26j53.h: 2386: unsigned T8OUTPS :4;
[; ;pic18f26j53.h: 2387: };
[; ;pic18f26j53.h: 2388: struct {
[; ;pic18f26j53.h: 2389: unsigned T8CKPS0 :1;
[; ;pic18f26j53.h: 2390: unsigned T8CKPS1 :1;
[; ;pic18f26j53.h: 2391: unsigned :1;
[; ;pic18f26j53.h: 2392: unsigned T8OUTPS0 :1;
[; ;pic18f26j53.h: 2393: unsigned T8OUTPS1 :1;
[; ;pic18f26j53.h: 2394: unsigned T8OUTPS2 :1;
[; ;pic18f26j53.h: 2395: unsigned T8OUTPS3 :1;
[; ;pic18f26j53.h: 2396: };
[; ;pic18f26j53.h: 2397: } T8CONbits_t;
[; ;pic18f26j53.h: 2398: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f26j53.h: 2447: extern volatile unsigned char PR8 @ 0xF1C;
"2449
[; ;pic18f26j53.h: 2449: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f26j53.h: 2452: typedef union {
[; ;pic18f26j53.h: 2453: struct {
[; ;pic18f26j53.h: 2454: unsigned PR8 :8;
[; ;pic18f26j53.h: 2455: };
[; ;pic18f26j53.h: 2456: } PR8bits_t;
[; ;pic18f26j53.h: 2457: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f26j53.h: 2466: extern volatile unsigned char TMR8 @ 0xF1D;
"2468
[; ;pic18f26j53.h: 2468: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f26j53.h: 2471: typedef union {
[; ;pic18f26j53.h: 2472: struct {
[; ;pic18f26j53.h: 2473: unsigned TMR8 :8;
[; ;pic18f26j53.h: 2474: };
[; ;pic18f26j53.h: 2475: } TMR8bits_t;
[; ;pic18f26j53.h: 2476: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f26j53.h: 2485: extern volatile unsigned char T6CON @ 0xF1E;
"2487
[; ;pic18f26j53.h: 2487: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f26j53.h: 2490: typedef union {
[; ;pic18f26j53.h: 2491: struct {
[; ;pic18f26j53.h: 2492: unsigned T6CKPS :2;
[; ;pic18f26j53.h: 2493: unsigned TMR6ON :1;
[; ;pic18f26j53.h: 2494: unsigned T6OUTPS :4;
[; ;pic18f26j53.h: 2495: };
[; ;pic18f26j53.h: 2496: struct {
[; ;pic18f26j53.h: 2497: unsigned T6CKPS0 :1;
[; ;pic18f26j53.h: 2498: unsigned T6CKPS1 :1;
[; ;pic18f26j53.h: 2499: unsigned :1;
[; ;pic18f26j53.h: 2500: unsigned T6OUTPS0 :1;
[; ;pic18f26j53.h: 2501: unsigned T6OUTPS1 :1;
[; ;pic18f26j53.h: 2502: unsigned T6OUTPS2 :1;
[; ;pic18f26j53.h: 2503: unsigned T6OUTPS3 :1;
[; ;pic18f26j53.h: 2504: };
[; ;pic18f26j53.h: 2505: } T6CONbits_t;
[; ;pic18f26j53.h: 2506: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f26j53.h: 2555: extern volatile unsigned char PR6 @ 0xF1F;
"2557
[; ;pic18f26j53.h: 2557: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f26j53.h: 2560: typedef union {
[; ;pic18f26j53.h: 2561: struct {
[; ;pic18f26j53.h: 2562: unsigned PR6 :8;
[; ;pic18f26j53.h: 2563: };
[; ;pic18f26j53.h: 2564: } PR6bits_t;
[; ;pic18f26j53.h: 2565: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f26j53.h: 2574: extern volatile unsigned char TMR6 @ 0xF20;
"2576
[; ;pic18f26j53.h: 2576: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f26j53.h: 2579: typedef union {
[; ;pic18f26j53.h: 2580: struct {
[; ;pic18f26j53.h: 2581: unsigned TMR6 :8;
[; ;pic18f26j53.h: 2582: };
[; ;pic18f26j53.h: 2583: } TMR6bits_t;
[; ;pic18f26j53.h: 2584: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f26j53.h: 2593: extern volatile unsigned char T5GCON @ 0xF21;
"2595
[; ;pic18f26j53.h: 2595: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f26j53.h: 2598: typedef union {
[; ;pic18f26j53.h: 2599: struct {
[; ;pic18f26j53.h: 2600: unsigned :3;
[; ;pic18f26j53.h: 2601: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f26j53.h: 2602: };
[; ;pic18f26j53.h: 2603: struct {
[; ;pic18f26j53.h: 2604: unsigned T5GSS :2;
[; ;pic18f26j53.h: 2605: unsigned T5GVAL :1;
[; ;pic18f26j53.h: 2606: unsigned T5GGO_nT5DONE :1;
[; ;pic18f26j53.h: 2607: unsigned T5GSPM :1;
[; ;pic18f26j53.h: 2608: unsigned T5GTM :1;
[; ;pic18f26j53.h: 2609: unsigned T5GPOL :1;
[; ;pic18f26j53.h: 2610: unsigned TMR5GE :1;
[; ;pic18f26j53.h: 2611: };
[; ;pic18f26j53.h: 2612: struct {
[; ;pic18f26j53.h: 2613: unsigned T5GSS0 :1;
[; ;pic18f26j53.h: 2614: unsigned T5GSS1 :1;
[; ;pic18f26j53.h: 2615: unsigned :1;
[; ;pic18f26j53.h: 2616: unsigned T5GGO :1;
[; ;pic18f26j53.h: 2617: };
[; ;pic18f26j53.h: 2618: struct {
[; ;pic18f26j53.h: 2619: unsigned :3;
[; ;pic18f26j53.h: 2620: unsigned NOT_T5DONE :1;
[; ;pic18f26j53.h: 2621: };
[; ;pic18f26j53.h: 2622: struct {
[; ;pic18f26j53.h: 2623: unsigned :3;
[; ;pic18f26j53.h: 2624: unsigned nT5DONE :1;
[; ;pic18f26j53.h: 2625: };
[; ;pic18f26j53.h: 2626: struct {
[; ;pic18f26j53.h: 2627: unsigned :3;
[; ;pic18f26j53.h: 2628: unsigned T5DONE :1;
[; ;pic18f26j53.h: 2629: };
[; ;pic18f26j53.h: 2630: } T5GCONbits_t;
[; ;pic18f26j53.h: 2631: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f26j53.h: 2705: extern volatile unsigned char T5CON @ 0xF22;
"2707
[; ;pic18f26j53.h: 2707: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f26j53.h: 2710: typedef union {
[; ;pic18f26j53.h: 2711: struct {
[; ;pic18f26j53.h: 2712: unsigned :2;
[; ;pic18f26j53.h: 2713: unsigned NOT_T5SYNC :1;
[; ;pic18f26j53.h: 2714: };
[; ;pic18f26j53.h: 2715: struct {
[; ;pic18f26j53.h: 2716: unsigned TMR5ON :1;
[; ;pic18f26j53.h: 2717: unsigned RD16 :1;
[; ;pic18f26j53.h: 2718: unsigned nT5SYNC :1;
[; ;pic18f26j53.h: 2719: unsigned T5OSCEN :1;
[; ;pic18f26j53.h: 2720: unsigned T5CKPS :2;
[; ;pic18f26j53.h: 2721: unsigned TMR5CS :2;
[; ;pic18f26j53.h: 2722: };
[; ;pic18f26j53.h: 2723: struct {
[; ;pic18f26j53.h: 2724: unsigned :4;
[; ;pic18f26j53.h: 2725: unsigned T5CKPS0 :1;
[; ;pic18f26j53.h: 2726: unsigned T5CKPS1 :1;
[; ;pic18f26j53.h: 2727: unsigned TMR5CS0 :1;
[; ;pic18f26j53.h: 2728: unsigned TMR5CS1 :1;
[; ;pic18f26j53.h: 2729: };
[; ;pic18f26j53.h: 2730: struct {
[; ;pic18f26j53.h: 2731: unsigned :1;
[; ;pic18f26j53.h: 2732: unsigned RD165 :1;
[; ;pic18f26j53.h: 2733: unsigned :1;
[; ;pic18f26j53.h: 2734: unsigned SOSCEN5 :1;
[; ;pic18f26j53.h: 2735: };
[; ;pic18f26j53.h: 2736: } T5CONbits_t;
[; ;pic18f26j53.h: 2737: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f26j53.h: 2806: extern volatile unsigned char TMR5L @ 0xF23;
"2808
[; ;pic18f26j53.h: 2808: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f26j53.h: 2811: typedef union {
[; ;pic18f26j53.h: 2812: struct {
[; ;pic18f26j53.h: 2813: unsigned TMR5L :8;
[; ;pic18f26j53.h: 2814: };
[; ;pic18f26j53.h: 2815: } TMR5Lbits_t;
[; ;pic18f26j53.h: 2816: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f26j53.h: 2825: extern volatile unsigned char TMR5H @ 0xF24;
"2827
[; ;pic18f26j53.h: 2827: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f26j53.h: 2830: typedef union {
[; ;pic18f26j53.h: 2831: struct {
[; ;pic18f26j53.h: 2832: unsigned TMR5H :8;
[; ;pic18f26j53.h: 2833: };
[; ;pic18f26j53.h: 2834: } TMR5Hbits_t;
[; ;pic18f26j53.h: 2835: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f26j53.h: 2844: extern volatile unsigned char CM3CON @ 0xF25;
"2846
[; ;pic18f26j53.h: 2846: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f26j53.h: 2849: typedef union {
[; ;pic18f26j53.h: 2850: struct {
[; ;pic18f26j53.h: 2851: unsigned CCH :2;
[; ;pic18f26j53.h: 2852: unsigned CREF :1;
[; ;pic18f26j53.h: 2853: unsigned EVPOL :2;
[; ;pic18f26j53.h: 2854: unsigned CPOL :1;
[; ;pic18f26j53.h: 2855: unsigned COE :1;
[; ;pic18f26j53.h: 2856: unsigned CON :1;
[; ;pic18f26j53.h: 2857: };
[; ;pic18f26j53.h: 2858: struct {
[; ;pic18f26j53.h: 2859: unsigned CCH0 :1;
[; ;pic18f26j53.h: 2860: unsigned CCH1 :1;
[; ;pic18f26j53.h: 2861: unsigned :1;
[; ;pic18f26j53.h: 2862: unsigned EVPOL0 :1;
[; ;pic18f26j53.h: 2863: unsigned EVPOL1 :1;
[; ;pic18f26j53.h: 2864: };
[; ;pic18f26j53.h: 2865: struct {
[; ;pic18f26j53.h: 2866: unsigned CCH03 :1;
[; ;pic18f26j53.h: 2867: unsigned CCH13 :1;
[; ;pic18f26j53.h: 2868: unsigned CREF3 :1;
[; ;pic18f26j53.h: 2869: unsigned EVPOL03 :1;
[; ;pic18f26j53.h: 2870: unsigned EVPOL13 :1;
[; ;pic18f26j53.h: 2871: unsigned CPOL3 :1;
[; ;pic18f26j53.h: 2872: unsigned COE3 :1;
[; ;pic18f26j53.h: 2873: unsigned CON3 :1;
[; ;pic18f26j53.h: 2874: };
[; ;pic18f26j53.h: 2875: } CM3CONbits_t;
[; ;pic18f26j53.h: 2876: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f26j53.h: 2970: extern volatile unsigned char UEP0 @ 0xF26;
"2972
[; ;pic18f26j53.h: 2972: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f26j53.h: 2975: typedef union {
[; ;pic18f26j53.h: 2976: struct {
[; ;pic18f26j53.h: 2977: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 2978: unsigned EPINEN :1;
[; ;pic18f26j53.h: 2979: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 2980: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 2981: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 2982: };
[; ;pic18f26j53.h: 2983: struct {
[; ;pic18f26j53.h: 2984: unsigned EP0STALL :1;
[; ;pic18f26j53.h: 2985: unsigned EP0INEN :1;
[; ;pic18f26j53.h: 2986: unsigned EP0OUTEN :1;
[; ;pic18f26j53.h: 2987: unsigned EP0CONDIS :1;
[; ;pic18f26j53.h: 2988: unsigned EP0HSHK :1;
[; ;pic18f26j53.h: 2989: };
[; ;pic18f26j53.h: 2990: struct {
[; ;pic18f26j53.h: 2991: unsigned EPSTALL0 :1;
[; ;pic18f26j53.h: 2992: unsigned EPINEN0 :1;
[; ;pic18f26j53.h: 2993: unsigned EPOUTEN0 :1;
[; ;pic18f26j53.h: 2994: unsigned EPCONDIS0 :1;
[; ;pic18f26j53.h: 2995: unsigned EPHSHK0 :1;
[; ;pic18f26j53.h: 2996: };
[; ;pic18f26j53.h: 2997: } UEP0bits_t;
[; ;pic18f26j53.h: 2998: extern volatile UEP0bits_t UEP0bits @ 0xF26;
[; ;pic18f26j53.h: 3077: extern volatile unsigned char UEP1 @ 0xF27;
"3079
[; ;pic18f26j53.h: 3079: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f26j53.h: 3082: typedef union {
[; ;pic18f26j53.h: 3083: struct {
[; ;pic18f26j53.h: 3084: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3085: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3086: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3087: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3088: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3089: };
[; ;pic18f26j53.h: 3090: struct {
[; ;pic18f26j53.h: 3091: unsigned EP1STALL :1;
[; ;pic18f26j53.h: 3092: unsigned EP1INEN :1;
[; ;pic18f26j53.h: 3093: unsigned EP1OUTEN :1;
[; ;pic18f26j53.h: 3094: unsigned EP1CONDIS :1;
[; ;pic18f26j53.h: 3095: unsigned EP1HSHK :1;
[; ;pic18f26j53.h: 3096: };
[; ;pic18f26j53.h: 3097: struct {
[; ;pic18f26j53.h: 3098: unsigned EPSTALL1 :1;
[; ;pic18f26j53.h: 3099: unsigned EPINEN1 :1;
[; ;pic18f26j53.h: 3100: unsigned EPOUTEN1 :1;
[; ;pic18f26j53.h: 3101: unsigned EPCONDIS1 :1;
[; ;pic18f26j53.h: 3102: unsigned EPHSHK1 :1;
[; ;pic18f26j53.h: 3103: };
[; ;pic18f26j53.h: 3104: } UEP1bits_t;
[; ;pic18f26j53.h: 3105: extern volatile UEP1bits_t UEP1bits @ 0xF27;
[; ;pic18f26j53.h: 3184: extern volatile unsigned char UEP2 @ 0xF28;
"3186
[; ;pic18f26j53.h: 3186: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f26j53.h: 3189: typedef union {
[; ;pic18f26j53.h: 3190: struct {
[; ;pic18f26j53.h: 3191: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3192: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3193: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3194: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3195: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3196: };
[; ;pic18f26j53.h: 3197: struct {
[; ;pic18f26j53.h: 3198: unsigned EP2STALL :1;
[; ;pic18f26j53.h: 3199: unsigned EP2INEN :1;
[; ;pic18f26j53.h: 3200: unsigned EP2OUTEN :1;
[; ;pic18f26j53.h: 3201: unsigned EP2CONDIS :1;
[; ;pic18f26j53.h: 3202: unsigned EP2HSHK :1;
[; ;pic18f26j53.h: 3203: };
[; ;pic18f26j53.h: 3204: struct {
[; ;pic18f26j53.h: 3205: unsigned EPSTALL2 :1;
[; ;pic18f26j53.h: 3206: unsigned EPINEN2 :1;
[; ;pic18f26j53.h: 3207: unsigned EPOUTEN2 :1;
[; ;pic18f26j53.h: 3208: unsigned EPCONDIS2 :1;
[; ;pic18f26j53.h: 3209: unsigned EPHSHK2 :1;
[; ;pic18f26j53.h: 3210: };
[; ;pic18f26j53.h: 3211: } UEP2bits_t;
[; ;pic18f26j53.h: 3212: extern volatile UEP2bits_t UEP2bits @ 0xF28;
[; ;pic18f26j53.h: 3291: extern volatile unsigned char UEP3 @ 0xF29;
"3293
[; ;pic18f26j53.h: 3293: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f26j53.h: 3296: typedef union {
[; ;pic18f26j53.h: 3297: struct {
[; ;pic18f26j53.h: 3298: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3299: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3300: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3301: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3302: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3303: };
[; ;pic18f26j53.h: 3304: struct {
[; ;pic18f26j53.h: 3305: unsigned EP3STALL :1;
[; ;pic18f26j53.h: 3306: unsigned EP3INEN :1;
[; ;pic18f26j53.h: 3307: unsigned EP3OUTEN :1;
[; ;pic18f26j53.h: 3308: unsigned EP3CONDIS :1;
[; ;pic18f26j53.h: 3309: unsigned EP3HSHK :1;
[; ;pic18f26j53.h: 3310: };
[; ;pic18f26j53.h: 3311: struct {
[; ;pic18f26j53.h: 3312: unsigned EPSTALL3 :1;
[; ;pic18f26j53.h: 3313: unsigned EPINEN3 :1;
[; ;pic18f26j53.h: 3314: unsigned EPOUTEN3 :1;
[; ;pic18f26j53.h: 3315: unsigned EPCONDIS3 :1;
[; ;pic18f26j53.h: 3316: unsigned EPHSHK3 :1;
[; ;pic18f26j53.h: 3317: };
[; ;pic18f26j53.h: 3318: } UEP3bits_t;
[; ;pic18f26j53.h: 3319: extern volatile UEP3bits_t UEP3bits @ 0xF29;
[; ;pic18f26j53.h: 3398: extern volatile unsigned char UEP4 @ 0xF2A;
"3400
[; ;pic18f26j53.h: 3400: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f26j53.h: 3403: typedef union {
[; ;pic18f26j53.h: 3404: struct {
[; ;pic18f26j53.h: 3405: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3406: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3407: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3408: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3409: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3410: };
[; ;pic18f26j53.h: 3411: struct {
[; ;pic18f26j53.h: 3412: unsigned EP4STALL :1;
[; ;pic18f26j53.h: 3413: unsigned EP4INEN :1;
[; ;pic18f26j53.h: 3414: unsigned EP4OUTEN :1;
[; ;pic18f26j53.h: 3415: unsigned EP4CONDIS :1;
[; ;pic18f26j53.h: 3416: unsigned EP4HSHK :1;
[; ;pic18f26j53.h: 3417: };
[; ;pic18f26j53.h: 3418: struct {
[; ;pic18f26j53.h: 3419: unsigned EPSTALL4 :1;
[; ;pic18f26j53.h: 3420: unsigned EPINEN4 :1;
[; ;pic18f26j53.h: 3421: unsigned EPOUTEN4 :1;
[; ;pic18f26j53.h: 3422: unsigned EPCONDIS4 :1;
[; ;pic18f26j53.h: 3423: unsigned EPHSHK4 :1;
[; ;pic18f26j53.h: 3424: };
[; ;pic18f26j53.h: 3425: } UEP4bits_t;
[; ;pic18f26j53.h: 3426: extern volatile UEP4bits_t UEP4bits @ 0xF2A;
[; ;pic18f26j53.h: 3505: extern volatile unsigned char UEP5 @ 0xF2B;
"3507
[; ;pic18f26j53.h: 3507: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f26j53.h: 3510: typedef union {
[; ;pic18f26j53.h: 3511: struct {
[; ;pic18f26j53.h: 3512: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3513: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3514: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3515: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3516: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3517: };
[; ;pic18f26j53.h: 3518: struct {
[; ;pic18f26j53.h: 3519: unsigned EP5STALL :1;
[; ;pic18f26j53.h: 3520: unsigned EP5INEN :1;
[; ;pic18f26j53.h: 3521: unsigned EP5OUTEN :1;
[; ;pic18f26j53.h: 3522: unsigned EP5CONDIS :1;
[; ;pic18f26j53.h: 3523: unsigned EP5HSHK :1;
[; ;pic18f26j53.h: 3524: };
[; ;pic18f26j53.h: 3525: struct {
[; ;pic18f26j53.h: 3526: unsigned EPSTALL5 :1;
[; ;pic18f26j53.h: 3527: unsigned EPINEN5 :1;
[; ;pic18f26j53.h: 3528: unsigned EPOUTEN5 :1;
[; ;pic18f26j53.h: 3529: unsigned EPCONDIS5 :1;
[; ;pic18f26j53.h: 3530: unsigned EPHSHK5 :1;
[; ;pic18f26j53.h: 3531: };
[; ;pic18f26j53.h: 3532: } UEP5bits_t;
[; ;pic18f26j53.h: 3533: extern volatile UEP5bits_t UEP5bits @ 0xF2B;
[; ;pic18f26j53.h: 3612: extern volatile unsigned char UEP6 @ 0xF2C;
"3614
[; ;pic18f26j53.h: 3614: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f26j53.h: 3617: typedef union {
[; ;pic18f26j53.h: 3618: struct {
[; ;pic18f26j53.h: 3619: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3620: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3621: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3622: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3623: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3624: };
[; ;pic18f26j53.h: 3625: struct {
[; ;pic18f26j53.h: 3626: unsigned EP6STALL :1;
[; ;pic18f26j53.h: 3627: unsigned EP6INEN :1;
[; ;pic18f26j53.h: 3628: unsigned EP6OUTEN :1;
[; ;pic18f26j53.h: 3629: unsigned EP6CONDIS :1;
[; ;pic18f26j53.h: 3630: unsigned EP6HSHK :1;
[; ;pic18f26j53.h: 3631: };
[; ;pic18f26j53.h: 3632: struct {
[; ;pic18f26j53.h: 3633: unsigned EPSTALL6 :1;
[; ;pic18f26j53.h: 3634: unsigned EPINEN6 :1;
[; ;pic18f26j53.h: 3635: unsigned EPOUTEN6 :1;
[; ;pic18f26j53.h: 3636: unsigned EPCONDIS6 :1;
[; ;pic18f26j53.h: 3637: unsigned EPHSHK6 :1;
[; ;pic18f26j53.h: 3638: };
[; ;pic18f26j53.h: 3639: } UEP6bits_t;
[; ;pic18f26j53.h: 3640: extern volatile UEP6bits_t UEP6bits @ 0xF2C;
[; ;pic18f26j53.h: 3719: extern volatile unsigned char UEP7 @ 0xF2D;
"3721
[; ;pic18f26j53.h: 3721: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f26j53.h: 3724: typedef union {
[; ;pic18f26j53.h: 3725: struct {
[; ;pic18f26j53.h: 3726: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3727: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3728: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3729: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3730: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3731: };
[; ;pic18f26j53.h: 3732: struct {
[; ;pic18f26j53.h: 3733: unsigned EP7STALL :1;
[; ;pic18f26j53.h: 3734: unsigned EP7INEN :1;
[; ;pic18f26j53.h: 3735: unsigned EP7OUTEN :1;
[; ;pic18f26j53.h: 3736: unsigned EP7CONDIS :1;
[; ;pic18f26j53.h: 3737: unsigned EP7HSHK :1;
[; ;pic18f26j53.h: 3738: };
[; ;pic18f26j53.h: 3739: struct {
[; ;pic18f26j53.h: 3740: unsigned EPSTALL7 :1;
[; ;pic18f26j53.h: 3741: unsigned EPINEN7 :1;
[; ;pic18f26j53.h: 3742: unsigned EPOUTEN7 :1;
[; ;pic18f26j53.h: 3743: unsigned EPCONDIS7 :1;
[; ;pic18f26j53.h: 3744: unsigned EPHSHK7 :1;
[; ;pic18f26j53.h: 3745: };
[; ;pic18f26j53.h: 3746: } UEP7bits_t;
[; ;pic18f26j53.h: 3747: extern volatile UEP7bits_t UEP7bits @ 0xF2D;
[; ;pic18f26j53.h: 3826: extern volatile unsigned char UEP8 @ 0xF2E;
"3828
[; ;pic18f26j53.h: 3828: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f26j53.h: 3831: typedef union {
[; ;pic18f26j53.h: 3832: struct {
[; ;pic18f26j53.h: 3833: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3834: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3835: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3836: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3837: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3838: };
[; ;pic18f26j53.h: 3839: struct {
[; ;pic18f26j53.h: 3840: unsigned EPSTALL8 :1;
[; ;pic18f26j53.h: 3841: unsigned EPINEN8 :1;
[; ;pic18f26j53.h: 3842: unsigned EPOUTEN8 :1;
[; ;pic18f26j53.h: 3843: unsigned EPCONDIS8 :1;
[; ;pic18f26j53.h: 3844: unsigned EPHSHK8 :1;
[; ;pic18f26j53.h: 3845: };
[; ;pic18f26j53.h: 3846: } UEP8bits_t;
[; ;pic18f26j53.h: 3847: extern volatile UEP8bits_t UEP8bits @ 0xF2E;
[; ;pic18f26j53.h: 3901: extern volatile unsigned char UEP9 @ 0xF2F;
"3903
[; ;pic18f26j53.h: 3903: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f26j53.h: 3906: typedef union {
[; ;pic18f26j53.h: 3907: struct {
[; ;pic18f26j53.h: 3908: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3909: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3910: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3911: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3912: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3913: };
[; ;pic18f26j53.h: 3914: struct {
[; ;pic18f26j53.h: 3915: unsigned EPSTALL9 :1;
[; ;pic18f26j53.h: 3916: unsigned EPINEN9 :1;
[; ;pic18f26j53.h: 3917: unsigned EPOUTEN9 :1;
[; ;pic18f26j53.h: 3918: unsigned EPCONDIS9 :1;
[; ;pic18f26j53.h: 3919: unsigned EPHSHK9 :1;
[; ;pic18f26j53.h: 3920: };
[; ;pic18f26j53.h: 3921: } UEP9bits_t;
[; ;pic18f26j53.h: 3922: extern volatile UEP9bits_t UEP9bits @ 0xF2F;
[; ;pic18f26j53.h: 3976: extern volatile unsigned char UEP10 @ 0xF30;
"3978
[; ;pic18f26j53.h: 3978: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f26j53.h: 3981: typedef union {
[; ;pic18f26j53.h: 3982: struct {
[; ;pic18f26j53.h: 3983: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 3984: unsigned EPINEN :1;
[; ;pic18f26j53.h: 3985: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 3986: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 3987: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 3988: };
[; ;pic18f26j53.h: 3989: struct {
[; ;pic18f26j53.h: 3990: unsigned EPSTALL10 :1;
[; ;pic18f26j53.h: 3991: unsigned EPINEN10 :1;
[; ;pic18f26j53.h: 3992: unsigned EPOUTEN10 :1;
[; ;pic18f26j53.h: 3993: unsigned EPCONDIS10 :1;
[; ;pic18f26j53.h: 3994: unsigned EPHSHK10 :1;
[; ;pic18f26j53.h: 3995: };
[; ;pic18f26j53.h: 3996: } UEP10bits_t;
[; ;pic18f26j53.h: 3997: extern volatile UEP10bits_t UEP10bits @ 0xF30;
[; ;pic18f26j53.h: 4051: extern volatile unsigned char UEP11 @ 0xF31;
"4053
[; ;pic18f26j53.h: 4053: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f26j53.h: 4056: typedef union {
[; ;pic18f26j53.h: 4057: struct {
[; ;pic18f26j53.h: 4058: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 4059: unsigned EPINEN :1;
[; ;pic18f26j53.h: 4060: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 4061: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 4062: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 4063: };
[; ;pic18f26j53.h: 4064: struct {
[; ;pic18f26j53.h: 4065: unsigned EPSTALL11 :1;
[; ;pic18f26j53.h: 4066: unsigned EPINEN11 :1;
[; ;pic18f26j53.h: 4067: unsigned EPOUTEN11 :1;
[; ;pic18f26j53.h: 4068: unsigned EPCONDIS11 :1;
[; ;pic18f26j53.h: 4069: unsigned EPHSHK11 :1;
[; ;pic18f26j53.h: 4070: };
[; ;pic18f26j53.h: 4071: } UEP11bits_t;
[; ;pic18f26j53.h: 4072: extern volatile UEP11bits_t UEP11bits @ 0xF31;
[; ;pic18f26j53.h: 4126: extern volatile unsigned char UEP12 @ 0xF32;
"4128
[; ;pic18f26j53.h: 4128: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f26j53.h: 4131: typedef union {
[; ;pic18f26j53.h: 4132: struct {
[; ;pic18f26j53.h: 4133: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 4134: unsigned EPINEN :1;
[; ;pic18f26j53.h: 4135: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 4136: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 4137: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 4138: };
[; ;pic18f26j53.h: 4139: struct {
[; ;pic18f26j53.h: 4140: unsigned EPSTALL12 :1;
[; ;pic18f26j53.h: 4141: unsigned EPINEN12 :1;
[; ;pic18f26j53.h: 4142: unsigned EPOUTEN12 :1;
[; ;pic18f26j53.h: 4143: unsigned EPCONDIS12 :1;
[; ;pic18f26j53.h: 4144: unsigned EPHSHK12 :1;
[; ;pic18f26j53.h: 4145: };
[; ;pic18f26j53.h: 4146: } UEP12bits_t;
[; ;pic18f26j53.h: 4147: extern volatile UEP12bits_t UEP12bits @ 0xF32;
[; ;pic18f26j53.h: 4201: extern volatile unsigned char UEP13 @ 0xF33;
"4203
[; ;pic18f26j53.h: 4203: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f26j53.h: 4206: typedef union {
[; ;pic18f26j53.h: 4207: struct {
[; ;pic18f26j53.h: 4208: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 4209: unsigned EPINEN :1;
[; ;pic18f26j53.h: 4210: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 4211: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 4212: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 4213: };
[; ;pic18f26j53.h: 4214: struct {
[; ;pic18f26j53.h: 4215: unsigned EPSTALL13 :1;
[; ;pic18f26j53.h: 4216: unsigned EPINEN13 :1;
[; ;pic18f26j53.h: 4217: unsigned EPOUTEN13 :1;
[; ;pic18f26j53.h: 4218: unsigned EPCONDIS13 :1;
[; ;pic18f26j53.h: 4219: unsigned EPHSHK13 :1;
[; ;pic18f26j53.h: 4220: };
[; ;pic18f26j53.h: 4221: } UEP13bits_t;
[; ;pic18f26j53.h: 4222: extern volatile UEP13bits_t UEP13bits @ 0xF33;
[; ;pic18f26j53.h: 4276: extern volatile unsigned char UEP14 @ 0xF34;
"4278
[; ;pic18f26j53.h: 4278: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f26j53.h: 4281: typedef union {
[; ;pic18f26j53.h: 4282: struct {
[; ;pic18f26j53.h: 4283: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 4284: unsigned EPINEN :1;
[; ;pic18f26j53.h: 4285: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 4286: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 4287: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 4288: };
[; ;pic18f26j53.h: 4289: struct {
[; ;pic18f26j53.h: 4290: unsigned EPSTALL14 :1;
[; ;pic18f26j53.h: 4291: unsigned EPINEN14 :1;
[; ;pic18f26j53.h: 4292: unsigned EPOUTEN14 :1;
[; ;pic18f26j53.h: 4293: unsigned EPCONDIS14 :1;
[; ;pic18f26j53.h: 4294: unsigned EPHSHK14 :1;
[; ;pic18f26j53.h: 4295: };
[; ;pic18f26j53.h: 4296: } UEP14bits_t;
[; ;pic18f26j53.h: 4297: extern volatile UEP14bits_t UEP14bits @ 0xF34;
[; ;pic18f26j53.h: 4351: extern volatile unsigned char UEP15 @ 0xF35;
"4353
[; ;pic18f26j53.h: 4353: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f26j53.h: 4356: typedef union {
[; ;pic18f26j53.h: 4357: struct {
[; ;pic18f26j53.h: 4358: unsigned EPSTALL :1;
[; ;pic18f26j53.h: 4359: unsigned EPINEN :1;
[; ;pic18f26j53.h: 4360: unsigned EPOUTEN :1;
[; ;pic18f26j53.h: 4361: unsigned EPCONDIS :1;
[; ;pic18f26j53.h: 4362: unsigned EPHSHK :1;
[; ;pic18f26j53.h: 4363: };
[; ;pic18f26j53.h: 4364: struct {
[; ;pic18f26j53.h: 4365: unsigned EPSTALL15 :1;
[; ;pic18f26j53.h: 4366: unsigned EPINEN15 :1;
[; ;pic18f26j53.h: 4367: unsigned EPOUTEN15 :1;
[; ;pic18f26j53.h: 4368: unsigned EPCONDIS15 :1;
[; ;pic18f26j53.h: 4369: unsigned EPHSHK15 :1;
[; ;pic18f26j53.h: 4370: };
[; ;pic18f26j53.h: 4371: } UEP15bits_t;
[; ;pic18f26j53.h: 4372: extern volatile UEP15bits_t UEP15bits @ 0xF35;
[; ;pic18f26j53.h: 4426: extern volatile unsigned char UIE @ 0xF36;
"4428
[; ;pic18f26j53.h: 4428: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f26j53.h: 4431: typedef union {
[; ;pic18f26j53.h: 4432: struct {
[; ;pic18f26j53.h: 4433: unsigned URSTIE :1;
[; ;pic18f26j53.h: 4434: unsigned UERRIE :1;
[; ;pic18f26j53.h: 4435: unsigned ACTVIE :1;
[; ;pic18f26j53.h: 4436: unsigned TRNIE :1;
[; ;pic18f26j53.h: 4437: unsigned IDLEIE :1;
[; ;pic18f26j53.h: 4438: unsigned STALLIE :1;
[; ;pic18f26j53.h: 4439: unsigned SOFIE :1;
[; ;pic18f26j53.h: 4440: };
[; ;pic18f26j53.h: 4441: } UIEbits_t;
[; ;pic18f26j53.h: 4442: extern volatile UIEbits_t UIEbits @ 0xF36;
[; ;pic18f26j53.h: 4481: extern volatile unsigned char UEIE @ 0xF37;
"4483
[; ;pic18f26j53.h: 4483: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f26j53.h: 4486: typedef union {
[; ;pic18f26j53.h: 4487: struct {
[; ;pic18f26j53.h: 4488: unsigned PIDEE :1;
[; ;pic18f26j53.h: 4489: unsigned CRC5EE :1;
[; ;pic18f26j53.h: 4490: unsigned CRC16EE :1;
[; ;pic18f26j53.h: 4491: unsigned DFN8EE :1;
[; ;pic18f26j53.h: 4492: unsigned BTOEE :1;
[; ;pic18f26j53.h: 4493: unsigned :2;
[; ;pic18f26j53.h: 4494: unsigned BTSEE :1;
[; ;pic18f26j53.h: 4495: };
[; ;pic18f26j53.h: 4496: } UEIEbits_t;
[; ;pic18f26j53.h: 4497: extern volatile UEIEbits_t UEIEbits @ 0xF37;
[; ;pic18f26j53.h: 4531: extern volatile unsigned char UADDR @ 0xF38;
"4533
[; ;pic18f26j53.h: 4533: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f26j53.h: 4536: typedef union {
[; ;pic18f26j53.h: 4537: struct {
[; ;pic18f26j53.h: 4538: unsigned ADDR :7;
[; ;pic18f26j53.h: 4539: };
[; ;pic18f26j53.h: 4540: struct {
[; ;pic18f26j53.h: 4541: unsigned ADDR0 :1;
[; ;pic18f26j53.h: 4542: unsigned ADDR1 :1;
[; ;pic18f26j53.h: 4543: unsigned ADDR2 :1;
[; ;pic18f26j53.h: 4544: unsigned ADDR3 :1;
[; ;pic18f26j53.h: 4545: unsigned ADDR4 :1;
[; ;pic18f26j53.h: 4546: unsigned ADDR5 :1;
[; ;pic18f26j53.h: 4547: unsigned ADDR6 :1;
[; ;pic18f26j53.h: 4548: };
[; ;pic18f26j53.h: 4549: } UADDRbits_t;
[; ;pic18f26j53.h: 4550: extern volatile UADDRbits_t UADDRbits @ 0xF38;
[; ;pic18f26j53.h: 4594: extern volatile unsigned char UCFG @ 0xF39;
"4596
[; ;pic18f26j53.h: 4596: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f26j53.h: 4599: typedef union {
[; ;pic18f26j53.h: 4600: struct {
[; ;pic18f26j53.h: 4601: unsigned PPB0 :1;
[; ;pic18f26j53.h: 4602: unsigned PPB1 :1;
[; ;pic18f26j53.h: 4603: unsigned FSEN :1;
[; ;pic18f26j53.h: 4604: unsigned UTRDIS :1;
[; ;pic18f26j53.h: 4605: unsigned UPUEN :1;
[; ;pic18f26j53.h: 4606: unsigned :1;
[; ;pic18f26j53.h: 4607: unsigned UOEMON :1;
[; ;pic18f26j53.h: 4608: unsigned UTEYE :1;
[; ;pic18f26j53.h: 4609: };
[; ;pic18f26j53.h: 4610: struct {
[; ;pic18f26j53.h: 4611: unsigned UPP0 :1;
[; ;pic18f26j53.h: 4612: unsigned UPP1 :1;
[; ;pic18f26j53.h: 4613: };
[; ;pic18f26j53.h: 4614: } UCFGbits_t;
[; ;pic18f26j53.h: 4615: extern volatile UCFGbits_t UCFGbits @ 0xF39;
[; ;pic18f26j53.h: 4664: extern volatile unsigned char RTCVALL @ 0xF3A;
"4666
[; ;pic18f26j53.h: 4666: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f26j53.h: 4669: typedef union {
[; ;pic18f26j53.h: 4670: struct {
[; ;pic18f26j53.h: 4671: unsigned RTCVALL :8;
[; ;pic18f26j53.h: 4672: };
[; ;pic18f26j53.h: 4673: } RTCVALLbits_t;
[; ;pic18f26j53.h: 4674: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f26j53.h: 4683: extern volatile unsigned char RTCVALH @ 0xF3B;
"4685
[; ;pic18f26j53.h: 4685: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f26j53.h: 4688: typedef union {
[; ;pic18f26j53.h: 4689: struct {
[; ;pic18f26j53.h: 4690: unsigned RTCVALH :8;
[; ;pic18f26j53.h: 4691: };
[; ;pic18f26j53.h: 4692: struct {
[; ;pic18f26j53.h: 4693: unsigned WAITE0 :1;
[; ;pic18f26j53.h: 4694: unsigned WAITE1 :1;
[; ;pic18f26j53.h: 4695: unsigned WAITM0 :1;
[; ;pic18f26j53.h: 4696: unsigned WAITM1 :1;
[; ;pic18f26j53.h: 4697: unsigned WAITM2 :1;
[; ;pic18f26j53.h: 4698: unsigned WAITM3 :1;
[; ;pic18f26j53.h: 4699: unsigned WAITB0 :1;
[; ;pic18f26j53.h: 4700: unsigned WAITB1 :1;
[; ;pic18f26j53.h: 4701: };
[; ;pic18f26j53.h: 4702: } RTCVALHbits_t;
[; ;pic18f26j53.h: 4703: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f26j53.h: 4752: extern volatile unsigned char PADCFG1 @ 0xF3C;
"4754
[; ;pic18f26j53.h: 4754: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f26j53.h: 4757: typedef union {
[; ;pic18f26j53.h: 4758: struct {
[; ;pic18f26j53.h: 4759: unsigned :1;
[; ;pic18f26j53.h: 4760: unsigned RTSECSEL0 :1;
[; ;pic18f26j53.h: 4761: unsigned RTSECSEL1 :1;
[; ;pic18f26j53.h: 4762: };
[; ;pic18f26j53.h: 4763: } PADCFG1bits_t;
[; ;pic18f26j53.h: 4764: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f26j53.h: 4778: extern volatile unsigned char REFOCON @ 0xF3D;
"4780
[; ;pic18f26j53.h: 4780: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f26j53.h: 4783: typedef union {
[; ;pic18f26j53.h: 4784: struct {
[; ;pic18f26j53.h: 4785: unsigned RODIV :4;
[; ;pic18f26j53.h: 4786: unsigned ROSEL :1;
[; ;pic18f26j53.h: 4787: unsigned ROSSLP :1;
[; ;pic18f26j53.h: 4788: unsigned :1;
[; ;pic18f26j53.h: 4789: unsigned ROON :1;
[; ;pic18f26j53.h: 4790: };
[; ;pic18f26j53.h: 4791: struct {
[; ;pic18f26j53.h: 4792: unsigned RODIV0 :1;
[; ;pic18f26j53.h: 4793: unsigned RODIV1 :1;
[; ;pic18f26j53.h: 4794: unsigned RODIV2 :1;
[; ;pic18f26j53.h: 4795: unsigned RODIV3 :1;
[; ;pic18f26j53.h: 4796: };
[; ;pic18f26j53.h: 4797: } REFOCONbits_t;
[; ;pic18f26j53.h: 4798: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f26j53.h: 4842: extern volatile unsigned char RTCCAL @ 0xF3E;
"4844
[; ;pic18f26j53.h: 4844: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f26j53.h: 4847: typedef union {
[; ;pic18f26j53.h: 4848: struct {
[; ;pic18f26j53.h: 4849: unsigned CAL :8;
[; ;pic18f26j53.h: 4850: };
[; ;pic18f26j53.h: 4851: struct {
[; ;pic18f26j53.h: 4852: unsigned CAL0 :1;
[; ;pic18f26j53.h: 4853: unsigned CAL1 :1;
[; ;pic18f26j53.h: 4854: unsigned CAL2 :1;
[; ;pic18f26j53.h: 4855: unsigned CAL3 :1;
[; ;pic18f26j53.h: 4856: unsigned CAL4 :1;
[; ;pic18f26j53.h: 4857: unsigned CAL5 :1;
[; ;pic18f26j53.h: 4858: unsigned CAL6 :1;
[; ;pic18f26j53.h: 4859: unsigned CAL7 :1;
[; ;pic18f26j53.h: 4860: };
[; ;pic18f26j53.h: 4861: } RTCCALbits_t;
[; ;pic18f26j53.h: 4862: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f26j53.h: 4911: extern volatile unsigned char RTCCFG @ 0xF3F;
"4913
[; ;pic18f26j53.h: 4913: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f26j53.h: 4916: typedef union {
[; ;pic18f26j53.h: 4917: struct {
[; ;pic18f26j53.h: 4918: unsigned RTCPTR0 :1;
[; ;pic18f26j53.h: 4919: unsigned RTCPTR1 :1;
[; ;pic18f26j53.h: 4920: unsigned RTCOE :1;
[; ;pic18f26j53.h: 4921: unsigned HALFSEC :1;
[; ;pic18f26j53.h: 4922: unsigned RTCSYNC :1;
[; ;pic18f26j53.h: 4923: unsigned RTCWREN :1;
[; ;pic18f26j53.h: 4924: unsigned :1;
[; ;pic18f26j53.h: 4925: unsigned RTCEN :1;
[; ;pic18f26j53.h: 4926: };
[; ;pic18f26j53.h: 4927: } RTCCFGbits_t;
[; ;pic18f26j53.h: 4928: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f26j53.h: 4967: extern volatile unsigned char ODCON3 @ 0xF40;
"4969
[; ;pic18f26j53.h: 4969: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f26j53.h: 4972: typedef union {
[; ;pic18f26j53.h: 4973: struct {
[; ;pic18f26j53.h: 4974: unsigned SPI1OD :1;
[; ;pic18f26j53.h: 4975: unsigned SPI2OD :1;
[; ;pic18f26j53.h: 4976: };
[; ;pic18f26j53.h: 4977: } ODCON3bits_t;
[; ;pic18f26j53.h: 4978: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f26j53.h: 4992: extern volatile unsigned char ODCON2 @ 0xF41;
"4994
[; ;pic18f26j53.h: 4994: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f26j53.h: 4997: typedef union {
[; ;pic18f26j53.h: 4998: struct {
[; ;pic18f26j53.h: 4999: unsigned U1OD :1;
[; ;pic18f26j53.h: 5000: unsigned U2OD :1;
[; ;pic18f26j53.h: 5001: unsigned CCP9OD :1;
[; ;pic18f26j53.h: 5002: unsigned CCP10OD :1;
[; ;pic18f26j53.h: 5003: };
[; ;pic18f26j53.h: 5004: } ODCON2bits_t;
[; ;pic18f26j53.h: 5005: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f26j53.h: 5029: extern volatile unsigned char ODCON1 @ 0xF42;
"5031
[; ;pic18f26j53.h: 5031: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f26j53.h: 5034: typedef union {
[; ;pic18f26j53.h: 5035: struct {
[; ;pic18f26j53.h: 5036: unsigned ECCP1OD :1;
[; ;pic18f26j53.h: 5037: unsigned ECCP2OD :1;
[; ;pic18f26j53.h: 5038: unsigned ECCP3OD :1;
[; ;pic18f26j53.h: 5039: unsigned CCP4OD :1;
[; ;pic18f26j53.h: 5040: unsigned CCP5OD :1;
[; ;pic18f26j53.h: 5041: unsigned CCP6OD :1;
[; ;pic18f26j53.h: 5042: unsigned CCP7OD :1;
[; ;pic18f26j53.h: 5043: unsigned CCP8OD :1;
[; ;pic18f26j53.h: 5044: };
[; ;pic18f26j53.h: 5045: } ODCON1bits_t;
[; ;pic18f26j53.h: 5046: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f26j53.h: 5090: extern volatile unsigned char ALRMVALL @ 0xF44;
"5092
[; ;pic18f26j53.h: 5092: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f26j53.h: 5095: typedef union {
[; ;pic18f26j53.h: 5096: struct {
[; ;pic18f26j53.h: 5097: unsigned ALRMVALL :8;
[; ;pic18f26j53.h: 5098: };
[; ;pic18f26j53.h: 5099: } ALRMVALLbits_t;
[; ;pic18f26j53.h: 5100: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f26j53.h: 5109: extern volatile unsigned char ALRMVALH @ 0xF45;
"5111
[; ;pic18f26j53.h: 5111: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f26j53.h: 5114: typedef union {
[; ;pic18f26j53.h: 5115: struct {
[; ;pic18f26j53.h: 5116: unsigned ALRMVALH :8;
[; ;pic18f26j53.h: 5117: };
[; ;pic18f26j53.h: 5118: } ALRMVALHbits_t;
[; ;pic18f26j53.h: 5119: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f26j53.h: 5128: extern volatile unsigned char ALRMRPT @ 0xF46;
"5130
[; ;pic18f26j53.h: 5130: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f26j53.h: 5133: typedef union {
[; ;pic18f26j53.h: 5134: struct {
[; ;pic18f26j53.h: 5135: unsigned ARPT :8;
[; ;pic18f26j53.h: 5136: };
[; ;pic18f26j53.h: 5137: struct {
[; ;pic18f26j53.h: 5138: unsigned ARPT0 :1;
[; ;pic18f26j53.h: 5139: unsigned ARPT1 :1;
[; ;pic18f26j53.h: 5140: unsigned ARPT2 :1;
[; ;pic18f26j53.h: 5141: unsigned ARPT3 :1;
[; ;pic18f26j53.h: 5142: unsigned ARPT4 :1;
[; ;pic18f26j53.h: 5143: unsigned ARPT5 :1;
[; ;pic18f26j53.h: 5144: unsigned ARPT6 :1;
[; ;pic18f26j53.h: 5145: unsigned ARPT7 :1;
[; ;pic18f26j53.h: 5146: };
[; ;pic18f26j53.h: 5147: } ALRMRPTbits_t;
[; ;pic18f26j53.h: 5148: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f26j53.h: 5197: extern volatile unsigned char ALRMCFG @ 0xF47;
"5199
[; ;pic18f26j53.h: 5199: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f26j53.h: 5202: typedef union {
[; ;pic18f26j53.h: 5203: struct {
[; ;pic18f26j53.h: 5204: unsigned ALRMPTR :2;
[; ;pic18f26j53.h: 5205: unsigned AMASK :4;
[; ;pic18f26j53.h: 5206: unsigned CHIME :1;
[; ;pic18f26j53.h: 5207: unsigned ALRMEN :1;
[; ;pic18f26j53.h: 5208: };
[; ;pic18f26j53.h: 5209: struct {
[; ;pic18f26j53.h: 5210: unsigned ALRMPTR0 :1;
[; ;pic18f26j53.h: 5211: unsigned ALRMPTR1 :1;
[; ;pic18f26j53.h: 5212: unsigned AMASK0 :1;
[; ;pic18f26j53.h: 5213: unsigned AMASK1 :1;
[; ;pic18f26j53.h: 5214: unsigned AMASK2 :1;
[; ;pic18f26j53.h: 5215: unsigned AMASK3 :1;
[; ;pic18f26j53.h: 5216: };
[; ;pic18f26j53.h: 5217: } ALRMCFGbits_t;
[; ;pic18f26j53.h: 5218: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f26j53.h: 5272: extern volatile unsigned char ANCON0 @ 0xF48;
"5274
[; ;pic18f26j53.h: 5274: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f26j53.h: 5277: typedef union {
[; ;pic18f26j53.h: 5278: struct {
[; ;pic18f26j53.h: 5279: unsigned PCFG0 :1;
[; ;pic18f26j53.h: 5280: unsigned PCFG1 :1;
[; ;pic18f26j53.h: 5281: unsigned PCFG2 :1;
[; ;pic18f26j53.h: 5282: unsigned PCFG3 :1;
[; ;pic18f26j53.h: 5283: unsigned PCFG4 :1;
[; ;pic18f26j53.h: 5284: };
[; ;pic18f26j53.h: 5285: } ANCON0bits_t;
[; ;pic18f26j53.h: 5286: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f26j53.h: 5315: extern volatile unsigned char ANCON1 @ 0xF49;
"5317
[; ;pic18f26j53.h: 5317: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f26j53.h: 5320: typedef union {
[; ;pic18f26j53.h: 5321: struct {
[; ;pic18f26j53.h: 5322: unsigned PCFG8 :1;
[; ;pic18f26j53.h: 5323: unsigned PCFG9 :1;
[; ;pic18f26j53.h: 5324: unsigned PCFG10 :1;
[; ;pic18f26j53.h: 5325: unsigned PCFG11 :1;
[; ;pic18f26j53.h: 5326: unsigned PCFG12 :1;
[; ;pic18f26j53.h: 5327: unsigned :2;
[; ;pic18f26j53.h: 5328: unsigned VBGEN :1;
[; ;pic18f26j53.h: 5329: };
[; ;pic18f26j53.h: 5330: struct {
[; ;pic18f26j53.h: 5331: unsigned :7;
[; ;pic18f26j53.h: 5332: unsigned PCFG15 :1;
[; ;pic18f26j53.h: 5333: };
[; ;pic18f26j53.h: 5334: } ANCON1bits_t;
[; ;pic18f26j53.h: 5335: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f26j53.h: 5374: extern volatile unsigned char DSWAKEL @ 0xF4A;
"5376
[; ;pic18f26j53.h: 5376: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f26j53.h: 5379: typedef union {
[; ;pic18f26j53.h: 5380: struct {
[; ;pic18f26j53.h: 5381: unsigned DSPOR :1;
[; ;pic18f26j53.h: 5382: unsigned :1;
[; ;pic18f26j53.h: 5383: unsigned DSMCLR :1;
[; ;pic18f26j53.h: 5384: unsigned DSRTC :1;
[; ;pic18f26j53.h: 5385: unsigned DSWDT :1;
[; ;pic18f26j53.h: 5386: unsigned DSULP :1;
[; ;pic18f26j53.h: 5387: unsigned :1;
[; ;pic18f26j53.h: 5388: unsigned DSFLT :1;
[; ;pic18f26j53.h: 5389: };
[; ;pic18f26j53.h: 5390: } DSWAKELbits_t;
[; ;pic18f26j53.h: 5391: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f26j53.h: 5425: extern volatile unsigned char DSWAKEH @ 0xF4B;
"5427
[; ;pic18f26j53.h: 5427: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f26j53.h: 5430: typedef union {
[; ;pic18f26j53.h: 5431: struct {
[; ;pic18f26j53.h: 5432: unsigned DSINT0 :1;
[; ;pic18f26j53.h: 5433: };
[; ;pic18f26j53.h: 5434: } DSWAKEHbits_t;
[; ;pic18f26j53.h: 5435: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f26j53.h: 5444: extern volatile unsigned char DSCONL @ 0xF4C;
"5446
[; ;pic18f26j53.h: 5446: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f26j53.h: 5449: typedef union {
[; ;pic18f26j53.h: 5450: struct {
[; ;pic18f26j53.h: 5451: unsigned RELEASE :1;
[; ;pic18f26j53.h: 5452: unsigned DSBOR :1;
[; ;pic18f26j53.h: 5453: unsigned ULPWDIS :1;
[; ;pic18f26j53.h: 5454: };
[; ;pic18f26j53.h: 5455: } DSCONLbits_t;
[; ;pic18f26j53.h: 5456: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f26j53.h: 5475: extern volatile unsigned char DSCONH @ 0xF4D;
"5477
[; ;pic18f26j53.h: 5477: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f26j53.h: 5480: typedef union {
[; ;pic18f26j53.h: 5481: struct {
[; ;pic18f26j53.h: 5482: unsigned RTCWDIS :1;
[; ;pic18f26j53.h: 5483: unsigned DSULPEN :1;
[; ;pic18f26j53.h: 5484: unsigned :5;
[; ;pic18f26j53.h: 5485: unsigned DSEN :1;
[; ;pic18f26j53.h: 5486: };
[; ;pic18f26j53.h: 5487: } DSCONHbits_t;
[; ;pic18f26j53.h: 5488: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f26j53.h: 5507: extern volatile unsigned char DSGPR0 @ 0xF4E;
"5509
[; ;pic18f26j53.h: 5509: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f26j53.h: 5512: typedef union {
[; ;pic18f26j53.h: 5513: struct {
[; ;pic18f26j53.h: 5514: unsigned DSGPR0 :8;
[; ;pic18f26j53.h: 5515: };
[; ;pic18f26j53.h: 5516: } DSGPR0bits_t;
[; ;pic18f26j53.h: 5517: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f26j53.h: 5526: extern volatile unsigned char DSGPR1 @ 0xF4F;
"5528
[; ;pic18f26j53.h: 5528: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f26j53.h: 5531: typedef union {
[; ;pic18f26j53.h: 5532: struct {
[; ;pic18f26j53.h: 5533: unsigned DSGPR1 :8;
[; ;pic18f26j53.h: 5534: };
[; ;pic18f26j53.h: 5535: } DSGPR1bits_t;
[; ;pic18f26j53.h: 5536: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f26j53.h: 5545: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"5547
[; ;pic18f26j53.h: 5547: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f26j53.h: 5550: typedef union {
[; ;pic18f26j53.h: 5551: struct {
[; ;pic18f26j53.h: 5552: unsigned C8TSEL :2;
[; ;pic18f26j53.h: 5553: unsigned C9TSEL0 :1;
[; ;pic18f26j53.h: 5554: unsigned :1;
[; ;pic18f26j53.h: 5555: unsigned C10TSEL0 :1;
[; ;pic18f26j53.h: 5556: };
[; ;pic18f26j53.h: 5557: struct {
[; ;pic18f26j53.h: 5558: unsigned C8TSEL0 :1;
[; ;pic18f26j53.h: 5559: unsigned C8TSEL1 :1;
[; ;pic18f26j53.h: 5560: };
[; ;pic18f26j53.h: 5561: } CCPTMRS2bits_t;
[; ;pic18f26j53.h: 5562: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f26j53.h: 5591: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"5593
[; ;pic18f26j53.h: 5593: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f26j53.h: 5596: typedef union {
[; ;pic18f26j53.h: 5597: struct {
[; ;pic18f26j53.h: 5598: unsigned C4TSEL :2;
[; ;pic18f26j53.h: 5599: unsigned C5TSEL0 :1;
[; ;pic18f26j53.h: 5600: unsigned :1;
[; ;pic18f26j53.h: 5601: unsigned C6TSEL0 :1;
[; ;pic18f26j53.h: 5602: unsigned :1;
[; ;pic18f26j53.h: 5603: unsigned C7TSEL :2;
[; ;pic18f26j53.h: 5604: };
[; ;pic18f26j53.h: 5605: struct {
[; ;pic18f26j53.h: 5606: unsigned C4TSEL0 :1;
[; ;pic18f26j53.h: 5607: unsigned C4TSEL1 :1;
[; ;pic18f26j53.h: 5608: unsigned :4;
[; ;pic18f26j53.h: 5609: unsigned C7TSEL0 :1;
[; ;pic18f26j53.h: 5610: unsigned C7TSEL1 :1;
[; ;pic18f26j53.h: 5611: };
[; ;pic18f26j53.h: 5612: } CCPTMRS1bits_t;
[; ;pic18f26j53.h: 5613: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f26j53.h: 5657: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"5659
[; ;pic18f26j53.h: 5659: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f26j53.h: 5662: typedef union {
[; ;pic18f26j53.h: 5663: struct {
[; ;pic18f26j53.h: 5664: unsigned C1TSEL :3;
[; ;pic18f26j53.h: 5665: unsigned C2TSEL :3;
[; ;pic18f26j53.h: 5666: unsigned C3TSEL :2;
[; ;pic18f26j53.h: 5667: };
[; ;pic18f26j53.h: 5668: struct {
[; ;pic18f26j53.h: 5669: unsigned C1TSEL0 :1;
[; ;pic18f26j53.h: 5670: unsigned C1TSEL1 :1;
[; ;pic18f26j53.h: 5671: unsigned C1TSEL2 :1;
[; ;pic18f26j53.h: 5672: unsigned C2TSEL0 :1;
[; ;pic18f26j53.h: 5673: unsigned C2TSEL1 :1;
[; ;pic18f26j53.h: 5674: unsigned C2TSEL2 :1;
[; ;pic18f26j53.h: 5675: unsigned C3TSEL0 :1;
[; ;pic18f26j53.h: 5676: unsigned C3TSEL1 :1;
[; ;pic18f26j53.h: 5677: };
[; ;pic18f26j53.h: 5678: } CCPTMRS0bits_t;
[; ;pic18f26j53.h: 5679: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f26j53.h: 5738: extern volatile unsigned char CVRCON @ 0xF53;
"5740
[; ;pic18f26j53.h: 5740: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f26j53.h: 5743: typedef union {
[; ;pic18f26j53.h: 5744: struct {
[; ;pic18f26j53.h: 5745: unsigned CVR :4;
[; ;pic18f26j53.h: 5746: unsigned CVRSS :1;
[; ;pic18f26j53.h: 5747: unsigned CVRR :1;
[; ;pic18f26j53.h: 5748: unsigned CVROE :1;
[; ;pic18f26j53.h: 5749: unsigned CVREN :1;
[; ;pic18f26j53.h: 5750: };
[; ;pic18f26j53.h: 5751: struct {
[; ;pic18f26j53.h: 5752: unsigned CVR0 :1;
[; ;pic18f26j53.h: 5753: unsigned CVR1 :1;
[; ;pic18f26j53.h: 5754: unsigned CVR2 :1;
[; ;pic18f26j53.h: 5755: unsigned CVR3 :1;
[; ;pic18f26j53.h: 5756: };
[; ;pic18f26j53.h: 5757: struct {
[; ;pic18f26j53.h: 5758: unsigned :6;
[; ;pic18f26j53.h: 5759: unsigned CVROEN :1;
[; ;pic18f26j53.h: 5760: };
[; ;pic18f26j53.h: 5761: } CVRCONbits_t;
[; ;pic18f26j53.h: 5762: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f26j53.h: 5816: extern volatile unsigned short UFRM @ 0xF60;
"5818
[; ;pic18f26j53.h: 5818: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f26j53.h: 5822: extern volatile unsigned char UFRML @ 0xF60;
"5824
[; ;pic18f26j53.h: 5824: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f26j53.h: 5827: typedef union {
[; ;pic18f26j53.h: 5828: struct {
[; ;pic18f26j53.h: 5829: unsigned FRM :8;
[; ;pic18f26j53.h: 5830: };
[; ;pic18f26j53.h: 5831: struct {
[; ;pic18f26j53.h: 5832: unsigned FRM0 :1;
[; ;pic18f26j53.h: 5833: unsigned FRM1 :1;
[; ;pic18f26j53.h: 5834: unsigned FRM2 :1;
[; ;pic18f26j53.h: 5835: unsigned FRM3 :1;
[; ;pic18f26j53.h: 5836: unsigned FRM4 :1;
[; ;pic18f26j53.h: 5837: unsigned FRM5 :1;
[; ;pic18f26j53.h: 5838: unsigned FRM6 :1;
[; ;pic18f26j53.h: 5839: unsigned FRM7 :1;
[; ;pic18f26j53.h: 5840: };
[; ;pic18f26j53.h: 5841: struct {
[; ;pic18f26j53.h: 5842: unsigned FRML :8;
[; ;pic18f26j53.h: 5843: };
[; ;pic18f26j53.h: 5844: } UFRMLbits_t;
[; ;pic18f26j53.h: 5845: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f26j53.h: 5899: extern volatile unsigned char UFRMH @ 0xF61;
"5901
[; ;pic18f26j53.h: 5901: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f26j53.h: 5904: typedef union {
[; ;pic18f26j53.h: 5905: struct {
[; ;pic18f26j53.h: 5906: unsigned FRM :3;
[; ;pic18f26j53.h: 5907: };
[; ;pic18f26j53.h: 5908: struct {
[; ;pic18f26j53.h: 5909: unsigned FRM8 :1;
[; ;pic18f26j53.h: 5910: unsigned FRM9 :1;
[; ;pic18f26j53.h: 5911: unsigned FRM10 :1;
[; ;pic18f26j53.h: 5912: };
[; ;pic18f26j53.h: 5913: } UFRMHbits_t;
[; ;pic18f26j53.h: 5914: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f26j53.h: 5938: extern volatile unsigned char UIR @ 0xF62;
"5940
[; ;pic18f26j53.h: 5940: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f26j53.h: 5943: typedef union {
[; ;pic18f26j53.h: 5944: struct {
[; ;pic18f26j53.h: 5945: unsigned URSTIF :1;
[; ;pic18f26j53.h: 5946: unsigned UERRIF :1;
[; ;pic18f26j53.h: 5947: unsigned ACTVIF :1;
[; ;pic18f26j53.h: 5948: unsigned TRNIF :1;
[; ;pic18f26j53.h: 5949: unsigned IDLEIF :1;
[; ;pic18f26j53.h: 5950: unsigned STALLIF :1;
[; ;pic18f26j53.h: 5951: unsigned SOFIF :1;
[; ;pic18f26j53.h: 5952: };
[; ;pic18f26j53.h: 5953: } UIRbits_t;
[; ;pic18f26j53.h: 5954: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f26j53.h: 5993: extern volatile unsigned char UEIR @ 0xF63;
"5995
[; ;pic18f26j53.h: 5995: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f26j53.h: 5998: typedef union {
[; ;pic18f26j53.h: 5999: struct {
[; ;pic18f26j53.h: 6000: unsigned PIDEF :1;
[; ;pic18f26j53.h: 6001: unsigned CRC5EF :1;
[; ;pic18f26j53.h: 6002: unsigned CRC16EF :1;
[; ;pic18f26j53.h: 6003: unsigned DFN8EF :1;
[; ;pic18f26j53.h: 6004: unsigned BTOEF :1;
[; ;pic18f26j53.h: 6005: unsigned :2;
[; ;pic18f26j53.h: 6006: unsigned BTSEF :1;
[; ;pic18f26j53.h: 6007: };
[; ;pic18f26j53.h: 6008: } UEIRbits_t;
[; ;pic18f26j53.h: 6009: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f26j53.h: 6043: extern volatile unsigned char USTAT @ 0xF64;
"6045
[; ;pic18f26j53.h: 6045: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f26j53.h: 6048: typedef union {
[; ;pic18f26j53.h: 6049: struct {
[; ;pic18f26j53.h: 6050: unsigned :1;
[; ;pic18f26j53.h: 6051: unsigned PPBI :1;
[; ;pic18f26j53.h: 6052: unsigned DIR :1;
[; ;pic18f26j53.h: 6053: unsigned ENDP :4;
[; ;pic18f26j53.h: 6054: };
[; ;pic18f26j53.h: 6055: struct {
[; ;pic18f26j53.h: 6056: unsigned :3;
[; ;pic18f26j53.h: 6057: unsigned ENDP0 :1;
[; ;pic18f26j53.h: 6058: unsigned ENDP1 :1;
[; ;pic18f26j53.h: 6059: unsigned ENDP2 :1;
[; ;pic18f26j53.h: 6060: unsigned ENDP3 :1;
[; ;pic18f26j53.h: 6061: };
[; ;pic18f26j53.h: 6062: } USTATbits_t;
[; ;pic18f26j53.h: 6063: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f26j53.h: 6102: extern volatile unsigned char UCON @ 0xF65;
"6104
[; ;pic18f26j53.h: 6104: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f26j53.h: 6107: typedef union {
[; ;pic18f26j53.h: 6108: struct {
[; ;pic18f26j53.h: 6109: unsigned :1;
[; ;pic18f26j53.h: 6110: unsigned SUSPND :1;
[; ;pic18f26j53.h: 6111: unsigned RESUME :1;
[; ;pic18f26j53.h: 6112: unsigned USBEN :1;
[; ;pic18f26j53.h: 6113: unsigned PKTDIS :1;
[; ;pic18f26j53.h: 6114: unsigned SE0 :1;
[; ;pic18f26j53.h: 6115: unsigned PPBRST :1;
[; ;pic18f26j53.h: 6116: };
[; ;pic18f26j53.h: 6117: } UCONbits_t;
[; ;pic18f26j53.h: 6118: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f26j53.h: 6152: extern volatile unsigned char DMABCH @ 0xF66;
"6154
[; ;pic18f26j53.h: 6154: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f26j53.h: 6157: typedef union {
[; ;pic18f26j53.h: 6158: struct {
[; ;pic18f26j53.h: 6159: unsigned DMACNTHB :2;
[; ;pic18f26j53.h: 6160: };
[; ;pic18f26j53.h: 6161: } DMABCHbits_t;
[; ;pic18f26j53.h: 6162: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f26j53.h: 6171: extern volatile unsigned char DMABCL @ 0xF67;
"6173
[; ;pic18f26j53.h: 6173: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f26j53.h: 6176: typedef union {
[; ;pic18f26j53.h: 6177: struct {
[; ;pic18f26j53.h: 6178: unsigned DMACNTLB :8;
[; ;pic18f26j53.h: 6179: };
[; ;pic18f26j53.h: 6180: } DMABCLbits_t;
[; ;pic18f26j53.h: 6181: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f26j53.h: 6190: extern volatile unsigned char RXADDRH @ 0xF68;
"6192
[; ;pic18f26j53.h: 6192: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f26j53.h: 6195: typedef union {
[; ;pic18f26j53.h: 6196: struct {
[; ;pic18f26j53.h: 6197: unsigned DMARCVPTRHB :4;
[; ;pic18f26j53.h: 6198: };
[; ;pic18f26j53.h: 6199: } RXADDRHbits_t;
[; ;pic18f26j53.h: 6200: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f26j53.h: 6209: extern volatile unsigned char RXADDRL @ 0xF69;
"6211
[; ;pic18f26j53.h: 6211: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f26j53.h: 6214: typedef union {
[; ;pic18f26j53.h: 6215: struct {
[; ;pic18f26j53.h: 6216: unsigned DMARCVPTRLB :8;
[; ;pic18f26j53.h: 6217: };
[; ;pic18f26j53.h: 6218: } RXADDRLbits_t;
[; ;pic18f26j53.h: 6219: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f26j53.h: 6228: extern volatile unsigned char TXADDRH @ 0xF6A;
"6230
[; ;pic18f26j53.h: 6230: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f26j53.h: 6233: typedef union {
[; ;pic18f26j53.h: 6234: struct {
[; ;pic18f26j53.h: 6235: unsigned DMATXPTRHB :4;
[; ;pic18f26j53.h: 6236: };
[; ;pic18f26j53.h: 6237: } TXADDRHbits_t;
[; ;pic18f26j53.h: 6238: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f26j53.h: 6247: extern volatile unsigned char TXADDRL @ 0xF6B;
"6249
[; ;pic18f26j53.h: 6249: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f26j53.h: 6252: typedef union {
[; ;pic18f26j53.h: 6253: struct {
[; ;pic18f26j53.h: 6254: unsigned DMATXPTRLB :8;
[; ;pic18f26j53.h: 6255: };
[; ;pic18f26j53.h: 6256: } TXADDRLbits_t;
[; ;pic18f26j53.h: 6257: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f26j53.h: 6266: extern volatile unsigned char CMSTAT @ 0xF70;
"6268
[; ;pic18f26j53.h: 6268: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f26j53.h: 6271: extern volatile unsigned char CMSTATUS @ 0xF70;
"6273
[; ;pic18f26j53.h: 6273: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f26j53.h: 6276: typedef union {
[; ;pic18f26j53.h: 6277: struct {
[; ;pic18f26j53.h: 6278: unsigned COUT1 :1;
[; ;pic18f26j53.h: 6279: unsigned COUT2 :1;
[; ;pic18f26j53.h: 6280: unsigned COUT3 :1;
[; ;pic18f26j53.h: 6281: };
[; ;pic18f26j53.h: 6282: } CMSTATbits_t;
[; ;pic18f26j53.h: 6283: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f26j53.h: 6301: typedef union {
[; ;pic18f26j53.h: 6302: struct {
[; ;pic18f26j53.h: 6303: unsigned COUT1 :1;
[; ;pic18f26j53.h: 6304: unsigned COUT2 :1;
[; ;pic18f26j53.h: 6305: unsigned COUT3 :1;
[; ;pic18f26j53.h: 6306: };
[; ;pic18f26j53.h: 6307: } CMSTATUSbits_t;
[; ;pic18f26j53.h: 6308: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f26j53.h: 6327: extern volatile unsigned char SSP2CON2 @ 0xF71;
"6329
[; ;pic18f26j53.h: 6329: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f26j53.h: 6332: typedef union {
[; ;pic18f26j53.h: 6333: struct {
[; ;pic18f26j53.h: 6334: unsigned SEN :1;
[; ;pic18f26j53.h: 6335: unsigned RSEN :1;
[; ;pic18f26j53.h: 6336: unsigned PEN :1;
[; ;pic18f26j53.h: 6337: unsigned RCEN :1;
[; ;pic18f26j53.h: 6338: unsigned ACKEN :1;
[; ;pic18f26j53.h: 6339: unsigned ACKDT :1;
[; ;pic18f26j53.h: 6340: unsigned ACKSTAT :1;
[; ;pic18f26j53.h: 6341: unsigned GCEN :1;
[; ;pic18f26j53.h: 6342: };
[; ;pic18f26j53.h: 6343: struct {
[; ;pic18f26j53.h: 6344: unsigned :1;
[; ;pic18f26j53.h: 6345: unsigned ADMSK1 :1;
[; ;pic18f26j53.h: 6346: unsigned ADMSK2 :1;
[; ;pic18f26j53.h: 6347: unsigned ADMSK3 :1;
[; ;pic18f26j53.h: 6348: unsigned ADMSK4 :1;
[; ;pic18f26j53.h: 6349: unsigned ADMSK5 :1;
[; ;pic18f26j53.h: 6350: };
[; ;pic18f26j53.h: 6351: struct {
[; ;pic18f26j53.h: 6352: unsigned SEN2 :1;
[; ;pic18f26j53.h: 6353: unsigned ADMSK12 :1;
[; ;pic18f26j53.h: 6354: unsigned ADMSK22 :1;
[; ;pic18f26j53.h: 6355: unsigned ADMSK32 :1;
[; ;pic18f26j53.h: 6356: unsigned ACKEN2 :1;
[; ;pic18f26j53.h: 6357: unsigned ACKDT2 :1;
[; ;pic18f26j53.h: 6358: unsigned ACKSTAT2 :1;
[; ;pic18f26j53.h: 6359: unsigned GCEN2 :1;
[; ;pic18f26j53.h: 6360: };
[; ;pic18f26j53.h: 6361: struct {
[; ;pic18f26j53.h: 6362: unsigned :1;
[; ;pic18f26j53.h: 6363: unsigned RSEN2 :1;
[; ;pic18f26j53.h: 6364: unsigned PEN2 :1;
[; ;pic18f26j53.h: 6365: unsigned RCEN2 :1;
[; ;pic18f26j53.h: 6366: unsigned ADMSK42 :1;
[; ;pic18f26j53.h: 6367: unsigned ADMSK52 :1;
[; ;pic18f26j53.h: 6368: };
[; ;pic18f26j53.h: 6369: } SSP2CON2bits_t;
[; ;pic18f26j53.h: 6370: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f26j53.h: 6504: extern volatile unsigned char SSP2CON1 @ 0xF72;
"6506
[; ;pic18f26j53.h: 6506: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f26j53.h: 6509: typedef union {
[; ;pic18f26j53.h: 6510: struct {
[; ;pic18f26j53.h: 6511: unsigned SSPM :4;
[; ;pic18f26j53.h: 6512: unsigned CKP :1;
[; ;pic18f26j53.h: 6513: unsigned SSPEN :1;
[; ;pic18f26j53.h: 6514: unsigned SSPOV :1;
[; ;pic18f26j53.h: 6515: unsigned WCOL :1;
[; ;pic18f26j53.h: 6516: };
[; ;pic18f26j53.h: 6517: struct {
[; ;pic18f26j53.h: 6518: unsigned SSPM0 :1;
[; ;pic18f26j53.h: 6519: unsigned SSPM1 :1;
[; ;pic18f26j53.h: 6520: unsigned SSPM2 :1;
[; ;pic18f26j53.h: 6521: unsigned SSPM3 :1;
[; ;pic18f26j53.h: 6522: };
[; ;pic18f26j53.h: 6523: struct {
[; ;pic18f26j53.h: 6524: unsigned SSPM02 :1;
[; ;pic18f26j53.h: 6525: unsigned SSPM12 :1;
[; ;pic18f26j53.h: 6526: unsigned SSPM22 :1;
[; ;pic18f26j53.h: 6527: unsigned SSPM32 :1;
[; ;pic18f26j53.h: 6528: unsigned CKP2 :1;
[; ;pic18f26j53.h: 6529: unsigned SSPEN2 :1;
[; ;pic18f26j53.h: 6530: unsigned SSPOV2 :1;
[; ;pic18f26j53.h: 6531: unsigned WCOL2 :1;
[; ;pic18f26j53.h: 6532: };
[; ;pic18f26j53.h: 6533: } SSP2CON1bits_t;
[; ;pic18f26j53.h: 6534: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f26j53.h: 6623: extern volatile unsigned char SSP2STAT @ 0xF73;
"6625
[; ;pic18f26j53.h: 6625: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f26j53.h: 6628: typedef union {
[; ;pic18f26j53.h: 6629: struct {
[; ;pic18f26j53.h: 6630: unsigned :2;
[; ;pic18f26j53.h: 6631: unsigned R_NOT_W :1;
[; ;pic18f26j53.h: 6632: };
[; ;pic18f26j53.h: 6633: struct {
[; ;pic18f26j53.h: 6634: unsigned :5;
[; ;pic18f26j53.h: 6635: unsigned D_NOT_A :1;
[; ;pic18f26j53.h: 6636: };
[; ;pic18f26j53.h: 6637: struct {
[; ;pic18f26j53.h: 6638: unsigned BF :1;
[; ;pic18f26j53.h: 6639: unsigned UA :1;
[; ;pic18f26j53.h: 6640: unsigned R_nW :1;
[; ;pic18f26j53.h: 6641: unsigned S :1;
[; ;pic18f26j53.h: 6642: unsigned P :1;
[; ;pic18f26j53.h: 6643: unsigned D_nA :1;
[; ;pic18f26j53.h: 6644: unsigned CKE :1;
[; ;pic18f26j53.h: 6645: unsigned SMP :1;
[; ;pic18f26j53.h: 6646: };
[; ;pic18f26j53.h: 6647: struct {
[; ;pic18f26j53.h: 6648: unsigned BF2 :1;
[; ;pic18f26j53.h: 6649: unsigned UA2 :1;
[; ;pic18f26j53.h: 6650: unsigned I2C_READ2 :1;
[; ;pic18f26j53.h: 6651: unsigned I2C_START2 :1;
[; ;pic18f26j53.h: 6652: unsigned I2C_STOP2 :1;
[; ;pic18f26j53.h: 6653: unsigned DA2 :1;
[; ;pic18f26j53.h: 6654: unsigned CKE2 :1;
[; ;pic18f26j53.h: 6655: unsigned SMP2 :1;
[; ;pic18f26j53.h: 6656: };
[; ;pic18f26j53.h: 6657: struct {
[; ;pic18f26j53.h: 6658: unsigned :2;
[; ;pic18f26j53.h: 6659: unsigned READ_WRITE2 :1;
[; ;pic18f26j53.h: 6660: unsigned S2 :1;
[; ;pic18f26j53.h: 6661: unsigned P2 :1;
[; ;pic18f26j53.h: 6662: unsigned DATA_ADDRESS2 :1;
[; ;pic18f26j53.h: 6663: };
[; ;pic18f26j53.h: 6664: struct {
[; ;pic18f26j53.h: 6665: unsigned :2;
[; ;pic18f26j53.h: 6666: unsigned RW2 :1;
[; ;pic18f26j53.h: 6667: unsigned START2 :1;
[; ;pic18f26j53.h: 6668: unsigned STOP2 :1;
[; ;pic18f26j53.h: 6669: unsigned D_A2 :1;
[; ;pic18f26j53.h: 6670: };
[; ;pic18f26j53.h: 6671: struct {
[; ;pic18f26j53.h: 6672: unsigned :5;
[; ;pic18f26j53.h: 6673: unsigned D_NOT_A2 :1;
[; ;pic18f26j53.h: 6674: };
[; ;pic18f26j53.h: 6675: struct {
[; ;pic18f26j53.h: 6676: unsigned :2;
[; ;pic18f26j53.h: 6677: unsigned R_W2 :1;
[; ;pic18f26j53.h: 6678: unsigned :2;
[; ;pic18f26j53.h: 6679: unsigned D_nA2 :1;
[; ;pic18f26j53.h: 6680: };
[; ;pic18f26j53.h: 6681: struct {
[; ;pic18f26j53.h: 6682: unsigned :2;
[; ;pic18f26j53.h: 6683: unsigned R_NOT_W2 :1;
[; ;pic18f26j53.h: 6684: };
[; ;pic18f26j53.h: 6685: struct {
[; ;pic18f26j53.h: 6686: unsigned :2;
[; ;pic18f26j53.h: 6687: unsigned R_nW2 :1;
[; ;pic18f26j53.h: 6688: unsigned :2;
[; ;pic18f26j53.h: 6689: unsigned I2C_DAT2 :1;
[; ;pic18f26j53.h: 6690: };
[; ;pic18f26j53.h: 6691: struct {
[; ;pic18f26j53.h: 6692: unsigned :2;
[; ;pic18f26j53.h: 6693: unsigned NOT_W2 :1;
[; ;pic18f26j53.h: 6694: };
[; ;pic18f26j53.h: 6695: struct {
[; ;pic18f26j53.h: 6696: unsigned :5;
[; ;pic18f26j53.h: 6697: unsigned NOT_A2 :1;
[; ;pic18f26j53.h: 6698: };
[; ;pic18f26j53.h: 6699: struct {
[; ;pic18f26j53.h: 6700: unsigned :2;
[; ;pic18f26j53.h: 6701: unsigned nW2 :1;
[; ;pic18f26j53.h: 6702: unsigned :2;
[; ;pic18f26j53.h: 6703: unsigned nA2 :1;
[; ;pic18f26j53.h: 6704: };
[; ;pic18f26j53.h: 6705: struct {
[; ;pic18f26j53.h: 6706: unsigned :2;
[; ;pic18f26j53.h: 6707: unsigned NOT_WRITE2 :1;
[; ;pic18f26j53.h: 6708: };
[; ;pic18f26j53.h: 6709: struct {
[; ;pic18f26j53.h: 6710: unsigned :5;
[; ;pic18f26j53.h: 6711: unsigned NOT_ADDRESS2 :1;
[; ;pic18f26j53.h: 6712: };
[; ;pic18f26j53.h: 6713: struct {
[; ;pic18f26j53.h: 6714: unsigned :2;
[; ;pic18f26j53.h: 6715: unsigned nWRITE2 :1;
[; ;pic18f26j53.h: 6716: unsigned :2;
[; ;pic18f26j53.h: 6717: unsigned nADDRESS2 :1;
[; ;pic18f26j53.h: 6718: };
[; ;pic18f26j53.h: 6719: } SSP2STATbits_t;
[; ;pic18f26j53.h: 6720: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f26j53.h: 6924: extern volatile unsigned char SSP2ADD @ 0xF74;
"6926
[; ;pic18f26j53.h: 6926: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f26j53.h: 6929: typedef union {
[; ;pic18f26j53.h: 6930: struct {
[; ;pic18f26j53.h: 6931: unsigned SSPADD :8;
[; ;pic18f26j53.h: 6932: };
[; ;pic18f26j53.h: 6933: struct {
[; ;pic18f26j53.h: 6934: unsigned MSK02 :1;
[; ;pic18f26j53.h: 6935: unsigned MSK12 :1;
[; ;pic18f26j53.h: 6936: unsigned MSK22 :1;
[; ;pic18f26j53.h: 6937: unsigned MSK32 :1;
[; ;pic18f26j53.h: 6938: unsigned MSK42 :1;
[; ;pic18f26j53.h: 6939: unsigned MSK52 :1;
[; ;pic18f26j53.h: 6940: unsigned MSK62 :1;
[; ;pic18f26j53.h: 6941: unsigned MSK72 :1;
[; ;pic18f26j53.h: 6942: };
[; ;pic18f26j53.h: 6943: } SSP2ADDbits_t;
[; ;pic18f26j53.h: 6944: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f26j53.h: 6993: extern volatile unsigned char SSP2MSK @ 0xF74;
"6995
[; ;pic18f26j53.h: 6995: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f26j53.h: 6998: typedef union {
[; ;pic18f26j53.h: 6999: struct {
[; ;pic18f26j53.h: 7000: unsigned MSK0 :1;
[; ;pic18f26j53.h: 7001: unsigned MSK1 :1;
[; ;pic18f26j53.h: 7002: unsigned MSK2 :1;
[; ;pic18f26j53.h: 7003: unsigned MSK3 :1;
[; ;pic18f26j53.h: 7004: unsigned MSK4 :1;
[; ;pic18f26j53.h: 7005: unsigned MSK5 :1;
[; ;pic18f26j53.h: 7006: unsigned MSK6 :1;
[; ;pic18f26j53.h: 7007: unsigned MSK7 :1;
[; ;pic18f26j53.h: 7008: };
[; ;pic18f26j53.h: 7009: } SSP2MSKbits_t;
[; ;pic18f26j53.h: 7010: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f26j53.h: 7054: extern volatile unsigned char SSP2BUF @ 0xF75;
"7056
[; ;pic18f26j53.h: 7056: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f26j53.h: 7059: typedef union {
[; ;pic18f26j53.h: 7060: struct {
[; ;pic18f26j53.h: 7061: unsigned SSPBUF :8;
[; ;pic18f26j53.h: 7062: };
[; ;pic18f26j53.h: 7063: } SSP2BUFbits_t;
[; ;pic18f26j53.h: 7064: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f26j53.h: 7073: extern volatile unsigned char T4CON @ 0xF76;
"7075
[; ;pic18f26j53.h: 7075: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f26j53.h: 7078: typedef union {
[; ;pic18f26j53.h: 7079: struct {
[; ;pic18f26j53.h: 7080: unsigned T4CKPS :2;
[; ;pic18f26j53.h: 7081: unsigned TMR4ON :1;
[; ;pic18f26j53.h: 7082: unsigned T4OUTPS :4;
[; ;pic18f26j53.h: 7083: };
[; ;pic18f26j53.h: 7084: struct {
[; ;pic18f26j53.h: 7085: unsigned T4CKPS0 :1;
[; ;pic18f26j53.h: 7086: unsigned T4CKPS1 :1;
[; ;pic18f26j53.h: 7087: unsigned :1;
[; ;pic18f26j53.h: 7088: unsigned T4OUTPS0 :1;
[; ;pic18f26j53.h: 7089: unsigned T4OUTPS1 :1;
[; ;pic18f26j53.h: 7090: unsigned T4OUTPS2 :1;
[; ;pic18f26j53.h: 7091: unsigned T4OUTPS3 :1;
[; ;pic18f26j53.h: 7092: };
[; ;pic18f26j53.h: 7093: } T4CONbits_t;
[; ;pic18f26j53.h: 7094: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f26j53.h: 7143: extern volatile unsigned char PR4 @ 0xF77;
"7145
[; ;pic18f26j53.h: 7145: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f26j53.h: 7148: typedef union {
[; ;pic18f26j53.h: 7149: struct {
[; ;pic18f26j53.h: 7150: unsigned PR4 :8;
[; ;pic18f26j53.h: 7151: };
[; ;pic18f26j53.h: 7152: } PR4bits_t;
[; ;pic18f26j53.h: 7153: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f26j53.h: 7162: extern volatile unsigned char TMR4 @ 0xF78;
"7164
[; ;pic18f26j53.h: 7164: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f26j53.h: 7167: typedef union {
[; ;pic18f26j53.h: 7168: struct {
[; ;pic18f26j53.h: 7169: unsigned TMR4 :8;
[; ;pic18f26j53.h: 7170: };
[; ;pic18f26j53.h: 7171: } TMR4bits_t;
[; ;pic18f26j53.h: 7172: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f26j53.h: 7181: extern volatile unsigned char T3CON @ 0xF79;
"7183
[; ;pic18f26j53.h: 7183: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f26j53.h: 7186: typedef union {
[; ;pic18f26j53.h: 7187: struct {
[; ;pic18f26j53.h: 7188: unsigned :2;
[; ;pic18f26j53.h: 7189: unsigned NOT_T3SYNC :1;
[; ;pic18f26j53.h: 7190: };
[; ;pic18f26j53.h: 7191: struct {
[; ;pic18f26j53.h: 7192: unsigned TMR3ON :1;
[; ;pic18f26j53.h: 7193: unsigned RD16 :1;
[; ;pic18f26j53.h: 7194: unsigned nT3SYNC :1;
[; ;pic18f26j53.h: 7195: unsigned T3OSCEN :1;
[; ;pic18f26j53.h: 7196: unsigned T3CKPS :2;
[; ;pic18f26j53.h: 7197: unsigned TMR3CS :2;
[; ;pic18f26j53.h: 7198: };
[; ;pic18f26j53.h: 7199: struct {
[; ;pic18f26j53.h: 7200: unsigned :4;
[; ;pic18f26j53.h: 7201: unsigned T3CKPS0 :1;
[; ;pic18f26j53.h: 7202: unsigned T3CKPS1 :1;
[; ;pic18f26j53.h: 7203: unsigned TMR3CS0 :1;
[; ;pic18f26j53.h: 7204: unsigned TMR3CS1 :1;
[; ;pic18f26j53.h: 7205: };
[; ;pic18f26j53.h: 7206: struct {
[; ;pic18f26j53.h: 7207: unsigned :3;
[; ;pic18f26j53.h: 7208: unsigned SOSCEN3 :1;
[; ;pic18f26j53.h: 7209: unsigned :3;
[; ;pic18f26j53.h: 7210: unsigned RD163 :1;
[; ;pic18f26j53.h: 7211: };
[; ;pic18f26j53.h: 7212: struct {
[; ;pic18f26j53.h: 7213: unsigned :7;
[; ;pic18f26j53.h: 7214: unsigned T3RD16 :1;
[; ;pic18f26j53.h: 7215: };
[; ;pic18f26j53.h: 7216: } T3CONbits_t;
[; ;pic18f26j53.h: 7217: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f26j53.h: 7291: extern volatile unsigned short TMR3 @ 0xF7A;
"7293
[; ;pic18f26j53.h: 7293: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f26j53.h: 7297: extern volatile unsigned char TMR3L @ 0xF7A;
"7299
[; ;pic18f26j53.h: 7299: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f26j53.h: 7302: typedef union {
[; ;pic18f26j53.h: 7303: struct {
[; ;pic18f26j53.h: 7304: unsigned TMR3L :8;
[; ;pic18f26j53.h: 7305: };
[; ;pic18f26j53.h: 7306: } TMR3Lbits_t;
[; ;pic18f26j53.h: 7307: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f26j53.h: 7316: extern volatile unsigned char TMR3H @ 0xF7B;
"7318
[; ;pic18f26j53.h: 7318: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f26j53.h: 7321: typedef union {
[; ;pic18f26j53.h: 7322: struct {
[; ;pic18f26j53.h: 7323: unsigned TMR3H :8;
[; ;pic18f26j53.h: 7324: };
[; ;pic18f26j53.h: 7325: } TMR3Hbits_t;
[; ;pic18f26j53.h: 7326: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f26j53.h: 7335: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"7337
[; ;pic18f26j53.h: 7337: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f26j53.h: 7340: typedef union {
[; ;pic18f26j53.h: 7341: struct {
[; ;pic18f26j53.h: 7342: unsigned ABDEN :1;
[; ;pic18f26j53.h: 7343: unsigned WUE :1;
[; ;pic18f26j53.h: 7344: unsigned :1;
[; ;pic18f26j53.h: 7345: unsigned BRG16 :1;
[; ;pic18f26j53.h: 7346: unsigned TXCKP :1;
[; ;pic18f26j53.h: 7347: unsigned RXDTP :1;
[; ;pic18f26j53.h: 7348: unsigned RCIDL :1;
[; ;pic18f26j53.h: 7349: unsigned ABDOVF :1;
[; ;pic18f26j53.h: 7350: };
[; ;pic18f26j53.h: 7351: struct {
[; ;pic18f26j53.h: 7352: unsigned ABDEN2 :1;
[; ;pic18f26j53.h: 7353: unsigned WUE2 :1;
[; ;pic18f26j53.h: 7354: unsigned :1;
[; ;pic18f26j53.h: 7355: unsigned BRG162 :1;
[; ;pic18f26j53.h: 7356: unsigned SCKP2 :1;
[; ;pic18f26j53.h: 7357: unsigned DTRXP2 :1;
[; ;pic18f26j53.h: 7358: unsigned RCIDL2 :1;
[; ;pic18f26j53.h: 7359: unsigned ABDOVF2 :1;
[; ;pic18f26j53.h: 7360: };
[; ;pic18f26j53.h: 7361: struct {
[; ;pic18f26j53.h: 7362: unsigned :4;
[; ;pic18f26j53.h: 7363: unsigned TXCKP2 :1;
[; ;pic18f26j53.h: 7364: unsigned RXDTP2 :1;
[; ;pic18f26j53.h: 7365: unsigned RCMT2 :1;
[; ;pic18f26j53.h: 7366: };
[; ;pic18f26j53.h: 7367: } BAUDCON2bits_t;
[; ;pic18f26j53.h: 7368: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f26j53.h: 7457: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"7459
[; ;pic18f26j53.h: 7459: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f26j53.h: 7462: typedef union {
[; ;pic18f26j53.h: 7463: struct {
[; ;pic18f26j53.h: 7464: unsigned SPBRGH2 :8;
[; ;pic18f26j53.h: 7465: };
[; ;pic18f26j53.h: 7466: } SPBRGH2bits_t;
[; ;pic18f26j53.h: 7467: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f26j53.h: 7476: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"7478
[; ;pic18f26j53.h: 7478: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f26j53.h: 7481: extern volatile unsigned char BAUDCON @ 0xF7E;
"7483
[; ;pic18f26j53.h: 7483: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f26j53.h: 7485: extern volatile unsigned char BAUDCTL @ 0xF7E;
"7487
[; ;pic18f26j53.h: 7487: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f26j53.h: 7490: typedef union {
[; ;pic18f26j53.h: 7491: struct {
[; ;pic18f26j53.h: 7492: unsigned ABDEN :1;
[; ;pic18f26j53.h: 7493: unsigned WUE :1;
[; ;pic18f26j53.h: 7494: unsigned :1;
[; ;pic18f26j53.h: 7495: unsigned BRG16 :1;
[; ;pic18f26j53.h: 7496: unsigned TXCKP :1;
[; ;pic18f26j53.h: 7497: unsigned RXDTP :1;
[; ;pic18f26j53.h: 7498: unsigned RCIDL :1;
[; ;pic18f26j53.h: 7499: unsigned ABDOVF :1;
[; ;pic18f26j53.h: 7500: };
[; ;pic18f26j53.h: 7501: struct {
[; ;pic18f26j53.h: 7502: unsigned ABDEN1 :1;
[; ;pic18f26j53.h: 7503: unsigned WUE1 :1;
[; ;pic18f26j53.h: 7504: unsigned :1;
[; ;pic18f26j53.h: 7505: unsigned BRG161 :1;
[; ;pic18f26j53.h: 7506: unsigned CKTXP :1;
[; ;pic18f26j53.h: 7507: unsigned DTRXP :1;
[; ;pic18f26j53.h: 7508: unsigned RCIDL1 :1;
[; ;pic18f26j53.h: 7509: unsigned ABDOVF1 :1;
[; ;pic18f26j53.h: 7510: };
[; ;pic18f26j53.h: 7511: struct {
[; ;pic18f26j53.h: 7512: unsigned :4;
[; ;pic18f26j53.h: 7513: unsigned SCKP :1;
[; ;pic18f26j53.h: 7514: unsigned DTRXP1 :1;
[; ;pic18f26j53.h: 7515: unsigned RCMT :1;
[; ;pic18f26j53.h: 7516: };
[; ;pic18f26j53.h: 7517: struct {
[; ;pic18f26j53.h: 7518: unsigned :4;
[; ;pic18f26j53.h: 7519: unsigned SCKP1 :1;
[; ;pic18f26j53.h: 7520: unsigned RXDTP1 :1;
[; ;pic18f26j53.h: 7521: unsigned RCMT1 :1;
[; ;pic18f26j53.h: 7522: };
[; ;pic18f26j53.h: 7523: struct {
[; ;pic18f26j53.h: 7524: unsigned :4;
[; ;pic18f26j53.h: 7525: unsigned TXCKP1 :1;
[; ;pic18f26j53.h: 7526: };
[; ;pic18f26j53.h: 7527: struct {
[; ;pic18f26j53.h: 7528: unsigned :5;
[; ;pic18f26j53.h: 7529: unsigned RXCKP :1;
[; ;pic18f26j53.h: 7530: };
[; ;pic18f26j53.h: 7531: struct {
[; ;pic18f26j53.h: 7532: unsigned :1;
[; ;pic18f26j53.h: 7533: unsigned W4E :1;
[; ;pic18f26j53.h: 7534: };
[; ;pic18f26j53.h: 7535: } BAUDCON1bits_t;
[; ;pic18f26j53.h: 7536: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f26j53.h: 7654: typedef union {
[; ;pic18f26j53.h: 7655: struct {
[; ;pic18f26j53.h: 7656: unsigned ABDEN :1;
[; ;pic18f26j53.h: 7657: unsigned WUE :1;
[; ;pic18f26j53.h: 7658: unsigned :1;
[; ;pic18f26j53.h: 7659: unsigned BRG16 :1;
[; ;pic18f26j53.h: 7660: unsigned TXCKP :1;
[; ;pic18f26j53.h: 7661: unsigned RXDTP :1;
[; ;pic18f26j53.h: 7662: unsigned RCIDL :1;
[; ;pic18f26j53.h: 7663: unsigned ABDOVF :1;
[; ;pic18f26j53.h: 7664: };
[; ;pic18f26j53.h: 7665: struct {
[; ;pic18f26j53.h: 7666: unsigned ABDEN1 :1;
[; ;pic18f26j53.h: 7667: unsigned WUE1 :1;
[; ;pic18f26j53.h: 7668: unsigned :1;
[; ;pic18f26j53.h: 7669: unsigned BRG161 :1;
[; ;pic18f26j53.h: 7670: unsigned CKTXP :1;
[; ;pic18f26j53.h: 7671: unsigned DTRXP :1;
[; ;pic18f26j53.h: 7672: unsigned RCIDL1 :1;
[; ;pic18f26j53.h: 7673: unsigned ABDOVF1 :1;
[; ;pic18f26j53.h: 7674: };
[; ;pic18f26j53.h: 7675: struct {
[; ;pic18f26j53.h: 7676: unsigned :4;
[; ;pic18f26j53.h: 7677: unsigned SCKP :1;
[; ;pic18f26j53.h: 7678: unsigned DTRXP1 :1;
[; ;pic18f26j53.h: 7679: unsigned RCMT :1;
[; ;pic18f26j53.h: 7680: };
[; ;pic18f26j53.h: 7681: struct {
[; ;pic18f26j53.h: 7682: unsigned :4;
[; ;pic18f26j53.h: 7683: unsigned SCKP1 :1;
[; ;pic18f26j53.h: 7684: unsigned RXDTP1 :1;
[; ;pic18f26j53.h: 7685: unsigned RCMT1 :1;
[; ;pic18f26j53.h: 7686: };
[; ;pic18f26j53.h: 7687: struct {
[; ;pic18f26j53.h: 7688: unsigned :4;
[; ;pic18f26j53.h: 7689: unsigned TXCKP1 :1;
[; ;pic18f26j53.h: 7690: };
[; ;pic18f26j53.h: 7691: struct {
[; ;pic18f26j53.h: 7692: unsigned :5;
[; ;pic18f26j53.h: 7693: unsigned RXCKP :1;
[; ;pic18f26j53.h: 7694: };
[; ;pic18f26j53.h: 7695: struct {
[; ;pic18f26j53.h: 7696: unsigned :1;
[; ;pic18f26j53.h: 7697: unsigned W4E :1;
[; ;pic18f26j53.h: 7698: };
[; ;pic18f26j53.h: 7699: } BAUDCONbits_t;
[; ;pic18f26j53.h: 7700: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f26j53.h: 7817: typedef union {
[; ;pic18f26j53.h: 7818: struct {
[; ;pic18f26j53.h: 7819: unsigned ABDEN :1;
[; ;pic18f26j53.h: 7820: unsigned WUE :1;
[; ;pic18f26j53.h: 7821: unsigned :1;
[; ;pic18f26j53.h: 7822: unsigned BRG16 :1;
[; ;pic18f26j53.h: 7823: unsigned TXCKP :1;
[; ;pic18f26j53.h: 7824: unsigned RXDTP :1;
[; ;pic18f26j53.h: 7825: unsigned RCIDL :1;
[; ;pic18f26j53.h: 7826: unsigned ABDOVF :1;
[; ;pic18f26j53.h: 7827: };
[; ;pic18f26j53.h: 7828: struct {
[; ;pic18f26j53.h: 7829: unsigned ABDEN1 :1;
[; ;pic18f26j53.h: 7830: unsigned WUE1 :1;
[; ;pic18f26j53.h: 7831: unsigned :1;
[; ;pic18f26j53.h: 7832: unsigned BRG161 :1;
[; ;pic18f26j53.h: 7833: unsigned CKTXP :1;
[; ;pic18f26j53.h: 7834: unsigned DTRXP :1;
[; ;pic18f26j53.h: 7835: unsigned RCIDL1 :1;
[; ;pic18f26j53.h: 7836: unsigned ABDOVF1 :1;
[; ;pic18f26j53.h: 7837: };
[; ;pic18f26j53.h: 7838: struct {
[; ;pic18f26j53.h: 7839: unsigned :4;
[; ;pic18f26j53.h: 7840: unsigned SCKP :1;
[; ;pic18f26j53.h: 7841: unsigned DTRXP1 :1;
[; ;pic18f26j53.h: 7842: unsigned RCMT :1;
[; ;pic18f26j53.h: 7843: };
[; ;pic18f26j53.h: 7844: struct {
[; ;pic18f26j53.h: 7845: unsigned :4;
[; ;pic18f26j53.h: 7846: unsigned SCKP1 :1;
[; ;pic18f26j53.h: 7847: unsigned RXDTP1 :1;
[; ;pic18f26j53.h: 7848: unsigned RCMT1 :1;
[; ;pic18f26j53.h: 7849: };
[; ;pic18f26j53.h: 7850: struct {
[; ;pic18f26j53.h: 7851: unsigned :4;
[; ;pic18f26j53.h: 7852: unsigned TXCKP1 :1;
[; ;pic18f26j53.h: 7853: };
[; ;pic18f26j53.h: 7854: struct {
[; ;pic18f26j53.h: 7855: unsigned :5;
[; ;pic18f26j53.h: 7856: unsigned RXCKP :1;
[; ;pic18f26j53.h: 7857: };
[; ;pic18f26j53.h: 7858: struct {
[; ;pic18f26j53.h: 7859: unsigned :1;
[; ;pic18f26j53.h: 7860: unsigned W4E :1;
[; ;pic18f26j53.h: 7861: };
[; ;pic18f26j53.h: 7862: } BAUDCTLbits_t;
[; ;pic18f26j53.h: 7863: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f26j53.h: 7982: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"7984
[; ;pic18f26j53.h: 7984: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f26j53.h: 7987: extern volatile unsigned char SPBRGH @ 0xF7F;
"7989
[; ;pic18f26j53.h: 7989: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f26j53.h: 7992: typedef union {
[; ;pic18f26j53.h: 7993: struct {
[; ;pic18f26j53.h: 7994: unsigned SPBRGH1 :8;
[; ;pic18f26j53.h: 7995: };
[; ;pic18f26j53.h: 7996: } SPBRGH1bits_t;
[; ;pic18f26j53.h: 7997: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f26j53.h: 8005: typedef union {
[; ;pic18f26j53.h: 8006: struct {
[; ;pic18f26j53.h: 8007: unsigned SPBRGH1 :8;
[; ;pic18f26j53.h: 8008: };
[; ;pic18f26j53.h: 8009: } SPBRGHbits_t;
[; ;pic18f26j53.h: 8010: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f26j53.h: 8019: extern volatile unsigned char PORTA @ 0xF80;
"8021
[; ;pic18f26j53.h: 8021: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f26j53.h: 8024: typedef union {
[; ;pic18f26j53.h: 8025: struct {
[; ;pic18f26j53.h: 8026: unsigned RA0 :1;
[; ;pic18f26j53.h: 8027: unsigned RA1 :1;
[; ;pic18f26j53.h: 8028: unsigned RA2 :1;
[; ;pic18f26j53.h: 8029: unsigned RA3 :1;
[; ;pic18f26j53.h: 8030: unsigned :1;
[; ;pic18f26j53.h: 8031: unsigned RA5 :1;
[; ;pic18f26j53.h: 8032: unsigned RA6 :1;
[; ;pic18f26j53.h: 8033: unsigned RA7 :1;
[; ;pic18f26j53.h: 8034: };
[; ;pic18f26j53.h: 8035: struct {
[; ;pic18f26j53.h: 8036: unsigned AN0 :1;
[; ;pic18f26j53.h: 8037: unsigned AN1 :1;
[; ;pic18f26j53.h: 8038: unsigned AN2 :1;
[; ;pic18f26j53.h: 8039: unsigned AN3 :1;
[; ;pic18f26j53.h: 8040: unsigned :1;
[; ;pic18f26j53.h: 8041: unsigned AN4 :1;
[; ;pic18f26j53.h: 8042: unsigned OSC2 :1;
[; ;pic18f26j53.h: 8043: unsigned OSC1 :1;
[; ;pic18f26j53.h: 8044: };
[; ;pic18f26j53.h: 8045: struct {
[; ;pic18f26j53.h: 8046: unsigned :5;
[; ;pic18f26j53.h: 8047: unsigned NOT_SS1 :1;
[; ;pic18f26j53.h: 8048: };
[; ;pic18f26j53.h: 8049: struct {
[; ;pic18f26j53.h: 8050: unsigned C1INA :1;
[; ;pic18f26j53.h: 8051: unsigned C2INA :1;
[; ;pic18f26j53.h: 8052: unsigned VREF_MINUS :1;
[; ;pic18f26j53.h: 8053: unsigned VREF_PLUS :1;
[; ;pic18f26j53.h: 8054: unsigned :1;
[; ;pic18f26j53.h: 8055: unsigned nSS1 :1;
[; ;pic18f26j53.h: 8056: unsigned CLKO :1;
[; ;pic18f26j53.h: 8057: unsigned CLKI :1;
[; ;pic18f26j53.h: 8058: };
[; ;pic18f26j53.h: 8059: struct {
[; ;pic18f26j53.h: 8060: unsigned :2;
[; ;pic18f26j53.h: 8061: unsigned CVREF :1;
[; ;pic18f26j53.h: 8062: unsigned C1INB :1;
[; ;pic18f26j53.h: 8063: unsigned :1;
[; ;pic18f26j53.h: 8064: unsigned HLVDIN :1;
[; ;pic18f26j53.h: 8065: };
[; ;pic18f26j53.h: 8066: struct {
[; ;pic18f26j53.h: 8067: unsigned RP0 :1;
[; ;pic18f26j53.h: 8068: unsigned RP1 :1;
[; ;pic18f26j53.h: 8069: unsigned C2INB :1;
[; ;pic18f26j53.h: 8070: unsigned :2;
[; ;pic18f26j53.h: 8071: unsigned RCV :1;
[; ;pic18f26j53.h: 8072: };
[; ;pic18f26j53.h: 8073: struct {
[; ;pic18f26j53.h: 8074: unsigned ULPWU :1;
[; ;pic18f26j53.h: 8075: unsigned VBG :1;
[; ;pic18f26j53.h: 8076: unsigned C1IND :1;
[; ;pic18f26j53.h: 8077: unsigned :2;
[; ;pic18f26j53.h: 8078: unsigned RP2 :1;
[; ;pic18f26j53.h: 8079: };
[; ;pic18f26j53.h: 8080: struct {
[; ;pic18f26j53.h: 8081: unsigned :2;
[; ;pic18f26j53.h: 8082: unsigned C3INB :1;
[; ;pic18f26j53.h: 8083: unsigned :2;
[; ;pic18f26j53.h: 8084: unsigned C1INC :1;
[; ;pic18f26j53.h: 8085: };
[; ;pic18f26j53.h: 8086: struct {
[; ;pic18f26j53.h: 8087: unsigned ULPWUIN :1;
[; ;pic18f26j53.h: 8088: unsigned :4;
[; ;pic18f26j53.h: 8089: unsigned LVDIN :1;
[; ;pic18f26j53.h: 8090: unsigned :1;
[; ;pic18f26j53.h: 8091: unsigned RJPU :1;
[; ;pic18f26j53.h: 8092: };
[; ;pic18f26j53.h: 8093: } PORTAbits_t;
[; ;pic18f26j53.h: 8094: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f26j53.h: 8288: extern volatile unsigned char PORTB @ 0xF81;
"8290
[; ;pic18f26j53.h: 8290: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f26j53.h: 8293: typedef union {
[; ;pic18f26j53.h: 8294: struct {
[; ;pic18f26j53.h: 8295: unsigned RB0 :1;
[; ;pic18f26j53.h: 8296: unsigned RB1 :1;
[; ;pic18f26j53.h: 8297: unsigned RB2 :1;
[; ;pic18f26j53.h: 8298: unsigned RB3 :1;
[; ;pic18f26j53.h: 8299: unsigned RB4 :1;
[; ;pic18f26j53.h: 8300: unsigned RB5 :1;
[; ;pic18f26j53.h: 8301: unsigned RB6 :1;
[; ;pic18f26j53.h: 8302: unsigned RB7 :1;
[; ;pic18f26j53.h: 8303: };
[; ;pic18f26j53.h: 8304: struct {
[; ;pic18f26j53.h: 8305: unsigned AN12 :1;
[; ;pic18f26j53.h: 8306: unsigned AN10 :1;
[; ;pic18f26j53.h: 8307: unsigned AN8 :1;
[; ;pic18f26j53.h: 8308: unsigned AN9 :1;
[; ;pic18f26j53.h: 8309: unsigned :2;
[; ;pic18f26j53.h: 8310: unsigned KBI2 :1;
[; ;pic18f26j53.h: 8311: unsigned KBI3 :1;
[; ;pic18f26j53.h: 8312: };
[; ;pic18f26j53.h: 8313: struct {
[; ;pic18f26j53.h: 8314: unsigned INT0 :1;
[; ;pic18f26j53.h: 8315: unsigned :1;
[; ;pic18f26j53.h: 8316: unsigned CTED1 :1;
[; ;pic18f26j53.h: 8317: unsigned CTED2 :1;
[; ;pic18f26j53.h: 8318: unsigned KBI0 :1;
[; ;pic18f26j53.h: 8319: unsigned KBI1 :1;
[; ;pic18f26j53.h: 8320: unsigned PGC :1;
[; ;pic18f26j53.h: 8321: unsigned PGD :1;
[; ;pic18f26j53.h: 8322: };
[; ;pic18f26j53.h: 8323: struct {
[; ;pic18f26j53.h: 8324: unsigned RP3 :1;
[; ;pic18f26j53.h: 8325: unsigned RTCC :1;
[; ;pic18f26j53.h: 8326: unsigned :2;
[; ;pic18f26j53.h: 8327: unsigned SCK1 :1;
[; ;pic18f26j53.h: 8328: unsigned SDI1 :1;
[; ;pic18f26j53.h: 8329: unsigned RP9 :1;
[; ;pic18f26j53.h: 8330: unsigned RP10 :1;
[; ;pic18f26j53.h: 8331: };
[; ;pic18f26j53.h: 8332: struct {
[; ;pic18f26j53.h: 8333: unsigned :1;
[; ;pic18f26j53.h: 8334: unsigned RP4 :1;
[; ;pic18f26j53.h: 8335: unsigned VMO :1;
[; ;pic18f26j53.h: 8336: unsigned VPO :1;
[; ;pic18f26j53.h: 8337: unsigned SCL1 :1;
[; ;pic18f26j53.h: 8338: unsigned SDA1 :1;
[; ;pic18f26j53.h: 8339: };
[; ;pic18f26j53.h: 8340: struct {
[; ;pic18f26j53.h: 8341: unsigned :2;
[; ;pic18f26j53.h: 8342: unsigned REFO :1;
[; ;pic18f26j53.h: 8343: unsigned RP6 :1;
[; ;pic18f26j53.h: 8344: unsigned RP7 :1;
[; ;pic18f26j53.h: 8345: unsigned RP8 :1;
[; ;pic18f26j53.h: 8346: };
[; ;pic18f26j53.h: 8347: struct {
[; ;pic18f26j53.h: 8348: unsigned :1;
[; ;pic18f26j53.h: 8349: unsigned C3INC :1;
[; ;pic18f26j53.h: 8350: unsigned RP5 :1;
[; ;pic18f26j53.h: 8351: unsigned C3INA :1;
[; ;pic18f26j53.h: 8352: unsigned CCP4 :1;
[; ;pic18f26j53.h: 8353: unsigned CCP5 :1;
[; ;pic18f26j53.h: 8354: unsigned CCP6 :1;
[; ;pic18f26j53.h: 8355: unsigned CCP7 :1;
[; ;pic18f26j53.h: 8356: };
[; ;pic18f26j53.h: 8357: struct {
[; ;pic18f26j53.h: 8358: unsigned C3IND :1;
[; ;pic18f26j53.h: 8359: unsigned :1;
[; ;pic18f26j53.h: 8360: unsigned C2INC :1;
[; ;pic18f26j53.h: 8361: };
[; ;pic18f26j53.h: 8362: struct {
[; ;pic18f26j53.h: 8363: unsigned :3;
[; ;pic18f26j53.h: 8364: unsigned CCP2_PA2 :1;
[; ;pic18f26j53.h: 8365: };
[; ;pic18f26j53.h: 8366: } PORTBbits_t;
[; ;pic18f26j53.h: 8367: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f26j53.h: 8601: extern volatile unsigned char PORTC @ 0xF82;
"8603
[; ;pic18f26j53.h: 8603: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f26j53.h: 8606: typedef union {
[; ;pic18f26j53.h: 8607: struct {
[; ;pic18f26j53.h: 8608: unsigned RC0 :1;
[; ;pic18f26j53.h: 8609: unsigned RC1 :1;
[; ;pic18f26j53.h: 8610: unsigned RC2 :1;
[; ;pic18f26j53.h: 8611: unsigned :1;
[; ;pic18f26j53.h: 8612: unsigned RC4 :1;
[; ;pic18f26j53.h: 8613: unsigned RC5 :1;
[; ;pic18f26j53.h: 8614: unsigned RC6 :1;
[; ;pic18f26j53.h: 8615: unsigned RC7 :1;
[; ;pic18f26j53.h: 8616: };
[; ;pic18f26j53.h: 8617: struct {
[; ;pic18f26j53.h: 8618: unsigned T1OSO :1;
[; ;pic18f26j53.h: 8619: unsigned T1OSI :1;
[; ;pic18f26j53.h: 8620: unsigned AN11 :1;
[; ;pic18f26j53.h: 8621: unsigned :1;
[; ;pic18f26j53.h: 8622: unsigned D_MINUS :1;
[; ;pic18f26j53.h: 8623: unsigned D_PLUS :1;
[; ;pic18f26j53.h: 8624: };
[; ;pic18f26j53.h: 8625: struct {
[; ;pic18f26j53.h: 8626: unsigned :1;
[; ;pic18f26j53.h: 8627: unsigned NOT_UOE :1;
[; ;pic18f26j53.h: 8628: };
[; ;pic18f26j53.h: 8629: struct {
[; ;pic18f26j53.h: 8630: unsigned T1CKI :1;
[; ;pic18f26j53.h: 8631: unsigned nUOE :1;
[; ;pic18f26j53.h: 8632: unsigned CTPLS :1;
[; ;pic18f26j53.h: 8633: unsigned :1;
[; ;pic18f26j53.h: 8634: unsigned VM :1;
[; ;pic18f26j53.h: 8635: unsigned VP :1;
[; ;pic18f26j53.h: 8636: unsigned TX1 :1;
[; ;pic18f26j53.h: 8637: unsigned RX1 :1;
[; ;pic18f26j53.h: 8638: };
[; ;pic18f26j53.h: 8639: struct {
[; ;pic18f26j53.h: 8640: unsigned RP11 :1;
[; ;pic18f26j53.h: 8641: unsigned RP12 :1;
[; ;pic18f26j53.h: 8642: unsigned RP13 :1;
[; ;pic18f26j53.h: 8643: unsigned :3;
[; ;pic18f26j53.h: 8644: unsigned CK1 :1;
[; ;pic18f26j53.h: 8645: unsigned DT1 :1;
[; ;pic18f26j53.h: 8646: };
[; ;pic18f26j53.h: 8647: struct {
[; ;pic18f26j53.h: 8648: unsigned :6;
[; ;pic18f26j53.h: 8649: unsigned RP17 :1;
[; ;pic18f26j53.h: 8650: unsigned SDO1 :1;
[; ;pic18f26j53.h: 8651: };
[; ;pic18f26j53.h: 8652: struct {
[; ;pic18f26j53.h: 8653: unsigned :2;
[; ;pic18f26j53.h: 8654: unsigned C2IND :1;
[; ;pic18f26j53.h: 8655: unsigned :4;
[; ;pic18f26j53.h: 8656: unsigned RP18 :1;
[; ;pic18f26j53.h: 8657: };
[; ;pic18f26j53.h: 8658: struct {
[; ;pic18f26j53.h: 8659: unsigned :1;
[; ;pic18f26j53.h: 8660: unsigned CCP8 :1;
[; ;pic18f26j53.h: 8661: unsigned :4;
[; ;pic18f26j53.h: 8662: unsigned CCP9 :1;
[; ;pic18f26j53.h: 8663: unsigned CCP10 :1;
[; ;pic18f26j53.h: 8664: };
[; ;pic18f26j53.h: 8665: struct {
[; ;pic18f26j53.h: 8666: unsigned :1;
[; ;pic18f26j53.h: 8667: unsigned CCP2 :1;
[; ;pic18f26j53.h: 8668: unsigned PA1 :1;
[; ;pic18f26j53.h: 8669: };
[; ;pic18f26j53.h: 8670: struct {
[; ;pic18f26j53.h: 8671: unsigned :1;
[; ;pic18f26j53.h: 8672: unsigned PA2 :1;
[; ;pic18f26j53.h: 8673: };
[; ;pic18f26j53.h: 8674: } PORTCbits_t;
[; ;pic18f26j53.h: 8675: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f26j53.h: 8854: extern volatile unsigned char HLVDCON @ 0xF85;
"8856
[; ;pic18f26j53.h: 8856: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f26j53.h: 8859: typedef union {
[; ;pic18f26j53.h: 8860: struct {
[; ;pic18f26j53.h: 8861: unsigned HLVDL :4;
[; ;pic18f26j53.h: 8862: unsigned HLVDEN :1;
[; ;pic18f26j53.h: 8863: unsigned IRVST :1;
[; ;pic18f26j53.h: 8864: unsigned BGVST :1;
[; ;pic18f26j53.h: 8865: unsigned VDIRMAG :1;
[; ;pic18f26j53.h: 8866: };
[; ;pic18f26j53.h: 8867: struct {
[; ;pic18f26j53.h: 8868: unsigned HLVDL0 :1;
[; ;pic18f26j53.h: 8869: unsigned HLVDL1 :1;
[; ;pic18f26j53.h: 8870: unsigned HLVDL2 :1;
[; ;pic18f26j53.h: 8871: unsigned HLVDL3 :1;
[; ;pic18f26j53.h: 8872: };
[; ;pic18f26j53.h: 8873: } HLVDCONbits_t;
[; ;pic18f26j53.h: 8874: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f26j53.h: 8923: extern volatile unsigned char DMACON2 @ 0xF86;
"8925
[; ;pic18f26j53.h: 8925: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f26j53.h: 8928: typedef union {
[; ;pic18f26j53.h: 8929: struct {
[; ;pic18f26j53.h: 8930: unsigned INTLVL :4;
[; ;pic18f26j53.h: 8931: unsigned DLYCYC :4;
[; ;pic18f26j53.h: 8932: };
[; ;pic18f26j53.h: 8933: struct {
[; ;pic18f26j53.h: 8934: unsigned INTLVL0 :1;
[; ;pic18f26j53.h: 8935: unsigned INTLVL1 :1;
[; ;pic18f26j53.h: 8936: unsigned INTLVL2 :1;
[; ;pic18f26j53.h: 8937: unsigned INTLVL3 :1;
[; ;pic18f26j53.h: 8938: unsigned DLYCYC0 :1;
[; ;pic18f26j53.h: 8939: unsigned DLYCYC1 :1;
[; ;pic18f26j53.h: 8940: unsigned DLYCYC2 :1;
[; ;pic18f26j53.h: 8941: unsigned DLYCYC3 :1;
[; ;pic18f26j53.h: 8942: };
[; ;pic18f26j53.h: 8943: } DMACON2bits_t;
[; ;pic18f26j53.h: 8944: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f26j53.h: 8998: extern volatile unsigned char OSCCON2 @ 0xF87;
"9000
[; ;pic18f26j53.h: 9000: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f26j53.h: 9003: typedef union {
[; ;pic18f26j53.h: 9004: struct {
[; ;pic18f26j53.h: 9005: unsigned :2;
[; ;pic18f26j53.h: 9006: unsigned PRISD :1;
[; ;pic18f26j53.h: 9007: unsigned SOSCGO :1;
[; ;pic18f26j53.h: 9008: unsigned SOSCDRV :1;
[; ;pic18f26j53.h: 9009: unsigned :1;
[; ;pic18f26j53.h: 9010: unsigned SOSCRUN :1;
[; ;pic18f26j53.h: 9011: };
[; ;pic18f26j53.h: 9012: } OSCCON2bits_t;
[; ;pic18f26j53.h: 9013: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f26j53.h: 9037: extern volatile unsigned char DMACON1 @ 0xF88;
"9039
[; ;pic18f26j53.h: 9039: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f26j53.h: 9042: typedef union {
[; ;pic18f26j53.h: 9043: struct {
[; ;pic18f26j53.h: 9044: unsigned DMAEN :1;
[; ;pic18f26j53.h: 9045: unsigned DLYINTEN :1;
[; ;pic18f26j53.h: 9046: unsigned DUPLEX0 :1;
[; ;pic18f26j53.h: 9047: unsigned DUPLEX1 :1;
[; ;pic18f26j53.h: 9048: unsigned RXINC :1;
[; ;pic18f26j53.h: 9049: unsigned TXINC :1;
[; ;pic18f26j53.h: 9050: unsigned SSCON0 :1;
[; ;pic18f26j53.h: 9051: unsigned SSCON1 :1;
[; ;pic18f26j53.h: 9052: };
[; ;pic18f26j53.h: 9053: } DMACON1bits_t;
[; ;pic18f26j53.h: 9054: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f26j53.h: 9098: extern volatile unsigned char LATA @ 0xF89;
"9100
[; ;pic18f26j53.h: 9100: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f26j53.h: 9103: typedef union {
[; ;pic18f26j53.h: 9104: struct {
[; ;pic18f26j53.h: 9105: unsigned LATA0 :1;
[; ;pic18f26j53.h: 9106: unsigned LATA1 :1;
[; ;pic18f26j53.h: 9107: unsigned LATA2 :1;
[; ;pic18f26j53.h: 9108: unsigned LATA3 :1;
[; ;pic18f26j53.h: 9109: unsigned :1;
[; ;pic18f26j53.h: 9110: unsigned LATA5 :1;
[; ;pic18f26j53.h: 9111: unsigned LATA6 :1;
[; ;pic18f26j53.h: 9112: unsigned LATA7 :1;
[; ;pic18f26j53.h: 9113: };
[; ;pic18f26j53.h: 9114: struct {
[; ;pic18f26j53.h: 9115: unsigned LA0 :1;
[; ;pic18f26j53.h: 9116: unsigned LA1 :1;
[; ;pic18f26j53.h: 9117: unsigned LA2 :1;
[; ;pic18f26j53.h: 9118: unsigned LA3 :1;
[; ;pic18f26j53.h: 9119: unsigned :1;
[; ;pic18f26j53.h: 9120: unsigned LA5 :1;
[; ;pic18f26j53.h: 9121: unsigned LA6 :1;
[; ;pic18f26j53.h: 9122: unsigned LA7 :1;
[; ;pic18f26j53.h: 9123: };
[; ;pic18f26j53.h: 9124: } LATAbits_t;
[; ;pic18f26j53.h: 9125: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f26j53.h: 9199: extern volatile unsigned char LATB @ 0xF8A;
"9201
[; ;pic18f26j53.h: 9201: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f26j53.h: 9204: typedef union {
[; ;pic18f26j53.h: 9205: struct {
[; ;pic18f26j53.h: 9206: unsigned LATB0 :1;
[; ;pic18f26j53.h: 9207: unsigned LATB1 :1;
[; ;pic18f26j53.h: 9208: unsigned LATB2 :1;
[; ;pic18f26j53.h: 9209: unsigned LATB3 :1;
[; ;pic18f26j53.h: 9210: unsigned LATB4 :1;
[; ;pic18f26j53.h: 9211: unsigned LATB5 :1;
[; ;pic18f26j53.h: 9212: unsigned LATB6 :1;
[; ;pic18f26j53.h: 9213: unsigned LATB7 :1;
[; ;pic18f26j53.h: 9214: };
[; ;pic18f26j53.h: 9215: struct {
[; ;pic18f26j53.h: 9216: unsigned LB0 :1;
[; ;pic18f26j53.h: 9217: unsigned LB1 :1;
[; ;pic18f26j53.h: 9218: unsigned LB2 :1;
[; ;pic18f26j53.h: 9219: unsigned LB3 :1;
[; ;pic18f26j53.h: 9220: unsigned LB4 :1;
[; ;pic18f26j53.h: 9221: unsigned LB5 :1;
[; ;pic18f26j53.h: 9222: unsigned LB6 :1;
[; ;pic18f26j53.h: 9223: unsigned LB7 :1;
[; ;pic18f26j53.h: 9224: };
[; ;pic18f26j53.h: 9225: } LATBbits_t;
[; ;pic18f26j53.h: 9226: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f26j53.h: 9310: extern volatile unsigned char LATC @ 0xF8B;
"9312
[; ;pic18f26j53.h: 9312: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f26j53.h: 9315: typedef union {
[; ;pic18f26j53.h: 9316: struct {
[; ;pic18f26j53.h: 9317: unsigned LATC0 :1;
[; ;pic18f26j53.h: 9318: unsigned LATC1 :1;
[; ;pic18f26j53.h: 9319: unsigned LATC2 :1;
[; ;pic18f26j53.h: 9320: unsigned :3;
[; ;pic18f26j53.h: 9321: unsigned LATC6 :1;
[; ;pic18f26j53.h: 9322: unsigned LATC7 :1;
[; ;pic18f26j53.h: 9323: };
[; ;pic18f26j53.h: 9324: struct {
[; ;pic18f26j53.h: 9325: unsigned LC0 :1;
[; ;pic18f26j53.h: 9326: unsigned LC1 :1;
[; ;pic18f26j53.h: 9327: unsigned LC2 :1;
[; ;pic18f26j53.h: 9328: unsigned :3;
[; ;pic18f26j53.h: 9329: unsigned LC6 :1;
[; ;pic18f26j53.h: 9330: unsigned LC7 :1;
[; ;pic18f26j53.h: 9331: };
[; ;pic18f26j53.h: 9332: } LATCbits_t;
[; ;pic18f26j53.h: 9333: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f26j53.h: 9387: extern volatile unsigned char PIE4 @ 0xF8E;
"9389
[; ;pic18f26j53.h: 9389: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f26j53.h: 9392: typedef union {
[; ;pic18f26j53.h: 9393: struct {
[; ;pic18f26j53.h: 9394: unsigned CCP3IE :1;
[; ;pic18f26j53.h: 9395: unsigned CCP4IE :1;
[; ;pic18f26j53.h: 9396: unsigned CCP5IE :1;
[; ;pic18f26j53.h: 9397: unsigned CCP6IE :1;
[; ;pic18f26j53.h: 9398: unsigned CCP7IE :1;
[; ;pic18f26j53.h: 9399: unsigned CCP8IE :1;
[; ;pic18f26j53.h: 9400: unsigned CCP9IE :1;
[; ;pic18f26j53.h: 9401: unsigned CCP10IE :1;
[; ;pic18f26j53.h: 9402: };
[; ;pic18f26j53.h: 9403: } PIE4bits_t;
[; ;pic18f26j53.h: 9404: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f26j53.h: 9448: extern volatile unsigned char PIR4 @ 0xF8F;
"9450
[; ;pic18f26j53.h: 9450: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f26j53.h: 9453: typedef union {
[; ;pic18f26j53.h: 9454: struct {
[; ;pic18f26j53.h: 9455: unsigned CCP3IF :1;
[; ;pic18f26j53.h: 9456: unsigned CCP4IF :1;
[; ;pic18f26j53.h: 9457: unsigned CCP5IF :1;
[; ;pic18f26j53.h: 9458: unsigned CCP6IF :1;
[; ;pic18f26j53.h: 9459: unsigned CCP7IF :1;
[; ;pic18f26j53.h: 9460: unsigned CCP8IF :1;
[; ;pic18f26j53.h: 9461: unsigned CCP9IF :1;
[; ;pic18f26j53.h: 9462: unsigned CCP10IF :1;
[; ;pic18f26j53.h: 9463: };
[; ;pic18f26j53.h: 9464: } PIR4bits_t;
[; ;pic18f26j53.h: 9465: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f26j53.h: 9509: extern volatile unsigned char IPR4 @ 0xF90;
"9511
[; ;pic18f26j53.h: 9511: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f26j53.h: 9514: typedef union {
[; ;pic18f26j53.h: 9515: struct {
[; ;pic18f26j53.h: 9516: unsigned CCP3IP :1;
[; ;pic18f26j53.h: 9517: unsigned CCP4IP :1;
[; ;pic18f26j53.h: 9518: unsigned CCP5IP :1;
[; ;pic18f26j53.h: 9519: unsigned CCP6IP :1;
[; ;pic18f26j53.h: 9520: unsigned CCP7IP :1;
[; ;pic18f26j53.h: 9521: unsigned CCP8IP :1;
[; ;pic18f26j53.h: 9522: unsigned CCP9IP :1;
[; ;pic18f26j53.h: 9523: unsigned CCP10IP :1;
[; ;pic18f26j53.h: 9524: };
[; ;pic18f26j53.h: 9525: struct {
[; ;pic18f26j53.h: 9526: unsigned CCIP3IP :1;
[; ;pic18f26j53.h: 9527: };
[; ;pic18f26j53.h: 9528: } IPR4bits_t;
[; ;pic18f26j53.h: 9529: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f26j53.h: 9578: extern volatile unsigned char PIE5 @ 0xF91;
"9580
[; ;pic18f26j53.h: 9580: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f26j53.h: 9583: typedef union {
[; ;pic18f26j53.h: 9584: struct {
[; ;pic18f26j53.h: 9585: unsigned TMR1GIE :1;
[; ;pic18f26j53.h: 9586: unsigned TMR5GIE :1;
[; ;pic18f26j53.h: 9587: unsigned TMR5IE :1;
[; ;pic18f26j53.h: 9588: unsigned TMR6IE :1;
[; ;pic18f26j53.h: 9589: unsigned TMR8IE :1;
[; ;pic18f26j53.h: 9590: unsigned CM3IE :1;
[; ;pic18f26j53.h: 9591: };
[; ;pic18f26j53.h: 9592: } PIE5bits_t;
[; ;pic18f26j53.h: 9593: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f26j53.h: 9627: extern volatile unsigned char TRISA @ 0xF92;
"9629
[; ;pic18f26j53.h: 9629: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f26j53.h: 9632: typedef union {
[; ;pic18f26j53.h: 9633: struct {
[; ;pic18f26j53.h: 9634: unsigned TRISA0 :1;
[; ;pic18f26j53.h: 9635: unsigned TRISA1 :1;
[; ;pic18f26j53.h: 9636: unsigned TRISA2 :1;
[; ;pic18f26j53.h: 9637: unsigned TRISA3 :1;
[; ;pic18f26j53.h: 9638: unsigned :1;
[; ;pic18f26j53.h: 9639: unsigned TRISA5 :1;
[; ;pic18f26j53.h: 9640: unsigned TRISA6 :1;
[; ;pic18f26j53.h: 9641: unsigned TRISA7 :1;
[; ;pic18f26j53.h: 9642: };
[; ;pic18f26j53.h: 9643: } TRISAbits_t;
[; ;pic18f26j53.h: 9644: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f26j53.h: 9683: extern volatile unsigned char TRISB @ 0xF93;
"9685
[; ;pic18f26j53.h: 9685: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f26j53.h: 9688: typedef union {
[; ;pic18f26j53.h: 9689: struct {
[; ;pic18f26j53.h: 9690: unsigned TRISB0 :1;
[; ;pic18f26j53.h: 9691: unsigned TRISB1 :1;
[; ;pic18f26j53.h: 9692: unsigned TRISB2 :1;
[; ;pic18f26j53.h: 9693: unsigned TRISB3 :1;
[; ;pic18f26j53.h: 9694: unsigned TRISB4 :1;
[; ;pic18f26j53.h: 9695: unsigned TRISB5 :1;
[; ;pic18f26j53.h: 9696: unsigned TRISB6 :1;
[; ;pic18f26j53.h: 9697: unsigned TRISB7 :1;
[; ;pic18f26j53.h: 9698: };
[; ;pic18f26j53.h: 9699: } TRISBbits_t;
[; ;pic18f26j53.h: 9700: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f26j53.h: 9744: extern volatile unsigned char TRISC @ 0xF94;
"9746
[; ;pic18f26j53.h: 9746: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f26j53.h: 9749: typedef union {
[; ;pic18f26j53.h: 9750: struct {
[; ;pic18f26j53.h: 9751: unsigned TRISC0 :1;
[; ;pic18f26j53.h: 9752: unsigned TRISC1 :1;
[; ;pic18f26j53.h: 9753: unsigned TRISC2 :1;
[; ;pic18f26j53.h: 9754: unsigned :3;
[; ;pic18f26j53.h: 9755: unsigned TRISC6 :1;
[; ;pic18f26j53.h: 9756: unsigned TRISC7 :1;
[; ;pic18f26j53.h: 9757: };
[; ;pic18f26j53.h: 9758: } TRISCbits_t;
[; ;pic18f26j53.h: 9759: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f26j53.h: 9788: extern volatile unsigned char T3GCON @ 0xF97;
"9790
[; ;pic18f26j53.h: 9790: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f26j53.h: 9793: typedef union {
[; ;pic18f26j53.h: 9794: struct {
[; ;pic18f26j53.h: 9795: unsigned T3GSS0 :1;
[; ;pic18f26j53.h: 9796: unsigned T3GSS1 :1;
[; ;pic18f26j53.h: 9797: unsigned T3GVAL :1;
[; ;pic18f26j53.h: 9798: unsigned T3GGO_T3DONE :1;
[; ;pic18f26j53.h: 9799: unsigned T3GSPM :1;
[; ;pic18f26j53.h: 9800: unsigned T3GTM :1;
[; ;pic18f26j53.h: 9801: unsigned T3GPOL :1;
[; ;pic18f26j53.h: 9802: unsigned TMR3GE :1;
[; ;pic18f26j53.h: 9803: };
[; ;pic18f26j53.h: 9804: struct {
[; ;pic18f26j53.h: 9805: unsigned :3;
[; ;pic18f26j53.h: 9806: unsigned T3GGO :1;
[; ;pic18f26j53.h: 9807: };
[; ;pic18f26j53.h: 9808: struct {
[; ;pic18f26j53.h: 9809: unsigned :3;
[; ;pic18f26j53.h: 9810: unsigned NOT_T3DONE :1;
[; ;pic18f26j53.h: 9811: };
[; ;pic18f26j53.h: 9812: struct {
[; ;pic18f26j53.h: 9813: unsigned :3;
[; ;pic18f26j53.h: 9814: unsigned nT3DONE :1;
[; ;pic18f26j53.h: 9815: };
[; ;pic18f26j53.h: 9816: } T3GCONbits_t;
[; ;pic18f26j53.h: 9817: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f26j53.h: 9876: extern volatile unsigned char PIR5 @ 0xF98;
"9878
[; ;pic18f26j53.h: 9878: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f26j53.h: 9881: typedef union {
[; ;pic18f26j53.h: 9882: struct {
[; ;pic18f26j53.h: 9883: unsigned TMR1GIF :1;
[; ;pic18f26j53.h: 9884: unsigned TMR5GIF :1;
[; ;pic18f26j53.h: 9885: unsigned TMR5IF :1;
[; ;pic18f26j53.h: 9886: unsigned TMR6IF :1;
[; ;pic18f26j53.h: 9887: unsigned TMR8IF :1;
[; ;pic18f26j53.h: 9888: unsigned CM3IF :1;
[; ;pic18f26j53.h: 9889: };
[; ;pic18f26j53.h: 9890: } PIR5bits_t;
[; ;pic18f26j53.h: 9891: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f26j53.h: 9925: extern volatile unsigned char IPR5 @ 0xF99;
"9927
[; ;pic18f26j53.h: 9927: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f26j53.h: 9930: typedef union {
[; ;pic18f26j53.h: 9931: struct {
[; ;pic18f26j53.h: 9932: unsigned TMR1GIP :1;
[; ;pic18f26j53.h: 9933: unsigned TMR5GIP :1;
[; ;pic18f26j53.h: 9934: unsigned TMR5IP :1;
[; ;pic18f26j53.h: 9935: unsigned TMR6IP :1;
[; ;pic18f26j53.h: 9936: unsigned TMR8IP :1;
[; ;pic18f26j53.h: 9937: unsigned CM3IP :1;
[; ;pic18f26j53.h: 9938: };
[; ;pic18f26j53.h: 9939: struct {
[; ;pic18f26j53.h: 9940: unsigned CCH05 :1;
[; ;pic18f26j53.h: 9941: unsigned CCH15 :1;
[; ;pic18f26j53.h: 9942: unsigned :1;
[; ;pic18f26j53.h: 9943: unsigned EVPOL05 :1;
[; ;pic18f26j53.h: 9944: unsigned EVPOL15 :1;
[; ;pic18f26j53.h: 9945: };
[; ;pic18f26j53.h: 9946: } IPR5bits_t;
[; ;pic18f26j53.h: 9947: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f26j53.h: 10001: extern volatile unsigned char T1GCON @ 0xF9A;
"10003
[; ;pic18f26j53.h: 10003: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f26j53.h: 10006: typedef union {
[; ;pic18f26j53.h: 10007: struct {
[; ;pic18f26j53.h: 10008: unsigned :3;
[; ;pic18f26j53.h: 10009: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f26j53.h: 10010: };
[; ;pic18f26j53.h: 10011: struct {
[; ;pic18f26j53.h: 10012: unsigned T1GSS0 :1;
[; ;pic18f26j53.h: 10013: unsigned T1GSS1 :1;
[; ;pic18f26j53.h: 10014: unsigned T1GVAL :1;
[; ;pic18f26j53.h: 10015: unsigned T1GGO_nT1DONE :1;
[; ;pic18f26j53.h: 10016: unsigned T1GSPM :1;
[; ;pic18f26j53.h: 10017: unsigned T1GTM :1;
[; ;pic18f26j53.h: 10018: unsigned T1GPOL :1;
[; ;pic18f26j53.h: 10019: unsigned TMR1GE :1;
[; ;pic18f26j53.h: 10020: };
[; ;pic18f26j53.h: 10021: struct {
[; ;pic18f26j53.h: 10022: unsigned :3;
[; ;pic18f26j53.h: 10023: unsigned T1GGO :1;
[; ;pic18f26j53.h: 10024: };
[; ;pic18f26j53.h: 10025: struct {
[; ;pic18f26j53.h: 10026: unsigned :3;
[; ;pic18f26j53.h: 10027: unsigned NOT_T1DONE :1;
[; ;pic18f26j53.h: 10028: };
[; ;pic18f26j53.h: 10029: struct {
[; ;pic18f26j53.h: 10030: unsigned :3;
[; ;pic18f26j53.h: 10031: unsigned nT1DONE :1;
[; ;pic18f26j53.h: 10032: };
[; ;pic18f26j53.h: 10033: struct {
[; ;pic18f26j53.h: 10034: unsigned :3;
[; ;pic18f26j53.h: 10035: unsigned T1DONE :1;
[; ;pic18f26j53.h: 10036: };
[; ;pic18f26j53.h: 10037: } T1GCONbits_t;
[; ;pic18f26j53.h: 10038: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f26j53.h: 10107: extern volatile unsigned char OSCTUNE @ 0xF9B;
"10109
[; ;pic18f26j53.h: 10109: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f26j53.h: 10112: typedef union {
[; ;pic18f26j53.h: 10113: struct {
[; ;pic18f26j53.h: 10114: unsigned TUN :6;
[; ;pic18f26j53.h: 10115: unsigned PLLEN :1;
[; ;pic18f26j53.h: 10116: unsigned INTSRC :1;
[; ;pic18f26j53.h: 10117: };
[; ;pic18f26j53.h: 10118: struct {
[; ;pic18f26j53.h: 10119: unsigned TUN0 :1;
[; ;pic18f26j53.h: 10120: unsigned TUN1 :1;
[; ;pic18f26j53.h: 10121: unsigned TUN2 :1;
[; ;pic18f26j53.h: 10122: unsigned TUN3 :1;
[; ;pic18f26j53.h: 10123: unsigned TUN4 :1;
[; ;pic18f26j53.h: 10124: unsigned TUN5 :1;
[; ;pic18f26j53.h: 10125: };
[; ;pic18f26j53.h: 10126: } OSCTUNEbits_t;
[; ;pic18f26j53.h: 10127: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f26j53.h: 10176: extern volatile unsigned char RCSTA2 @ 0xF9C;
"10178
[; ;pic18f26j53.h: 10178: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f26j53.h: 10181: typedef union {
[; ;pic18f26j53.h: 10182: struct {
[; ;pic18f26j53.h: 10183: unsigned RX9D :1;
[; ;pic18f26j53.h: 10184: unsigned OERR :1;
[; ;pic18f26j53.h: 10185: unsigned FERR :1;
[; ;pic18f26j53.h: 10186: unsigned ADDEN :1;
[; ;pic18f26j53.h: 10187: unsigned CREN :1;
[; ;pic18f26j53.h: 10188: unsigned SREN :1;
[; ;pic18f26j53.h: 10189: unsigned RX9 :1;
[; ;pic18f26j53.h: 10190: unsigned SPEN :1;
[; ;pic18f26j53.h: 10191: };
[; ;pic18f26j53.h: 10192: struct {
[; ;pic18f26j53.h: 10193: unsigned RX9D2 :1;
[; ;pic18f26j53.h: 10194: unsigned OERR2 :1;
[; ;pic18f26j53.h: 10195: unsigned FERR2 :1;
[; ;pic18f26j53.h: 10196: unsigned ADDEN2 :1;
[; ;pic18f26j53.h: 10197: unsigned CREN2 :1;
[; ;pic18f26j53.h: 10198: unsigned SREN2 :1;
[; ;pic18f26j53.h: 10199: unsigned RX92 :1;
[; ;pic18f26j53.h: 10200: unsigned SPEN2 :1;
[; ;pic18f26j53.h: 10201: };
[; ;pic18f26j53.h: 10202: struct {
[; ;pic18f26j53.h: 10203: unsigned RCD82 :1;
[; ;pic18f26j53.h: 10204: unsigned :5;
[; ;pic18f26j53.h: 10205: unsigned RC8_92 :1;
[; ;pic18f26j53.h: 10206: };
[; ;pic18f26j53.h: 10207: struct {
[; ;pic18f26j53.h: 10208: unsigned :6;
[; ;pic18f26j53.h: 10209: unsigned RC92 :1;
[; ;pic18f26j53.h: 10210: };
[; ;pic18f26j53.h: 10211: } RCSTA2bits_t;
[; ;pic18f26j53.h: 10212: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f26j53.h: 10311: extern volatile unsigned char PIE1 @ 0xF9D;
"10313
[; ;pic18f26j53.h: 10313: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f26j53.h: 10316: typedef union {
[; ;pic18f26j53.h: 10317: struct {
[; ;pic18f26j53.h: 10318: unsigned TMR1IE :1;
[; ;pic18f26j53.h: 10319: unsigned TMR2IE :1;
[; ;pic18f26j53.h: 10320: unsigned CCP1IE :1;
[; ;pic18f26j53.h: 10321: unsigned SSP1IE :1;
[; ;pic18f26j53.h: 10322: unsigned TX1IE :1;
[; ;pic18f26j53.h: 10323: unsigned RC1IE :1;
[; ;pic18f26j53.h: 10324: unsigned ADIE :1;
[; ;pic18f26j53.h: 10325: };
[; ;pic18f26j53.h: 10326: struct {
[; ;pic18f26j53.h: 10327: unsigned :3;
[; ;pic18f26j53.h: 10328: unsigned SSPIE :1;
[; ;pic18f26j53.h: 10329: unsigned TXIE :1;
[; ;pic18f26j53.h: 10330: unsigned RCIE :1;
[; ;pic18f26j53.h: 10331: };
[; ;pic18f26j53.h: 10332: } PIE1bits_t;
[; ;pic18f26j53.h: 10333: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f26j53.h: 10387: extern volatile unsigned char PIR1 @ 0xF9E;
"10389
[; ;pic18f26j53.h: 10389: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f26j53.h: 10392: typedef union {
[; ;pic18f26j53.h: 10393: struct {
[; ;pic18f26j53.h: 10394: unsigned TMR1IF :1;
[; ;pic18f26j53.h: 10395: unsigned TMR2IF :1;
[; ;pic18f26j53.h: 10396: unsigned CCP1IF :1;
[; ;pic18f26j53.h: 10397: unsigned SSP1IF :1;
[; ;pic18f26j53.h: 10398: unsigned TX1IF :1;
[; ;pic18f26j53.h: 10399: unsigned RC1IF :1;
[; ;pic18f26j53.h: 10400: unsigned ADIF :1;
[; ;pic18f26j53.h: 10401: };
[; ;pic18f26j53.h: 10402: struct {
[; ;pic18f26j53.h: 10403: unsigned :3;
[; ;pic18f26j53.h: 10404: unsigned SSPIF :1;
[; ;pic18f26j53.h: 10405: unsigned TXIF :1;
[; ;pic18f26j53.h: 10406: unsigned RCIF :1;
[; ;pic18f26j53.h: 10407: };
[; ;pic18f26j53.h: 10408: } PIR1bits_t;
[; ;pic18f26j53.h: 10409: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f26j53.h: 10463: extern volatile unsigned char IPR1 @ 0xF9F;
"10465
[; ;pic18f26j53.h: 10465: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f26j53.h: 10468: typedef union {
[; ;pic18f26j53.h: 10469: struct {
[; ;pic18f26j53.h: 10470: unsigned TMR1IP :1;
[; ;pic18f26j53.h: 10471: unsigned TMR2IP :1;
[; ;pic18f26j53.h: 10472: unsigned CCP1IP :1;
[; ;pic18f26j53.h: 10473: unsigned SSP1IP :1;
[; ;pic18f26j53.h: 10474: unsigned TX1IP :1;
[; ;pic18f26j53.h: 10475: unsigned RC1IP :1;
[; ;pic18f26j53.h: 10476: unsigned ADIP :1;
[; ;pic18f26j53.h: 10477: };
[; ;pic18f26j53.h: 10478: struct {
[; ;pic18f26j53.h: 10479: unsigned :3;
[; ;pic18f26j53.h: 10480: unsigned SSPIP :1;
[; ;pic18f26j53.h: 10481: unsigned TXIP :1;
[; ;pic18f26j53.h: 10482: unsigned RCIP :1;
[; ;pic18f26j53.h: 10483: };
[; ;pic18f26j53.h: 10484: } IPR1bits_t;
[; ;pic18f26j53.h: 10485: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f26j53.h: 10539: extern volatile unsigned char PIE2 @ 0xFA0;
"10541
[; ;pic18f26j53.h: 10541: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f26j53.h: 10544: typedef union {
[; ;pic18f26j53.h: 10545: struct {
[; ;pic18f26j53.h: 10546: unsigned CCP2IE :1;
[; ;pic18f26j53.h: 10547: unsigned TMR3IE :1;
[; ;pic18f26j53.h: 10548: unsigned LVDIE :1;
[; ;pic18f26j53.h: 10549: unsigned BCL1IE :1;
[; ;pic18f26j53.h: 10550: unsigned USBIE :1;
[; ;pic18f26j53.h: 10551: unsigned CM1IE :1;
[; ;pic18f26j53.h: 10552: unsigned CM2IE :1;
[; ;pic18f26j53.h: 10553: unsigned OSCFIE :1;
[; ;pic18f26j53.h: 10554: };
[; ;pic18f26j53.h: 10555: struct {
[; ;pic18f26j53.h: 10556: unsigned :2;
[; ;pic18f26j53.h: 10557: unsigned HLVDIE :1;
[; ;pic18f26j53.h: 10558: unsigned BCLIE :1;
[; ;pic18f26j53.h: 10559: };
[; ;pic18f26j53.h: 10560: struct {
[; ;pic18f26j53.h: 10561: unsigned :6;
[; ;pic18f26j53.h: 10562: unsigned CMIE :1;
[; ;pic18f26j53.h: 10563: };
[; ;pic18f26j53.h: 10564: } PIE2bits_t;
[; ;pic18f26j53.h: 10565: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f26j53.h: 10624: extern volatile unsigned char PIR2 @ 0xFA1;
"10626
[; ;pic18f26j53.h: 10626: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f26j53.h: 10629: typedef union {
[; ;pic18f26j53.h: 10630: struct {
[; ;pic18f26j53.h: 10631: unsigned CCP2IF :1;
[; ;pic18f26j53.h: 10632: unsigned TMR3IF :1;
[; ;pic18f26j53.h: 10633: unsigned LVDIF :1;
[; ;pic18f26j53.h: 10634: unsigned BCL1IF :1;
[; ;pic18f26j53.h: 10635: unsigned USBIF :1;
[; ;pic18f26j53.h: 10636: unsigned CM1IF :1;
[; ;pic18f26j53.h: 10637: unsigned CM2IF :1;
[; ;pic18f26j53.h: 10638: unsigned OSCFIF :1;
[; ;pic18f26j53.h: 10639: };
[; ;pic18f26j53.h: 10640: struct {
[; ;pic18f26j53.h: 10641: unsigned :2;
[; ;pic18f26j53.h: 10642: unsigned HLVDIF :1;
[; ;pic18f26j53.h: 10643: unsigned BCLIF :1;
[; ;pic18f26j53.h: 10644: };
[; ;pic18f26j53.h: 10645: struct {
[; ;pic18f26j53.h: 10646: unsigned :6;
[; ;pic18f26j53.h: 10647: unsigned CMIF :1;
[; ;pic18f26j53.h: 10648: };
[; ;pic18f26j53.h: 10649: } PIR2bits_t;
[; ;pic18f26j53.h: 10650: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f26j53.h: 10709: extern volatile unsigned char IPR2 @ 0xFA2;
"10711
[; ;pic18f26j53.h: 10711: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f26j53.h: 10714: typedef union {
[; ;pic18f26j53.h: 10715: struct {
[; ;pic18f26j53.h: 10716: unsigned CCP2IP :1;
[; ;pic18f26j53.h: 10717: unsigned TMR3IP :1;
[; ;pic18f26j53.h: 10718: unsigned LVDIP :1;
[; ;pic18f26j53.h: 10719: unsigned BCL1IP :1;
[; ;pic18f26j53.h: 10720: unsigned USBIP :1;
[; ;pic18f26j53.h: 10721: unsigned CM1IP :1;
[; ;pic18f26j53.h: 10722: unsigned CM2IP :1;
[; ;pic18f26j53.h: 10723: unsigned OSCFIP :1;
[; ;pic18f26j53.h: 10724: };
[; ;pic18f26j53.h: 10725: struct {
[; ;pic18f26j53.h: 10726: unsigned :2;
[; ;pic18f26j53.h: 10727: unsigned HLVDIP :1;
[; ;pic18f26j53.h: 10728: unsigned BCLIP :1;
[; ;pic18f26j53.h: 10729: };
[; ;pic18f26j53.h: 10730: struct {
[; ;pic18f26j53.h: 10731: unsigned :6;
[; ;pic18f26j53.h: 10732: unsigned CMIP :1;
[; ;pic18f26j53.h: 10733: };
[; ;pic18f26j53.h: 10734: } IPR2bits_t;
[; ;pic18f26j53.h: 10735: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f26j53.h: 10794: extern volatile unsigned char PIE3 @ 0xFA3;
"10796
[; ;pic18f26j53.h: 10796: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f26j53.h: 10799: typedef union {
[; ;pic18f26j53.h: 10800: struct {
[; ;pic18f26j53.h: 10801: unsigned RTCCIE :1;
[; ;pic18f26j53.h: 10802: unsigned TMR3GIE :1;
[; ;pic18f26j53.h: 10803: unsigned CTMUIE :1;
[; ;pic18f26j53.h: 10804: unsigned TMR4IE :1;
[; ;pic18f26j53.h: 10805: unsigned TX2IE :1;
[; ;pic18f26j53.h: 10806: unsigned RC2IE :1;
[; ;pic18f26j53.h: 10807: unsigned BCL2IE :1;
[; ;pic18f26j53.h: 10808: unsigned SSP2IE :1;
[; ;pic18f26j53.h: 10809: };
[; ;pic18f26j53.h: 10810: struct {
[; ;pic18f26j53.h: 10811: unsigned RXB0IE :1;
[; ;pic18f26j53.h: 10812: unsigned RXB1IE :1;
[; ;pic18f26j53.h: 10813: unsigned TXB0IE :1;
[; ;pic18f26j53.h: 10814: unsigned TXB1IE :1;
[; ;pic18f26j53.h: 10815: unsigned TXB2IE :1;
[; ;pic18f26j53.h: 10816: };
[; ;pic18f26j53.h: 10817: struct {
[; ;pic18f26j53.h: 10818: unsigned :1;
[; ;pic18f26j53.h: 10819: unsigned RXBNIE :1;
[; ;pic18f26j53.h: 10820: unsigned :2;
[; ;pic18f26j53.h: 10821: unsigned TXBNIE :1;
[; ;pic18f26j53.h: 10822: };
[; ;pic18f26j53.h: 10823: } PIE3bits_t;
[; ;pic18f26j53.h: 10824: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f26j53.h: 10903: extern volatile unsigned char PIR3 @ 0xFA4;
"10905
[; ;pic18f26j53.h: 10905: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f26j53.h: 10908: typedef union {
[; ;pic18f26j53.h: 10909: struct {
[; ;pic18f26j53.h: 10910: unsigned RTCCIF :1;
[; ;pic18f26j53.h: 10911: unsigned TMR3GIF :1;
[; ;pic18f26j53.h: 10912: unsigned CTMUIF :1;
[; ;pic18f26j53.h: 10913: unsigned TMR4IF :1;
[; ;pic18f26j53.h: 10914: unsigned TX2IF :1;
[; ;pic18f26j53.h: 10915: unsigned RC2IF :1;
[; ;pic18f26j53.h: 10916: unsigned BCL2IF :1;
[; ;pic18f26j53.h: 10917: unsigned SSP2IF :1;
[; ;pic18f26j53.h: 10918: };
[; ;pic18f26j53.h: 10919: struct {
[; ;pic18f26j53.h: 10920: unsigned :1;
[; ;pic18f26j53.h: 10921: unsigned RXBNIF :1;
[; ;pic18f26j53.h: 10922: unsigned :2;
[; ;pic18f26j53.h: 10923: unsigned TXBNIF :1;
[; ;pic18f26j53.h: 10924: };
[; ;pic18f26j53.h: 10925: } PIR3bits_t;
[; ;pic18f26j53.h: 10926: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f26j53.h: 10980: extern volatile unsigned char IPR3 @ 0xFA5;
"10982
[; ;pic18f26j53.h: 10982: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f26j53.h: 10985: typedef union {
[; ;pic18f26j53.h: 10986: struct {
[; ;pic18f26j53.h: 10987: unsigned RTCCIP :1;
[; ;pic18f26j53.h: 10988: unsigned TMR3GIP :1;
[; ;pic18f26j53.h: 10989: unsigned CTMUIP :1;
[; ;pic18f26j53.h: 10990: unsigned TMR4IP :1;
[; ;pic18f26j53.h: 10991: unsigned TX2IP :1;
[; ;pic18f26j53.h: 10992: unsigned RC2IP :1;
[; ;pic18f26j53.h: 10993: unsigned BCL2IP :1;
[; ;pic18f26j53.h: 10994: unsigned SSP2IP :1;
[; ;pic18f26j53.h: 10995: };
[; ;pic18f26j53.h: 10996: struct {
[; ;pic18f26j53.h: 10997: unsigned :1;
[; ;pic18f26j53.h: 10998: unsigned RXBNIP :1;
[; ;pic18f26j53.h: 10999: unsigned :2;
[; ;pic18f26j53.h: 11000: unsigned TXBNIP :1;
[; ;pic18f26j53.h: 11001: };
[; ;pic18f26j53.h: 11002: } IPR3bits_t;
[; ;pic18f26j53.h: 11003: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f26j53.h: 11057: extern volatile unsigned char EECON1 @ 0xFA6;
"11059
[; ;pic18f26j53.h: 11059: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f26j53.h: 11062: typedef union {
[; ;pic18f26j53.h: 11063: struct {
[; ;pic18f26j53.h: 11064: unsigned :1;
[; ;pic18f26j53.h: 11065: unsigned WR :1;
[; ;pic18f26j53.h: 11066: unsigned WREN :1;
[; ;pic18f26j53.h: 11067: unsigned WRERR :1;
[; ;pic18f26j53.h: 11068: unsigned FREE :1;
[; ;pic18f26j53.h: 11069: unsigned WPROG :1;
[; ;pic18f26j53.h: 11070: };
[; ;pic18f26j53.h: 11071: } EECON1bits_t;
[; ;pic18f26j53.h: 11072: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f26j53.h: 11101: extern volatile unsigned char EECON2 @ 0xFA7;
"11103
[; ;pic18f26j53.h: 11103: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f26j53.h: 11106: typedef union {
[; ;pic18f26j53.h: 11107: struct {
[; ;pic18f26j53.h: 11108: unsigned EECON2 :8;
[; ;pic18f26j53.h: 11109: };
[; ;pic18f26j53.h: 11110: } EECON2bits_t;
[; ;pic18f26j53.h: 11111: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f26j53.h: 11120: extern volatile unsigned char TXSTA2 @ 0xFA8;
"11122
[; ;pic18f26j53.h: 11122: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f26j53.h: 11125: typedef union {
[; ;pic18f26j53.h: 11126: struct {
[; ;pic18f26j53.h: 11127: unsigned TX9D :1;
[; ;pic18f26j53.h: 11128: unsigned TRMT :1;
[; ;pic18f26j53.h: 11129: unsigned BRGH :1;
[; ;pic18f26j53.h: 11130: unsigned SENDB :1;
[; ;pic18f26j53.h: 11131: unsigned SYNC :1;
[; ;pic18f26j53.h: 11132: unsigned TXEN :1;
[; ;pic18f26j53.h: 11133: unsigned TX9 :1;
[; ;pic18f26j53.h: 11134: unsigned CSRC :1;
[; ;pic18f26j53.h: 11135: };
[; ;pic18f26j53.h: 11136: struct {
[; ;pic18f26j53.h: 11137: unsigned TX9D2 :1;
[; ;pic18f26j53.h: 11138: unsigned TRMT2 :1;
[; ;pic18f26j53.h: 11139: unsigned BRGH2 :1;
[; ;pic18f26j53.h: 11140: unsigned SENDB2 :1;
[; ;pic18f26j53.h: 11141: unsigned SYNC2 :1;
[; ;pic18f26j53.h: 11142: unsigned TXEN2 :1;
[; ;pic18f26j53.h: 11143: unsigned TX92 :1;
[; ;pic18f26j53.h: 11144: unsigned CSRC2 :1;
[; ;pic18f26j53.h: 11145: };
[; ;pic18f26j53.h: 11146: struct {
[; ;pic18f26j53.h: 11147: unsigned TXD82 :1;
[; ;pic18f26j53.h: 11148: unsigned :5;
[; ;pic18f26j53.h: 11149: unsigned TX8_92 :1;
[; ;pic18f26j53.h: 11150: };
[; ;pic18f26j53.h: 11151: } TXSTA2bits_t;
[; ;pic18f26j53.h: 11152: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f26j53.h: 11246: extern volatile unsigned char TXREG2 @ 0xFA9;
"11248
[; ;pic18f26j53.h: 11248: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f26j53.h: 11251: typedef union {
[; ;pic18f26j53.h: 11252: struct {
[; ;pic18f26j53.h: 11253: unsigned TXREG2 :8;
[; ;pic18f26j53.h: 11254: };
[; ;pic18f26j53.h: 11255: } TXREG2bits_t;
[; ;pic18f26j53.h: 11256: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f26j53.h: 11265: extern volatile unsigned char RCREG2 @ 0xFAA;
"11267
[; ;pic18f26j53.h: 11267: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f26j53.h: 11270: typedef union {
[; ;pic18f26j53.h: 11271: struct {
[; ;pic18f26j53.h: 11272: unsigned RCREG2 :8;
[; ;pic18f26j53.h: 11273: };
[; ;pic18f26j53.h: 11274: } RCREG2bits_t;
[; ;pic18f26j53.h: 11275: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f26j53.h: 11284: extern volatile unsigned char SPBRG2 @ 0xFAB;
"11286
[; ;pic18f26j53.h: 11286: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f26j53.h: 11289: typedef union {
[; ;pic18f26j53.h: 11290: struct {
[; ;pic18f26j53.h: 11291: unsigned SPBRG2 :8;
[; ;pic18f26j53.h: 11292: };
[; ;pic18f26j53.h: 11293: } SPBRG2bits_t;
[; ;pic18f26j53.h: 11294: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f26j53.h: 11303: extern volatile unsigned char RCSTA1 @ 0xFAC;
"11305
[; ;pic18f26j53.h: 11305: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f26j53.h: 11308: extern volatile unsigned char RCSTA @ 0xFAC;
"11310
[; ;pic18f26j53.h: 11310: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f26j53.h: 11313: typedef union {
[; ;pic18f26j53.h: 11314: struct {
[; ;pic18f26j53.h: 11315: unsigned RX9D :1;
[; ;pic18f26j53.h: 11316: unsigned OERR :1;
[; ;pic18f26j53.h: 11317: unsigned FERR :1;
[; ;pic18f26j53.h: 11318: unsigned ADDEN :1;
[; ;pic18f26j53.h: 11319: unsigned CREN :1;
[; ;pic18f26j53.h: 11320: unsigned SREN :1;
[; ;pic18f26j53.h: 11321: unsigned RX9 :1;
[; ;pic18f26j53.h: 11322: unsigned SPEN :1;
[; ;pic18f26j53.h: 11323: };
[; ;pic18f26j53.h: 11324: struct {
[; ;pic18f26j53.h: 11325: unsigned RCD8 :1;
[; ;pic18f26j53.h: 11326: unsigned :2;
[; ;pic18f26j53.h: 11327: unsigned ADEN :1;
[; ;pic18f26j53.h: 11328: unsigned :2;
[; ;pic18f26j53.h: 11329: unsigned RC9 :1;
[; ;pic18f26j53.h: 11330: };
[; ;pic18f26j53.h: 11331: struct {
[; ;pic18f26j53.h: 11332: unsigned :6;
[; ;pic18f26j53.h: 11333: unsigned NOT_RC8 :1;
[; ;pic18f26j53.h: 11334: };
[; ;pic18f26j53.h: 11335: struct {
[; ;pic18f26j53.h: 11336: unsigned :6;
[; ;pic18f26j53.h: 11337: unsigned nRC8 :1;
[; ;pic18f26j53.h: 11338: };
[; ;pic18f26j53.h: 11339: struct {
[; ;pic18f26j53.h: 11340: unsigned :6;
[; ;pic18f26j53.h: 11341: unsigned RC8_9 :1;
[; ;pic18f26j53.h: 11342: };
[; ;pic18f26j53.h: 11343: struct {
[; ;pic18f26j53.h: 11344: unsigned RX9D1 :1;
[; ;pic18f26j53.h: 11345: unsigned OERR1 :1;
[; ;pic18f26j53.h: 11346: unsigned FERR1 :1;
[; ;pic18f26j53.h: 11347: unsigned ADDEN1 :1;
[; ;pic18f26j53.h: 11348: unsigned CREN1 :1;
[; ;pic18f26j53.h: 11349: unsigned SREN1 :1;
[; ;pic18f26j53.h: 11350: unsigned RX91 :1;
[; ;pic18f26j53.h: 11351: unsigned SPEN1 :1;
[; ;pic18f26j53.h: 11352: };
[; ;pic18f26j53.h: 11353: struct {
[; ;pic18f26j53.h: 11354: unsigned :5;
[; ;pic18f26j53.h: 11355: unsigned SRENA :1;
[; ;pic18f26j53.h: 11356: };
[; ;pic18f26j53.h: 11357: } RCSTA1bits_t;
[; ;pic18f26j53.h: 11358: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f26j53.h: 11476: typedef union {
[; ;pic18f26j53.h: 11477: struct {
[; ;pic18f26j53.h: 11478: unsigned RX9D :1;
[; ;pic18f26j53.h: 11479: unsigned OERR :1;
[; ;pic18f26j53.h: 11480: unsigned FERR :1;
[; ;pic18f26j53.h: 11481: unsigned ADDEN :1;
[; ;pic18f26j53.h: 11482: unsigned CREN :1;
[; ;pic18f26j53.h: 11483: unsigned SREN :1;
[; ;pic18f26j53.h: 11484: unsigned RX9 :1;
[; ;pic18f26j53.h: 11485: unsigned SPEN :1;
[; ;pic18f26j53.h: 11486: };
[; ;pic18f26j53.h: 11487: struct {
[; ;pic18f26j53.h: 11488: unsigned RCD8 :1;
[; ;pic18f26j53.h: 11489: unsigned :2;
[; ;pic18f26j53.h: 11490: unsigned ADEN :1;
[; ;pic18f26j53.h: 11491: unsigned :2;
[; ;pic18f26j53.h: 11492: unsigned RC9 :1;
[; ;pic18f26j53.h: 11493: };
[; ;pic18f26j53.h: 11494: struct {
[; ;pic18f26j53.h: 11495: unsigned :6;
[; ;pic18f26j53.h: 11496: unsigned NOT_RC8 :1;
[; ;pic18f26j53.h: 11497: };
[; ;pic18f26j53.h: 11498: struct {
[; ;pic18f26j53.h: 11499: unsigned :6;
[; ;pic18f26j53.h: 11500: unsigned nRC8 :1;
[; ;pic18f26j53.h: 11501: };
[; ;pic18f26j53.h: 11502: struct {
[; ;pic18f26j53.h: 11503: unsigned :6;
[; ;pic18f26j53.h: 11504: unsigned RC8_9 :1;
[; ;pic18f26j53.h: 11505: };
[; ;pic18f26j53.h: 11506: struct {
[; ;pic18f26j53.h: 11507: unsigned RX9D1 :1;
[; ;pic18f26j53.h: 11508: unsigned OERR1 :1;
[; ;pic18f26j53.h: 11509: unsigned FERR1 :1;
[; ;pic18f26j53.h: 11510: unsigned ADDEN1 :1;
[; ;pic18f26j53.h: 11511: unsigned CREN1 :1;
[; ;pic18f26j53.h: 11512: unsigned SREN1 :1;
[; ;pic18f26j53.h: 11513: unsigned RX91 :1;
[; ;pic18f26j53.h: 11514: unsigned SPEN1 :1;
[; ;pic18f26j53.h: 11515: };
[; ;pic18f26j53.h: 11516: struct {
[; ;pic18f26j53.h: 11517: unsigned :5;
[; ;pic18f26j53.h: 11518: unsigned SRENA :1;
[; ;pic18f26j53.h: 11519: };
[; ;pic18f26j53.h: 11520: } RCSTAbits_t;
[; ;pic18f26j53.h: 11521: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f26j53.h: 11640: extern volatile unsigned char TXSTA1 @ 0xFAD;
"11642
[; ;pic18f26j53.h: 11642: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f26j53.h: 11645: extern volatile unsigned char TXSTA @ 0xFAD;
"11647
[; ;pic18f26j53.h: 11647: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f26j53.h: 11650: typedef union {
[; ;pic18f26j53.h: 11651: struct {
[; ;pic18f26j53.h: 11652: unsigned TX9D :1;
[; ;pic18f26j53.h: 11653: unsigned TRMT :1;
[; ;pic18f26j53.h: 11654: unsigned BRGH :1;
[; ;pic18f26j53.h: 11655: unsigned SENDB :1;
[; ;pic18f26j53.h: 11656: unsigned SYNC :1;
[; ;pic18f26j53.h: 11657: unsigned TXEN :1;
[; ;pic18f26j53.h: 11658: unsigned TX9 :1;
[; ;pic18f26j53.h: 11659: unsigned CSRC :1;
[; ;pic18f26j53.h: 11660: };
[; ;pic18f26j53.h: 11661: struct {
[; ;pic18f26j53.h: 11662: unsigned TXD8 :1;
[; ;pic18f26j53.h: 11663: unsigned :5;
[; ;pic18f26j53.h: 11664: unsigned TX8_9 :1;
[; ;pic18f26j53.h: 11665: };
[; ;pic18f26j53.h: 11666: struct {
[; ;pic18f26j53.h: 11667: unsigned :6;
[; ;pic18f26j53.h: 11668: unsigned NOT_TX8 :1;
[; ;pic18f26j53.h: 11669: };
[; ;pic18f26j53.h: 11670: struct {
[; ;pic18f26j53.h: 11671: unsigned :6;
[; ;pic18f26j53.h: 11672: unsigned nTX8 :1;
[; ;pic18f26j53.h: 11673: };
[; ;pic18f26j53.h: 11674: struct {
[; ;pic18f26j53.h: 11675: unsigned TX9D1 :1;
[; ;pic18f26j53.h: 11676: unsigned TRMT1 :1;
[; ;pic18f26j53.h: 11677: unsigned BRGH1 :1;
[; ;pic18f26j53.h: 11678: unsigned SENDB1 :1;
[; ;pic18f26j53.h: 11679: unsigned SYNC1 :1;
[; ;pic18f26j53.h: 11680: unsigned TXEN1 :1;
[; ;pic18f26j53.h: 11681: unsigned TX91 :1;
[; ;pic18f26j53.h: 11682: unsigned CSRC1 :1;
[; ;pic18f26j53.h: 11683: };
[; ;pic18f26j53.h: 11684: } TXSTA1bits_t;
[; ;pic18f26j53.h: 11685: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f26j53.h: 11788: typedef union {
[; ;pic18f26j53.h: 11789: struct {
[; ;pic18f26j53.h: 11790: unsigned TX9D :1;
[; ;pic18f26j53.h: 11791: unsigned TRMT :1;
[; ;pic18f26j53.h: 11792: unsigned BRGH :1;
[; ;pic18f26j53.h: 11793: unsigned SENDB :1;
[; ;pic18f26j53.h: 11794: unsigned SYNC :1;
[; ;pic18f26j53.h: 11795: unsigned TXEN :1;
[; ;pic18f26j53.h: 11796: unsigned TX9 :1;
[; ;pic18f26j53.h: 11797: unsigned CSRC :1;
[; ;pic18f26j53.h: 11798: };
[; ;pic18f26j53.h: 11799: struct {
[; ;pic18f26j53.h: 11800: unsigned TXD8 :1;
[; ;pic18f26j53.h: 11801: unsigned :5;
[; ;pic18f26j53.h: 11802: unsigned TX8_9 :1;
[; ;pic18f26j53.h: 11803: };
[; ;pic18f26j53.h: 11804: struct {
[; ;pic18f26j53.h: 11805: unsigned :6;
[; ;pic18f26j53.h: 11806: unsigned NOT_TX8 :1;
[; ;pic18f26j53.h: 11807: };
[; ;pic18f26j53.h: 11808: struct {
[; ;pic18f26j53.h: 11809: unsigned :6;
[; ;pic18f26j53.h: 11810: unsigned nTX8 :1;
[; ;pic18f26j53.h: 11811: };
[; ;pic18f26j53.h: 11812: struct {
[; ;pic18f26j53.h: 11813: unsigned TX9D1 :1;
[; ;pic18f26j53.h: 11814: unsigned TRMT1 :1;
[; ;pic18f26j53.h: 11815: unsigned BRGH1 :1;
[; ;pic18f26j53.h: 11816: unsigned SENDB1 :1;
[; ;pic18f26j53.h: 11817: unsigned SYNC1 :1;
[; ;pic18f26j53.h: 11818: unsigned TXEN1 :1;
[; ;pic18f26j53.h: 11819: unsigned TX91 :1;
[; ;pic18f26j53.h: 11820: unsigned CSRC1 :1;
[; ;pic18f26j53.h: 11821: };
[; ;pic18f26j53.h: 11822: } TXSTAbits_t;
[; ;pic18f26j53.h: 11823: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f26j53.h: 11927: extern volatile unsigned char TXREG1 @ 0xFAE;
"11929
[; ;pic18f26j53.h: 11929: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f26j53.h: 11932: extern volatile unsigned char TXREG @ 0xFAE;
"11934
[; ;pic18f26j53.h: 11934: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f26j53.h: 11937: typedef union {
[; ;pic18f26j53.h: 11938: struct {
[; ;pic18f26j53.h: 11939: unsigned TXREG1 :8;
[; ;pic18f26j53.h: 11940: };
[; ;pic18f26j53.h: 11941: } TXREG1bits_t;
[; ;pic18f26j53.h: 11942: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f26j53.h: 11950: typedef union {
[; ;pic18f26j53.h: 11951: struct {
[; ;pic18f26j53.h: 11952: unsigned TXREG1 :8;
[; ;pic18f26j53.h: 11953: };
[; ;pic18f26j53.h: 11954: } TXREGbits_t;
[; ;pic18f26j53.h: 11955: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f26j53.h: 11964: extern volatile unsigned char RCREG1 @ 0xFAF;
"11966
[; ;pic18f26j53.h: 11966: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f26j53.h: 11969: extern volatile unsigned char RCREG @ 0xFAF;
"11971
[; ;pic18f26j53.h: 11971: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f26j53.h: 11974: typedef union {
[; ;pic18f26j53.h: 11975: struct {
[; ;pic18f26j53.h: 11976: unsigned RCREG1 :8;
[; ;pic18f26j53.h: 11977: };
[; ;pic18f26j53.h: 11978: } RCREG1bits_t;
[; ;pic18f26j53.h: 11979: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f26j53.h: 11987: typedef union {
[; ;pic18f26j53.h: 11988: struct {
[; ;pic18f26j53.h: 11989: unsigned RCREG1 :8;
[; ;pic18f26j53.h: 11990: };
[; ;pic18f26j53.h: 11991: } RCREGbits_t;
[; ;pic18f26j53.h: 11992: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f26j53.h: 12001: extern volatile unsigned char SPBRG1 @ 0xFB0;
"12003
[; ;pic18f26j53.h: 12003: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f26j53.h: 12006: extern volatile unsigned char SPBRG @ 0xFB0;
"12008
[; ;pic18f26j53.h: 12008: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f26j53.h: 12011: typedef union {
[; ;pic18f26j53.h: 12012: struct {
[; ;pic18f26j53.h: 12013: unsigned SPBRG1 :8;
[; ;pic18f26j53.h: 12014: };
[; ;pic18f26j53.h: 12015: } SPBRG1bits_t;
[; ;pic18f26j53.h: 12016: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f26j53.h: 12024: typedef union {
[; ;pic18f26j53.h: 12025: struct {
[; ;pic18f26j53.h: 12026: unsigned SPBRG1 :8;
[; ;pic18f26j53.h: 12027: };
[; ;pic18f26j53.h: 12028: } SPBRGbits_t;
[; ;pic18f26j53.h: 12029: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f26j53.h: 12038: extern volatile unsigned char CTMUICON @ 0xFB1;
"12040
[; ;pic18f26j53.h: 12040: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f26j53.h: 12043: typedef union {
[; ;pic18f26j53.h: 12044: struct {
[; ;pic18f26j53.h: 12045: unsigned IRNG :2;
[; ;pic18f26j53.h: 12046: unsigned ITRIM :6;
[; ;pic18f26j53.h: 12047: };
[; ;pic18f26j53.h: 12048: struct {
[; ;pic18f26j53.h: 12049: unsigned IRNG0 :1;
[; ;pic18f26j53.h: 12050: unsigned IRNG1 :1;
[; ;pic18f26j53.h: 12051: unsigned ITRIM0 :1;
[; ;pic18f26j53.h: 12052: unsigned ITRIM1 :1;
[; ;pic18f26j53.h: 12053: unsigned ITRIM2 :1;
[; ;pic18f26j53.h: 12054: unsigned ITRIM3 :1;
[; ;pic18f26j53.h: 12055: unsigned ITRIM4 :1;
[; ;pic18f26j53.h: 12056: unsigned ITRIM5 :1;
[; ;pic18f26j53.h: 12057: };
[; ;pic18f26j53.h: 12058: } CTMUICONbits_t;
[; ;pic18f26j53.h: 12059: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f26j53.h: 12113: extern volatile unsigned char CTMUCONL @ 0xFB2;
"12115
[; ;pic18f26j53.h: 12115: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f26j53.h: 12118: typedef union {
[; ;pic18f26j53.h: 12119: struct {
[; ;pic18f26j53.h: 12120: unsigned EDG1STAT :1;
[; ;pic18f26j53.h: 12121: unsigned EDG2STAT :1;
[; ;pic18f26j53.h: 12122: unsigned EDG1SEL0 :1;
[; ;pic18f26j53.h: 12123: unsigned EDG1SEL1 :1;
[; ;pic18f26j53.h: 12124: unsigned EDG1POL :1;
[; ;pic18f26j53.h: 12125: unsigned EDG2SEL0 :1;
[; ;pic18f26j53.h: 12126: unsigned EDG2SEL1 :1;
[; ;pic18f26j53.h: 12127: unsigned EDG2POL :1;
[; ;pic18f26j53.h: 12128: };
[; ;pic18f26j53.h: 12129: } CTMUCONLbits_t;
[; ;pic18f26j53.h: 12130: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f26j53.h: 12174: extern volatile unsigned char CTMUCONH @ 0xFB3;
"12176
[; ;pic18f26j53.h: 12176: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f26j53.h: 12179: typedef union {
[; ;pic18f26j53.h: 12180: struct {
[; ;pic18f26j53.h: 12181: unsigned CTTRIG :1;
[; ;pic18f26j53.h: 12182: unsigned IDISSEN :1;
[; ;pic18f26j53.h: 12183: unsigned EDGSEQEN :1;
[; ;pic18f26j53.h: 12184: unsigned EDGEN :1;
[; ;pic18f26j53.h: 12185: unsigned TGEN :1;
[; ;pic18f26j53.h: 12186: unsigned CTMUSIDL :1;
[; ;pic18f26j53.h: 12187: unsigned :1;
[; ;pic18f26j53.h: 12188: unsigned CTMUEN :1;
[; ;pic18f26j53.h: 12189: };
[; ;pic18f26j53.h: 12190: } CTMUCONHbits_t;
[; ;pic18f26j53.h: 12191: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f26j53.h: 12230: extern volatile unsigned char CCP2CON @ 0xFB4;
"12232
[; ;pic18f26j53.h: 12232: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f26j53.h: 12235: extern volatile unsigned char ECCP2CON @ 0xFB4;
"12237
[; ;pic18f26j53.h: 12237: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f26j53.h: 12240: typedef union {
[; ;pic18f26j53.h: 12241: struct {
[; ;pic18f26j53.h: 12242: unsigned CCP2M :4;
[; ;pic18f26j53.h: 12243: unsigned DC2B :2;
[; ;pic18f26j53.h: 12244: unsigned P2M :2;
[; ;pic18f26j53.h: 12245: };
[; ;pic18f26j53.h: 12246: struct {
[; ;pic18f26j53.h: 12247: unsigned CCP2M0 :1;
[; ;pic18f26j53.h: 12248: unsigned CCP2M1 :1;
[; ;pic18f26j53.h: 12249: unsigned CCP2M2 :1;
[; ;pic18f26j53.h: 12250: unsigned CCP2M3 :1;
[; ;pic18f26j53.h: 12251: unsigned DC2B0 :1;
[; ;pic18f26j53.h: 12252: unsigned DC2B1 :1;
[; ;pic18f26j53.h: 12253: unsigned P2M0 :1;
[; ;pic18f26j53.h: 12254: unsigned P2M1 :1;
[; ;pic18f26j53.h: 12255: };
[; ;pic18f26j53.h: 12256: struct {
[; ;pic18f26j53.h: 12257: unsigned :4;
[; ;pic18f26j53.h: 12258: unsigned CCP2Y :1;
[; ;pic18f26j53.h: 12259: unsigned CCP2X :1;
[; ;pic18f26j53.h: 12260: };
[; ;pic18f26j53.h: 12261: } CCP2CONbits_t;
[; ;pic18f26j53.h: 12262: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f26j53.h: 12330: typedef union {
[; ;pic18f26j53.h: 12331: struct {
[; ;pic18f26j53.h: 12332: unsigned CCP2M :4;
[; ;pic18f26j53.h: 12333: unsigned DC2B :2;
[; ;pic18f26j53.h: 12334: unsigned P2M :2;
[; ;pic18f26j53.h: 12335: };
[; ;pic18f26j53.h: 12336: struct {
[; ;pic18f26j53.h: 12337: unsigned CCP2M0 :1;
[; ;pic18f26j53.h: 12338: unsigned CCP2M1 :1;
[; ;pic18f26j53.h: 12339: unsigned CCP2M2 :1;
[; ;pic18f26j53.h: 12340: unsigned CCP2M3 :1;
[; ;pic18f26j53.h: 12341: unsigned DC2B0 :1;
[; ;pic18f26j53.h: 12342: unsigned DC2B1 :1;
[; ;pic18f26j53.h: 12343: unsigned P2M0 :1;
[; ;pic18f26j53.h: 12344: unsigned P2M1 :1;
[; ;pic18f26j53.h: 12345: };
[; ;pic18f26j53.h: 12346: struct {
[; ;pic18f26j53.h: 12347: unsigned :4;
[; ;pic18f26j53.h: 12348: unsigned CCP2Y :1;
[; ;pic18f26j53.h: 12349: unsigned CCP2X :1;
[; ;pic18f26j53.h: 12350: };
[; ;pic18f26j53.h: 12351: } ECCP2CONbits_t;
[; ;pic18f26j53.h: 12352: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f26j53.h: 12421: extern volatile unsigned short CCPR2 @ 0xFB5;
"12423
[; ;pic18f26j53.h: 12423: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f26j53.h: 12427: extern volatile unsigned char CCPR2L @ 0xFB5;
"12429
[; ;pic18f26j53.h: 12429: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f26j53.h: 12432: typedef union {
[; ;pic18f26j53.h: 12433: struct {
[; ;pic18f26j53.h: 12434: unsigned CCPR2L :8;
[; ;pic18f26j53.h: 12435: };
[; ;pic18f26j53.h: 12436: } CCPR2Lbits_t;
[; ;pic18f26j53.h: 12437: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f26j53.h: 12446: extern volatile unsigned char CCPR2H @ 0xFB6;
"12448
[; ;pic18f26j53.h: 12448: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f26j53.h: 12451: typedef union {
[; ;pic18f26j53.h: 12452: struct {
[; ;pic18f26j53.h: 12453: unsigned CCPR2H :8;
[; ;pic18f26j53.h: 12454: };
[; ;pic18f26j53.h: 12455: } CCPR2Hbits_t;
[; ;pic18f26j53.h: 12456: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f26j53.h: 12465: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"12467
[; ;pic18f26j53.h: 12467: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f26j53.h: 12470: extern volatile unsigned char PWM2CON @ 0xFB7;
"12472
[; ;pic18f26j53.h: 12472: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f26j53.h: 12475: typedef union {
[; ;pic18f26j53.h: 12476: struct {
[; ;pic18f26j53.h: 12477: unsigned P2DC :7;
[; ;pic18f26j53.h: 12478: unsigned P2RSEN :1;
[; ;pic18f26j53.h: 12479: };
[; ;pic18f26j53.h: 12480: struct {
[; ;pic18f26j53.h: 12481: unsigned P2DC0 :1;
[; ;pic18f26j53.h: 12482: unsigned P2DC1 :1;
[; ;pic18f26j53.h: 12483: unsigned P2DC2 :1;
[; ;pic18f26j53.h: 12484: unsigned P2DC3 :1;
[; ;pic18f26j53.h: 12485: unsigned P2DC4 :1;
[; ;pic18f26j53.h: 12486: unsigned P2DC5 :1;
[; ;pic18f26j53.h: 12487: unsigned P2DC6 :1;
[; ;pic18f26j53.h: 12488: };
[; ;pic18f26j53.h: 12489: } ECCP2DELbits_t;
[; ;pic18f26j53.h: 12490: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f26j53.h: 12538: typedef union {
[; ;pic18f26j53.h: 12539: struct {
[; ;pic18f26j53.h: 12540: unsigned P2DC :7;
[; ;pic18f26j53.h: 12541: unsigned P2RSEN :1;
[; ;pic18f26j53.h: 12542: };
[; ;pic18f26j53.h: 12543: struct {
[; ;pic18f26j53.h: 12544: unsigned P2DC0 :1;
[; ;pic18f26j53.h: 12545: unsigned P2DC1 :1;
[; ;pic18f26j53.h: 12546: unsigned P2DC2 :1;
[; ;pic18f26j53.h: 12547: unsigned P2DC3 :1;
[; ;pic18f26j53.h: 12548: unsigned P2DC4 :1;
[; ;pic18f26j53.h: 12549: unsigned P2DC5 :1;
[; ;pic18f26j53.h: 12550: unsigned P2DC6 :1;
[; ;pic18f26j53.h: 12551: };
[; ;pic18f26j53.h: 12552: } PWM2CONbits_t;
[; ;pic18f26j53.h: 12553: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f26j53.h: 12602: extern volatile unsigned char ECCP2AS @ 0xFB8;
"12604
[; ;pic18f26j53.h: 12604: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f26j53.h: 12607: typedef union {
[; ;pic18f26j53.h: 12608: struct {
[; ;pic18f26j53.h: 12609: unsigned PSS2BD :2;
[; ;pic18f26j53.h: 12610: unsigned PSS2AC :2;
[; ;pic18f26j53.h: 12611: unsigned ECCP2AS :3;
[; ;pic18f26j53.h: 12612: unsigned ECCP2ASE :1;
[; ;pic18f26j53.h: 12613: };
[; ;pic18f26j53.h: 12614: struct {
[; ;pic18f26j53.h: 12615: unsigned PSS2BD0 :1;
[; ;pic18f26j53.h: 12616: unsigned PSS2BD1 :1;
[; ;pic18f26j53.h: 12617: unsigned PSS2AC0 :1;
[; ;pic18f26j53.h: 12618: unsigned PSS2AC1 :1;
[; ;pic18f26j53.h: 12619: unsigned ECCP2AS0 :1;
[; ;pic18f26j53.h: 12620: unsigned ECCP2AS1 :1;
[; ;pic18f26j53.h: 12621: unsigned ECCP2AS2 :1;
[; ;pic18f26j53.h: 12622: };
[; ;pic18f26j53.h: 12623: } ECCP2ASbits_t;
[; ;pic18f26j53.h: 12624: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f26j53.h: 12683: extern volatile unsigned char PSTR2CON @ 0xFB9;
"12685
[; ;pic18f26j53.h: 12685: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f26j53.h: 12688: typedef union {
[; ;pic18f26j53.h: 12689: struct {
[; ;pic18f26j53.h: 12690: unsigned STRA :1;
[; ;pic18f26j53.h: 12691: unsigned STRB :1;
[; ;pic18f26j53.h: 12692: unsigned STRC :1;
[; ;pic18f26j53.h: 12693: unsigned STRD :1;
[; ;pic18f26j53.h: 12694: unsigned STRSYNC :1;
[; ;pic18f26j53.h: 12695: unsigned :1;
[; ;pic18f26j53.h: 12696: unsigned CMPL0 :1;
[; ;pic18f26j53.h: 12697: unsigned CMPL1 :1;
[; ;pic18f26j53.h: 12698: };
[; ;pic18f26j53.h: 12699: struct {
[; ;pic18f26j53.h: 12700: unsigned P2DC0 :1;
[; ;pic18f26j53.h: 12701: unsigned P2DC1 :1;
[; ;pic18f26j53.h: 12702: unsigned P2DC2 :1;
[; ;pic18f26j53.h: 12703: unsigned P2DC3 :1;
[; ;pic18f26j53.h: 12704: unsigned P2DC4 :1;
[; ;pic18f26j53.h: 12705: unsigned P2DC5 :1;
[; ;pic18f26j53.h: 12706: unsigned P2DC6 :1;
[; ;pic18f26j53.h: 12707: };
[; ;pic18f26j53.h: 12708: struct {
[; ;pic18f26j53.h: 12709: unsigned P2DC02 :1;
[; ;pic18f26j53.h: 12710: unsigned P2DC12 :1;
[; ;pic18f26j53.h: 12711: unsigned P2DC22 :1;
[; ;pic18f26j53.h: 12712: unsigned P2DC32 :1;
[; ;pic18f26j53.h: 12713: unsigned P2DC42 :1;
[; ;pic18f26j53.h: 12714: unsigned :1;
[; ;pic18f26j53.h: 12715: unsigned CMPL02 :1;
[; ;pic18f26j53.h: 12716: unsigned CMPL12 :1;
[; ;pic18f26j53.h: 12717: };
[; ;pic18f26j53.h: 12718: struct {
[; ;pic18f26j53.h: 12719: unsigned P2DC0CON :1;
[; ;pic18f26j53.h: 12720: unsigned P2DC1CON :1;
[; ;pic18f26j53.h: 12721: unsigned P2DC2CON :1;
[; ;pic18f26j53.h: 12722: unsigned P2DC3CON :1;
[; ;pic18f26j53.h: 12723: unsigned P2DC4CON :1;
[; ;pic18f26j53.h: 12724: unsigned :1;
[; ;pic18f26j53.h: 12725: unsigned P2DC62 :1;
[; ;pic18f26j53.h: 12726: };
[; ;pic18f26j53.h: 12727: struct {
[; ;pic18f26j53.h: 12728: unsigned STRA2 :1;
[; ;pic18f26j53.h: 12729: unsigned STRB2 :1;
[; ;pic18f26j53.h: 12730: unsigned STRC2 :1;
[; ;pic18f26j53.h: 12731: unsigned STRD2 :1;
[; ;pic18f26j53.h: 12732: unsigned STRSYNC2 :1;
[; ;pic18f26j53.h: 12733: unsigned :1;
[; ;pic18f26j53.h: 12734: unsigned P2DC6CON :1;
[; ;pic18f26j53.h: 12735: };
[; ;pic18f26j53.h: 12736: struct {
[; ;pic18f26j53.h: 12737: unsigned :5;
[; ;pic18f26j53.h: 12738: unsigned P2DC52 :1;
[; ;pic18f26j53.h: 12739: };
[; ;pic18f26j53.h: 12740: struct {
[; ;pic18f26j53.h: 12741: unsigned :5;
[; ;pic18f26j53.h: 12742: unsigned P2DC5CON :1;
[; ;pic18f26j53.h: 12743: };
[; ;pic18f26j53.h: 12744: } PSTR2CONbits_t;
[; ;pic18f26j53.h: 12745: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f26j53.h: 12924: extern volatile unsigned char CCP1CON @ 0xFBA;
"12926
[; ;pic18f26j53.h: 12926: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f26j53.h: 12929: extern volatile unsigned char ECCP1CON @ 0xFBA;
"12931
[; ;pic18f26j53.h: 12931: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f26j53.h: 12934: typedef union {
[; ;pic18f26j53.h: 12935: struct {
[; ;pic18f26j53.h: 12936: unsigned CCP1M :4;
[; ;pic18f26j53.h: 12937: unsigned DC1B :2;
[; ;pic18f26j53.h: 12938: unsigned P1M :2;
[; ;pic18f26j53.h: 12939: };
[; ;pic18f26j53.h: 12940: struct {
[; ;pic18f26j53.h: 12941: unsigned CCP1M0 :1;
[; ;pic18f26j53.h: 12942: unsigned CCP1M1 :1;
[; ;pic18f26j53.h: 12943: unsigned CCP1M2 :1;
[; ;pic18f26j53.h: 12944: unsigned CCP1M3 :1;
[; ;pic18f26j53.h: 12945: unsigned DC1B0 :1;
[; ;pic18f26j53.h: 12946: unsigned DC1B1 :1;
[; ;pic18f26j53.h: 12947: unsigned P1M0 :1;
[; ;pic18f26j53.h: 12948: unsigned P1M1 :1;
[; ;pic18f26j53.h: 12949: };
[; ;pic18f26j53.h: 12950: struct {
[; ;pic18f26j53.h: 12951: unsigned :4;
[; ;pic18f26j53.h: 12952: unsigned CCP1Y :1;
[; ;pic18f26j53.h: 12953: unsigned CCP1X :1;
[; ;pic18f26j53.h: 12954: };
[; ;pic18f26j53.h: 12955: } CCP1CONbits_t;
[; ;pic18f26j53.h: 12956: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f26j53.h: 13024: typedef union {
[; ;pic18f26j53.h: 13025: struct {
[; ;pic18f26j53.h: 13026: unsigned CCP1M :4;
[; ;pic18f26j53.h: 13027: unsigned DC1B :2;
[; ;pic18f26j53.h: 13028: unsigned P1M :2;
[; ;pic18f26j53.h: 13029: };
[; ;pic18f26j53.h: 13030: struct {
[; ;pic18f26j53.h: 13031: unsigned CCP1M0 :1;
[; ;pic18f26j53.h: 13032: unsigned CCP1M1 :1;
[; ;pic18f26j53.h: 13033: unsigned CCP1M2 :1;
[; ;pic18f26j53.h: 13034: unsigned CCP1M3 :1;
[; ;pic18f26j53.h: 13035: unsigned DC1B0 :1;
[; ;pic18f26j53.h: 13036: unsigned DC1B1 :1;
[; ;pic18f26j53.h: 13037: unsigned P1M0 :1;
[; ;pic18f26j53.h: 13038: unsigned P1M1 :1;
[; ;pic18f26j53.h: 13039: };
[; ;pic18f26j53.h: 13040: struct {
[; ;pic18f26j53.h: 13041: unsigned :4;
[; ;pic18f26j53.h: 13042: unsigned CCP1Y :1;
[; ;pic18f26j53.h: 13043: unsigned CCP1X :1;
[; ;pic18f26j53.h: 13044: };
[; ;pic18f26j53.h: 13045: } ECCP1CONbits_t;
[; ;pic18f26j53.h: 13046: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f26j53.h: 13115: extern volatile unsigned short CCPR1 @ 0xFBB;
"13117
[; ;pic18f26j53.h: 13117: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f26j53.h: 13121: extern volatile unsigned char CCPR1L @ 0xFBB;
"13123
[; ;pic18f26j53.h: 13123: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f26j53.h: 13126: typedef union {
[; ;pic18f26j53.h: 13127: struct {
[; ;pic18f26j53.h: 13128: unsigned CCPR1L :8;
[; ;pic18f26j53.h: 13129: };
[; ;pic18f26j53.h: 13130: } CCPR1Lbits_t;
[; ;pic18f26j53.h: 13131: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f26j53.h: 13140: extern volatile unsigned char CCPR1H @ 0xFBC;
"13142
[; ;pic18f26j53.h: 13142: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f26j53.h: 13145: typedef union {
[; ;pic18f26j53.h: 13146: struct {
[; ;pic18f26j53.h: 13147: unsigned CCPR1H :8;
[; ;pic18f26j53.h: 13148: };
[; ;pic18f26j53.h: 13149: } CCPR1Hbits_t;
[; ;pic18f26j53.h: 13150: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f26j53.h: 13159: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"13161
[; ;pic18f26j53.h: 13161: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f26j53.h: 13164: extern volatile unsigned char PWM1CON @ 0xFBD;
"13166
[; ;pic18f26j53.h: 13166: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f26j53.h: 13169: typedef union {
[; ;pic18f26j53.h: 13170: struct {
[; ;pic18f26j53.h: 13171: unsigned P1DC :7;
[; ;pic18f26j53.h: 13172: unsigned P1RSEN :1;
[; ;pic18f26j53.h: 13173: };
[; ;pic18f26j53.h: 13174: struct {
[; ;pic18f26j53.h: 13175: unsigned P1DC0 :1;
[; ;pic18f26j53.h: 13176: unsigned P1DC1 :1;
[; ;pic18f26j53.h: 13177: unsigned P1DC2 :1;
[; ;pic18f26j53.h: 13178: unsigned P1DC3 :1;
[; ;pic18f26j53.h: 13179: unsigned P1DC4 :1;
[; ;pic18f26j53.h: 13180: unsigned P1DC5 :1;
[; ;pic18f26j53.h: 13181: unsigned P1DC6 :1;
[; ;pic18f26j53.h: 13182: };
[; ;pic18f26j53.h: 13183: } ECCP1DELbits_t;
[; ;pic18f26j53.h: 13184: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f26j53.h: 13232: typedef union {
[; ;pic18f26j53.h: 13233: struct {
[; ;pic18f26j53.h: 13234: unsigned P1DC :7;
[; ;pic18f26j53.h: 13235: unsigned P1RSEN :1;
[; ;pic18f26j53.h: 13236: };
[; ;pic18f26j53.h: 13237: struct {
[; ;pic18f26j53.h: 13238: unsigned P1DC0 :1;
[; ;pic18f26j53.h: 13239: unsigned P1DC1 :1;
[; ;pic18f26j53.h: 13240: unsigned P1DC2 :1;
[; ;pic18f26j53.h: 13241: unsigned P1DC3 :1;
[; ;pic18f26j53.h: 13242: unsigned P1DC4 :1;
[; ;pic18f26j53.h: 13243: unsigned P1DC5 :1;
[; ;pic18f26j53.h: 13244: unsigned P1DC6 :1;
[; ;pic18f26j53.h: 13245: };
[; ;pic18f26j53.h: 13246: } PWM1CONbits_t;
[; ;pic18f26j53.h: 13247: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f26j53.h: 13296: extern volatile unsigned char ECCP1AS @ 0xFBE;
"13298
[; ;pic18f26j53.h: 13298: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f26j53.h: 13301: typedef union {
[; ;pic18f26j53.h: 13302: struct {
[; ;pic18f26j53.h: 13303: unsigned PSS1BD :2;
[; ;pic18f26j53.h: 13304: unsigned PSS1AC :2;
[; ;pic18f26j53.h: 13305: unsigned ECCP1AS :3;
[; ;pic18f26j53.h: 13306: unsigned ECCP1ASE :1;
[; ;pic18f26j53.h: 13307: };
[; ;pic18f26j53.h: 13308: struct {
[; ;pic18f26j53.h: 13309: unsigned PSS1BD0 :1;
[; ;pic18f26j53.h: 13310: unsigned PSS1BD1 :1;
[; ;pic18f26j53.h: 13311: unsigned PSS1AC0 :1;
[; ;pic18f26j53.h: 13312: unsigned PSS1AC1 :1;
[; ;pic18f26j53.h: 13313: unsigned ECCP1AS0 :1;
[; ;pic18f26j53.h: 13314: unsigned ECCP1AS1 :1;
[; ;pic18f26j53.h: 13315: unsigned ECCP1AS2 :1;
[; ;pic18f26j53.h: 13316: };
[; ;pic18f26j53.h: 13317: } ECCP1ASbits_t;
[; ;pic18f26j53.h: 13318: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f26j53.h: 13377: extern volatile unsigned char PSTR1CON @ 0xFBF;
"13379
[; ;pic18f26j53.h: 13379: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f26j53.h: 13382: typedef union {
[; ;pic18f26j53.h: 13383: struct {
[; ;pic18f26j53.h: 13384: unsigned STRA :1;
[; ;pic18f26j53.h: 13385: unsigned STRB :1;
[; ;pic18f26j53.h: 13386: unsigned STRC :1;
[; ;pic18f26j53.h: 13387: unsigned STRD :1;
[; ;pic18f26j53.h: 13388: unsigned STRSYNC :1;
[; ;pic18f26j53.h: 13389: unsigned :1;
[; ;pic18f26j53.h: 13390: unsigned CMPL0 :1;
[; ;pic18f26j53.h: 13391: unsigned CMPL1 :1;
[; ;pic18f26j53.h: 13392: };
[; ;pic18f26j53.h: 13393: } PSTR1CONbits_t;
[; ;pic18f26j53.h: 13394: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f26j53.h: 13433: extern volatile unsigned char WDTCON @ 0xFC0;
"13435
[; ;pic18f26j53.h: 13435: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f26j53.h: 13438: typedef union {
[; ;pic18f26j53.h: 13439: struct {
[; ;pic18f26j53.h: 13440: unsigned SWDTEN :1;
[; ;pic18f26j53.h: 13441: unsigned ULPSINK :1;
[; ;pic18f26j53.h: 13442: unsigned ULPEN :1;
[; ;pic18f26j53.h: 13443: unsigned DS :1;
[; ;pic18f26j53.h: 13444: unsigned VBGOE :1;
[; ;pic18f26j53.h: 13445: unsigned ULPLVL :1;
[; ;pic18f26j53.h: 13446: unsigned LVDSTAT :1;
[; ;pic18f26j53.h: 13447: unsigned REGSLP :1;
[; ;pic18f26j53.h: 13448: };
[; ;pic18f26j53.h: 13449: struct {
[; ;pic18f26j53.h: 13450: unsigned SWDTE :1;
[; ;pic18f26j53.h: 13451: };
[; ;pic18f26j53.h: 13452: } WDTCONbits_t;
[; ;pic18f26j53.h: 13453: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f26j53.h: 13502: extern volatile unsigned char ADCON1 @ 0xFC1;
"13504
[; ;pic18f26j53.h: 13504: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f26j53.h: 13507: typedef union {
[; ;pic18f26j53.h: 13508: struct {
[; ;pic18f26j53.h: 13509: unsigned ADCS :3;
[; ;pic18f26j53.h: 13510: unsigned ACQT :3;
[; ;pic18f26j53.h: 13511: unsigned ADCAL :1;
[; ;pic18f26j53.h: 13512: unsigned ADFM :1;
[; ;pic18f26j53.h: 13513: };
[; ;pic18f26j53.h: 13514: struct {
[; ;pic18f26j53.h: 13515: unsigned ADCS0 :1;
[; ;pic18f26j53.h: 13516: unsigned ADCS1 :1;
[; ;pic18f26j53.h: 13517: unsigned ADCS2 :1;
[; ;pic18f26j53.h: 13518: unsigned ACQT0 :1;
[; ;pic18f26j53.h: 13519: unsigned ACQT1 :1;
[; ;pic18f26j53.h: 13520: unsigned ACQT2 :1;
[; ;pic18f26j53.h: 13521: };
[; ;pic18f26j53.h: 13522: struct {
[; ;pic18f26j53.h: 13523: unsigned :3;
[; ;pic18f26j53.h: 13524: unsigned CHSN3 :1;
[; ;pic18f26j53.h: 13525: unsigned VCFG01 :1;
[; ;pic18f26j53.h: 13526: unsigned VCFG11 :1;
[; ;pic18f26j53.h: 13527: };
[; ;pic18f26j53.h: 13528: } ADCON1bits_t;
[; ;pic18f26j53.h: 13529: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f26j53.h: 13598: extern volatile unsigned char ADCON0 @ 0xFC2;
"13600
[; ;pic18f26j53.h: 13600: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f26j53.h: 13603: typedef union {
[; ;pic18f26j53.h: 13604: struct {
[; ;pic18f26j53.h: 13605: unsigned :1;
[; ;pic18f26j53.h: 13606: unsigned GO_NOT_DONE :1;
[; ;pic18f26j53.h: 13607: };
[; ;pic18f26j53.h: 13608: struct {
[; ;pic18f26j53.h: 13609: unsigned ADON :1;
[; ;pic18f26j53.h: 13610: unsigned GO_nDONE :1;
[; ;pic18f26j53.h: 13611: unsigned CHS :4;
[; ;pic18f26j53.h: 13612: unsigned VCFG :2;
[; ;pic18f26j53.h: 13613: };
[; ;pic18f26j53.h: 13614: struct {
[; ;pic18f26j53.h: 13615: unsigned :1;
[; ;pic18f26j53.h: 13616: unsigned GO_DONE :1;
[; ;pic18f26j53.h: 13617: unsigned CHS0 :1;
[; ;pic18f26j53.h: 13618: unsigned CHS1 :1;
[; ;pic18f26j53.h: 13619: unsigned CHS2 :1;
[; ;pic18f26j53.h: 13620: unsigned CHS3 :1;
[; ;pic18f26j53.h: 13621: unsigned VCFG0 :1;
[; ;pic18f26j53.h: 13622: unsigned VCFG1 :1;
[; ;pic18f26j53.h: 13623: };
[; ;pic18f26j53.h: 13624: struct {
[; ;pic18f26j53.h: 13625: unsigned :1;
[; ;pic18f26j53.h: 13626: unsigned DONE :1;
[; ;pic18f26j53.h: 13627: };
[; ;pic18f26j53.h: 13628: struct {
[; ;pic18f26j53.h: 13629: unsigned :1;
[; ;pic18f26j53.h: 13630: unsigned GO :1;
[; ;pic18f26j53.h: 13631: };
[; ;pic18f26j53.h: 13632: struct {
[; ;pic18f26j53.h: 13633: unsigned :1;
[; ;pic18f26j53.h: 13634: unsigned NOT_DONE :1;
[; ;pic18f26j53.h: 13635: };
[; ;pic18f26j53.h: 13636: struct {
[; ;pic18f26j53.h: 13637: unsigned :1;
[; ;pic18f26j53.h: 13638: unsigned nDONE :1;
[; ;pic18f26j53.h: 13639: };
[; ;pic18f26j53.h: 13640: struct {
[; ;pic18f26j53.h: 13641: unsigned :1;
[; ;pic18f26j53.h: 13642: unsigned GODONE :1;
[; ;pic18f26j53.h: 13643: unsigned :5;
[; ;pic18f26j53.h: 13644: unsigned ADCAL :1;
[; ;pic18f26j53.h: 13645: };
[; ;pic18f26j53.h: 13646: } ADCON0bits_t;
[; ;pic18f26j53.h: 13647: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f26j53.h: 13741: extern volatile unsigned short ADRES @ 0xFC3;
"13743
[; ;pic18f26j53.h: 13743: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f26j53.h: 13747: extern volatile unsigned char ADRESL @ 0xFC3;
"13749
[; ;pic18f26j53.h: 13749: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f26j53.h: 13752: typedef union {
[; ;pic18f26j53.h: 13753: struct {
[; ;pic18f26j53.h: 13754: unsigned ADRESL :8;
[; ;pic18f26j53.h: 13755: };
[; ;pic18f26j53.h: 13756: } ADRESLbits_t;
[; ;pic18f26j53.h: 13757: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f26j53.h: 13766: extern volatile unsigned char ADRESH @ 0xFC4;
"13768
[; ;pic18f26j53.h: 13768: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f26j53.h: 13771: typedef union {
[; ;pic18f26j53.h: 13772: struct {
[; ;pic18f26j53.h: 13773: unsigned ADRESH :8;
[; ;pic18f26j53.h: 13774: };
[; ;pic18f26j53.h: 13775: } ADRESHbits_t;
[; ;pic18f26j53.h: 13776: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f26j53.h: 13785: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13787
[; ;pic18f26j53.h: 13787: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f26j53.h: 13790: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13792
[; ;pic18f26j53.h: 13792: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f26j53.h: 13795: typedef union {
[; ;pic18f26j53.h: 13796: struct {
[; ;pic18f26j53.h: 13797: unsigned SEN :1;
[; ;pic18f26j53.h: 13798: unsigned RSEN :1;
[; ;pic18f26j53.h: 13799: unsigned PEN :1;
[; ;pic18f26j53.h: 13800: unsigned RCEN :1;
[; ;pic18f26j53.h: 13801: unsigned ACKEN :1;
[; ;pic18f26j53.h: 13802: unsigned ACKDT :1;
[; ;pic18f26j53.h: 13803: unsigned ACKSTAT :1;
[; ;pic18f26j53.h: 13804: unsigned GCEN :1;
[; ;pic18f26j53.h: 13805: };
[; ;pic18f26j53.h: 13806: struct {
[; ;pic18f26j53.h: 13807: unsigned :1;
[; ;pic18f26j53.h: 13808: unsigned ADMSK1 :1;
[; ;pic18f26j53.h: 13809: unsigned ADMSK2 :1;
[; ;pic18f26j53.h: 13810: unsigned ADMSK3 :1;
[; ;pic18f26j53.h: 13811: unsigned ADMSK4 :1;
[; ;pic18f26j53.h: 13812: unsigned ADMSK5 :1;
[; ;pic18f26j53.h: 13813: };
[; ;pic18f26j53.h: 13814: struct {
[; ;pic18f26j53.h: 13815: unsigned SEN1 :1;
[; ;pic18f26j53.h: 13816: unsigned ADMSK11 :1;
[; ;pic18f26j53.h: 13817: unsigned ADMSK21 :1;
[; ;pic18f26j53.h: 13818: unsigned ADMSK31 :1;
[; ;pic18f26j53.h: 13819: unsigned ACKEN1 :1;
[; ;pic18f26j53.h: 13820: unsigned ACKDT1 :1;
[; ;pic18f26j53.h: 13821: unsigned ACKSTAT1 :1;
[; ;pic18f26j53.h: 13822: unsigned GCEN1 :1;
[; ;pic18f26j53.h: 13823: };
[; ;pic18f26j53.h: 13824: struct {
[; ;pic18f26j53.h: 13825: unsigned :1;
[; ;pic18f26j53.h: 13826: unsigned RSEN1 :1;
[; ;pic18f26j53.h: 13827: unsigned PEN1 :1;
[; ;pic18f26j53.h: 13828: unsigned RCEN1 :1;
[; ;pic18f26j53.h: 13829: unsigned ADMSK41 :1;
[; ;pic18f26j53.h: 13830: unsigned ADMSK51 :1;
[; ;pic18f26j53.h: 13831: };
[; ;pic18f26j53.h: 13832: } SSP1CON2bits_t;
[; ;pic18f26j53.h: 13833: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f26j53.h: 13966: typedef union {
[; ;pic18f26j53.h: 13967: struct {
[; ;pic18f26j53.h: 13968: unsigned SEN :1;
[; ;pic18f26j53.h: 13969: unsigned RSEN :1;
[; ;pic18f26j53.h: 13970: unsigned PEN :1;
[; ;pic18f26j53.h: 13971: unsigned RCEN :1;
[; ;pic18f26j53.h: 13972: unsigned ACKEN :1;
[; ;pic18f26j53.h: 13973: unsigned ACKDT :1;
[; ;pic18f26j53.h: 13974: unsigned ACKSTAT :1;
[; ;pic18f26j53.h: 13975: unsigned GCEN :1;
[; ;pic18f26j53.h: 13976: };
[; ;pic18f26j53.h: 13977: struct {
[; ;pic18f26j53.h: 13978: unsigned :1;
[; ;pic18f26j53.h: 13979: unsigned ADMSK1 :1;
[; ;pic18f26j53.h: 13980: unsigned ADMSK2 :1;
[; ;pic18f26j53.h: 13981: unsigned ADMSK3 :1;
[; ;pic18f26j53.h: 13982: unsigned ADMSK4 :1;
[; ;pic18f26j53.h: 13983: unsigned ADMSK5 :1;
[; ;pic18f26j53.h: 13984: };
[; ;pic18f26j53.h: 13985: struct {
[; ;pic18f26j53.h: 13986: unsigned SEN1 :1;
[; ;pic18f26j53.h: 13987: unsigned ADMSK11 :1;
[; ;pic18f26j53.h: 13988: unsigned ADMSK21 :1;
[; ;pic18f26j53.h: 13989: unsigned ADMSK31 :1;
[; ;pic18f26j53.h: 13990: unsigned ACKEN1 :1;
[; ;pic18f26j53.h: 13991: unsigned ACKDT1 :1;
[; ;pic18f26j53.h: 13992: unsigned ACKSTAT1 :1;
[; ;pic18f26j53.h: 13993: unsigned GCEN1 :1;
[; ;pic18f26j53.h: 13994: };
[; ;pic18f26j53.h: 13995: struct {
[; ;pic18f26j53.h: 13996: unsigned :1;
[; ;pic18f26j53.h: 13997: unsigned RSEN1 :1;
[; ;pic18f26j53.h: 13998: unsigned PEN1 :1;
[; ;pic18f26j53.h: 13999: unsigned RCEN1 :1;
[; ;pic18f26j53.h: 14000: unsigned ADMSK41 :1;
[; ;pic18f26j53.h: 14001: unsigned ADMSK51 :1;
[; ;pic18f26j53.h: 14002: };
[; ;pic18f26j53.h: 14003: } SSPCON2bits_t;
[; ;pic18f26j53.h: 14004: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f26j53.h: 14138: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14140
[; ;pic18f26j53.h: 14140: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f26j53.h: 14143: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14145
[; ;pic18f26j53.h: 14145: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f26j53.h: 14148: typedef union {
[; ;pic18f26j53.h: 14149: struct {
[; ;pic18f26j53.h: 14150: unsigned SSPM :4;
[; ;pic18f26j53.h: 14151: unsigned CKP :1;
[; ;pic18f26j53.h: 14152: unsigned SSPEN :1;
[; ;pic18f26j53.h: 14153: unsigned SSPOV :1;
[; ;pic18f26j53.h: 14154: unsigned WCOL :1;
[; ;pic18f26j53.h: 14155: };
[; ;pic18f26j53.h: 14156: struct {
[; ;pic18f26j53.h: 14157: unsigned SSPM0 :1;
[; ;pic18f26j53.h: 14158: unsigned SSPM1 :1;
[; ;pic18f26j53.h: 14159: unsigned SSPM2 :1;
[; ;pic18f26j53.h: 14160: unsigned SSPM3 :1;
[; ;pic18f26j53.h: 14161: };
[; ;pic18f26j53.h: 14162: struct {
[; ;pic18f26j53.h: 14163: unsigned SSPM01 :1;
[; ;pic18f26j53.h: 14164: unsigned SSPM11 :1;
[; ;pic18f26j53.h: 14165: unsigned SSPM21 :1;
[; ;pic18f26j53.h: 14166: unsigned SSPM31 :1;
[; ;pic18f26j53.h: 14167: unsigned CKP1 :1;
[; ;pic18f26j53.h: 14168: unsigned SSPEN1 :1;
[; ;pic18f26j53.h: 14169: unsigned SSPOV1 :1;
[; ;pic18f26j53.h: 14170: unsigned WCOL1 :1;
[; ;pic18f26j53.h: 14171: };
[; ;pic18f26j53.h: 14172: } SSP1CON1bits_t;
[; ;pic18f26j53.h: 14173: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f26j53.h: 14261: typedef union {
[; ;pic18f26j53.h: 14262: struct {
[; ;pic18f26j53.h: 14263: unsigned SSPM :4;
[; ;pic18f26j53.h: 14264: unsigned CKP :1;
[; ;pic18f26j53.h: 14265: unsigned SSPEN :1;
[; ;pic18f26j53.h: 14266: unsigned SSPOV :1;
[; ;pic18f26j53.h: 14267: unsigned WCOL :1;
[; ;pic18f26j53.h: 14268: };
[; ;pic18f26j53.h: 14269: struct {
[; ;pic18f26j53.h: 14270: unsigned SSPM0 :1;
[; ;pic18f26j53.h: 14271: unsigned SSPM1 :1;
[; ;pic18f26j53.h: 14272: unsigned SSPM2 :1;
[; ;pic18f26j53.h: 14273: unsigned SSPM3 :1;
[; ;pic18f26j53.h: 14274: };
[; ;pic18f26j53.h: 14275: struct {
[; ;pic18f26j53.h: 14276: unsigned SSPM01 :1;
[; ;pic18f26j53.h: 14277: unsigned SSPM11 :1;
[; ;pic18f26j53.h: 14278: unsigned SSPM21 :1;
[; ;pic18f26j53.h: 14279: unsigned SSPM31 :1;
[; ;pic18f26j53.h: 14280: unsigned CKP1 :1;
[; ;pic18f26j53.h: 14281: unsigned SSPEN1 :1;
[; ;pic18f26j53.h: 14282: unsigned SSPOV1 :1;
[; ;pic18f26j53.h: 14283: unsigned WCOL1 :1;
[; ;pic18f26j53.h: 14284: };
[; ;pic18f26j53.h: 14285: } SSPCON1bits_t;
[; ;pic18f26j53.h: 14286: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f26j53.h: 14375: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14377
[; ;pic18f26j53.h: 14377: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f26j53.h: 14380: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14382
[; ;pic18f26j53.h: 14382: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f26j53.h: 14385: typedef union {
[; ;pic18f26j53.h: 14386: struct {
[; ;pic18f26j53.h: 14387: unsigned :2;
[; ;pic18f26j53.h: 14388: unsigned R_NOT_W :1;
[; ;pic18f26j53.h: 14389: };
[; ;pic18f26j53.h: 14390: struct {
[; ;pic18f26j53.h: 14391: unsigned :5;
[; ;pic18f26j53.h: 14392: unsigned D_NOT_A :1;
[; ;pic18f26j53.h: 14393: };
[; ;pic18f26j53.h: 14394: struct {
[; ;pic18f26j53.h: 14395: unsigned BF :1;
[; ;pic18f26j53.h: 14396: unsigned UA :1;
[; ;pic18f26j53.h: 14397: unsigned R_nW :1;
[; ;pic18f26j53.h: 14398: unsigned S :1;
[; ;pic18f26j53.h: 14399: unsigned P :1;
[; ;pic18f26j53.h: 14400: unsigned D_nA :1;
[; ;pic18f26j53.h: 14401: unsigned CKE :1;
[; ;pic18f26j53.h: 14402: unsigned SMP :1;
[; ;pic18f26j53.h: 14403: };
[; ;pic18f26j53.h: 14404: struct {
[; ;pic18f26j53.h: 14405: unsigned :2;
[; ;pic18f26j53.h: 14406: unsigned R :1;
[; ;pic18f26j53.h: 14407: unsigned :2;
[; ;pic18f26j53.h: 14408: unsigned D :1;
[; ;pic18f26j53.h: 14409: };
[; ;pic18f26j53.h: 14410: struct {
[; ;pic18f26j53.h: 14411: unsigned :2;
[; ;pic18f26j53.h: 14412: unsigned R_W :1;
[; ;pic18f26j53.h: 14413: unsigned :2;
[; ;pic18f26j53.h: 14414: unsigned D_A :1;
[; ;pic18f26j53.h: 14415: };
[; ;pic18f26j53.h: 14416: struct {
[; ;pic18f26j53.h: 14417: unsigned :2;
[; ;pic18f26j53.h: 14418: unsigned nW :1;
[; ;pic18f26j53.h: 14419: unsigned :2;
[; ;pic18f26j53.h: 14420: unsigned nA :1;
[; ;pic18f26j53.h: 14421: };
[; ;pic18f26j53.h: 14422: struct {
[; ;pic18f26j53.h: 14423: unsigned :2;
[; ;pic18f26j53.h: 14424: unsigned NOT_WRITE :1;
[; ;pic18f26j53.h: 14425: };
[; ;pic18f26j53.h: 14426: struct {
[; ;pic18f26j53.h: 14427: unsigned :5;
[; ;pic18f26j53.h: 14428: unsigned NOT_ADDRESS :1;
[; ;pic18f26j53.h: 14429: };
[; ;pic18f26j53.h: 14430: struct {
[; ;pic18f26j53.h: 14431: unsigned :2;
[; ;pic18f26j53.h: 14432: unsigned nWRITE :1;
[; ;pic18f26j53.h: 14433: unsigned :2;
[; ;pic18f26j53.h: 14434: unsigned nADDRESS :1;
[; ;pic18f26j53.h: 14435: };
[; ;pic18f26j53.h: 14436: struct {
[; ;pic18f26j53.h: 14437: unsigned :2;
[; ;pic18f26j53.h: 14438: unsigned READ_WRITE :1;
[; ;pic18f26j53.h: 14439: unsigned :2;
[; ;pic18f26j53.h: 14440: unsigned DATA_ADDRESS :1;
[; ;pic18f26j53.h: 14441: };
[; ;pic18f26j53.h: 14442: struct {
[; ;pic18f26j53.h: 14443: unsigned :2;
[; ;pic18f26j53.h: 14444: unsigned I2C_READ :1;
[; ;pic18f26j53.h: 14445: unsigned I2C_START :1;
[; ;pic18f26j53.h: 14446: unsigned I2C_STOP :1;
[; ;pic18f26j53.h: 14447: unsigned I2C_DAT :1;
[; ;pic18f26j53.h: 14448: };
[; ;pic18f26j53.h: 14449: struct {
[; ;pic18f26j53.h: 14450: unsigned BF1 :1;
[; ;pic18f26j53.h: 14451: unsigned UA1 :1;
[; ;pic18f26j53.h: 14452: unsigned RW :1;
[; ;pic18f26j53.h: 14453: unsigned START :1;
[; ;pic18f26j53.h: 14454: unsigned STOP :1;
[; ;pic18f26j53.h: 14455: unsigned DA :1;
[; ;pic18f26j53.h: 14456: unsigned CKE1 :1;
[; ;pic18f26j53.h: 14457: unsigned SMP1 :1;
[; ;pic18f26j53.h: 14458: };
[; ;pic18f26j53.h: 14459: struct {
[; ;pic18f26j53.h: 14460: unsigned :2;
[; ;pic18f26j53.h: 14461: unsigned RW1 :1;
[; ;pic18f26j53.h: 14462: unsigned START1 :1;
[; ;pic18f26j53.h: 14463: unsigned STOP1 :1;
[; ;pic18f26j53.h: 14464: unsigned DA1 :1;
[; ;pic18f26j53.h: 14465: };
[; ;pic18f26j53.h: 14466: struct {
[; ;pic18f26j53.h: 14467: unsigned :2;
[; ;pic18f26j53.h: 14468: unsigned NOT_W :1;
[; ;pic18f26j53.h: 14469: };
[; ;pic18f26j53.h: 14470: struct {
[; ;pic18f26j53.h: 14471: unsigned :5;
[; ;pic18f26j53.h: 14472: unsigned NOT_A :1;
[; ;pic18f26j53.h: 14473: };
[; ;pic18f26j53.h: 14474: } SSP1STATbits_t;
[; ;pic18f26j53.h: 14475: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f26j53.h: 14678: typedef union {
[; ;pic18f26j53.h: 14679: struct {
[; ;pic18f26j53.h: 14680: unsigned :2;
[; ;pic18f26j53.h: 14681: unsigned R_NOT_W :1;
[; ;pic18f26j53.h: 14682: };
[; ;pic18f26j53.h: 14683: struct {
[; ;pic18f26j53.h: 14684: unsigned :5;
[; ;pic18f26j53.h: 14685: unsigned D_NOT_A :1;
[; ;pic18f26j53.h: 14686: };
[; ;pic18f26j53.h: 14687: struct {
[; ;pic18f26j53.h: 14688: unsigned BF :1;
[; ;pic18f26j53.h: 14689: unsigned UA :1;
[; ;pic18f26j53.h: 14690: unsigned R_nW :1;
[; ;pic18f26j53.h: 14691: unsigned S :1;
[; ;pic18f26j53.h: 14692: unsigned P :1;
[; ;pic18f26j53.h: 14693: unsigned D_nA :1;
[; ;pic18f26j53.h: 14694: unsigned CKE :1;
[; ;pic18f26j53.h: 14695: unsigned SMP :1;
[; ;pic18f26j53.h: 14696: };
[; ;pic18f26j53.h: 14697: struct {
[; ;pic18f26j53.h: 14698: unsigned :2;
[; ;pic18f26j53.h: 14699: unsigned R :1;
[; ;pic18f26j53.h: 14700: unsigned :2;
[; ;pic18f26j53.h: 14701: unsigned D :1;
[; ;pic18f26j53.h: 14702: };
[; ;pic18f26j53.h: 14703: struct {
[; ;pic18f26j53.h: 14704: unsigned :2;
[; ;pic18f26j53.h: 14705: unsigned R_W :1;
[; ;pic18f26j53.h: 14706: unsigned :2;
[; ;pic18f26j53.h: 14707: unsigned D_A :1;
[; ;pic18f26j53.h: 14708: };
[; ;pic18f26j53.h: 14709: struct {
[; ;pic18f26j53.h: 14710: unsigned :2;
[; ;pic18f26j53.h: 14711: unsigned nW :1;
[; ;pic18f26j53.h: 14712: unsigned :2;
[; ;pic18f26j53.h: 14713: unsigned nA :1;
[; ;pic18f26j53.h: 14714: };
[; ;pic18f26j53.h: 14715: struct {
[; ;pic18f26j53.h: 14716: unsigned :2;
[; ;pic18f26j53.h: 14717: unsigned NOT_WRITE :1;
[; ;pic18f26j53.h: 14718: };
[; ;pic18f26j53.h: 14719: struct {
[; ;pic18f26j53.h: 14720: unsigned :5;
[; ;pic18f26j53.h: 14721: unsigned NOT_ADDRESS :1;
[; ;pic18f26j53.h: 14722: };
[; ;pic18f26j53.h: 14723: struct {
[; ;pic18f26j53.h: 14724: unsigned :2;
[; ;pic18f26j53.h: 14725: unsigned nWRITE :1;
[; ;pic18f26j53.h: 14726: unsigned :2;
[; ;pic18f26j53.h: 14727: unsigned nADDRESS :1;
[; ;pic18f26j53.h: 14728: };
[; ;pic18f26j53.h: 14729: struct {
[; ;pic18f26j53.h: 14730: unsigned :2;
[; ;pic18f26j53.h: 14731: unsigned READ_WRITE :1;
[; ;pic18f26j53.h: 14732: unsigned :2;
[; ;pic18f26j53.h: 14733: unsigned DATA_ADDRESS :1;
[; ;pic18f26j53.h: 14734: };
[; ;pic18f26j53.h: 14735: struct {
[; ;pic18f26j53.h: 14736: unsigned :2;
[; ;pic18f26j53.h: 14737: unsigned I2C_READ :1;
[; ;pic18f26j53.h: 14738: unsigned I2C_START :1;
[; ;pic18f26j53.h: 14739: unsigned I2C_STOP :1;
[; ;pic18f26j53.h: 14740: unsigned I2C_DAT :1;
[; ;pic18f26j53.h: 14741: };
[; ;pic18f26j53.h: 14742: struct {
[; ;pic18f26j53.h: 14743: unsigned BF1 :1;
[; ;pic18f26j53.h: 14744: unsigned UA1 :1;
[; ;pic18f26j53.h: 14745: unsigned RW :1;
[; ;pic18f26j53.h: 14746: unsigned START :1;
[; ;pic18f26j53.h: 14747: unsigned STOP :1;
[; ;pic18f26j53.h: 14748: unsigned DA :1;
[; ;pic18f26j53.h: 14749: unsigned CKE1 :1;
[; ;pic18f26j53.h: 14750: unsigned SMP1 :1;
[; ;pic18f26j53.h: 14751: };
[; ;pic18f26j53.h: 14752: struct {
[; ;pic18f26j53.h: 14753: unsigned :2;
[; ;pic18f26j53.h: 14754: unsigned RW1 :1;
[; ;pic18f26j53.h: 14755: unsigned START1 :1;
[; ;pic18f26j53.h: 14756: unsigned STOP1 :1;
[; ;pic18f26j53.h: 14757: unsigned DA1 :1;
[; ;pic18f26j53.h: 14758: };
[; ;pic18f26j53.h: 14759: struct {
[; ;pic18f26j53.h: 14760: unsigned :2;
[; ;pic18f26j53.h: 14761: unsigned NOT_W :1;
[; ;pic18f26j53.h: 14762: };
[; ;pic18f26j53.h: 14763: struct {
[; ;pic18f26j53.h: 14764: unsigned :5;
[; ;pic18f26j53.h: 14765: unsigned NOT_A :1;
[; ;pic18f26j53.h: 14766: };
[; ;pic18f26j53.h: 14767: } SSPSTATbits_t;
[; ;pic18f26j53.h: 14768: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f26j53.h: 14972: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14974
[; ;pic18f26j53.h: 14974: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f26j53.h: 14977: extern volatile unsigned char SSPADD @ 0xFC8;
"14979
[; ;pic18f26j53.h: 14979: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f26j53.h: 14982: typedef union {
[; ;pic18f26j53.h: 14983: struct {
[; ;pic18f26j53.h: 14984: unsigned SSPADD :8;
[; ;pic18f26j53.h: 14985: };
[; ;pic18f26j53.h: 14986: struct {
[; ;pic18f26j53.h: 14987: unsigned MSK0 :1;
[; ;pic18f26j53.h: 14988: unsigned MSK1 :1;
[; ;pic18f26j53.h: 14989: unsigned MSK2 :1;
[; ;pic18f26j53.h: 14990: unsigned MSK3 :1;
[; ;pic18f26j53.h: 14991: unsigned MSK4 :1;
[; ;pic18f26j53.h: 14992: unsigned MSK5 :1;
[; ;pic18f26j53.h: 14993: unsigned MSK6 :1;
[; ;pic18f26j53.h: 14994: unsigned MSK7 :1;
[; ;pic18f26j53.h: 14995: };
[; ;pic18f26j53.h: 14996: struct {
[; ;pic18f26j53.h: 14997: unsigned MSK01 :1;
[; ;pic18f26j53.h: 14998: unsigned MSK11 :1;
[; ;pic18f26j53.h: 14999: unsigned MSK21 :1;
[; ;pic18f26j53.h: 15000: unsigned MSK31 :1;
[; ;pic18f26j53.h: 15001: unsigned MSK41 :1;
[; ;pic18f26j53.h: 15002: unsigned MSK51 :1;
[; ;pic18f26j53.h: 15003: unsigned MSK61 :1;
[; ;pic18f26j53.h: 15004: unsigned MSK71 :1;
[; ;pic18f26j53.h: 15005: };
[; ;pic18f26j53.h: 15006: } SSP1ADDbits_t;
[; ;pic18f26j53.h: 15007: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f26j53.h: 15095: typedef union {
[; ;pic18f26j53.h: 15096: struct {
[; ;pic18f26j53.h: 15097: unsigned SSPADD :8;
[; ;pic18f26j53.h: 15098: };
[; ;pic18f26j53.h: 15099: struct {
[; ;pic18f26j53.h: 15100: unsigned MSK0 :1;
[; ;pic18f26j53.h: 15101: unsigned MSK1 :1;
[; ;pic18f26j53.h: 15102: unsigned MSK2 :1;
[; ;pic18f26j53.h: 15103: unsigned MSK3 :1;
[; ;pic18f26j53.h: 15104: unsigned MSK4 :1;
[; ;pic18f26j53.h: 15105: unsigned MSK5 :1;
[; ;pic18f26j53.h: 15106: unsigned MSK6 :1;
[; ;pic18f26j53.h: 15107: unsigned MSK7 :1;
[; ;pic18f26j53.h: 15108: };
[; ;pic18f26j53.h: 15109: struct {
[; ;pic18f26j53.h: 15110: unsigned MSK01 :1;
[; ;pic18f26j53.h: 15111: unsigned MSK11 :1;
[; ;pic18f26j53.h: 15112: unsigned MSK21 :1;
[; ;pic18f26j53.h: 15113: unsigned MSK31 :1;
[; ;pic18f26j53.h: 15114: unsigned MSK41 :1;
[; ;pic18f26j53.h: 15115: unsigned MSK51 :1;
[; ;pic18f26j53.h: 15116: unsigned MSK61 :1;
[; ;pic18f26j53.h: 15117: unsigned MSK71 :1;
[; ;pic18f26j53.h: 15118: };
[; ;pic18f26j53.h: 15119: } SSPADDbits_t;
[; ;pic18f26j53.h: 15120: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f26j53.h: 15209: extern volatile unsigned char SSP1MSK @ 0xFC8;
"15211
[; ;pic18f26j53.h: 15211: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f26j53.h: 15214: typedef union {
[; ;pic18f26j53.h: 15215: struct {
[; ;pic18f26j53.h: 15216: unsigned MSK0 :1;
[; ;pic18f26j53.h: 15217: unsigned MSK1 :1;
[; ;pic18f26j53.h: 15218: unsigned MSK2 :1;
[; ;pic18f26j53.h: 15219: unsigned MSK3 :1;
[; ;pic18f26j53.h: 15220: unsigned MSK4 :1;
[; ;pic18f26j53.h: 15221: unsigned MSK5 :1;
[; ;pic18f26j53.h: 15222: unsigned MSK6 :1;
[; ;pic18f26j53.h: 15223: unsigned MSK7 :1;
[; ;pic18f26j53.h: 15224: };
[; ;pic18f26j53.h: 15225: } SSP1MSKbits_t;
[; ;pic18f26j53.h: 15226: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f26j53.h: 15270: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15272
[; ;pic18f26j53.h: 15272: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f26j53.h: 15275: extern volatile unsigned char SSPBUF @ 0xFC9;
"15277
[; ;pic18f26j53.h: 15277: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f26j53.h: 15280: typedef union {
[; ;pic18f26j53.h: 15281: struct {
[; ;pic18f26j53.h: 15282: unsigned SSPBUF :8;
[; ;pic18f26j53.h: 15283: };
[; ;pic18f26j53.h: 15284: } SSP1BUFbits_t;
[; ;pic18f26j53.h: 15285: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f26j53.h: 15293: typedef union {
[; ;pic18f26j53.h: 15294: struct {
[; ;pic18f26j53.h: 15295: unsigned SSPBUF :8;
[; ;pic18f26j53.h: 15296: };
[; ;pic18f26j53.h: 15297: } SSPBUFbits_t;
[; ;pic18f26j53.h: 15298: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f26j53.h: 15307: extern volatile unsigned char T2CON @ 0xFCA;
"15309
[; ;pic18f26j53.h: 15309: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f26j53.h: 15312: typedef union {
[; ;pic18f26j53.h: 15313: struct {
[; ;pic18f26j53.h: 15314: unsigned T2CKPS :2;
[; ;pic18f26j53.h: 15315: unsigned TMR2ON :1;
[; ;pic18f26j53.h: 15316: unsigned T2OUTPS :4;
[; ;pic18f26j53.h: 15317: };
[; ;pic18f26j53.h: 15318: struct {
[; ;pic18f26j53.h: 15319: unsigned T2CKPS0 :1;
[; ;pic18f26j53.h: 15320: unsigned T2CKPS1 :1;
[; ;pic18f26j53.h: 15321: unsigned :1;
[; ;pic18f26j53.h: 15322: unsigned T2OUTPS0 :1;
[; ;pic18f26j53.h: 15323: unsigned T2OUTPS1 :1;
[; ;pic18f26j53.h: 15324: unsigned T2OUTPS2 :1;
[; ;pic18f26j53.h: 15325: unsigned T2OUTPS3 :1;
[; ;pic18f26j53.h: 15326: };
[; ;pic18f26j53.h: 15327: } T2CONbits_t;
[; ;pic18f26j53.h: 15328: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f26j53.h: 15377: extern volatile unsigned char PR2 @ 0xFCB;
"15379
[; ;pic18f26j53.h: 15379: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f26j53.h: 15382: extern volatile unsigned char MEMCON @ 0xFCB;
"15384
[; ;pic18f26j53.h: 15384: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f26j53.h: 15387: typedef union {
[; ;pic18f26j53.h: 15388: struct {
[; ;pic18f26j53.h: 15389: unsigned PR2 :8;
[; ;pic18f26j53.h: 15390: };
[; ;pic18f26j53.h: 15391: struct {
[; ;pic18f26j53.h: 15392: unsigned :7;
[; ;pic18f26j53.h: 15393: unsigned EBDIS :1;
[; ;pic18f26j53.h: 15394: };
[; ;pic18f26j53.h: 15395: struct {
[; ;pic18f26j53.h: 15396: unsigned :4;
[; ;pic18f26j53.h: 15397: unsigned WAIT0 :1;
[; ;pic18f26j53.h: 15398: };
[; ;pic18f26j53.h: 15399: struct {
[; ;pic18f26j53.h: 15400: unsigned :5;
[; ;pic18f26j53.h: 15401: unsigned WAIT1 :1;
[; ;pic18f26j53.h: 15402: };
[; ;pic18f26j53.h: 15403: struct {
[; ;pic18f26j53.h: 15404: unsigned WM0 :1;
[; ;pic18f26j53.h: 15405: };
[; ;pic18f26j53.h: 15406: struct {
[; ;pic18f26j53.h: 15407: unsigned :1;
[; ;pic18f26j53.h: 15408: unsigned WM1 :1;
[; ;pic18f26j53.h: 15409: };
[; ;pic18f26j53.h: 15410: } PR2bits_t;
[; ;pic18f26j53.h: 15411: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f26j53.h: 15444: typedef union {
[; ;pic18f26j53.h: 15445: struct {
[; ;pic18f26j53.h: 15446: unsigned PR2 :8;
[; ;pic18f26j53.h: 15447: };
[; ;pic18f26j53.h: 15448: struct {
[; ;pic18f26j53.h: 15449: unsigned :7;
[; ;pic18f26j53.h: 15450: unsigned EBDIS :1;
[; ;pic18f26j53.h: 15451: };
[; ;pic18f26j53.h: 15452: struct {
[; ;pic18f26j53.h: 15453: unsigned :4;
[; ;pic18f26j53.h: 15454: unsigned WAIT0 :1;
[; ;pic18f26j53.h: 15455: };
[; ;pic18f26j53.h: 15456: struct {
[; ;pic18f26j53.h: 15457: unsigned :5;
[; ;pic18f26j53.h: 15458: unsigned WAIT1 :1;
[; ;pic18f26j53.h: 15459: };
[; ;pic18f26j53.h: 15460: struct {
[; ;pic18f26j53.h: 15461: unsigned WM0 :1;
[; ;pic18f26j53.h: 15462: };
[; ;pic18f26j53.h: 15463: struct {
[; ;pic18f26j53.h: 15464: unsigned :1;
[; ;pic18f26j53.h: 15465: unsigned WM1 :1;
[; ;pic18f26j53.h: 15466: };
[; ;pic18f26j53.h: 15467: } MEMCONbits_t;
[; ;pic18f26j53.h: 15468: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f26j53.h: 15502: extern volatile unsigned char TMR2 @ 0xFCC;
"15504
[; ;pic18f26j53.h: 15504: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f26j53.h: 15507: typedef union {
[; ;pic18f26j53.h: 15508: struct {
[; ;pic18f26j53.h: 15509: unsigned TMR2 :8;
[; ;pic18f26j53.h: 15510: };
[; ;pic18f26j53.h: 15511: } TMR2bits_t;
[; ;pic18f26j53.h: 15512: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f26j53.h: 15521: extern volatile unsigned char T1CON @ 0xFCD;
"15523
[; ;pic18f26j53.h: 15523: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f26j53.h: 15526: typedef union {
[; ;pic18f26j53.h: 15527: struct {
[; ;pic18f26j53.h: 15528: unsigned :2;
[; ;pic18f26j53.h: 15529: unsigned NOT_T1SYNC :1;
[; ;pic18f26j53.h: 15530: };
[; ;pic18f26j53.h: 15531: struct {
[; ;pic18f26j53.h: 15532: unsigned TMR1ON :1;
[; ;pic18f26j53.h: 15533: unsigned RD16 :1;
[; ;pic18f26j53.h: 15534: unsigned nT1SYNC :1;
[; ;pic18f26j53.h: 15535: unsigned T1OSCEN :1;
[; ;pic18f26j53.h: 15536: unsigned T1CKPS :2;
[; ;pic18f26j53.h: 15537: unsigned TMR1CS :2;
[; ;pic18f26j53.h: 15538: };
[; ;pic18f26j53.h: 15539: struct {
[; ;pic18f26j53.h: 15540: unsigned :4;
[; ;pic18f26j53.h: 15541: unsigned T1CKPS0 :1;
[; ;pic18f26j53.h: 15542: unsigned T1CKPS1 :1;
[; ;pic18f26j53.h: 15543: unsigned TMR1CS0 :1;
[; ;pic18f26j53.h: 15544: unsigned TMR1CS1 :1;
[; ;pic18f26j53.h: 15545: };
[; ;pic18f26j53.h: 15546: struct {
[; ;pic18f26j53.h: 15547: unsigned :3;
[; ;pic18f26j53.h: 15548: unsigned SOSCEN :1;
[; ;pic18f26j53.h: 15549: unsigned :3;
[; ;pic18f26j53.h: 15550: unsigned T1RD16 :1;
[; ;pic18f26j53.h: 15551: };
[; ;pic18f26j53.h: 15552: } T1CONbits_t;
[; ;pic18f26j53.h: 15553: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f26j53.h: 15622: extern volatile unsigned short TMR1 @ 0xFCE;
"15624
[; ;pic18f26j53.h: 15624: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f26j53.h: 15628: extern volatile unsigned char TMR1L @ 0xFCE;
"15630
[; ;pic18f26j53.h: 15630: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f26j53.h: 15633: typedef union {
[; ;pic18f26j53.h: 15634: struct {
[; ;pic18f26j53.h: 15635: unsigned TMR1L :8;
[; ;pic18f26j53.h: 15636: };
[; ;pic18f26j53.h: 15637: } TMR1Lbits_t;
[; ;pic18f26j53.h: 15638: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f26j53.h: 15647: extern volatile unsigned char TMR1H @ 0xFCF;
"15649
[; ;pic18f26j53.h: 15649: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f26j53.h: 15652: typedef union {
[; ;pic18f26j53.h: 15653: struct {
[; ;pic18f26j53.h: 15654: unsigned TMR1H :8;
[; ;pic18f26j53.h: 15655: };
[; ;pic18f26j53.h: 15656: } TMR1Hbits_t;
[; ;pic18f26j53.h: 15657: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f26j53.h: 15666: extern volatile unsigned char RCON @ 0xFD0;
"15668
[; ;pic18f26j53.h: 15668: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f26j53.h: 15671: typedef union {
[; ;pic18f26j53.h: 15672: struct {
[; ;pic18f26j53.h: 15673: unsigned NOT_BOR :1;
[; ;pic18f26j53.h: 15674: };
[; ;pic18f26j53.h: 15675: struct {
[; ;pic18f26j53.h: 15676: unsigned :1;
[; ;pic18f26j53.h: 15677: unsigned NOT_POR :1;
[; ;pic18f26j53.h: 15678: };
[; ;pic18f26j53.h: 15679: struct {
[; ;pic18f26j53.h: 15680: unsigned :2;
[; ;pic18f26j53.h: 15681: unsigned NOT_PD :1;
[; ;pic18f26j53.h: 15682: };
[; ;pic18f26j53.h: 15683: struct {
[; ;pic18f26j53.h: 15684: unsigned :3;
[; ;pic18f26j53.h: 15685: unsigned NOT_TO :1;
[; ;pic18f26j53.h: 15686: };
[; ;pic18f26j53.h: 15687: struct {
[; ;pic18f26j53.h: 15688: unsigned :4;
[; ;pic18f26j53.h: 15689: unsigned NOT_RI :1;
[; ;pic18f26j53.h: 15690: };
[; ;pic18f26j53.h: 15691: struct {
[; ;pic18f26j53.h: 15692: unsigned :5;
[; ;pic18f26j53.h: 15693: unsigned NOT_CM :1;
[; ;pic18f26j53.h: 15694: };
[; ;pic18f26j53.h: 15695: struct {
[; ;pic18f26j53.h: 15696: unsigned nBOR :1;
[; ;pic18f26j53.h: 15697: unsigned nPOR :1;
[; ;pic18f26j53.h: 15698: unsigned nPD :1;
[; ;pic18f26j53.h: 15699: unsigned nTO :1;
[; ;pic18f26j53.h: 15700: unsigned nRI :1;
[; ;pic18f26j53.h: 15701: unsigned nCM :1;
[; ;pic18f26j53.h: 15702: unsigned :1;
[; ;pic18f26j53.h: 15703: unsigned IPEN :1;
[; ;pic18f26j53.h: 15704: };
[; ;pic18f26j53.h: 15705: struct {
[; ;pic18f26j53.h: 15706: unsigned BOR :1;
[; ;pic18f26j53.h: 15707: unsigned POR :1;
[; ;pic18f26j53.h: 15708: unsigned PD :1;
[; ;pic18f26j53.h: 15709: unsigned TO :1;
[; ;pic18f26j53.h: 15710: unsigned RI :1;
[; ;pic18f26j53.h: 15711: unsigned CM :1;
[; ;pic18f26j53.h: 15712: };
[; ;pic18f26j53.h: 15713: } RCONbits_t;
[; ;pic18f26j53.h: 15714: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f26j53.h: 15813: extern volatile unsigned char CM2CON @ 0xFD1;
"15815
[; ;pic18f26j53.h: 15815: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f26j53.h: 15818: extern volatile unsigned char CM2CON1 @ 0xFD1;
"15820
[; ;pic18f26j53.h: 15820: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f26j53.h: 15823: typedef union {
[; ;pic18f26j53.h: 15824: struct {
[; ;pic18f26j53.h: 15825: unsigned CCH :2;
[; ;pic18f26j53.h: 15826: unsigned CREF :1;
[; ;pic18f26j53.h: 15827: unsigned EVPOL :2;
[; ;pic18f26j53.h: 15828: unsigned CPOL :1;
[; ;pic18f26j53.h: 15829: unsigned COE :1;
[; ;pic18f26j53.h: 15830: unsigned CON :1;
[; ;pic18f26j53.h: 15831: };
[; ;pic18f26j53.h: 15832: struct {
[; ;pic18f26j53.h: 15833: unsigned CCH0 :1;
[; ;pic18f26j53.h: 15834: unsigned CCH1 :1;
[; ;pic18f26j53.h: 15835: unsigned :1;
[; ;pic18f26j53.h: 15836: unsigned EVPOL0 :1;
[; ;pic18f26j53.h: 15837: unsigned EVPOL1 :1;
[; ;pic18f26j53.h: 15838: };
[; ;pic18f26j53.h: 15839: struct {
[; ;pic18f26j53.h: 15840: unsigned CCH02 :1;
[; ;pic18f26j53.h: 15841: unsigned CCH12 :1;
[; ;pic18f26j53.h: 15842: unsigned CREF2 :1;
[; ;pic18f26j53.h: 15843: unsigned EVPOL02 :1;
[; ;pic18f26j53.h: 15844: unsigned EVPOL12 :1;
[; ;pic18f26j53.h: 15845: unsigned CPOL2 :1;
[; ;pic18f26j53.h: 15846: unsigned COE2 :1;
[; ;pic18f26j53.h: 15847: unsigned CON2 :1;
[; ;pic18f26j53.h: 15848: };
[; ;pic18f26j53.h: 15849: } CM2CONbits_t;
[; ;pic18f26j53.h: 15850: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f26j53.h: 15943: typedef union {
[; ;pic18f26j53.h: 15944: struct {
[; ;pic18f26j53.h: 15945: unsigned CCH :2;
[; ;pic18f26j53.h: 15946: unsigned CREF :1;
[; ;pic18f26j53.h: 15947: unsigned EVPOL :2;
[; ;pic18f26j53.h: 15948: unsigned CPOL :1;
[; ;pic18f26j53.h: 15949: unsigned COE :1;
[; ;pic18f26j53.h: 15950: unsigned CON :1;
[; ;pic18f26j53.h: 15951: };
[; ;pic18f26j53.h: 15952: struct {
[; ;pic18f26j53.h: 15953: unsigned CCH0 :1;
[; ;pic18f26j53.h: 15954: unsigned CCH1 :1;
[; ;pic18f26j53.h: 15955: unsigned :1;
[; ;pic18f26j53.h: 15956: unsigned EVPOL0 :1;
[; ;pic18f26j53.h: 15957: unsigned EVPOL1 :1;
[; ;pic18f26j53.h: 15958: };
[; ;pic18f26j53.h: 15959: struct {
[; ;pic18f26j53.h: 15960: unsigned CCH02 :1;
[; ;pic18f26j53.h: 15961: unsigned CCH12 :1;
[; ;pic18f26j53.h: 15962: unsigned CREF2 :1;
[; ;pic18f26j53.h: 15963: unsigned EVPOL02 :1;
[; ;pic18f26j53.h: 15964: unsigned EVPOL12 :1;
[; ;pic18f26j53.h: 15965: unsigned CPOL2 :1;
[; ;pic18f26j53.h: 15966: unsigned COE2 :1;
[; ;pic18f26j53.h: 15967: unsigned CON2 :1;
[; ;pic18f26j53.h: 15968: };
[; ;pic18f26j53.h: 15969: } CM2CON1bits_t;
[; ;pic18f26j53.h: 15970: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f26j53.h: 16064: extern volatile unsigned char CM1CON @ 0xFD2;
"16066
[; ;pic18f26j53.h: 16066: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f26j53.h: 16069: extern volatile unsigned char CM1CON1 @ 0xFD2;
"16071
[; ;pic18f26j53.h: 16071: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f26j53.h: 16074: typedef union {
[; ;pic18f26j53.h: 16075: struct {
[; ;pic18f26j53.h: 16076: unsigned CCH :2;
[; ;pic18f26j53.h: 16077: unsigned CREF :1;
[; ;pic18f26j53.h: 16078: unsigned EVPOL :2;
[; ;pic18f26j53.h: 16079: unsigned CPOL :1;
[; ;pic18f26j53.h: 16080: unsigned COE :1;
[; ;pic18f26j53.h: 16081: unsigned CON :1;
[; ;pic18f26j53.h: 16082: };
[; ;pic18f26j53.h: 16083: struct {
[; ;pic18f26j53.h: 16084: unsigned CCH0 :1;
[; ;pic18f26j53.h: 16085: unsigned CCH1 :1;
[; ;pic18f26j53.h: 16086: unsigned :1;
[; ;pic18f26j53.h: 16087: unsigned EVPOL0 :1;
[; ;pic18f26j53.h: 16088: unsigned EVPOL1 :1;
[; ;pic18f26j53.h: 16089: };
[; ;pic18f26j53.h: 16090: struct {
[; ;pic18f26j53.h: 16091: unsigned C1CH0 :1;
[; ;pic18f26j53.h: 16092: unsigned C1CH1 :1;
[; ;pic18f26j53.h: 16093: unsigned CREF1 :1;
[; ;pic18f26j53.h: 16094: unsigned EVPOL01 :1;
[; ;pic18f26j53.h: 16095: unsigned EVPOL11 :1;
[; ;pic18f26j53.h: 16096: unsigned CPOL1 :1;
[; ;pic18f26j53.h: 16097: unsigned COE1 :1;
[; ;pic18f26j53.h: 16098: unsigned CON1 :1;
[; ;pic18f26j53.h: 16099: };
[; ;pic18f26j53.h: 16100: struct {
[; ;pic18f26j53.h: 16101: unsigned CCH01 :1;
[; ;pic18f26j53.h: 16102: unsigned CCH11 :1;
[; ;pic18f26j53.h: 16103: };
[; ;pic18f26j53.h: 16104: } CM1CONbits_t;
[; ;pic18f26j53.h: 16105: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f26j53.h: 16208: typedef union {
[; ;pic18f26j53.h: 16209: struct {
[; ;pic18f26j53.h: 16210: unsigned CCH :2;
[; ;pic18f26j53.h: 16211: unsigned CREF :1;
[; ;pic18f26j53.h: 16212: unsigned EVPOL :2;
[; ;pic18f26j53.h: 16213: unsigned CPOL :1;
[; ;pic18f26j53.h: 16214: unsigned COE :1;
[; ;pic18f26j53.h: 16215: unsigned CON :1;
[; ;pic18f26j53.h: 16216: };
[; ;pic18f26j53.h: 16217: struct {
[; ;pic18f26j53.h: 16218: unsigned CCH0 :1;
[; ;pic18f26j53.h: 16219: unsigned CCH1 :1;
[; ;pic18f26j53.h: 16220: unsigned :1;
[; ;pic18f26j53.h: 16221: unsigned EVPOL0 :1;
[; ;pic18f26j53.h: 16222: unsigned EVPOL1 :1;
[; ;pic18f26j53.h: 16223: };
[; ;pic18f26j53.h: 16224: struct {
[; ;pic18f26j53.h: 16225: unsigned C1CH0 :1;
[; ;pic18f26j53.h: 16226: unsigned C1CH1 :1;
[; ;pic18f26j53.h: 16227: unsigned CREF1 :1;
[; ;pic18f26j53.h: 16228: unsigned EVPOL01 :1;
[; ;pic18f26j53.h: 16229: unsigned EVPOL11 :1;
[; ;pic18f26j53.h: 16230: unsigned CPOL1 :1;
[; ;pic18f26j53.h: 16231: unsigned COE1 :1;
[; ;pic18f26j53.h: 16232: unsigned CON1 :1;
[; ;pic18f26j53.h: 16233: };
[; ;pic18f26j53.h: 16234: struct {
[; ;pic18f26j53.h: 16235: unsigned CCH01 :1;
[; ;pic18f26j53.h: 16236: unsigned CCH11 :1;
[; ;pic18f26j53.h: 16237: };
[; ;pic18f26j53.h: 16238: } CM1CON1bits_t;
[; ;pic18f26j53.h: 16239: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f26j53.h: 16343: extern volatile unsigned char OSCCON @ 0xFD3;
"16345
[; ;pic18f26j53.h: 16345: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f26j53.h: 16348: typedef union {
[; ;pic18f26j53.h: 16349: struct {
[; ;pic18f26j53.h: 16350: unsigned SCS :2;
[; ;pic18f26j53.h: 16351: unsigned FLTS :1;
[; ;pic18f26j53.h: 16352: unsigned OSTS :1;
[; ;pic18f26j53.h: 16353: unsigned IRCF :3;
[; ;pic18f26j53.h: 16354: unsigned IDLEN :1;
[; ;pic18f26j53.h: 16355: };
[; ;pic18f26j53.h: 16356: struct {
[; ;pic18f26j53.h: 16357: unsigned SCS0 :1;
[; ;pic18f26j53.h: 16358: unsigned SCS1 :1;
[; ;pic18f26j53.h: 16359: unsigned :2;
[; ;pic18f26j53.h: 16360: unsigned IRCF0 :1;
[; ;pic18f26j53.h: 16361: unsigned IRCF1 :1;
[; ;pic18f26j53.h: 16362: unsigned IRCF2 :1;
[; ;pic18f26j53.h: 16363: };
[; ;pic18f26j53.h: 16364: } OSCCONbits_t;
[; ;pic18f26j53.h: 16365: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f26j53.h: 16419: extern volatile unsigned char T0CON @ 0xFD5;
"16421
[; ;pic18f26j53.h: 16421: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f26j53.h: 16424: typedef union {
[; ;pic18f26j53.h: 16425: struct {
[; ;pic18f26j53.h: 16426: unsigned T0PS :3;
[; ;pic18f26j53.h: 16427: unsigned PSA :1;
[; ;pic18f26j53.h: 16428: unsigned T0SE :1;
[; ;pic18f26j53.h: 16429: unsigned T0CS :1;
[; ;pic18f26j53.h: 16430: unsigned T08BIT :1;
[; ;pic18f26j53.h: 16431: unsigned TMR0ON :1;
[; ;pic18f26j53.h: 16432: };
[; ;pic18f26j53.h: 16433: struct {
[; ;pic18f26j53.h: 16434: unsigned T0PS0 :1;
[; ;pic18f26j53.h: 16435: unsigned T0PS1 :1;
[; ;pic18f26j53.h: 16436: unsigned T0PS2 :1;
[; ;pic18f26j53.h: 16437: };
[; ;pic18f26j53.h: 16438: } T0CONbits_t;
[; ;pic18f26j53.h: 16439: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f26j53.h: 16488: extern volatile unsigned short TMR0 @ 0xFD6;
"16490
[; ;pic18f26j53.h: 16490: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f26j53.h: 16494: extern volatile unsigned char TMR0L @ 0xFD6;
"16496
[; ;pic18f26j53.h: 16496: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f26j53.h: 16499: typedef union {
[; ;pic18f26j53.h: 16500: struct {
[; ;pic18f26j53.h: 16501: unsigned TMR0L :8;
[; ;pic18f26j53.h: 16502: };
[; ;pic18f26j53.h: 16503: } TMR0Lbits_t;
[; ;pic18f26j53.h: 16504: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f26j53.h: 16513: extern volatile unsigned char TMR0H @ 0xFD7;
"16515
[; ;pic18f26j53.h: 16515: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f26j53.h: 16518: typedef union {
[; ;pic18f26j53.h: 16519: struct {
[; ;pic18f26j53.h: 16520: unsigned TMR0H :8;
[; ;pic18f26j53.h: 16521: };
[; ;pic18f26j53.h: 16522: } TMR0Hbits_t;
[; ;pic18f26j53.h: 16523: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f26j53.h: 16532: extern volatile unsigned char STATUS @ 0xFD8;
"16534
[; ;pic18f26j53.h: 16534: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f26j53.h: 16537: typedef union {
[; ;pic18f26j53.h: 16538: struct {
[; ;pic18f26j53.h: 16539: unsigned C :1;
[; ;pic18f26j53.h: 16540: unsigned DC :1;
[; ;pic18f26j53.h: 16541: unsigned Z :1;
[; ;pic18f26j53.h: 16542: unsigned OV :1;
[; ;pic18f26j53.h: 16543: unsigned N :1;
[; ;pic18f26j53.h: 16544: };
[; ;pic18f26j53.h: 16545: struct {
[; ;pic18f26j53.h: 16546: unsigned CARRY :1;
[; ;pic18f26j53.h: 16547: unsigned :1;
[; ;pic18f26j53.h: 16548: unsigned ZERO :1;
[; ;pic18f26j53.h: 16549: unsigned OVERFLOW :1;
[; ;pic18f26j53.h: 16550: unsigned NEGATIVE :1;
[; ;pic18f26j53.h: 16551: };
[; ;pic18f26j53.h: 16552: } STATUSbits_t;
[; ;pic18f26j53.h: 16553: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f26j53.h: 16602: extern volatile unsigned short FSR2 @ 0xFD9;
"16604
[; ;pic18f26j53.h: 16604: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f26j53.h: 16608: extern volatile unsigned char FSR2L @ 0xFD9;
"16610
[; ;pic18f26j53.h: 16610: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f26j53.h: 16613: typedef union {
[; ;pic18f26j53.h: 16614: struct {
[; ;pic18f26j53.h: 16615: unsigned FSR2L :8;
[; ;pic18f26j53.h: 16616: };
[; ;pic18f26j53.h: 16617: } FSR2Lbits_t;
[; ;pic18f26j53.h: 16618: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f26j53.h: 16627: extern volatile unsigned char FSR2H @ 0xFDA;
"16629
[; ;pic18f26j53.h: 16629: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f26j53.h: 16633: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16635
[; ;pic18f26j53.h: 16635: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f26j53.h: 16638: typedef union {
[; ;pic18f26j53.h: 16639: struct {
[; ;pic18f26j53.h: 16640: unsigned PLUSW2 :8;
[; ;pic18f26j53.h: 16641: };
[; ;pic18f26j53.h: 16642: } PLUSW2bits_t;
[; ;pic18f26j53.h: 16643: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f26j53.h: 16652: extern volatile unsigned char PREINC2 @ 0xFDC;
"16654
[; ;pic18f26j53.h: 16654: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f26j53.h: 16657: typedef union {
[; ;pic18f26j53.h: 16658: struct {
[; ;pic18f26j53.h: 16659: unsigned PREINC2 :8;
[; ;pic18f26j53.h: 16660: };
[; ;pic18f26j53.h: 16661: } PREINC2bits_t;
[; ;pic18f26j53.h: 16662: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f26j53.h: 16671: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16673
[; ;pic18f26j53.h: 16673: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f26j53.h: 16676: typedef union {
[; ;pic18f26j53.h: 16677: struct {
[; ;pic18f26j53.h: 16678: unsigned POSTDEC2 :8;
[; ;pic18f26j53.h: 16679: };
[; ;pic18f26j53.h: 16680: } POSTDEC2bits_t;
[; ;pic18f26j53.h: 16681: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f26j53.h: 16690: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16692
[; ;pic18f26j53.h: 16692: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f26j53.h: 16695: typedef union {
[; ;pic18f26j53.h: 16696: struct {
[; ;pic18f26j53.h: 16697: unsigned POSTINC2 :8;
[; ;pic18f26j53.h: 16698: };
[; ;pic18f26j53.h: 16699: } POSTINC2bits_t;
[; ;pic18f26j53.h: 16700: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f26j53.h: 16709: extern volatile unsigned char INDF2 @ 0xFDF;
"16711
[; ;pic18f26j53.h: 16711: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f26j53.h: 16714: typedef union {
[; ;pic18f26j53.h: 16715: struct {
[; ;pic18f26j53.h: 16716: unsigned INDF2 :8;
[; ;pic18f26j53.h: 16717: };
[; ;pic18f26j53.h: 16718: } INDF2bits_t;
[; ;pic18f26j53.h: 16719: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f26j53.h: 16728: extern volatile unsigned char BSR @ 0xFE0;
"16730
[; ;pic18f26j53.h: 16730: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f26j53.h: 16734: extern volatile unsigned short FSR1 @ 0xFE1;
"16736
[; ;pic18f26j53.h: 16736: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f26j53.h: 16740: extern volatile unsigned char FSR1L @ 0xFE1;
"16742
[; ;pic18f26j53.h: 16742: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f26j53.h: 16745: typedef union {
[; ;pic18f26j53.h: 16746: struct {
[; ;pic18f26j53.h: 16747: unsigned FSR1L :8;
[; ;pic18f26j53.h: 16748: };
[; ;pic18f26j53.h: 16749: } FSR1Lbits_t;
[; ;pic18f26j53.h: 16750: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f26j53.h: 16759: extern volatile unsigned char FSR1H @ 0xFE2;
"16761
[; ;pic18f26j53.h: 16761: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f26j53.h: 16765: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16767
[; ;pic18f26j53.h: 16767: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f26j53.h: 16770: typedef union {
[; ;pic18f26j53.h: 16771: struct {
[; ;pic18f26j53.h: 16772: unsigned PLUSW1 :8;
[; ;pic18f26j53.h: 16773: };
[; ;pic18f26j53.h: 16774: } PLUSW1bits_t;
[; ;pic18f26j53.h: 16775: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f26j53.h: 16784: extern volatile unsigned char PREINC1 @ 0xFE4;
"16786
[; ;pic18f26j53.h: 16786: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f26j53.h: 16789: typedef union {
[; ;pic18f26j53.h: 16790: struct {
[; ;pic18f26j53.h: 16791: unsigned PREINC1 :8;
[; ;pic18f26j53.h: 16792: };
[; ;pic18f26j53.h: 16793: } PREINC1bits_t;
[; ;pic18f26j53.h: 16794: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f26j53.h: 16803: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16805
[; ;pic18f26j53.h: 16805: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f26j53.h: 16808: typedef union {
[; ;pic18f26j53.h: 16809: struct {
[; ;pic18f26j53.h: 16810: unsigned POSTDEC1 :8;
[; ;pic18f26j53.h: 16811: };
[; ;pic18f26j53.h: 16812: } POSTDEC1bits_t;
[; ;pic18f26j53.h: 16813: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f26j53.h: 16822: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16824
[; ;pic18f26j53.h: 16824: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f26j53.h: 16827: typedef union {
[; ;pic18f26j53.h: 16828: struct {
[; ;pic18f26j53.h: 16829: unsigned POSTINC1 :8;
[; ;pic18f26j53.h: 16830: };
[; ;pic18f26j53.h: 16831: } POSTINC1bits_t;
[; ;pic18f26j53.h: 16832: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f26j53.h: 16841: extern volatile unsigned char INDF1 @ 0xFE7;
"16843
[; ;pic18f26j53.h: 16843: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f26j53.h: 16846: typedef union {
[; ;pic18f26j53.h: 16847: struct {
[; ;pic18f26j53.h: 16848: unsigned INDF1 :8;
[; ;pic18f26j53.h: 16849: };
[; ;pic18f26j53.h: 16850: } INDF1bits_t;
[; ;pic18f26j53.h: 16851: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f26j53.h: 16860: extern volatile unsigned char WREG @ 0xFE8;
"16862
[; ;pic18f26j53.h: 16862: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f26j53.h: 16865: typedef union {
[; ;pic18f26j53.h: 16866: struct {
[; ;pic18f26j53.h: 16867: unsigned WREG :8;
[; ;pic18f26j53.h: 16868: };
[; ;pic18f26j53.h: 16869: } WREGbits_t;
[; ;pic18f26j53.h: 16870: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f26j53.h: 16879: extern volatile unsigned short FSR0 @ 0xFE9;
"16881
[; ;pic18f26j53.h: 16881: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f26j53.h: 16885: extern volatile unsigned char FSR0L @ 0xFE9;
"16887
[; ;pic18f26j53.h: 16887: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f26j53.h: 16890: typedef union {
[; ;pic18f26j53.h: 16891: struct {
[; ;pic18f26j53.h: 16892: unsigned FSR0L :8;
[; ;pic18f26j53.h: 16893: };
[; ;pic18f26j53.h: 16894: } FSR0Lbits_t;
[; ;pic18f26j53.h: 16895: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f26j53.h: 16904: extern volatile unsigned char FSR0H @ 0xFEA;
"16906
[; ;pic18f26j53.h: 16906: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f26j53.h: 16910: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16912
[; ;pic18f26j53.h: 16912: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f26j53.h: 16915: typedef union {
[; ;pic18f26j53.h: 16916: struct {
[; ;pic18f26j53.h: 16917: unsigned PLUSW0 :8;
[; ;pic18f26j53.h: 16918: };
[; ;pic18f26j53.h: 16919: } PLUSW0bits_t;
[; ;pic18f26j53.h: 16920: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f26j53.h: 16929: extern volatile unsigned char PREINC0 @ 0xFEC;
"16931
[; ;pic18f26j53.h: 16931: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f26j53.h: 16934: typedef union {
[; ;pic18f26j53.h: 16935: struct {
[; ;pic18f26j53.h: 16936: unsigned PREINC0 :8;
[; ;pic18f26j53.h: 16937: };
[; ;pic18f26j53.h: 16938: } PREINC0bits_t;
[; ;pic18f26j53.h: 16939: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f26j53.h: 16948: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16950
[; ;pic18f26j53.h: 16950: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f26j53.h: 16953: typedef union {
[; ;pic18f26j53.h: 16954: struct {
[; ;pic18f26j53.h: 16955: unsigned POSTDEC0 :8;
[; ;pic18f26j53.h: 16956: };
[; ;pic18f26j53.h: 16957: } POSTDEC0bits_t;
[; ;pic18f26j53.h: 16958: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f26j53.h: 16967: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16969
[; ;pic18f26j53.h: 16969: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f26j53.h: 16972: typedef union {
[; ;pic18f26j53.h: 16973: struct {
[; ;pic18f26j53.h: 16974: unsigned POSTINC0 :8;
[; ;pic18f26j53.h: 16975: };
[; ;pic18f26j53.h: 16976: } POSTINC0bits_t;
[; ;pic18f26j53.h: 16977: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f26j53.h: 16986: extern volatile unsigned char INDF0 @ 0xFEF;
"16988
[; ;pic18f26j53.h: 16988: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f26j53.h: 16991: typedef union {
[; ;pic18f26j53.h: 16992: struct {
[; ;pic18f26j53.h: 16993: unsigned INDF0 :8;
[; ;pic18f26j53.h: 16994: };
[; ;pic18f26j53.h: 16995: } INDF0bits_t;
[; ;pic18f26j53.h: 16996: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f26j53.h: 17005: extern volatile unsigned char INTCON3 @ 0xFF0;
"17007
[; ;pic18f26j53.h: 17007: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f26j53.h: 17010: typedef union {
[; ;pic18f26j53.h: 17011: struct {
[; ;pic18f26j53.h: 17012: unsigned INT1IF :1;
[; ;pic18f26j53.h: 17013: unsigned INT2IF :1;
[; ;pic18f26j53.h: 17014: unsigned INT3IF :1;
[; ;pic18f26j53.h: 17015: unsigned INT1IE :1;
[; ;pic18f26j53.h: 17016: unsigned INT2IE :1;
[; ;pic18f26j53.h: 17017: unsigned INT3IE :1;
[; ;pic18f26j53.h: 17018: unsigned INT1IP :1;
[; ;pic18f26j53.h: 17019: unsigned INT2IP :1;
[; ;pic18f26j53.h: 17020: };
[; ;pic18f26j53.h: 17021: struct {
[; ;pic18f26j53.h: 17022: unsigned INT1F :1;
[; ;pic18f26j53.h: 17023: unsigned INT2F :1;
[; ;pic18f26j53.h: 17024: unsigned INT3F :1;
[; ;pic18f26j53.h: 17025: unsigned INT1E :1;
[; ;pic18f26j53.h: 17026: unsigned INT2E :1;
[; ;pic18f26j53.h: 17027: unsigned INT3E :1;
[; ;pic18f26j53.h: 17028: unsigned INT1P :1;
[; ;pic18f26j53.h: 17029: unsigned INT2P :1;
[; ;pic18f26j53.h: 17030: };
[; ;pic18f26j53.h: 17031: } INTCON3bits_t;
[; ;pic18f26j53.h: 17032: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f26j53.h: 17116: extern volatile unsigned char INTCON2 @ 0xFF1;
"17118
[; ;pic18f26j53.h: 17118: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f26j53.h: 17121: typedef union {
[; ;pic18f26j53.h: 17122: struct {
[; ;pic18f26j53.h: 17123: unsigned :7;
[; ;pic18f26j53.h: 17124: unsigned NOT_RBPU :1;
[; ;pic18f26j53.h: 17125: };
[; ;pic18f26j53.h: 17126: struct {
[; ;pic18f26j53.h: 17127: unsigned RBIP :1;
[; ;pic18f26j53.h: 17128: unsigned INT3IP :1;
[; ;pic18f26j53.h: 17129: unsigned TMR0IP :1;
[; ;pic18f26j53.h: 17130: unsigned INTEDG3 :1;
[; ;pic18f26j53.h: 17131: unsigned INTEDG2 :1;
[; ;pic18f26j53.h: 17132: unsigned INTEDG1 :1;
[; ;pic18f26j53.h: 17133: unsigned INTEDG0 :1;
[; ;pic18f26j53.h: 17134: unsigned nRBPU :1;
[; ;pic18f26j53.h: 17135: };
[; ;pic18f26j53.h: 17136: struct {
[; ;pic18f26j53.h: 17137: unsigned :1;
[; ;pic18f26j53.h: 17138: unsigned INT3P :1;
[; ;pic18f26j53.h: 17139: unsigned T0IP :1;
[; ;pic18f26j53.h: 17140: unsigned :4;
[; ;pic18f26j53.h: 17141: unsigned RBPU :1;
[; ;pic18f26j53.h: 17142: };
[; ;pic18f26j53.h: 17143: } INTCON2bits_t;
[; ;pic18f26j53.h: 17144: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f26j53.h: 17208: extern volatile unsigned char INTCON @ 0xFF2;
"17210
[; ;pic18f26j53.h: 17210: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f26j53.h: 17213: typedef union {
[; ;pic18f26j53.h: 17214: struct {
[; ;pic18f26j53.h: 17215: unsigned RBIF :1;
[; ;pic18f26j53.h: 17216: unsigned INT0IF :1;
[; ;pic18f26j53.h: 17217: unsigned TMR0IF :1;
[; ;pic18f26j53.h: 17218: unsigned RBIE :1;
[; ;pic18f26j53.h: 17219: unsigned INT0IE :1;
[; ;pic18f26j53.h: 17220: unsigned TMR0IE :1;
[; ;pic18f26j53.h: 17221: unsigned PEIE_GIEL :1;
[; ;pic18f26j53.h: 17222: unsigned GIE_GIEH :1;
[; ;pic18f26j53.h: 17223: };
[; ;pic18f26j53.h: 17224: struct {
[; ;pic18f26j53.h: 17225: unsigned :1;
[; ;pic18f26j53.h: 17226: unsigned INT0F :1;
[; ;pic18f26j53.h: 17227: unsigned T0IF :1;
[; ;pic18f26j53.h: 17228: unsigned :1;
[; ;pic18f26j53.h: 17229: unsigned INT0E :1;
[; ;pic18f26j53.h: 17230: unsigned T0IE :1;
[; ;pic18f26j53.h: 17231: unsigned PEIE :1;
[; ;pic18f26j53.h: 17232: unsigned GIE :1;
[; ;pic18f26j53.h: 17233: };
[; ;pic18f26j53.h: 17234: struct {
[; ;pic18f26j53.h: 17235: unsigned :6;
[; ;pic18f26j53.h: 17236: unsigned GIEL :1;
[; ;pic18f26j53.h: 17237: unsigned GIEH :1;
[; ;pic18f26j53.h: 17238: };
[; ;pic18f26j53.h: 17239: } INTCONbits_t;
[; ;pic18f26j53.h: 17240: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f26j53.h: 17324: extern volatile unsigned short PROD @ 0xFF3;
"17326
[; ;pic18f26j53.h: 17326: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f26j53.h: 17330: extern volatile unsigned char PRODL @ 0xFF3;
"17332
[; ;pic18f26j53.h: 17332: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f26j53.h: 17335: typedef union {
[; ;pic18f26j53.h: 17336: struct {
[; ;pic18f26j53.h: 17337: unsigned PRODL :8;
[; ;pic18f26j53.h: 17338: };
[; ;pic18f26j53.h: 17339: } PRODLbits_t;
[; ;pic18f26j53.h: 17340: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f26j53.h: 17349: extern volatile unsigned char PRODH @ 0xFF4;
"17351
[; ;pic18f26j53.h: 17351: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f26j53.h: 17354: typedef union {
[; ;pic18f26j53.h: 17355: struct {
[; ;pic18f26j53.h: 17356: unsigned PRODH :8;
[; ;pic18f26j53.h: 17357: };
[; ;pic18f26j53.h: 17358: } PRODHbits_t;
[; ;pic18f26j53.h: 17359: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f26j53.h: 17368: extern volatile unsigned char TABLAT @ 0xFF5;
"17370
[; ;pic18f26j53.h: 17370: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f26j53.h: 17373: typedef union {
[; ;pic18f26j53.h: 17374: struct {
[; ;pic18f26j53.h: 17375: unsigned TABLAT :8;
[; ;pic18f26j53.h: 17376: };
[; ;pic18f26j53.h: 17377: } TABLATbits_t;
[; ;pic18f26j53.h: 17378: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f26j53.h: 17388: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17391
[; ;pic18f26j53.h: 17391: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f26j53.h: 17395: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17397
[; ;pic18f26j53.h: 17397: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f26j53.h: 17400: typedef union {
[; ;pic18f26j53.h: 17401: struct {
[; ;pic18f26j53.h: 17402: unsigned TBLPTRL :8;
[; ;pic18f26j53.h: 17403: };
[; ;pic18f26j53.h: 17404: } TBLPTRLbits_t;
[; ;pic18f26j53.h: 17405: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f26j53.h: 17414: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17416
[; ;pic18f26j53.h: 17416: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f26j53.h: 17419: typedef union {
[; ;pic18f26j53.h: 17420: struct {
[; ;pic18f26j53.h: 17421: unsigned TBLPTRH :8;
[; ;pic18f26j53.h: 17422: };
[; ;pic18f26j53.h: 17423: } TBLPTRHbits_t;
[; ;pic18f26j53.h: 17424: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f26j53.h: 17433: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17435
[; ;pic18f26j53.h: 17435: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f26j53.h: 17440: extern volatile unsigned short long PCLAT @ 0xFF9;
"17443
[; ;pic18f26j53.h: 17443: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f26j53.h: 17447: extern volatile unsigned short long PC @ 0xFF9;
"17450
[; ;pic18f26j53.h: 17450: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f26j53.h: 17454: extern volatile unsigned char PCL @ 0xFF9;
"17456
[; ;pic18f26j53.h: 17456: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f26j53.h: 17459: typedef union {
[; ;pic18f26j53.h: 17460: struct {
[; ;pic18f26j53.h: 17461: unsigned PCL :8;
[; ;pic18f26j53.h: 17462: };
[; ;pic18f26j53.h: 17463: } PCLbits_t;
[; ;pic18f26j53.h: 17464: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f26j53.h: 17473: extern volatile unsigned char PCLATH @ 0xFFA;
"17475
[; ;pic18f26j53.h: 17475: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f26j53.h: 17478: typedef union {
[; ;pic18f26j53.h: 17479: struct {
[; ;pic18f26j53.h: 17480: unsigned PCH :8;
[; ;pic18f26j53.h: 17481: };
[; ;pic18f26j53.h: 17482: } PCLATHbits_t;
[; ;pic18f26j53.h: 17483: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f26j53.h: 17492: extern volatile unsigned char PCLATU @ 0xFFB;
"17494
[; ;pic18f26j53.h: 17494: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f26j53.h: 17498: extern volatile unsigned char STKPTR @ 0xFFC;
"17500
[; ;pic18f26j53.h: 17500: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f26j53.h: 17503: typedef union {
[; ;pic18f26j53.h: 17504: struct {
[; ;pic18f26j53.h: 17505: unsigned STKPTR :5;
[; ;pic18f26j53.h: 17506: unsigned :1;
[; ;pic18f26j53.h: 17507: unsigned STKUNF :1;
[; ;pic18f26j53.h: 17508: unsigned STKFUL :1;
[; ;pic18f26j53.h: 17509: };
[; ;pic18f26j53.h: 17510: struct {
[; ;pic18f26j53.h: 17511: unsigned SP0 :1;
[; ;pic18f26j53.h: 17512: unsigned SP1 :1;
[; ;pic18f26j53.h: 17513: unsigned SP2 :1;
[; ;pic18f26j53.h: 17514: unsigned SP3 :1;
[; ;pic18f26j53.h: 17515: unsigned SP4 :1;
[; ;pic18f26j53.h: 17516: unsigned :2;
[; ;pic18f26j53.h: 17517: unsigned STKOVF :1;
[; ;pic18f26j53.h: 17518: };
[; ;pic18f26j53.h: 17519: } STKPTRbits_t;
[; ;pic18f26j53.h: 17520: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f26j53.h: 17570: extern volatile unsigned short long TOS @ 0xFFD;
"17573
[; ;pic18f26j53.h: 17573: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f26j53.h: 17577: extern volatile unsigned char TOSL @ 0xFFD;
"17579
[; ;pic18f26j53.h: 17579: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f26j53.h: 17582: typedef union {
[; ;pic18f26j53.h: 17583: struct {
[; ;pic18f26j53.h: 17584: unsigned TOSL :8;
[; ;pic18f26j53.h: 17585: };
[; ;pic18f26j53.h: 17586: } TOSLbits_t;
[; ;pic18f26j53.h: 17587: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f26j53.h: 17596: extern volatile unsigned char TOSH @ 0xFFE;
"17598
[; ;pic18f26j53.h: 17598: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f26j53.h: 17601: typedef union {
[; ;pic18f26j53.h: 17602: struct {
[; ;pic18f26j53.h: 17603: unsigned TOSH :8;
[; ;pic18f26j53.h: 17604: };
[; ;pic18f26j53.h: 17605: } TOSHbits_t;
[; ;pic18f26j53.h: 17606: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f26j53.h: 17615: extern volatile unsigned char TOSU @ 0xFFF;
"17617
[; ;pic18f26j53.h: 17617: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f26j53.h: 17627: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f26j53.h: 17629: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f26j53.h: 17631: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f26j53.h: 17633: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f26j53.h: 17635: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j53.h: 17637: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26j53.h: 17639: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j53.h: 17641: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26j53.h: 17643: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f26j53.h: 17645: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f26j53.h: 17647: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26j53.h: 17649: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f26j53.h: 17651: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f26j53.h: 17653: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f26j53.h: 17655: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f26j53.h: 17657: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f26j53.h: 17659: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f26j53.h: 17661: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f26j53.h: 17663: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f26j53.h: 17665: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f26j53.h: 17667: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26j53.h: 17669: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f26j53.h: 17671: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f26j53.h: 17673: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f26j53.h: 17675: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f26j53.h: 17677: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f26j53.h: 17679: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f26j53.h: 17681: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f26j53.h: 17683: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f26j53.h: 17685: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26j53.h: 17687: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f26j53.h: 17689: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f26j53.h: 17691: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f26j53.h: 17693: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f26j53.h: 17695: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j53.h: 17697: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26j53.h: 17699: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j53.h: 17701: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26j53.h: 17703: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j53.h: 17705: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26j53.h: 17707: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j53.h: 17709: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26j53.h: 17711: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j53.h: 17713: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26j53.h: 17715: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f26j53.h: 17717: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f26j53.h: 17719: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f26j53.h: 17721: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f26j53.h: 17723: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f26j53.h: 17725: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f26j53.h: 17727: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f26j53.h: 17729: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f26j53.h: 17731: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 17733: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j53.h: 17735: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j53.h: 17737: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 17739: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j53.h: 17741: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 17743: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j53.h: 17745: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 17747: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 17749: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 17751: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f26j53.h: 17753: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f26j53.h: 17755: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f26j53.h: 17757: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f26j53.h: 17759: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f26j53.h: 17761: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f26j53.h: 17763: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f26j53.h: 17765: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f26j53.h: 17767: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26j53.h: 17769: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26j53.h: 17771: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26j53.h: 17773: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f26j53.h: 17775: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f26j53.h: 17777: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f26j53.h: 17779: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26j53.h: 17781: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26j53.h: 17783: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26j53.h: 17785: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f26j53.h: 17787: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f26j53.h: 17789: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f26j53.h: 17791: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j53.h: 17793: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f26j53.h: 17795: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f26j53.h: 17797: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f26j53.h: 17799: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f26j53.h: 17801: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f26j53.h: 17803: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f26j53.h: 17805: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f26j53.h: 17807: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f26j53.h: 17809: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f26j53.h: 17811: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f26j53.h: 17813: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f26j53.h: 17815: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 17817: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j53.h: 17819: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 17821: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 17823: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f26j53.h: 17825: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f26j53.h: 17827: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f26j53.h: 17829: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j53.h: 17831: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 17833: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 17835: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 17837: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f26j53.h: 17839: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f26j53.h: 17841: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f26j53.h: 17843: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 17845: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 17847: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j53.h: 17849: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j53.h: 17851: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f26j53.h: 17853: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f26j53.h: 17855: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f26j53.h: 17857: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f26j53.h: 17859: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f26j53.h: 17861: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f26j53.h: 17863: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f26j53.h: 17865: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f26j53.h: 17867: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f26j53.h: 17869: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f26j53.h: 17871: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f26j53.h: 17873: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f26j53.h: 17875: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f26j53.h: 17877: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f26j53.h: 17879: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f26j53.h: 17881: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f26j53.h: 17883: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f26j53.h: 17885: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f26j53.h: 17887: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f26j53.h: 17889: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f26j53.h: 17891: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f26j53.h: 17893: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f26j53.h: 17895: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f26j53.h: 17897: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26j53.h: 17899: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f26j53.h: 17901: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f26j53.h: 17903: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f26j53.h: 17905: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26j53.h: 17907: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26j53.h: 17909: extern volatile __bit CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 17911: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f26j53.h: 17913: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f26j53.h: 17915: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f26j53.h: 17917: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f26j53.h: 17919: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f26j53.h: 17921: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f26j53.h: 17923: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f26j53.h: 17925: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f26j53.h: 17927: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f26j53.h: 17929: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f26j53.h: 17931: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f26j53.h: 17933: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f26j53.h: 17935: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f26j53.h: 17937: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f26j53.h: 17939: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f26j53.h: 17941: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f26j53.h: 17943: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26j53.h: 17945: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26j53.h: 17947: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 17949: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f26j53.h: 17951: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f26j53.h: 17953: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f26j53.h: 17955: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f26j53.h: 17957: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f26j53.h: 17959: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f26j53.h: 17961: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f26j53.h: 17963: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26j53.h: 17965: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26j53.h: 17967: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 17969: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f26j53.h: 17971: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f26j53.h: 17973: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26j53.h: 17975: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f26j53.h: 17977: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f26j53.h: 17979: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f26j53.h: 17981: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f26j53.h: 17983: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 17985: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f26j53.h: 17987: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f26j53.h: 17989: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f26j53.h: 17991: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f26j53.h: 17993: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f26j53.h: 17995: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f26j53.h: 17997: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f26j53.h: 17999: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f26j53.h: 18001: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f26j53.h: 18003: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 18005: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f26j53.h: 18007: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f26j53.h: 18009: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f26j53.h: 18011: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f26j53.h: 18013: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f26j53.h: 18015: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f26j53.h: 18017: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f26j53.h: 18019: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f26j53.h: 18021: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f26j53.h: 18023: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j53.h: 18025: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f26j53.h: 18027: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f26j53.h: 18029: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f26j53.h: 18031: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f26j53.h: 18033: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f26j53.h: 18035: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f26j53.h: 18037: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f26j53.h: 18039: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f26j53.h: 18041: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f26j53.h: 18043: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j53.h: 18045: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f26j53.h: 18047: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f26j53.h: 18049: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f26j53.h: 18051: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f26j53.h: 18053: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f26j53.h: 18055: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f26j53.h: 18057: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f26j53.h: 18059: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f26j53.h: 18061: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f26j53.h: 18063: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 18065: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f26j53.h: 18067: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f26j53.h: 18069: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f26j53.h: 18071: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f26j53.h: 18073: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f26j53.h: 18075: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f26j53.h: 18077: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f26j53.h: 18079: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f26j53.h: 18081: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f26j53.h: 18083: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j53.h: 18085: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f26j53.h: 18087: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f26j53.h: 18089: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f26j53.h: 18091: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f26j53.h: 18093: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f26j53.h: 18095: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f26j53.h: 18097: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f26j53.h: 18099: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f26j53.h: 18101: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f26j53.h: 18103: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f26j53.h: 18105: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f26j53.h: 18107: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f26j53.h: 18109: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f26j53.h: 18111: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f26j53.h: 18113: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26j53.h: 18115: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j53.h: 18117: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f26j53.h: 18119: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f26j53.h: 18121: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f26j53.h: 18123: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f26j53.h: 18125: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j53.h: 18127: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j53.h: 18129: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j53.h: 18131: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j53.h: 18133: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f26j53.h: 18135: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f26j53.h: 18137: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f26j53.h: 18139: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26j53.h: 18141: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26j53.h: 18143: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26j53.h: 18145: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f26j53.h: 18147: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f26j53.h: 18149: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f26j53.h: 18151: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26j53.h: 18153: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26j53.h: 18155: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26j53.h: 18157: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f26j53.h: 18159: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f26j53.h: 18161: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f26j53.h: 18163: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j53.h: 18165: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f26j53.h: 18167: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f26j53.h: 18169: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f26j53.h: 18171: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f26j53.h: 18173: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f26j53.h: 18175: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f26j53.h: 18177: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f26j53.h: 18179: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f26j53.h: 18181: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f26j53.h: 18183: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f26j53.h: 18185: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f26j53.h: 18187: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f26j53.h: 18189: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f26j53.h: 18191: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f26j53.h: 18193: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f26j53.h: 18195: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f26j53.h: 18197: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f26j53.h: 18199: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f26j53.h: 18201: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f26j53.h: 18203: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f26j53.h: 18205: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f26j53.h: 18207: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f26j53.h: 18209: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f26j53.h: 18211: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f26j53.h: 18213: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f26j53.h: 18215: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f26j53.h: 18217: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 18219: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 18221: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f26j53.h: 18223: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26j53.h: 18225: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f26j53.h: 18227: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f26j53.h: 18229: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f26j53.h: 18231: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f26j53.h: 18233: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 18235: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f26j53.h: 18237: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f26j53.h: 18239: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f26j53.h: 18241: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f26j53.h: 18243: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f26j53.h: 18245: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 18247: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f26j53.h: 18249: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f26j53.h: 18251: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f26j53.h: 18253: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f26j53.h: 18255: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f26j53.h: 18257: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 18259: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 18261: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18263: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 18265: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18267: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f26j53.h: 18269: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f26j53.h: 18271: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f26j53.h: 18273: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26j53.h: 18275: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26j53.h: 18277: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26j53.h: 18279: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26j53.h: 18281: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f26j53.h: 18283: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f26j53.h: 18285: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f26j53.h: 18287: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f26j53.h: 18289: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f26j53.h: 18291: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f26j53.h: 18293: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f26j53.h: 18295: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f26j53.h: 18297: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f26j53.h: 18299: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f26j53.h: 18301: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f26j53.h: 18303: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f26j53.h: 18305: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f26j53.h: 18307: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f26j53.h: 18309: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f26j53.h: 18311: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f26j53.h: 18313: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f26j53.h: 18315: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f26j53.h: 18317: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f26j53.h: 18319: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f26j53.h: 18321: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f26j53.h: 18323: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f26j53.h: 18325: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f26j53.h: 18327: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18329: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f26j53.h: 18331: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f26j53.h: 18333: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f26j53.h: 18335: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f26j53.h: 18337: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f26j53.h: 18339: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f26j53.h: 18341: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f26j53.h: 18343: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f26j53.h: 18345: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f26j53.h: 18347: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f26j53.h: 18349: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f26j53.h: 18351: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 18353: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j53.h: 18355: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j53.h: 18357: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26j53.h: 18359: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f26j53.h: 18361: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f26j53.h: 18363: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 18365: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18367: extern volatile __bit D_MINUS @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j53.h: 18369: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18371: extern volatile __bit D_PLUS @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j53.h: 18373: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18375: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f26j53.h: 18377: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26j53.h: 18379: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26j53.h: 18381: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26j53.h: 18383: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26j53.h: 18385: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f26j53.h: 18387: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f26j53.h: 18389: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f26j53.h: 18391: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f26j53.h: 18393: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f26j53.h: 18395: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f26j53.h: 18397: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f26j53.h: 18399: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f26j53.h: 18401: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f26j53.h: 18403: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f26j53.h: 18405: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f26j53.h: 18407: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f26j53.h: 18409: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f26j53.h: 18411: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f26j53.h: 18413: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f26j53.h: 18415: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f26j53.h: 18417: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f26j53.h: 18419: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f26j53.h: 18421: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f26j53.h: 18423: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f26j53.h: 18425: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f26j53.h: 18427: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f26j53.h: 18429: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f26j53.h: 18431: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f26j53.h: 18433: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f26j53.h: 18435: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f26j53.h: 18437: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f26j53.h: 18439: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f26j53.h: 18441: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f26j53.h: 18443: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f26j53.h: 18445: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f26j53.h: 18447: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f26j53.h: 18449: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f26j53.h: 18451: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f26j53.h: 18453: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f26j53.h: 18455: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f26j53.h: 18457: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f26j53.h: 18459: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f26j53.h: 18461: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f26j53.h: 18463: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f26j53.h: 18465: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f26j53.h: 18467: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f26j53.h: 18469: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f26j53.h: 18471: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f26j53.h: 18473: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f26j53.h: 18475: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f26j53.h: 18477: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f26j53.h: 18479: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f26j53.h: 18481: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f26j53.h: 18483: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f26j53.h: 18485: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f26j53.h: 18487: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f26j53.h: 18489: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f26j53.h: 18491: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f26j53.h: 18493: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f26j53.h: 18495: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f26j53.h: 18497: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f26j53.h: 18499: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f26j53.h: 18501: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f26j53.h: 18503: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f26j53.h: 18505: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f26j53.h: 18507: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f26j53.h: 18509: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f26j53.h: 18511: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f26j53.h: 18513: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f26j53.h: 18515: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f26j53.h: 18517: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f26j53.h: 18519: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f26j53.h: 18521: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f26j53.h: 18523: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f26j53.h: 18525: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f26j53.h: 18527: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f26j53.h: 18529: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f26j53.h: 18531: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f26j53.h: 18533: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f26j53.h: 18535: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f26j53.h: 18537: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f26j53.h: 18539: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f26j53.h: 18541: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f26j53.h: 18543: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f26j53.h: 18545: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f26j53.h: 18547: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f26j53.h: 18549: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f26j53.h: 18551: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f26j53.h: 18553: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f26j53.h: 18555: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f26j53.h: 18557: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f26j53.h: 18559: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f26j53.h: 18561: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f26j53.h: 18563: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f26j53.h: 18565: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f26j53.h: 18567: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f26j53.h: 18569: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f26j53.h: 18571: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f26j53.h: 18573: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f26j53.h: 18575: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f26j53.h: 18577: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f26j53.h: 18579: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f26j53.h: 18581: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f26j53.h: 18583: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f26j53.h: 18585: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f26j53.h: 18587: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f26j53.h: 18589: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f26j53.h: 18591: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f26j53.h: 18593: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f26j53.h: 18595: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f26j53.h: 18597: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f26j53.h: 18599: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f26j53.h: 18601: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f26j53.h: 18603: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f26j53.h: 18605: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f26j53.h: 18607: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f26j53.h: 18609: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f26j53.h: 18611: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f26j53.h: 18613: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f26j53.h: 18615: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f26j53.h: 18617: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f26j53.h: 18619: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f26j53.h: 18621: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f26j53.h: 18623: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f26j53.h: 18625: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f26j53.h: 18627: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f26j53.h: 18629: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f26j53.h: 18631: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f26j53.h: 18633: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f26j53.h: 18635: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f26j53.h: 18637: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f26j53.h: 18639: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f26j53.h: 18641: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f26j53.h: 18643: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f26j53.h: 18645: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f26j53.h: 18647: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f26j53.h: 18649: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f26j53.h: 18651: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f26j53.h: 18653: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f26j53.h: 18655: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f26j53.h: 18657: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f26j53.h: 18659: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f26j53.h: 18661: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f26j53.h: 18663: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f26j53.h: 18665: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f26j53.h: 18667: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f26j53.h: 18669: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f26j53.h: 18671: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f26j53.h: 18673: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f26j53.h: 18675: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f26j53.h: 18677: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f26j53.h: 18679: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f26j53.h: 18681: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f26j53.h: 18683: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f26j53.h: 18685: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f26j53.h: 18687: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f26j53.h: 18689: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f26j53.h: 18691: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f26j53.h: 18693: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f26j53.h: 18695: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f26j53.h: 18697: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f26j53.h: 18699: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f26j53.h: 18701: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f26j53.h: 18703: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f26j53.h: 18705: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f26j53.h: 18707: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f26j53.h: 18709: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f26j53.h: 18711: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f26j53.h: 18713: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f26j53.h: 18715: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f26j53.h: 18717: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f26j53.h: 18719: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f26j53.h: 18721: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f26j53.h: 18723: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f26j53.h: 18725: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f26j53.h: 18727: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f26j53.h: 18729: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f26j53.h: 18731: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f26j53.h: 18733: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j53.h: 18735: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j53.h: 18737: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j53.h: 18739: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j53.h: 18741: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18743: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18745: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18747: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18749: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 18751: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f26j53.h: 18753: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26j53.h: 18755: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26j53.h: 18757: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26j53.h: 18759: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 18761: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26j53.h: 18763: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26j53.h: 18765: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26j53.h: 18767: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26j53.h: 18769: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26j53.h: 18771: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 18773: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 18775: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 18777: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 18779: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j53.h: 18781: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j53.h: 18783: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j53.h: 18785: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j53.h: 18787: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f26j53.h: 18789: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f26j53.h: 18791: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f26j53.h: 18793: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f26j53.h: 18795: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j53.h: 18797: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26j53.h: 18799: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26j53.h: 18801: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26j53.h: 18803: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26j53.h: 18805: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26j53.h: 18807: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26j53.h: 18809: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26j53.h: 18811: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26j53.h: 18813: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26j53.h: 18815: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26j53.h: 18817: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26j53.h: 18819: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26j53.h: 18821: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26j53.h: 18823: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26j53.h: 18825: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26j53.h: 18827: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26j53.h: 18829: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f26j53.h: 18831: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f26j53.h: 18833: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f26j53.h: 18835: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f26j53.h: 18837: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f26j53.h: 18839: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f26j53.h: 18841: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f26j53.h: 18843: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f26j53.h: 18845: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f26j53.h: 18847: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f26j53.h: 18849: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f26j53.h: 18851: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f26j53.h: 18853: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f26j53.h: 18855: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f26j53.h: 18857: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f26j53.h: 18859: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f26j53.h: 18861: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f26j53.h: 18863: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f26j53.h: 18865: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f26j53.h: 18867: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f26j53.h: 18869: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f26j53.h: 18871: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f26j53.h: 18873: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26j53.h: 18875: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f26j53.h: 18877: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f26j53.h: 18879: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f26j53.h: 18881: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f26j53.h: 18883: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f26j53.h: 18885: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f26j53.h: 18887: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 18889: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 18891: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j53.h: 18893: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j53.h: 18895: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26j53.h: 18897: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26j53.h: 18899: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26j53.h: 18901: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26j53.h: 18903: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26j53.h: 18905: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26j53.h: 18907: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26j53.h: 18909: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26j53.h: 18911: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26j53.h: 18913: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26j53.h: 18915: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26j53.h: 18917: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26j53.h: 18919: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26j53.h: 18921: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26j53.h: 18923: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26j53.h: 18925: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26j53.h: 18927: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26j53.h: 18929: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26j53.h: 18931: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26j53.h: 18933: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26j53.h: 18935: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26j53.h: 18937: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26j53.h: 18939: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26j53.h: 18941: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26j53.h: 18943: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26j53.h: 18945: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26j53.h: 18947: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26j53.h: 18949: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26j53.h: 18951: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26j53.h: 18953: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26j53.h: 18955: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26j53.h: 18957: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26j53.h: 18959: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26j53.h: 18961: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26j53.h: 18963: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26j53.h: 18965: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26j53.h: 18967: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26j53.h: 18969: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26j53.h: 18971: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26j53.h: 18973: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26j53.h: 18975: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26j53.h: 18977: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26j53.h: 18979: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 18981: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26j53.h: 18983: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f26j53.h: 18985: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f26j53.h: 18987: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f26j53.h: 18989: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f26j53.h: 18991: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f26j53.h: 18993: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f26j53.h: 18995: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f26j53.h: 18997: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f26j53.h: 18999: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f26j53.h: 19001: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f26j53.h: 19003: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f26j53.h: 19005: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f26j53.h: 19007: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f26j53.h: 19009: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f26j53.h: 19011: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f26j53.h: 19013: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f26j53.h: 19015: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f26j53.h: 19017: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f26j53.h: 19019: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 19021: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 19023: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 19025: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 19027: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j53.h: 19029: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j53.h: 19031: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 19033: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j53.h: 19035: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j53.h: 19037: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j53.h: 19039: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j53.h: 19041: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j53.h: 19043: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 19045: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 19047: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26j53.h: 19049: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j53.h: 19051: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26j53.h: 19053: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 19055: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26j53.h: 19057: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j53.h: 19059: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j53.h: 19061: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 19063: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19065: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19067: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19069: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19071: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f26j53.h: 19073: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f26j53.h: 19075: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j53.h: 19077: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j53.h: 19079: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f26j53.h: 19081: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f26j53.h: 19083: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f26j53.h: 19085: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f26j53.h: 19087: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26j53.h: 19089: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26j53.h: 19091: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f26j53.h: 19093: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f26j53.h: 19095: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f26j53.h: 19097: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f26j53.h: 19099: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f26j53.h: 19101: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f26j53.h: 19103: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f26j53.h: 19105: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f26j53.h: 19107: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f26j53.h: 19109: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f26j53.h: 19111: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j53.h: 19113: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j53.h: 19115: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j53.h: 19117: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j53.h: 19119: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j53.h: 19121: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j53.h: 19123: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j53.h: 19125: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j53.h: 19127: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j53.h: 19129: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j53.h: 19131: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j53.h: 19133: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f26j53.h: 19135: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f26j53.h: 19137: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j53.h: 19139: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j53.h: 19141: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f26j53.h: 19143: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f26j53.h: 19145: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f26j53.h: 19147: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f26j53.h: 19149: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f26j53.h: 19151: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f26j53.h: 19153: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f26j53.h: 19155: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f26j53.h: 19157: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f26j53.h: 19159: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f26j53.h: 19161: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f26j53.h: 19163: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f26j53.h: 19165: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f26j53.h: 19167: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 19169: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 19171: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f26j53.h: 19173: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f26j53.h: 19175: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f26j53.h: 19177: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f26j53.h: 19179: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f26j53.h: 19181: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f26j53.h: 19183: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f26j53.h: 19185: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f26j53.h: 19187: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f26j53.h: 19189: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f26j53.h: 19191: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f26j53.h: 19193: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j53.h: 19195: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j53.h: 19197: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j53.h: 19199: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j53.h: 19201: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26j53.h: 19203: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j53.h: 19205: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j53.h: 19207: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f26j53.h: 19209: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f26j53.h: 19211: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f26j53.h: 19213: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f26j53.h: 19215: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f26j53.h: 19217: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f26j53.h: 19219: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f26j53.h: 19221: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f26j53.h: 19223: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f26j53.h: 19225: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f26j53.h: 19227: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f26j53.h: 19229: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f26j53.h: 19231: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f26j53.h: 19233: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f26j53.h: 19235: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f26j53.h: 19237: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f26j53.h: 19239: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f26j53.h: 19241: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f26j53.h: 19243: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f26j53.h: 19245: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f26j53.h: 19247: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f26j53.h: 19249: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f26j53.h: 19251: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f26j53.h: 19253: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f26j53.h: 19255: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f26j53.h: 19257: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f26j53.h: 19259: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f26j53.h: 19261: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f26j53.h: 19263: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f26j53.h: 19265: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f26j53.h: 19267: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f26j53.h: 19269: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j53.h: 19271: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f26j53.h: 19273: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f26j53.h: 19275: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f26j53.h: 19277: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f26j53.h: 19279: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f26j53.h: 19281: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f26j53.h: 19283: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26j53.h: 19285: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26j53.h: 19287: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26j53.h: 19289: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26j53.h: 19291: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26j53.h: 19293: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26j53.h: 19295: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26j53.h: 19297: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26j53.h: 19299: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f26j53.h: 19301: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f26j53.h: 19303: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f26j53.h: 19305: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f26j53.h: 19307: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 19309: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j53.h: 19311: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 19313: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j53.h: 19315: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 19317: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j53.h: 19319: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j53.h: 19321: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j53.h: 19323: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j53.h: 19325: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 19327: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 19329: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 19331: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 19333: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j53.h: 19335: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j53.h: 19337: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f26j53.h: 19339: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f26j53.h: 19341: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f26j53.h: 19343: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j53.h: 19345: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j53.h: 19347: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 19349: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26j53.h: 19351: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26j53.h: 19353: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26j53.h: 19355: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 19357: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f26j53.h: 19359: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f26j53.h: 19361: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f26j53.h: 19363: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j53.h: 19365: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j53.h: 19367: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j53.h: 19369: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 19371: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j53.h: 19373: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j53.h: 19375: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j53.h: 19377: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j53.h: 19379: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26j53.h: 19381: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26j53.h: 19383: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j53.h: 19385: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26j53.h: 19387: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j53.h: 19389: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26j53.h: 19391: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26j53.h: 19393: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26j53.h: 19395: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26j53.h: 19397: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j53.h: 19399: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j53.h: 19401: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26j53.h: 19403: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 19405: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j53.h: 19407: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f26j53.h: 19409: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19411: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19413: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 19415: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f26j53.h: 19417: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f26j53.h: 19419: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f26j53.h: 19421: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j53.h: 19423: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j53.h: 19425: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f26j53.h: 19427: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f26j53.h: 19429: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f26j53.h: 19431: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f26j53.h: 19433: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f26j53.h: 19435: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f26j53.h: 19437: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f26j53.h: 19439: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 19441: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j53.h: 19443: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j53.h: 19445: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j53.h: 19447: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 19449: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j53.h: 19451: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j53.h: 19453: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 19455: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 19457: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j53.h: 19459: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j53.h: 19461: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 19463: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 19465: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 19467: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 19469: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j53.h: 19471: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j53.h: 19473: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26j53.h: 19475: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j53.h: 19477: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26j53.h: 19479: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f26j53.h: 19481: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f26j53.h: 19483: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f26j53.h: 19485: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f26j53.h: 19487: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f26j53.h: 19489: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f26j53.h: 19491: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f26j53.h: 19493: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f26j53.h: 19495: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f26j53.h: 19497: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f26j53.h: 19499: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f26j53.h: 19501: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f26j53.h: 19503: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19505: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19507: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19509: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 19511: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j53.h: 19513: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j53.h: 19515: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26j53.h: 19517: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26j53.h: 19519: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26j53.h: 19521: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j53.h: 19523: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j53.h: 19525: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26j53.h: 19527: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26j53.h: 19529: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j53.h: 19531: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j53.h: 19533: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26j53.h: 19535: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f26j53.h: 19537: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19539: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 19541: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19543: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 19545: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j53.h: 19547: extern volatile __bit SCK1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 19549: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j53.h: 19551: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j53.h: 19553: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26j53.h: 19555: extern volatile __bit SCL1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j53.h: 19557: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f26j53.h: 19559: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f26j53.h: 19561: extern volatile __bit SDA1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 19563: extern volatile __bit SDI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j53.h: 19565: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j53.h: 19567: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f26j53.h: 19569: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f26j53.h: 19571: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f26j53.h: 19573: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f26j53.h: 19575: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f26j53.h: 19577: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f26j53.h: 19579: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f26j53.h: 19581: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f26j53.h: 19583: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f26j53.h: 19585: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f26j53.h: 19587: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26j53.h: 19589: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26j53.h: 19591: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26j53.h: 19593: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f26j53.h: 19595: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f26j53.h: 19597: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26j53.h: 19599: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26j53.h: 19601: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26j53.h: 19603: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26j53.h: 19605: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26j53.h: 19607: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f26j53.h: 19609: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f26j53.h: 19611: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f26j53.h: 19613: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f26j53.h: 19615: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f26j53.h: 19617: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f26j53.h: 19619: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f26j53.h: 19621: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f26j53.h: 19623: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26j53.h: 19625: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f26j53.h: 19627: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26j53.h: 19629: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f26j53.h: 19631: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f26j53.h: 19633: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26j53.h: 19635: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26j53.h: 19637: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26j53.h: 19639: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f26j53.h: 19641: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f26j53.h: 19643: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f26j53.h: 19645: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f26j53.h: 19647: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f26j53.h: 19649: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26j53.h: 19651: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26j53.h: 19653: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26j53.h: 19655: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f26j53.h: 19657: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f26j53.h: 19659: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f26j53.h: 19661: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f26j53.h: 19663: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f26j53.h: 19665: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f26j53.h: 19667: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f26j53.h: 19669: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f26j53.h: 19671: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f26j53.h: 19673: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f26j53.h: 19675: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f26j53.h: 19677: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f26j53.h: 19679: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j53.h: 19681: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j53.h: 19683: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j53.h: 19685: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26j53.h: 19687: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26j53.h: 19689: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f26j53.h: 19691: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j53.h: 19693: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j53.h: 19695: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j53.h: 19697: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j53.h: 19699: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f26j53.h: 19701: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j53.h: 19703: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f26j53.h: 19705: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j53.h: 19707: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f26j53.h: 19709: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j53.h: 19711: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f26j53.h: 19713: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j53.h: 19715: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f26j53.h: 19717: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f26j53.h: 19719: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26j53.h: 19721: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26j53.h: 19723: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f26j53.h: 19725: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f26j53.h: 19727: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f26j53.h: 19729: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f26j53.h: 19731: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26j53.h: 19733: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26j53.h: 19735: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26j53.h: 19737: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f26j53.h: 19739: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f26j53.h: 19741: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f26j53.h: 19743: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f26j53.h: 19745: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j53.h: 19747: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f26j53.h: 19749: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f26j53.h: 19751: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 19753: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 19755: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 19757: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 19759: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f26j53.h: 19761: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f26j53.h: 19763: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f26j53.h: 19765: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f26j53.h: 19767: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f26j53.h: 19769: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f26j53.h: 19771: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26j53.h: 19773: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 19775: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j53.h: 19777: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26j53.h: 19779: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f26j53.h: 19781: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f26j53.h: 19783: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f26j53.h: 19785: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f26j53.h: 19787: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f26j53.h: 19789: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f26j53.h: 19791: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f26j53.h: 19793: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f26j53.h: 19795: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j53.h: 19797: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j53.h: 19799: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f26j53.h: 19801: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f26j53.h: 19803: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f26j53.h: 19805: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f26j53.h: 19807: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f26j53.h: 19809: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f26j53.h: 19811: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26j53.h: 19813: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j53.h: 19815: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f26j53.h: 19817: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f26j53.h: 19819: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f26j53.h: 19821: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f26j53.h: 19823: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f26j53.h: 19825: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f26j53.h: 19827: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f26j53.h: 19829: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f26j53.h: 19831: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 19833: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 19835: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 19837: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 19839: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f26j53.h: 19841: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f26j53.h: 19843: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f26j53.h: 19845: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f26j53.h: 19847: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f26j53.h: 19849: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f26j53.h: 19851: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26j53.h: 19853: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f26j53.h: 19855: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f26j53.h: 19857: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f26j53.h: 19859: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f26j53.h: 19861: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f26j53.h: 19863: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f26j53.h: 19865: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f26j53.h: 19867: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f26j53.h: 19869: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f26j53.h: 19871: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f26j53.h: 19873: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f26j53.h: 19875: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f26j53.h: 19877: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f26j53.h: 19879: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26j53.h: 19881: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26j53.h: 19883: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26j53.h: 19885: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f26j53.h: 19887: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f26j53.h: 19889: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26j53.h: 19891: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f26j53.h: 19893: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f26j53.h: 19895: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f26j53.h: 19897: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26j53.h: 19899: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f26j53.h: 19901: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f26j53.h: 19903: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f26j53.h: 19905: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f26j53.h: 19907: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f26j53.h: 19909: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f26j53.h: 19911: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f26j53.h: 19913: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f26j53.h: 19915: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f26j53.h: 19917: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f26j53.h: 19919: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f26j53.h: 19921: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j53.h: 19923: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f26j53.h: 19925: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j53.h: 19927: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26j53.h: 19929: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26j53.h: 19931: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f26j53.h: 19933: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f26j53.h: 19935: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f26j53.h: 19937: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f26j53.h: 19939: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f26j53.h: 19941: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26j53.h: 19943: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f26j53.h: 19945: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f26j53.h: 19947: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f26j53.h: 19949: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f26j53.h: 19951: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f26j53.h: 19953: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f26j53.h: 19955: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f26j53.h: 19957: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f26j53.h: 19959: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f26j53.h: 19961: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26j53.h: 19963: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f26j53.h: 19965: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f26j53.h: 19967: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f26j53.h: 19969: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f26j53.h: 19971: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f26j53.h: 19973: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f26j53.h: 19975: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f26j53.h: 19977: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f26j53.h: 19979: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f26j53.h: 19981: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f26j53.h: 19983: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f26j53.h: 19985: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f26j53.h: 19987: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f26j53.h: 19989: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f26j53.h: 19991: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f26j53.h: 19993: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j53.h: 19995: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f26j53.h: 19997: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f26j53.h: 19999: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f26j53.h: 20001: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f26j53.h: 20003: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f26j53.h: 20005: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f26j53.h: 20007: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f26j53.h: 20009: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f26j53.h: 20011: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f26j53.h: 20013: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f26j53.h: 20015: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f26j53.h: 20017: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f26j53.h: 20019: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f26j53.h: 20021: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f26j53.h: 20023: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f26j53.h: 20025: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f26j53.h: 20027: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f26j53.h: 20029: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f26j53.h: 20031: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f26j53.h: 20033: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f26j53.h: 20035: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f26j53.h: 20037: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f26j53.h: 20039: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f26j53.h: 20041: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f26j53.h: 20043: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f26j53.h: 20045: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f26j53.h: 20047: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f26j53.h: 20049: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f26j53.h: 20051: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f26j53.h: 20053: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f26j53.h: 20055: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f26j53.h: 20057: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f26j53.h: 20059: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j53.h: 20061: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26j53.h: 20063: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26j53.h: 20065: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26j53.h: 20067: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j53.h: 20069: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26j53.h: 20071: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26j53.h: 20073: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j53.h: 20075: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26j53.h: 20077: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j53.h: 20079: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26j53.h: 20081: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26j53.h: 20083: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26j53.h: 20085: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26j53.h: 20087: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26j53.h: 20089: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j53.h: 20091: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j53.h: 20093: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26j53.h: 20095: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26j53.h: 20097: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j53.h: 20099: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26j53.h: 20101: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26j53.h: 20103: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26j53.h: 20105: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f26j53.h: 20107: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f26j53.h: 20109: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26j53.h: 20111: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26j53.h: 20113: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f26j53.h: 20115: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26j53.h: 20117: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f26j53.h: 20119: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f26j53.h: 20121: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f26j53.h: 20123: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f26j53.h: 20125: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f26j53.h: 20127: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f26j53.h: 20129: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f26j53.h: 20131: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f26j53.h: 20133: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f26j53.h: 20135: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f26j53.h: 20137: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f26j53.h: 20139: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f26j53.h: 20141: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 20143: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j53.h: 20145: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f26j53.h: 20147: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f26j53.h: 20149: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f26j53.h: 20151: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f26j53.h: 20153: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f26j53.h: 20155: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f26j53.h: 20157: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f26j53.h: 20159: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f26j53.h: 20161: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f26j53.h: 20163: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f26j53.h: 20165: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f26j53.h: 20167: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f26j53.h: 20169: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j53.h: 20171: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f26j53.h: 20173: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f26j53.h: 20175: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f26j53.h: 20177: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f26j53.h: 20179: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f26j53.h: 20181: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f26j53.h: 20183: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f26j53.h: 20185: extern volatile __bit VM @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j53.h: 20187: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j53.h: 20189: extern volatile __bit VP @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j53.h: 20191: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j53.h: 20193: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j53.h: 20195: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j53.h: 20197: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26j53.h: 20199: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f26j53.h: 20201: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f26j53.h: 20203: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f26j53.h: 20205: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f26j53.h: 20207: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f26j53.h: 20209: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f26j53.h: 20211: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f26j53.h: 20213: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f26j53.h: 20215: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f26j53.h: 20217: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f26j53.h: 20219: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f26j53.h: 20221: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f26j53.h: 20223: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f26j53.h: 20225: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f26j53.h: 20227: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f26j53.h: 20229: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f26j53.h: 20231: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f26j53.h: 20233: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f26j53.h: 20235: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26j53.h: 20237: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f26j53.h: 20239: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f26j53.h: 20241: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 20243: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 20245: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j53.h: 20247: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j53.h: 20249: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j53.h: 20251: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j53.h: 20253: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j53.h: 20255: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j53.h: 20257: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j53.h: 20259: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j53.h: 20261: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j53.h: 20263: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j53.h: 20265: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j53.h: 20267: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j53.h: 20269: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26j53.h: 20271: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j53.h: 20273: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26j53.h: 20275: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26j53.h: 20277: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26j53.h: 20279: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j53.h: 20281: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j53.h: 20283: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j53.h: 20285: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 20287: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j53.h: 20289: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j53.h: 20291: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"22 SSS.h
[p x WDTEN=OFF ]
"23
[p x PLLDIV=6 ]
"24
[p x CFGPLLEN=OFF ]
"25
[p x STVREN=ON ]
"26
[p x XINST=OFF ]
"29
[p x CPUDIV=OSC1 ]
"30
[p x CP0=OFF ]
"33
[p x OSC=EC ]
"34
[p x SOSCSEL=HIGH ]
"35
[p x CLKOEC=OFF ]
"36
[p x FCMEN=ON ]
"37
[p x IESO=ON ]
"40
[p x WDTPS=32768 ]
"43
[p x DSWDTOSC=T1OSCREF ]
"44
[p x RTCOSC=T1OSCREF ]
"45
[p x DSBOREN=OFF ]
"46
[p x DSWDTEN=OFF ]
"47
[p x DSWDTPS=G2 ]
"50
[p x IOL1WAY=ON ]
"51
[p x ADCSEL=BIT10 ]
"52
[p x MSSP7B_EN=MSK7 ]
"55
[p x WPFP=PAGE_63 ]
"56
[p x WPCFG=OFF ]
"59
[p x WPDIS=OFF ]
"60
[p x WPEND=PAGE_WPFP ]
"61
[p x LS48MHZ=SYS48X8 ]
"44 main.c
[v _delay_ms `(v ~T0 @X0 1 ef1`i ]
{
[; ;main.c: 44: void delay_ms(int x) {
[e :U _delay_ms ]
[v _x `i ~T0 @X0 1 r1 ]
[f ]
[; ;main.c: 45: for (int i = 0; i < x; i++) {
"45
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 851  ]
[e :U 848 ]
{
[; ;main.c: 46: _delay((unsigned long)((1)*(8000000/4000.0)));
"46
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"47
}
"45
[e ++ _i -> 1 `i ]
[e :U 851 ]
[e $ < _i _x 848  ]
[e :U 849 ]
"47
}
[; ;main.c: 47: }
[; ;main.c: 48: }
"48
[e :UE 847 ]
}
"50
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 50: void main(void) {
[e :U _main ]
[f ]
"51
[v _PicsPerSecond `i ~T0 @X0 1 a ]
[; ;main.c: 51: int PicsPerSecond = 5;
[e = _PicsPerSecond -> 5 `i ]
"52
[v _Sensing_Plane_Delay `i ~T0 @X0 1 a ]
[; ;main.c: 52: int Sensing_Plane_Delay = 0;
[e = _Sensing_Plane_Delay -> 0 `i ]
"53
[v _High_Speed_Delay `i ~T0 @X0 1 a ]
[; ;main.c: 53: int High_Speed_Delay = 1000 / 125;
[e = _High_Speed_Delay / -> 1000 `i -> 125 `i ]
"54
[v _High_Res_Delay `i ~T0 @X0 1 a ]
[; ;main.c: 54: int High_Res_Delay = 1000 / (PicsPerSecond*2);
[e = _High_Res_Delay / -> 1000 `i * _PicsPerSecond -> 2 `i ]
[; ;main.c: 56: ANCON0bits.PCFG2 = 1;
"56
[e = . . _ANCON0bits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 57: VCFG1 = 0;
"57
[e = _VCFG1 -> -> 0 `i `b ]
[; ;main.c: 58: VCFG0 = 0;
"58
[e = _VCFG0 -> -> 0 `i `b ]
[; ;main.c: 60: TRISCbits.TRISC6 = 0;
"60
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 61: TRISCbits.TRISC7 = 0;
"61
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 62: TRISAbits.TRISA0 = 0;
"62
[e = . . _TRISAbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 63: TRISAbits.TRISA1 = 0;
"63
[e = . . _TRISAbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 64: TRISBbits.TRISB5 = 0;
"64
[e = . . _TRISBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 65: TRISBbits.TRISB4 = 0;
"65
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 67: TRISAbits.TRISA2 = 1;
"67
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 68: TRISCbits.TRISC0 = 1;
"68
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 69: TRISCbits.TRISC1 = 1;
"69
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 71: while(PORTCbits.RC0 == 1){}
"71
[e $U 853  ]
[e :U 854 ]
{
}
[e :U 853 ]
[e $ == -> . . _PORTCbits 0 0 `i -> 1 `i 854  ]
[e :U 855 ]
"78
[v _laserType `i ~T0 @X0 1 a ]
[; ;main.c: 78: int laserType = 0;
[e = _laserType -> 0 `i ]
[; ;main.c: 80: if(laserType == 1){
"80
[e $ ! == _laserType -> 1 `i 856  ]
{
[; ;main.c: 81: LATCbits.LATC7 = 1;
"81
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 82: LATCbits.LATC6 = 0;
"82
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"83
}
[; ;main.c: 83: }
[e $U 857  ]
"84
[e :U 856 ]
[; ;main.c: 84: else{
{
[; ;main.c: 85: LATCbits.LATC6 = 1;
"85
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 86: LATCbits.LATC7 = 0;
"86
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"87
}
[e :U 857 ]
[; ;main.c: 87: }
[; ;main.c: 91: LATAbits.LATA1 = 1;
"91
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 92: LATAbits.LATA0 = 0;
"92
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 93: _delay((unsigned long)((40)*(8000000/4000.0)));
"93
[e ( __delay (1 -> * -> -> 40 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 94: LATAbits.LATA1 = 0;
"94
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 97: while(1){
"97
[e :U 859 ]
{
[; ;main.c: 98: if(PORTAbits.RA2 == 0){
"98
[e $ ! == -> . . _PORTAbits 0 2 `i -> 0 `i 861  ]
{
[; ;main.c: 100: if(laserType == 1){
"100
[e $ ! == _laserType -> 1 `i 862  ]
{
[; ;main.c: 101: LATCbits.LATC7 = 0;
"101
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"102
}
[; ;main.c: 102: }
[e $U 863  ]
"103
[e :U 862 ]
[; ;main.c: 103: else{
{
[; ;main.c: 104: LATCbits.LATC6 = 0;
"104
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"105
}
[e :U 863 ]
[; ;main.c: 105: }
[; ;main.c: 107: LATAbits.LATA0 = 1;
"107
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 108: delay_ms(Sensing_Plane_Delay);
"108
[e ( _delay_ms (1 _Sensing_Plane_Delay ]
[; ;main.c: 110: delay_ms(High_Speed_Delay / 2);
"110
[e ( _delay_ms (1 / _High_Speed_Delay -> 2 `i ]
[; ;main.c: 112: LATBbits.LATB5 = 1;
"112
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 113: delay_ms(High_Speed_Delay / 2);
"113
[e ( _delay_ms (1 / _High_Speed_Delay -> 2 `i ]
[; ;main.c: 114: LATBbits.LATB5 = 0;
"114
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 116: delay_ms(High_Speed_Delay / 2);
"116
[e ( _delay_ms (1 / _High_Speed_Delay -> 2 `i ]
[; ;main.c: 118: LATBbits.LATB4 = 1;
"118
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 119: delay_ms(High_Speed_Delay / 2);
"119
[e ( _delay_ms (1 / _High_Speed_Delay -> 2 `i ]
[; ;main.c: 120: LATBbits.LATB4 = 0;
"120
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 121: delay_ms(High_Speed_Delay / 2);
"121
[e ( _delay_ms (1 / _High_Speed_Delay -> 2 `i ]
[; ;main.c: 123: LATAbits.LATA1 = 1;
"123
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 124: LATAbits.LATA0 = 0;
"124
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 126: delay_ms(High_Res_Delay - (2 * High_Speed_Delay));
"126
[e ( _delay_ms (1 - _High_Res_Delay * -> 2 `i _High_Speed_Delay ]
[; ;main.c: 129: if(laserType == 1){
"129
[e $ ! == _laserType -> 1 `i 864  ]
{
[; ;main.c: 130: LATCbits.LATC7 = 1;
"130
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
"131
}
[; ;main.c: 131: }
[e $U 865  ]
"132
[e :U 864 ]
[; ;main.c: 132: else{
{
[; ;main.c: 133: LATCbits.LATC6 = 1;
"133
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
"134
}
[e :U 865 ]
[; ;main.c: 134: }
[; ;main.c: 136: LATAbits.LATA1 = 0;
"136
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"137
}
[e :U 861 ]
"138
}
[e :U 858 ]
"97
[e $U 859  ]
[e :U 860 ]
[; ;main.c: 137: }
[; ;main.c: 138: }
[; ;main.c: 140: return;
"140
[e $UE 852  ]
[; ;main.c: 141: }
"141
[e :UE 852 ]
}
