  <counter_set name="ARMv8_Cortex_A75_cnt" count="6"/>
  <category name="ARMv8_Cortex_A75" counter_set="ARMv8_Cortex_A75_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A75_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed, condition code check pass, exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed (condition check pass) - Write to TTBR"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="For odd-numbered counters, increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters there is no increment."/>
    <event event="0x40" title="Cache" name="L1 data read" description="L1 data cache access, read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="L1 data cache access, write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="L2 data cache access, read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="L2 data cache access, write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="L2 data cache write-back, victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="L2 data cache write-back, cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="L2 data cache invalidate" per_cpu="no"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access, Normal, Cacheable, Shareable"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access, not Normal, Cacheable, or Shareable"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access, Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access, Device"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access, read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access, write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive operation speculatively executed, LDREX, or LDX"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive operation speculatively executed, STREX, or STX pass"/>
    <event event="0x70" title="Instruction" name="Load" description="Operation speculatively executed, load"/>
    <event event="0x71" title="Instruction" name="Store" description="Operation speculatively executed, store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Operation speculatively executed, load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed, integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed, Advanced SIMD instruction"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed, floating-point instruction"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, Cryptographic instruction"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed, ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed, DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed, DMB"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken, Hypervisor Call"/>
    <event event="0xc0" title="Instruction" name="Stalled Linefill" description="A linefill caused an instruction side stall"/>
    <event event="0xc1" title="Instruction" name="Stalled Page Table Walk" description="A translation table walk caused an instruction side stall"/>
    <event event="0xc2" title="Cache" name="Tag Ways" description="Number of ways read in the instruction cache - Tag RAM"/>
    <event event="0xc3" title="Cache" name="Data Ways" description="Number of ways read in the instruction cache - Data RAM"/>
    <event event="0xc4" title="Cache" name="BATC Read" description="Number of ways read in the instruction BTAC RAM"/>
    <event event="0xd3" title="Slots" name="Load-Store Unit" description="Duration for which all slots in the Load-Store Unit are busy"/>
    <event event="0xd8" title="Slots" name="Load-Store Issue Queue" description="Duration for which all slots in the load-store issue queue are busy"/>
    <event event="0xd9" title="Slots" name="Data Processing Issue Queue" description="Duration for which all slots in the data processing issue queue are busy"/>
    <event event="0xda" title="Slots" name="Data Engine Issue Queue" description="Duration for which all slots in the Data Engine issue queue are busy"/>
    <event event="0xdc" title="Hypervisor" name="Traps" description="Number of Traps to hypervisor"/>
    <event event="0xde" title="ETM" name="Output 0" description="ETM trace unit output 0"/>
    <event event="0xdf" title="ETM" name="Output 1" description="ETM trace unit output 1"/>
    <event event="0xe0" title="MMU" name="Table Walk" description="Duration of a translation table walk handled by the MMU"/>
    <event event="0xe1" title="MMU" name="Stage1 Table Walk" description="Duration of a Stage 1 translation table walk handled by the MMU"/>
    <event event="0xe2" title="MMU" name="Stage2 Table Walk" description="Duration of a Stage 2 translation table walk handled by the MMU"/>
    <event event="0xe3" title="MMU" name="LSU Table Walk" description="Duration of a translation table walk requested by the LSU"/>
    <event event="0xe4" title="MMU" name="Instruction Table Walk" description="Duration of a translation table walk requested by the Instruction Side"/>
    <event event="0xe5" title="MMU" name="Preload Table Walk" description="Duration of a translation table walk requested by a Preload instruction or Prefetch request"/>
    <event event="0xe6" title="MMU" name="cp15 Table Walk" description="Duration of a translation table walk requested by a CP15 operation (maintenance by MVA and VA to PA operations)"/>
    <event event="0xe7" title="Cache" name="L1 PLD TLB refill" description="Level 1 PLD TLB refill"/>
    <event event="0xe8" title="Cache" name="L1 CP15 TLB refill" description="Level 1 CP15 TLB refill"/>
    <event event="0xe9" title="Cache" name="L1 TLB flush" description="Level 1 TLB flush"/>
    <event event="0xea" title="Cache" name="L2 TLB access" description="Level 2 TLB access"/>
    <event event="0xeb" title="Cache" name="L2 TLB miss" description="Level 2 TLB miss"/>
    <event event="0xec" title="Cache" name="VIPT hit" description="Data cache hit in itself due to VIPT aliasing"/>
  </category>
