// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Tue Sep  3 00:52:28 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/oaksh/desktop/e155/lab1/fpga/src/lab1_as.sv"
// file 1 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 23 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 24 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 25 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module lab1_as
//

module lab1_as (input [3:0]s, output [2:0]led, output [6:0]seg);
    
    (* is_clock=1, lineinfo="@0(10[8],10[15])" *) wire int_osc;
    
    wire GND_net, s_c_3, s_c_2, s_c_1, s_c_0, led_c_2, led_c_1, 
        led_c_0, seg_c_6, seg_c_5, seg_c_4, seg_c_3, seg_c_2, seg_c_1, 
        seg_c_0;
    (* lineinfo="@0(18[15],18[22])" *) wire [24:0]counter;
    
    wire n294, n728, n292, n290, n288, n725, n16, n749, VCC_net, 
        n241, n286, n32, n284, n282, n746, n29, n743, n28, 
        n27, n236, n7, n106, n107, n108, n109, n110, n111, 
        n112, n113, n114, n115, n116, n117, n118, n119, n120, 
        n121, n122, n123, n124, n125, n126, n127, n128, n129, 
        n130, n740, n304, n302, n10, n300, n26, n298, n296, 
        n737, n722, n716, n713, n719, n734, n731;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@0(23[12],30[5])" *) FD1P3XZ \led[2]_i0  (.D(n236), .SP(VCC_net), 
            .CK(int_osc), .SR(GND_net), .Q(led_c_2));
    defparam \led[2]_i0 .REGSET = "RESET";
    defparam \led[2]_i0 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n304), .CI0(n304), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n749), .CI1(n749), .CO0(n749), 
            .S0(n107), .S1(n106));
    defparam counter_20_add_4_25.INIT0 = "0xc33c";
    defparam counter_20_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n302), .CI0(n302), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n746), .CI1(n746), .CO0(n746), 
            .CO1(n304), .S0(n109), .S1(n108));
    defparam counter_20_add_4_23.INIT0 = "0xc33c";
    defparam counter_20_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n300), .CI0(n300), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n743), .CI1(n743), .CO0(n743), 
            .CO1(n302), .S0(n111), .S1(n110));
    defparam counter_20_add_4_21.INIT0 = "0xc33c";
    defparam counter_20_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n298), .CI0(n298), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n740), .CI1(n740), .CO0(n740), 
            .CO1(n300), .S0(n113), .S1(n112));
    defparam counter_20_add_4_19.INIT0 = "0xc33c";
    defparam counter_20_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n296), .CI0(n296), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n737), .CI1(n737), .CO0(n737), 
            .CO1(n298), .S0(n115), .S1(n114));
    defparam counter_20_add_4_17.INIT0 = "0xc33c";
    defparam counter_20_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n294), .CI0(n294), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n734), .CI1(n734), .CO0(n734), 
            .CO1(n296), .S0(n117), .S1(n116));
    defparam counter_20_add_4_15.INIT0 = "0xc33c";
    defparam counter_20_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n292), .CI0(n292), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n731), .CI1(n731), .CO0(n731), 
            .CO1(n294), .S0(n119), .S1(n118));
    defparam counter_20_add_4_13.INIT0 = "0xc33c";
    defparam counter_20_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n290), .CI0(n290), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n728), .CI1(n728), .CO0(n728), 
            .CO1(n292), .S0(n121), .S1(n120));
    defparam counter_20_add_4_11.INIT0 = "0xc33c";
    defparam counter_20_add_4_11.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i24 (.D(n106), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[24]));
    defparam counter_20__i24.REGSET = "RESET";
    defparam counter_20__i24.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n288), .CI0(n288), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n725), .CI1(n725), .CO0(n725), 
            .CO1(n290), .S0(n123), .S1(n122));
    defparam counter_20_add_4_9.INIT0 = "0xc33c";
    defparam counter_20_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n286), .CI0(n286), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n722), .CI1(n722), .CO0(n722), 
            .CO1(n288), .S0(n125), .S1(n124));
    defparam counter_20_add_4_7.INIT0 = "0xc33c";
    defparam counter_20_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n284), .CI0(n284), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n719), .CI1(n719), .CO0(n719), 
            .CO1(n286), .S0(n127), .S1(n126));
    defparam counter_20_add_4_5.INIT0 = "0xc33c";
    defparam counter_20_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n282), .CI0(n282), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n716), .CI1(n716), .CO0(n716), 
            .CO1(n284), .S0(n129), .S1(n128));
    defparam counter_20_add_4_3.INIT0 = "0xc33c";
    defparam counter_20_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i23 (.D(n107), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[23]));
    defparam counter_20__i23.REGSET = "RESET";
    defparam counter_20__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i22 (.D(n108), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[22]));
    defparam counter_20__i22.REGSET = "RESET";
    defparam counter_20__i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(15[17],15[27])" *) segment_driver sd (s_c_2, s_c_1, 
            s_c_3, s_c_0, seg_c_0, seg_c_1, seg_c_2, seg_c_3, seg_c_5, 
            seg_c_6, seg_c_4);
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i21 (.D(n109), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[21]));
    defparam counter_20__i21.REGSET = "RESET";
    defparam counter_20__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i20 (.D(n110), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[20]));
    defparam counter_20__i20.REGSET = "RESET";
    defparam counter_20__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i19 (.D(n111), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[19]));
    defparam counter_20__i19.REGSET = "RESET";
    defparam counter_20__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i18 (.D(n112), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[18]));
    defparam counter_20__i18.REGSET = "RESET";
    defparam counter_20__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i17 (.D(n113), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[17]));
    defparam counter_20__i17.REGSET = "RESET";
    defparam counter_20__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i16 (.D(n114), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[16]));
    defparam counter_20__i16.REGSET = "RESET";
    defparam counter_20__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i15 (.D(n115), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[15]));
    defparam counter_20__i15.REGSET = "RESET";
    defparam counter_20__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i14 (.D(n116), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[14]));
    defparam counter_20__i14.REGSET = "RESET";
    defparam counter_20__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i13 (.D(n117), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[13]));
    defparam counter_20__i13.REGSET = "RESET";
    defparam counter_20__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i12 (.D(n118), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[12]));
    defparam counter_20__i12.REGSET = "RESET";
    defparam counter_20__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i11 (.D(n119), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[11]));
    defparam counter_20__i11.REGSET = "RESET";
    defparam counter_20__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i10 (.D(n120), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[10]));
    defparam counter_20__i10.REGSET = "RESET";
    defparam counter_20__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i9 (.D(n121), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[9]));
    defparam counter_20__i9.REGSET = "RESET";
    defparam counter_20__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i8 (.D(n122), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[8]));
    defparam counter_20__i8.REGSET = "RESET";
    defparam counter_20__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i7 (.D(n123), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[7]));
    defparam counter_20__i7.REGSET = "RESET";
    defparam counter_20__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i6 (.D(n124), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[6]));
    defparam counter_20__i6.REGSET = "RESET";
    defparam counter_20__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i5 (.D(n125), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[5]));
    defparam counter_20__i5.REGSET = "RESET";
    defparam counter_20__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i4 (.D(n126), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[4]));
    defparam counter_20__i4.REGSET = "RESET";
    defparam counter_20__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i3 (.D(n127), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[3]));
    defparam counter_20__i3.REGSET = "RESET";
    defparam counter_20__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i2 (.D(n128), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[2]));
    defparam counter_20__i2.REGSET = "RESET";
    defparam counter_20__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i1 (.D(n129), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[1]));
    defparam counter_20__i1.REGSET = "RESET";
    defparam counter_20__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(24[14],24[25])" *) FD1P3XZ counter_20__i0 (.D(n130), 
            .SP(VCC_net), .CK(int_osc), .SR(n241), .Q(counter[0]));
    defparam counter_20__i0.REGSET = "RESET";
    defparam counter_20__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@0(20[18],20[29])" *) LUT4 s_c_3_I_0_2_2_lut (.A(s_c_3), 
            .B(s_c_2), .Z(led_c_1));
    defparam s_c_3_I_0_2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(19[18],19[29])" *) LUT4 s_c_1_I_0_2_lut (.A(s_c_1), 
            .B(s_c_0), .Z(led_c_0));
    defparam s_c_1_I_0_2_lut.INIT = "0x6666";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C)))", lineinfo="@0(25[7],25[28])" *) LUT4 i9_3_lut (.A(counter[1]), 
            .B(counter[18]), .C(counter[5]), .Z(n26));
    defparam i9_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(25[7],25[28])" *) LUT4 i12_4_lut (.A(counter[2]), 
            .B(counter[11]), .C(counter[0]), .D(counter[8]), .Z(n29));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(25[7],25[28])" *) LUT4 i11_4_lut (.A(counter[17]), 
            .B(counter[14]), .C(counter[22]), .D(counter[16]), .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(25[7],25[28])" *) LUT4 i15_4_lut (.A(n29), 
            .B(counter[3]), .C(n26), .D(counter[6]), .Z(n32));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(25[7],25[28])" *) LUT4 i10_4_lut (.A(counter[21]), 
            .B(counter[13]), .C(counter[4]), .D(counter[24]), .Z(n27));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(n27), .B(counter[12]), 
            .C(n32), .D(n28), .Z(n10));
    defparam i1_4_lut.INIT = "0xfffb";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i7_4_lut (.A(counter[10]), 
            .B(counter[20]), .C(counter[7]), .D(n10), .Z(n16));
    defparam i7_4_lut.INIT = "0xff7f";
    (* lut_function="(A (B))", lineinfo="@0(25[7],25[28])" *) LUT4 i2_2_lut (.A(counter[15]), 
            .B(counter[9]), .Z(n7));
    defparam i2_2_lut.INIT = "0x8888";
    (* lineinfo="@0(4[20],4[21])" *) IB \s_pad[0]  (.I(s[0]), .O(s_c_0));
    (* lineinfo="@0(4[20],4[21])" *) IB \s_pad[1]  (.I(s[1]), .O(s_c_1));
    (* lineinfo="@0(4[20],4[21])" *) IB \s_pad[2]  (.I(s[2]), .O(s_c_2));
    (* lineinfo="@0(4[20],4[21])" *) IB \s_pad[3]  (.I(s[3]), .O(s_c_3));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@0(6[21],6[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@0(5[21],5[24])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@0(5[21],5[24])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@0(5[21],5[24])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* lineinfo="@0(24[14],24[25])" *) FA2 counter_20_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n713), .CI1(n713), .CO0(n713), .CO1(n282), 
            .S1(n130));
    defparam counter_20_add_4_1.INIT0 = "0xc33c";
    defparam counter_20_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@0(25[7],25[28])" *) LUT4 i4_4_lut (.A(n7), 
            .B(counter[23]), .C(counter[19]), .D(n16), .Z(n241));
    defparam i4_4_lut.INIT = "0x0080";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(led_c_2), .B(n241), 
            .Z(n236));
    defparam i1_2_lut.INIT = "0x6666";
    
endmodule

//
// Verilog Description of module segment_driver
//

module segment_driver (input s_c_2, input s_c_1, input s_c_3, input s_c_0, 
            output seg_c_0, output seg_c_1, output seg_c_2, output seg_c_3, 
            output seg_c_5, output seg_c_6, output seg_c_4);
    
    
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B !(C+!(D))))", lineinfo="@0(39[3],53[10])" *) LUT4 s_c_3_I_0_4_lut (.A(s_c_2), 
            .B(s_c_1), .C(s_c_3), .D(s_c_0), .Z(seg_c_0));
    defparam s_c_3_I_0_4_lut.INIT = "0xe1e2";
    (* lut_function="(A (B+!((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@0(39[3],53[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(s_c_1), 
            .B(s_c_3), .C(s_c_2), .D(s_c_0), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0xd8e8";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (B (C)+!B (D)))", lineinfo="@0(39[3],53[10])" *) LUT4 seg_c_2_I_0_4_lut (.A(s_c_0), 
            .B(s_c_2), .C(s_c_3), .D(s_c_1), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0xf1c0";
    (* lut_function="(A (B+(C (D)))+!A (B (C)+!B !(C (D)+!C !(D))))", lineinfo="@0(39[3],53[10])" *) LUT4 seg_c_3_I_0_4_lut (.A(s_c_1), 
            .B(s_c_3), .C(s_c_2), .D(s_c_0), .Z(seg_c_3));
    defparam seg_c_3_I_0_4_lut.INIT = "0xe9d8";
    (* lut_function="(A (B (C+(D))+!B ((D)+!C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@0(39[3],53[10])" *) LUT4 seg_c_5_I_0_4_lut (.A(s_c_0), 
            .B(s_c_3), .C(s_c_2), .D(s_c_1), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0xefc2";
    (* lut_function="(A (B+(C (D)))+!A (B (D)+!B !(D)))", lineinfo="@0(39[3],53[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(s_c_1), 
            .B(s_c_3), .C(s_c_0), .D(s_c_2), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0xec99";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))", lineinfo="@0(39[3],53[10])" *) LUT4 i116_4_lut (.A(s_c_0), 
            .B(s_c_2), .C(s_c_3), .D(s_c_1), .Z(seg_c_4));
    defparam i116_4_lut.INIT = "0xfaee";
    
endmodule
