// Seed: 3239351334
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input wor id_1
);
  logic id_2;
  type_5(
      1 + id_0, id_1[1] == 1'b0
  );
endmodule
