// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [11:0] t_V_1_reg_759;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] reg_978;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_3_reg_3199;
reg   [0:0] brmerge_reg_3227;
reg   [0:0] or_cond1_reg_3195;
reg   [0:0] tmp_21_reg_3218;
reg   [0:0] tmp_22_reg_3231;
reg   [0:0] tmp_93_1_reg_3275;
reg   [0:0] tmp_93_2_reg_3309;
reg    ap_sig_bdd_101;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it6;
reg   [0:0] brmerge1_reg_3404;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it6;
reg    ap_sig_bdd_135;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] reg_983;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] reg_988;
wire   [1:0] p_rec2_fu_999_p2;
wire   [1:0] p_rec3_fu_1011_p2;
wire   [1:0] p_rec_fu_1023_p2;
wire   [12:0] rows_cast1_fu_1029_p1;
reg   [12:0] rows_cast1_reg_2919;
wire   [0:0] exitcond7_fu_1017_p2;
wire   [13:0] heightloop_cast59_cast_fu_1038_p1;
reg   [13:0] heightloop_cast59_cast_reg_2926;
wire   [12:0] cols_cast1_fu_1042_p1;
reg   [12:0] cols_cast1_reg_2933;
wire   [12:0] widthloop_fu_1045_p2;
reg   [12:0] widthloop_reg_2938;
wire   [12:0] ref_fu_1051_p2;
reg   [12:0] ref_reg_2944;
wire   [13:0] cols_cast2_fu_1057_p1;
reg   [13:0] cols_cast2_reg_2953;
wire   [12:0] tmp_s_fu_1060_p2;
reg   [12:0] tmp_s_reg_2963;
wire   [12:0] tmp_1_fu_1069_p2;
reg   [12:0] tmp_1_reg_2974;
wire   [1:0] tmp_8_fu_1075_p1;
reg   [1:0] tmp_8_reg_2981;
wire   [0:0] tmp_135_2_fu_1079_p2;
reg   [0:0] tmp_135_2_reg_2986;
wire   [0:0] tmp_135_2_0_1_not_fu_1084_p2;
reg   [0:0] tmp_135_2_0_1_not_reg_2993;
wire   [0:0] tmp_135_2_0_2_not_fu_1089_p2;
reg   [0:0] tmp_135_2_0_2_not_reg_3000;
wire   [0:0] tmp_135_2_1_0_not_fu_1094_p2;
reg   [0:0] tmp_135_2_1_0_not_reg_3007;
wire   [0:0] tmp_135_2_1_1_not_fu_1099_p2;
reg   [0:0] tmp_135_2_1_1_not_reg_3014;
wire   [0:0] tmp_135_2_1_2_not_fu_1104_p2;
reg   [0:0] tmp_135_2_1_2_not_reg_3021;
wire   [0:0] tmp_135_2_2_0_not_fu_1109_p2;
reg   [0:0] tmp_135_2_2_0_not_reg_3028;
wire   [0:0] tmp_135_2_2_1_not_fu_1114_p2;
reg   [0:0] tmp_135_2_2_1_not_reg_3035;
wire   [0:0] tmp_135_2_2_2_not_fu_1119_p2;
reg   [0:0] tmp_135_2_2_2_not_reg_3042;
wire   [1:0] tmp_9_fu_1124_p2;
reg   [1:0] tmp_9_reg_3049;
wire   [11:0] i_V_fu_1143_p2;
reg   [11:0] i_V_reg_3065;
wire   [0:0] ult_fu_1149_p2;
reg   [0:0] ult_reg_3070;
wire   [0:0] tmp_2_fu_1138_p2;
wire   [12:0] ImagLoc_y_fu_1154_p2;
reg   [12:0] ImagLoc_y_reg_3075;
wire   [0:0] icmp1_fu_1174_p2;
reg   [0:0] icmp1_reg_3082;
wire   [0:0] tmp_10_fu_1180_p2;
reg   [0:0] tmp_10_reg_3088;
wire   [0:0] tmp_11_fu_1185_p2;
reg   [0:0] tmp_11_reg_3093;
wire   [12:0] p_assign_2_fu_1198_p3;
reg   [12:0] p_assign_2_reg_3098;
wire   [12:0] ImagLoc_y_1_fu_1205_p2;
reg   [12:0] ImagLoc_y_1_reg_3103;
wire   [0:0] tmp_92_0_1_fu_1211_p2;
reg   [0:0] tmp_92_0_1_reg_3108;
wire   [12:0] p_assign_3_fu_1224_p3;
reg   [12:0] p_assign_3_reg_3113;
wire   [12:0] ImagLoc_y_2_fu_1231_p2;
reg   [12:0] ImagLoc_y_2_reg_3118;
wire   [0:0] tmp_92_0_2_fu_1237_p2;
reg   [0:0] tmp_92_0_2_reg_3123;
wire   [12:0] p_assign_4_fu_1250_p3;
reg   [12:0] p_assign_4_reg_3128;
wire   [0:0] slt_fu_1257_p2;
reg   [0:0] slt_reg_3133;
wire   [0:0] tmp_86_2_fu_1262_p2;
reg   [0:0] tmp_86_2_reg_3138;
wire   [0:0] rev1_fu_1267_p2;
reg   [0:0] rev1_reg_3143;
wire   [0:0] or_cond_fu_1277_p2;
reg   [0:0] or_cond_reg_3148;
wire   [0:0] sel_tmp_fu_1303_p2;
reg   [0:0] sel_tmp_reg_3153;
wire   [0:0] sel_tmp5_fu_1309_p2;
reg   [0:0] sel_tmp5_reg_3160;
wire   [0:0] sel_tmp8_fu_1330_p2;
reg   [0:0] sel_tmp8_reg_3167;
wire   [0:0] sel_tmp1_fu_1336_p2;
reg   [0:0] sel_tmp1_reg_3174;
wire   [1:0] locy_0_2_t_fu_1351_p2;
reg   [1:0] locy_0_2_t_reg_3181;
wire   [0:0] tmp_20_fu_1357_p2;
reg   [0:0] tmp_20_reg_3185;
wire   [0:0] or_cond34_2_fu_1367_p2;
reg   [0:0] or_cond34_2_reg_3190;
wire   [0:0] or_cond1_fu_1377_p2;
wire   [0:0] tmp_3_fu_1387_p2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3199_pp0_it5;
wire   [11:0] j_V_fu_1392_p2;
reg   [11:0] j_V_reg_3203;
wire   [12:0] ImagLoc_x_fu_1414_p2;
reg   [12:0] ImagLoc_x_reg_3208;
wire   [0:0] tmp_5_fu_1424_p2;
reg   [0:0] tmp_5_reg_3213;
wire   [0:0] tmp_21_fu_1429_p3;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_3218_pp0_it1;
wire   [12:0] p_assign_1_fu_1437_p3;
reg   [12:0] p_assign_1_reg_3222;
wire   [0:0] brmerge_fu_1444_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3227_pp0_it1;
wire   [0:0] tmp_22_fu_1448_p2;
reg   [0:0] ap_reg_ppstg_tmp_22_reg_3231_pp0_it1;
wire   [0:0] slt1_fu_1453_p2;
reg   [0:0] slt1_reg_3235;
reg   [10:0] k_buf_0_val_2_addr_1_reg_3240;
wire   [0:0] tmp_24_fu_1465_p2;
reg   [0:0] tmp_24_reg_3246;
wire   [1:0] tmp_97_0_t_fu_1474_p2;
reg   [1:0] tmp_97_0_t_reg_3250;
reg   [10:0] k_buf_0_val_1_addr_2_reg_3254;
reg   [10:0] k_buf_0_val_0_addr_2_reg_3260;
wire   [0:0] ult1_fu_1479_p2;
reg   [0:0] ult1_reg_3265;
wire   [0:0] tmp15_fu_1484_p2;
reg   [0:0] tmp15_reg_3270;
wire   [0:0] tmp_93_1_fu_1489_p2;
reg   [0:0] ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1;
wire   [0:0] slt2_fu_1494_p2;
reg   [0:0] slt2_reg_3279;
reg   [10:0] k_buf_1_val_2_addr_1_reg_3284;
wire   [0:0] tmp_95_1_fu_1506_p2;
reg   [0:0] tmp_95_1_reg_3290;
wire   [1:0] tmp_97_1_t_fu_1515_p2;
reg   [1:0] tmp_97_1_t_reg_3294;
reg   [10:0] k_buf_1_val_1_addr_2_reg_3298;
reg   [10:0] k_buf_1_val_0_addr_2_reg_3304;
wire   [0:0] tmp_93_2_fu_1520_p2;
reg   [0:0] ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1;
wire   [0:0] slt3_fu_1525_p2;
reg   [0:0] slt3_reg_3313;
reg   [10:0] k_buf_2_val_2_addr_1_reg_3318;
wire   [0:0] tmp_95_2_fu_1537_p2;
reg   [0:0] tmp_95_2_reg_3324;
wire   [1:0] tmp_97_2_t_fu_1546_p2;
reg   [1:0] tmp_97_2_t_reg_3328;
reg   [10:0] k_buf_2_val_1_addr_2_reg_3332;
reg   [10:0] k_buf_2_val_0_addr_2_reg_3338;
wire   [12:0] x_fu_1551_p3;
reg   [12:0] x_reg_3343;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_3362;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_44_reg_3367;
wire   [0:0] brmerge1_fu_1595_p2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3404_pp0_it5;
reg   [7:0] src_kernel_win_0_val_2_1_load_reg_3408;
wire   [0:0] or_cond2_fu_1609_p2;
reg   [0:0] or_cond2_reg_3413;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] Toppixel_1_reg_3418;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_45_reg_3423;
reg   [7:0] src_kernel_win_1_val_2_1_load_reg_3460;
wire   [0:0] or_cond13_fu_1657_p2;
reg   [0:0] or_cond13_reg_3465;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] Toppixel_2_reg_3470;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_47_reg_3475;
reg   [7:0] src_kernel_win_2_val_2_1_load_reg_3511;
wire   [0:0] or_cond22_fu_1710_p2;
reg   [0:0] or_cond22_reg_3516;
reg   [7:0] src_kernel_win_0_val_0_1_4_reg_3521;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it5;
reg   [7:0] src_kernel_win_0_val_1_1_4_reg_3528;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it3;
reg   [7:0] src_kernel_win_0_val_2_1_4_reg_3535;
reg   [7:0] src_kernel_win_1_val_0_1_4_reg_3540;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it5;
reg   [7:0] src_kernel_win_1_val_2_1_4_reg_3547;
reg   [7:0] src_kernel_win_1_val_1_1_4_reg_3552;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it3;
reg   [7:0] src_kernel_win_2_val_0_1_4_reg_3559;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it5;
reg   [7:0] src_kernel_win_2_val_2_1_4_reg_3566;
reg   [7:0] src_kernel_win_2_val_1_1_4_reg_3571;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it2;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it3;
wire   [0:0] or_cond3_fu_1763_p2;
reg   [0:0] or_cond3_reg_3578;
wire   [0:0] or_cond4_fu_1773_p2;
reg   [0:0] or_cond4_reg_3582;
wire   [1:0] tmp_121_0_t_fu_1787_p2;
reg   [1:0] tmp_121_0_t_reg_3596;
wire   [7:0] sel_tmp4_fu_1837_p3;
reg   [7:0] sel_tmp4_reg_3603;
wire   [7:0] sel_tmp9_fu_1844_p3;
reg   [7:0] sel_tmp9_reg_3608;
wire   [7:0] src_kernel_win_0_val_2_1_5_fu_1861_p3;
reg   [7:0] src_kernel_win_0_val_2_1_5_reg_3613;
wire   [0:0] tmp_136_0_0_1_fu_1867_p2;
reg   [0:0] tmp_136_0_0_1_reg_3618;
wire   [0:0] or_cond3_1_fu_1882_p2;
reg   [0:0] or_cond3_1_reg_3623;
wire   [0:0] or_cond4_1_fu_1892_p2;
reg   [0:0] or_cond4_1_reg_3627;
wire   [1:0] tmp_121_1_t_fu_1906_p2;
reg   [1:0] tmp_121_1_t_reg_3641;
wire   [7:0] sel_tmp2_fu_1951_p3;
reg   [7:0] sel_tmp2_reg_3648;
wire   [7:0] sel_tmp3_fu_1958_p3;
reg   [7:0] sel_tmp3_reg_3653;
wire   [7:0] src_kernel_win_1_val_2_1_5_fu_1975_p3;
reg   [7:0] src_kernel_win_1_val_2_1_5_reg_3658;
wire   [0:0] tmp_136_1_0_1_fu_1981_p2;
reg   [0:0] tmp_136_1_0_1_reg_3663;
wire   [0:0] or_cond3_2_fu_1996_p2;
reg   [0:0] or_cond3_2_reg_3668;
wire   [0:0] or_cond4_2_fu_2006_p2;
reg   [0:0] or_cond4_2_reg_3672;
wire   [1:0] tmp_121_2_t_fu_2020_p2;
reg   [1:0] tmp_121_2_t_reg_3686;
wire   [7:0] sel_tmp6_fu_2061_p3;
reg   [7:0] sel_tmp6_reg_3693;
wire   [7:0] sel_tmp7_fu_2068_p3;
reg   [7:0] sel_tmp7_reg_3698;
wire   [7:0] src_kernel_win_2_val_2_1_5_fu_2085_p3;
reg   [7:0] src_kernel_win_2_val_2_1_5_reg_3703;
wire   [0:0] tmp_136_2_0_1_fu_2091_p2;
reg   [0:0] tmp_136_2_0_1_reg_3708;
wire   [7:0] src_kernel_win_0_val_2_1_6_fu_2130_p3;
reg   [7:0] src_kernel_win_0_val_2_1_6_reg_3713;
wire   [7:0] src_kernel_win_1_val_2_1_6_fu_2154_p3;
reg   [7:0] src_kernel_win_1_val_2_1_6_reg_3719;
wire   [7:0] src_kernel_win_2_val_2_1_6_fu_2178_p3;
reg   [7:0] src_kernel_win_2_val_2_1_6_reg_3725;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3731;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_3737;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it4;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_3743;
wire   [0:0] or_cond6_fu_2198_p2;
reg   [0:0] or_cond6_reg_3748;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3753;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it6;
reg   [7:0] src_kernel_win_1_val_2_0_load_reg_3759;
reg   [7:0] src_kernel_win_1_val_1_0_load_reg_3764;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it4;
wire   [0:0] or_cond15_fu_2217_p2;
reg   [0:0] or_cond15_reg_3770;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3775;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it6;
reg   [7:0] src_kernel_win_2_val_2_0_load_reg_3781;
reg   [7:0] src_kernel_win_2_val_1_0_load_reg_3786;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it4;
wire   [0:0] or_cond24_fu_2236_p2;
reg   [0:0] or_cond24_reg_3792;
reg   [7:0] src_kernel_win_0_val_1_1_load_reg_3797;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_2244_p3;
reg   [7:0] src_kernel_win_0_val_2_0_5_reg_3802;
wire   [0:0] tmp_136_0_1_fu_2249_p2;
reg   [0:0] tmp_136_0_1_reg_3807;
reg   [7:0] src_kernel_win_1_val_1_1_load_reg_3812;
wire   [7:0] src_kernel_win_1_val_2_0_5_fu_2258_p3;
reg   [7:0] src_kernel_win_1_val_2_0_5_reg_3817;
wire   [0:0] tmp_136_1_1_fu_2263_p2;
reg   [0:0] tmp_136_1_1_reg_3822;
reg   [7:0] src_kernel_win_2_val_1_1_load_reg_3827;
wire   [7:0] src_kernel_win_2_val_2_0_5_fu_2272_p3;
reg   [7:0] src_kernel_win_2_val_2_0_5_reg_3832;
wire   [0:0] tmp_136_2_1_fu_2277_p2;
reg   [0:0] tmp_136_2_1_reg_3837;
wire   [7:0] src_kernel_win_0_val_1_1_5_fu_2299_p3;
reg   [7:0] src_kernel_win_0_val_1_1_5_reg_3842;
wire   [7:0] src_kernel_win_1_val_1_1_5_fu_2309_p3;
reg   [7:0] src_kernel_win_1_val_1_1_5_reg_3848;
wire   [7:0] src_kernel_win_2_val_1_1_5_fu_2319_p3;
reg   [7:0] src_kernel_win_2_val_1_1_5_reg_3854;
wire   [0:0] or_cond8_fu_2329_p2;
reg   [0:0] or_cond8_reg_3860;
wire   [0:0] or_cond17_fu_2338_p2;
reg   [0:0] or_cond17_reg_3865;
wire   [0:0] or_cond26_fu_2347_p2;
reg   [0:0] or_cond26_reg_3870;
wire   [7:0] src_kernel_win_0_val_1_1_6_fu_2352_p3;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3875;
wire   [0:0] tmp_136_0_1_2_fu_2357_p2;
reg   [0:0] tmp_136_0_1_2_reg_3880;
wire   [7:0] src_kernel_win_1_val_1_1_6_fu_2362_p3;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3885;
wire   [0:0] tmp_136_1_1_2_fu_2367_p2;
reg   [0:0] tmp_136_1_1_2_reg_3890;
wire   [7:0] src_kernel_win_2_val_1_1_6_fu_2372_p3;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3895;
wire   [0:0] tmp_136_2_1_2_fu_2377_p2;
reg   [0:0] tmp_136_2_1_2_reg_3900;
wire   [7:0] src_kernel_win_0_val_1_0_10_fu_2386_p3;
reg   [7:0] src_kernel_win_0_val_1_0_10_reg_3905;
wire   [7:0] src_kernel_win_1_val_1_0_8_fu_2396_p3;
reg   [7:0] src_kernel_win_1_val_1_0_8_reg_3911;
wire   [7:0] src_kernel_win_2_val_1_0_8_fu_2406_p3;
reg   [7:0] src_kernel_win_2_val_1_0_8_reg_3917;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3923;
wire   [0:0] or_cond10_fu_2420_p2;
reg   [0:0] or_cond10_reg_3928;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3933;
wire   [0:0] or_cond19_fu_2433_p2;
reg   [0:0] or_cond19_reg_3938;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3943;
wire   [0:0] or_cond28_fu_2446_p2;
reg   [0:0] or_cond28_reg_3948;
wire   [7:0] src_kernel_win_0_val_0_1_5_fu_2463_p3;
reg   [7:0] src_kernel_win_0_val_0_1_5_reg_3953;
wire   [0:0] tmp_136_0_2_1_fu_2468_p2;
reg   [0:0] tmp_136_0_2_1_reg_3958;
wire   [7:0] src_kernel_win_1_val_0_1_5_fu_2473_p3;
reg   [7:0] src_kernel_win_1_val_0_1_5_reg_3963;
wire   [0:0] tmp_136_1_2_1_fu_2478_p2;
reg   [0:0] tmp_136_1_2_1_reg_3968;
wire   [7:0] src_kernel_win_2_val_0_1_5_fu_2483_p3;
reg   [7:0] src_kernel_win_2_val_0_1_5_reg_3973;
wire   [0:0] tmp_136_2_2_1_fu_2488_p2;
reg   [0:0] tmp_136_2_2_1_reg_3978;
wire   [7:0] src_kernel_win_0_val_0_1_6_fu_2497_p3;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3983;
wire   [7:0] src_kernel_win_1_val_0_1_6_fu_2507_p3;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3989;
wire   [7:0] src_kernel_win_2_val_0_1_6_fu_2517_p3;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3995;
wire   [0:0] or_cond12_fu_2527_p2;
reg   [0:0] or_cond12_reg_4001;
wire   [0:0] or_cond21_fu_2536_p2;
reg   [0:0] or_cond21_reg_4006;
wire   [0:0] or_cond30_fu_2545_p2;
reg   [0:0] or_cond30_reg_4011;
reg   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg    k_buf_0_val_0_we0;
wire   [7:0] k_buf_0_val_0_d0;
reg   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [7:0] k_buf_0_val_1_q1;
reg   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [7:0] k_buf_0_val_2_q1;
reg   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg    k_buf_1_val_0_we0;
wire   [7:0] k_buf_1_val_0_d0;
reg   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [7:0] k_buf_1_val_1_q1;
reg   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [7:0] k_buf_1_val_2_q1;
reg   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg    k_buf_2_val_0_we0;
wire   [7:0] k_buf_2_val_0_d0;
reg   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [7:0] k_buf_2_val_1_q1;
reg   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [7:0] k_buf_2_val_2_q1;
reg   [1:0] p_0202_rec_reg_715;
wire   [0:0] exitcond9_fu_993_p2;
reg   [1:0] p_0206_rec_reg_726;
wire   [0:0] exitcond8_fu_1005_p2;
reg   [1:0] p_0210_rec_reg_737;
reg   [11:0] t_V_reg_748;
reg   [11:0] t_V_1_phi_fu_763_p4;
wire   [63:0] tmp_23_fu_1458_p1;
wire   [63:0] tmp_94_1_fu_1499_p1;
wire   [63:0] tmp_94_2_fu_1530_p1;
wire   [63:0] tmp_26_fu_1571_p1;
wire   [63:0] tmp_18_fu_1578_p1;
wire   [63:0] tmp_99_1_fu_1634_p1;
wire   [63:0] tmp_87_1_fu_1641_p1;
wire   [63:0] tmp_99_2_fu_1687_p1;
wire   [63:0] tmp_87_2_fu_1694_p1;
wire   [63:0] tmp_30_fu_1779_p1;
wire   [63:0] tmp_107_1_fu_1898_p1;
wire   [63:0] tmp_107_2_fu_2012_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_178;
wire   [1:0] tmp_116_0_t_fu_1795_p2;
reg   [7:0] right_border_buf_0_val_0_1_fu_182;
reg   [7:0] right_border_buf_0_val_0_2_fu_186;
reg   [7:0] right_border_buf_1_val_0_0_fu_190;
wire   [1:0] tmp_116_1_t_fu_1914_p2;
reg   [7:0] right_border_buf_1_val_0_1_fu_194;
reg   [7:0] right_border_buf_1_val_0_2_fu_198;
reg   [7:0] right_border_buf_2_val_0_0_fu_202;
wire   [1:0] tmp_116_2_t_fu_2028_p2;
reg   [7:0] right_border_buf_2_val_0_1_fu_206;
reg   [7:0] right_border_buf_2_val_0_2_fu_210;
reg   [7:0] src_kernel_win_0_val_0_0_fu_226;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2112_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_0_1_fu_234;
reg   [7:0] src_kernel_win_0_val_1_0_fu_238;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2119_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_0_0_1_fu_246;
reg   [7:0] src_kernel_win_0_val_2_0_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_1_val_1_0_1_fu_258;
reg   [7:0] src_kernel_win_1_val_0_0_fu_262;
wire   [7:0] src_kernel_win_1_val_0_0_2_fu_2136_p3;
reg   [7:0] src_kernel_win_1_val_0_1_fu_266;
reg   [7:0] src_kernel_win_1_val_0_0_1_fu_270;
reg   [7:0] src_kernel_win_1_val_2_0_fu_274;
reg   [7:0] src_kernel_win_1_val_1_0_fu_278;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2143_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_282;
reg   [7:0] src_kernel_win_0_val_1_0_1_fu_286;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_0_val_0_0_1_fu_294;
reg   [7:0] src_kernel_win_2_val_0_0_fu_298;
wire   [7:0] src_kernel_win_2_val_0_0_2_fu_2160_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_302;
reg   [7:0] src_kernel_win_2_val_2_1_fu_306;
reg   [7:0] src_kernel_win_2_val_2_0_fu_310;
reg   [7:0] src_kernel_win_2_val_1_0_fu_314;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2167_p3;
reg   [7:0] src_kernel_win_2_val_1_1_fu_318;
wire   [12:0] heightloop_fu_1032_p2;
wire   [1:0] tmp_7_fu_1066_p1;
wire   [13:0] tmp19_cast_fu_1134_p1;
wire   [12:0] tmp19_cast1_fu_1130_p1;
wire   [11:0] tr1_fu_1164_p4;
wire   [0:0] tmp_12_fu_1190_p3;
wire   [0:0] tmp_15_fu_1216_p3;
wire   [0:0] tmp_17_fu_1242_p3;
wire   [13:0] tmp_86_2_fu_1262_p0;
wire   [0:0] tmp_80_not_fu_1272_p2;
wire   [12:0] tmp_13_fu_1282_p3;
wire   [1:0] tmp_6_fu_1287_p3;
wire   [1:0] tmp_14_fu_1293_p1;
wire   [1:0] locy_0_0_t_fu_1297_p2;
wire   [12:0] tmp_125_0_1_v_fu_1315_p3;
wire   [1:0] tmp_16_fu_1320_p1;
wire   [1:0] locy_0_1_t_fu_1324_p2;
wire   [12:0] tmp_125_0_2_v_fu_1342_p3;
wire   [1:0] tmp_19_fu_1347_p1;
wire   [0:0] rev_fu_1362_p2;
wire   [0:0] brmerge36_2_fu_1372_p2;
wire   [12:0] tmp_65_cast1_fu_1383_p1;
wire   [10:0] tr_fu_1398_p4;
wire   [13:0] tmp_22_fu_1448_p0;
wire   [13:0] ImagLoc_x_0_0_cast1_fu_1420_p1;
wire   [13:0] slt1_fu_1453_p0;
wire   [1:0] tmp_25_fu_1470_p1;
wire   [0:0] icmp_fu_1408_p2;
wire   [13:0] tmp_93_1_fu_1489_p0;
wire   [13:0] slt2_fu_1494_p0;
wire   [1:0] tmp_33_fu_1511_p1;
wire   [13:0] tmp_93_2_fu_1520_p0;
wire   [13:0] slt3_fu_1525_p0;
wire   [1:0] tmp_37_fu_1542_p1;
wire   [0:0] rev3_fu_1585_p2;
wire   [0:0] tmp16_fu_1590_p2;
wire   [0:0] tmp_32_fu_1603_p2;
wire   [0:0] tmp_136_1_fu_1651_p2;
wire   [0:0] tmp_136_2_fu_1704_p2;
wire   [0:0] rev2_fu_1754_p2;
wire   [0:0] tmp_27_fu_1759_p2;
wire   [0:0] tmp_29_fu_1769_p2;
wire   [1:0] tmp_31_fu_1784_p1;
wire   [1:0] tmp_28_fu_1792_p1;
wire   [0:0] rev4_fu_1873_p2;
wire   [0:0] tmp_100_1_fu_1878_p2;
wire   [0:0] tmp_102_1_fu_1888_p2;
wire   [1:0] tmp_36_fu_1903_p1;
wire   [1:0] tmp_34_fu_1911_p1;
wire   [0:0] rev5_fu_1987_p2;
wire   [0:0] tmp_100_2_fu_1992_p2;
wire   [0:0] tmp_102_2_fu_2002_p2;
wire   [1:0] tmp_40_fu_2017_p1;
wire   [1:0] tmp_38_fu_2025_p1;
wire   [0:0] or_cond5_fu_2126_p2;
wire   [0:0] or_cond14_fu_2150_p2;
wire   [0:0] or_cond23_fu_2174_p2;
wire   [0:0] tmp_136_0_0_2_fu_2193_p2;
wire   [0:0] tmp_136_1_0_2_fu_2212_p2;
wire   [0:0] tmp_136_2_0_2_fu_2231_p2;
wire   [0:0] or_cond7_fu_2295_p2;
wire   [0:0] or_cond16_fu_2305_p2;
wire   [0:0] or_cond25_fu_2315_p2;
wire   [0:0] tmp_136_0_1_1_fu_2325_p2;
wire   [0:0] tmp_136_1_1_1_fu_2334_p2;
wire   [0:0] tmp_136_2_1_1_fu_2343_p2;
wire   [0:0] or_cond9_fu_2382_p2;
wire   [0:0] or_cond18_fu_2392_p2;
wire   [0:0] or_cond27_fu_2402_p2;
wire   [0:0] tmp_136_0_2_fu_2415_p2;
wire   [0:0] tmp_136_1_2_fu_2428_p2;
wire   [0:0] tmp_136_2_2_fu_2441_p2;
wire   [0:0] or_cond11_fu_2493_p2;
wire   [0:0] or_cond20_fu_2503_p2;
wire   [0:0] or_cond29_fu_2513_p2;
wire   [0:0] tmp_136_0_2_2_fu_2523_p2;
wire   [0:0] tmp_136_1_2_2_fu_2532_p2;
wire   [0:0] tmp_136_2_2_2_fu_2541_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_2235;
reg    ap_sig_bdd_2237;
reg    ap_sig_bdd_2240;
reg    ap_sig_bdd_2245;
reg    ap_sig_bdd_2243;
reg    ap_sig_bdd_2248;
reg    ap_sig_bdd_2251;
reg    ap_sig_bdd_2253;
reg    ap_sig_bdd_2256;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 4'b110;
parameter    ap_ST_pp0_stg1_fsm_7 = 4'b111;
parameter    ap_ST_st22_fsm_8 = 4'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .we0( k_buf_0_val_0_we0 ),
    .d0( k_buf_0_val_0_d0 ),
    .q0( k_buf_0_val_0_q0 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .we0( k_buf_1_val_0_we0 ),
    .d0( k_buf_1_val_0_d0 ),
    .q0( k_buf_1_val_0_q0 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .we0( k_buf_2_val_0_we0 ),
    .d0( k_buf_2_val_0_d0 ),
    .q0( k_buf_2_val_0_q0 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        ImagLoc_x_reg_3208 <= ImagLoc_x_fu_1414_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        ImagLoc_y_1_reg_3103 <= ImagLoc_y_1_fu_1205_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        ImagLoc_y_2_reg_3118 <= ImagLoc_y_2_fu_1231_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        ImagLoc_y_reg_3075 <= ImagLoc_y_fu_1154_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        Toppixel_1_reg_3418 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        Toppixel_2_reg_3470 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        Toppixel_reg_3362 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it1 <= brmerge1_reg_3404;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it2 <= ap_reg_ppstg_brmerge1_reg_3404_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_3404_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_3404_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_3404_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        ap_reg_ppstg_brmerge1_reg_3404_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_3404_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_brmerge_reg_3227_pp0_it1 <= brmerge_reg_3227;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it3 <= src_kernel_win_0_val_0_0_load_reg_3731;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it2 <= src_kernel_win_0_val_0_1_4_reg_3521;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it3 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it3 <= src_kernel_win_0_val_1_0_load_reg_3737;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it2 <= src_kernel_win_0_val_1_1_4_reg_3528;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it3 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it3 <= src_kernel_win_1_val_0_0_load_reg_3753;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it4 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it2 <= src_kernel_win_1_val_0_1_4_reg_3540;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it3 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it4 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it3 <= src_kernel_win_1_val_1_0_load_reg_3764;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it4 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it2 <= src_kernel_win_1_val_1_1_4_reg_3552;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it3 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it3 <= src_kernel_win_2_val_0_0_load_reg_3775;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it4 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it2 <= src_kernel_win_2_val_0_1_4_reg_3559;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it3 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it4 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it3 <= src_kernel_win_2_val_1_0_load_reg_3786;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it4 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it2 <= src_kernel_win_2_val_1_1_4_reg_3571;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it3 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_21_reg_3218_pp0_it1 <= tmp_21_reg_3218;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_22_reg_3231_pp0_it1 <= tmp_22_reg_3231;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it1 <= tmp_3_reg_3199;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_3199_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_3199_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_3199_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_3199_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_3_reg_3199_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_3199_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1 <= tmp_93_1_reg_3275;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1 <= tmp_93_2_reg_3309;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        brmerge1_reg_3404 <= brmerge1_fu_1595_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        brmerge_reg_3227 <= brmerge_fu_1444_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        cols_cast1_reg_2933[0] <= cols_cast1_fu_1042_p1[0];
        cols_cast1_reg_2933[1] <= cols_cast1_fu_1042_p1[1];
        cols_cast1_reg_2933[2] <= cols_cast1_fu_1042_p1[2];
        cols_cast1_reg_2933[3] <= cols_cast1_fu_1042_p1[3];
        cols_cast1_reg_2933[4] <= cols_cast1_fu_1042_p1[4];
        cols_cast1_reg_2933[5] <= cols_cast1_fu_1042_p1[5];
        cols_cast1_reg_2933[6] <= cols_cast1_fu_1042_p1[6];
        cols_cast1_reg_2933[7] <= cols_cast1_fu_1042_p1[7];
        cols_cast1_reg_2933[8] <= cols_cast1_fu_1042_p1[8];
        cols_cast1_reg_2933[9] <= cols_cast1_fu_1042_p1[9];
        cols_cast1_reg_2933[10] <= cols_cast1_fu_1042_p1[10];
        cols_cast1_reg_2933[11] <= cols_cast1_fu_1042_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        cols_cast2_reg_2953[0] <= cols_cast2_fu_1057_p1[0];
        cols_cast2_reg_2953[1] <= cols_cast2_fu_1057_p1[1];
        cols_cast2_reg_2953[2] <= cols_cast2_fu_1057_p1[2];
        cols_cast2_reg_2953[3] <= cols_cast2_fu_1057_p1[3];
        cols_cast2_reg_2953[4] <= cols_cast2_fu_1057_p1[4];
        cols_cast2_reg_2953[5] <= cols_cast2_fu_1057_p1[5];
        cols_cast2_reg_2953[6] <= cols_cast2_fu_1057_p1[6];
        cols_cast2_reg_2953[7] <= cols_cast2_fu_1057_p1[7];
        cols_cast2_reg_2953[8] <= cols_cast2_fu_1057_p1[8];
        cols_cast2_reg_2953[9] <= cols_cast2_fu_1057_p1[9];
        cols_cast2_reg_2953[10] <= cols_cast2_fu_1057_p1[10];
        cols_cast2_reg_2953[11] <= cols_cast2_fu_1057_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        heightloop_cast59_cast_reg_2926[0] <= heightloop_cast59_cast_fu_1038_p1[0];
        heightloop_cast59_cast_reg_2926[1] <= heightloop_cast59_cast_fu_1038_p1[1];
        heightloop_cast59_cast_reg_2926[2] <= heightloop_cast59_cast_fu_1038_p1[2];
        heightloop_cast59_cast_reg_2926[3] <= heightloop_cast59_cast_fu_1038_p1[3];
        heightloop_cast59_cast_reg_2926[4] <= heightloop_cast59_cast_fu_1038_p1[4];
        heightloop_cast59_cast_reg_2926[5] <= heightloop_cast59_cast_fu_1038_p1[5];
        heightloop_cast59_cast_reg_2926[6] <= heightloop_cast59_cast_fu_1038_p1[6];
        heightloop_cast59_cast_reg_2926[7] <= heightloop_cast59_cast_fu_1038_p1[7];
        heightloop_cast59_cast_reg_2926[8] <= heightloop_cast59_cast_fu_1038_p1[8];
        heightloop_cast59_cast_reg_2926[9] <= heightloop_cast59_cast_fu_1038_p1[9];
        heightloop_cast59_cast_reg_2926[10] <= heightloop_cast59_cast_fu_1038_p1[10];
        heightloop_cast59_cast_reg_2926[11] <= heightloop_cast59_cast_fu_1038_p1[11];
        heightloop_cast59_cast_reg_2926[12] <= heightloop_cast59_cast_fu_1038_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3065 <= i_V_fu_1143_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        icmp1_reg_3082 <= icmp1_fu_1174_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        j_V_reg_3203 <= j_V_fu_1392_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2))) begin
        k_buf_0_val_0_addr_2_reg_3260 <= tmp_23_fu_1458_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2))) begin
        k_buf_0_val_1_addr_2_reg_3254 <= tmp_23_fu_1458_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2))) begin
        k_buf_0_val_2_addr_1_reg_3240 <= tmp_23_fu_1458_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2))) begin
        k_buf_1_val_0_addr_2_reg_3304 <= tmp_94_1_fu_1499_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2))) begin
        k_buf_1_val_1_addr_2_reg_3298 <= tmp_94_1_fu_1499_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2))) begin
        k_buf_1_val_2_addr_1_reg_3284 <= tmp_94_1_fu_1499_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2))) begin
        k_buf_2_val_0_addr_2_reg_3338 <= tmp_94_2_fu_1530_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2))) begin
        k_buf_2_val_1_addr_2_reg_3332 <= tmp_94_2_fu_1530_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2))) begin
        k_buf_2_val_2_addr_1_reg_3318 <= tmp_94_2_fu_1530_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3181 <= locy_0_2_t_fu_1351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        or_cond10_reg_3928 <= or_cond10_fu_2420_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        or_cond12_reg_4001 <= or_cond12_fu_2527_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        or_cond13_reg_3465 <= or_cond13_fu_1657_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        or_cond15_reg_3770 <= or_cond15_fu_2217_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3))) begin
        or_cond17_reg_3865 <= or_cond17_fu_2338_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        or_cond19_reg_3938 <= or_cond19_fu_2433_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond1_reg_3195 <= or_cond1_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        or_cond21_reg_4006 <= or_cond21_fu_2536_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        or_cond22_reg_3516 <= or_cond22_fu_1710_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        or_cond24_reg_3792 <= or_cond24_fu_2236_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3))) begin
        or_cond26_reg_3870 <= or_cond26_fu_2347_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        or_cond28_reg_3948 <= or_cond28_fu_2446_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        or_cond2_reg_3413 <= or_cond2_fu_1609_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        or_cond30_reg_4011 <= or_cond30_fu_2545_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond34_2_reg_3190 <= or_cond34_2_fu_1367_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        or_cond3_1_reg_3623 <= or_cond3_1_fu_1882_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        or_cond3_2_reg_3668 <= or_cond3_2_fu_1996_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        or_cond3_reg_3578 <= or_cond3_fu_1763_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_1_fu_1882_p2))) begin
        or_cond4_1_reg_3627 <= or_cond4_1_fu_1892_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_2_fu_1996_p2))) begin
        or_cond4_2_reg_3672 <= or_cond4_2_fu_2006_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_fu_1763_p2))) begin
        or_cond4_reg_3582 <= or_cond4_fu_1773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        or_cond6_reg_3748 <= or_cond6_fu_2198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3))) begin
        or_cond8_reg_3860 <= or_cond8_fu_2329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_reg_3148 <= or_cond_fu_1277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_715 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_993_p2))) begin
        p_0202_rec_reg_715 <= p_rec2_fu_999_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_993_p2))) begin
        p_0206_rec_reg_726 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1005_p2))) begin
        p_0206_rec_reg_726 <= p_rec3_fu_1011_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1005_p2))) begin
        p_0210_rec_reg_737 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        p_0210_rec_reg_737 <= p_rec_fu_1023_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        p_assign_1_reg_3222 <= p_assign_1_fu_1437_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        p_assign_2_reg_3098 <= p_assign_2_fu_1198_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        p_assign_3_reg_3113 <= p_assign_3_fu_1224_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        p_assign_4_reg_3128 <= p_assign_4_fu_1250_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        ref_reg_2944 <= ref_fu_1051_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        reg_978 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)))) begin
        reg_983 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)))) begin
        reg_988 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        rev1_reg_3143 <= rev1_fu_1267_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_24_reg_3246) & (tmp_97_0_t_reg_3250 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_178 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_24_reg_3246) & (tmp_97_0_t_reg_3250 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_182 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_24_reg_3246) & ~(tmp_97_0_t_reg_3250 == ap_const_lv2_1) & ~(tmp_97_0_t_reg_3250 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_186 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_1_reg_3290) & (tmp_97_1_t_reg_3294 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_190 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_1_reg_3290) & (tmp_97_1_t_reg_3294 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_194 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_1_reg_3290) & ~(tmp_97_1_t_reg_3294 == ap_const_lv2_1) & ~(tmp_97_1_t_reg_3294 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_198 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_2_reg_3324) & (tmp_97_2_t_reg_3328 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_202 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_2_reg_3324) & (tmp_97_2_t_reg_3328 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_206 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == tmp_95_2_reg_3324) & ~(tmp_97_2_t_reg_3328 == ap_const_lv2_1) & ~(tmp_97_2_t_reg_3328 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_210 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        rows_cast1_reg_2919[0] <= rows_cast1_fu_1029_p1[0];
        rows_cast1_reg_2919[1] <= rows_cast1_fu_1029_p1[1];
        rows_cast1_reg_2919[2] <= rows_cast1_fu_1029_p1[2];
        rows_cast1_reg_2919[3] <= rows_cast1_fu_1029_p1[3];
        rows_cast1_reg_2919[4] <= rows_cast1_fu_1029_p1[4];
        rows_cast1_reg_2919[5] <= rows_cast1_fu_1029_p1[5];
        rows_cast1_reg_2919[6] <= rows_cast1_fu_1029_p1[6];
        rows_cast1_reg_2919[7] <= rows_cast1_fu_1029_p1[7];
        rows_cast1_reg_2919[8] <= rows_cast1_fu_1029_p1[8];
        rows_cast1_reg_2919[9] <= rows_cast1_fu_1029_p1[9];
        rows_cast1_reg_2919[10] <= rows_cast1_fu_1029_p1[10];
        rows_cast1_reg_2919[11] <= rows_cast1_fu_1029_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp1_reg_3174 <= sel_tmp1_fu_1336_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp5_reg_3160))) begin
        sel_tmp2_reg_3648 <= sel_tmp2_fu_1951_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp1_reg_3174))) begin
        sel_tmp3_reg_3653 <= sel_tmp3_fu_1958_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp5_reg_3160))) begin
        sel_tmp4_reg_3603 <= sel_tmp4_fu_1837_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp5_reg_3160 <= sel_tmp5_fu_1309_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp5_reg_3160))) begin
        sel_tmp6_reg_3693 <= sel_tmp6_fu_2061_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp1_reg_3174))) begin
        sel_tmp7_reg_3698 <= sel_tmp7_fu_2068_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp8_reg_3167 <= sel_tmp8_fu_1330_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == sel_tmp1_reg_3174))) begin
        sel_tmp9_reg_3608 <= sel_tmp9_fu_1844_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp_reg_3153 <= sel_tmp_fu_1303_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & (ap_const_lv1_0 == tmp_22_fu_1448_p2))) begin
        slt1_reg_3235 <= slt1_fu_1453_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & (ap_const_lv1_0 == tmp_93_1_fu_1489_p2))) begin
        slt2_reg_3279 <= slt2_fu_1494_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & (ap_const_lv1_0 == tmp_93_2_fu_1520_p2))) begin
        slt3_reg_3313 <= slt3_fu_1525_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        slt_reg_3133 <= slt_fu_1257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= k_buf_0_val_1_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= temp_44_reg_3367;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_2_fu_2112_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_1) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= k_buf_0_val_1_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_0_val_0_0_fu_226 <= k_buf_0_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= temp_44_reg_3367;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_1_fu_294;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_0_val_0_0_load_reg_3731 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_0_1_4_reg_3521 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        src_kernel_win_0_val_0_1_5_reg_3953 <= src_kernel_win_0_val_0_1_5_fu_2463_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        src_kernel_win_0_val_0_1_6_reg_3983 <= src_kernel_win_0_val_0_1_6_fu_2497_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_0_val_0_1_fu_230 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        src_kernel_win_0_val_0_1_load_reg_3923 <= src_kernel_win_0_val_0_1_fu_230;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_0_val_1_0_10_reg_3905 <= src_kernel_win_0_val_1_0_10_fu_2386_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= k_buf_0_val_2_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= reg_978;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_2_fu_2119_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_1) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= k_buf_0_val_2_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_0_val_1_0_fu_238 <= k_buf_0_val_1_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_978;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_1_fu_286;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_0_val_1_0_load_reg_3737 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_1_1_4_reg_3528 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2))) begin
        src_kernel_win_0_val_1_1_5_reg_3842 <= src_kernel_win_0_val_1_1_5_fu_2299_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        src_kernel_win_0_val_1_1_6_reg_3875 <= src_kernel_win_0_val_1_1_6_fu_2352_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_0_val_1_1_fu_242 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_0_val_1_1_load_reg_3797 <= src_kernel_win_0_val_1_1_fu_242;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_0_val_2_0_5_reg_3802 <= src_kernel_win_0_val_2_0_5_fu_2244_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_1_q0;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_2_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= Toppixel_reg_3362;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_1) & ~(tmp_121_0_t_reg_3596 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_2_fu_186;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (ap_const_lv2_0 == tmp_116_0_t_fu_1795_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_0_fu_178;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_fu_1763_p2) & (tmp_116_0_t_fu_1795_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_22_reg_3231_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3578) & ~(ap_const_lv1_0 == or_cond4_reg_3582) & (tmp_121_0_t_reg_3596 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_1_fu_182;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_0_val_2_0_load_reg_3743 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_2_1_4_reg_3535 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        src_kernel_win_0_val_2_1_5_reg_3613 <= src_kernel_win_0_val_2_1_5_fu_1861_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_reg_3404) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1))) begin
        src_kernel_win_0_val_2_1_6_reg_3713 <= src_kernel_win_0_val_2_1_6_fu_2130_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        src_kernel_win_0_val_2_1_load_reg_3408 <= src_kernel_win_0_val_2_1_fu_254;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= k_buf_1_val_1_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= temp_45_reg_3423;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_2_fu_2136_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_1) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= k_buf_1_val_1_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_1_val_0_0_fu_262 <= k_buf_1_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= temp_45_reg_3423;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2) & ~(ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_1_fu_270;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_1_val_0_0_load_reg_3753 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_0_1_4_reg_3540 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        src_kernel_win_1_val_0_1_5_reg_3963 <= src_kernel_win_1_val_0_1_5_fu_2473_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        src_kernel_win_1_val_0_1_6_reg_3989 <= src_kernel_win_1_val_0_1_6_fu_2507_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_1_val_0_1_fu_266 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        src_kernel_win_1_val_0_1_load_reg_3933 <= src_kernel_win_1_val_0_1_fu_266;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_2_q0;
    end else if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_1_val_1_0_8_reg_3911 <= src_kernel_win_1_val_1_0_8_fu_2396_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_2_fu_2143_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_1) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= k_buf_1_val_2_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_1_val_1_0_fu_278 <= k_buf_1_val_1_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= reg_983;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2) & ~(ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_1_fu_258;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_1_val_1_0_load_reg_3764 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_1_1_4_reg_3552 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2))) begin
        src_kernel_win_1_val_1_1_5_reg_3848 <= src_kernel_win_1_val_1_1_5_fu_2309_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        src_kernel_win_1_val_1_1_6_reg_3885 <= src_kernel_win_1_val_1_1_6_fu_2362_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_1_val_1_1_fu_282 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_1_val_1_1_load_reg_3812 <= src_kernel_win_1_val_1_1_fu_282;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_1_val_2_0_5_reg_3817 <= src_kernel_win_1_val_2_0_5_fu_2258_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_1_q0;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_2_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= Toppixel_1_reg_3418;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2) & ~(ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_1) & ~(tmp_121_1_t_reg_3641 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_2_fu_198;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_0 == tmp_116_1_t_fu_1914_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_0_fu_190;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & (ap_const_lv2_1 == tmp_116_1_t_fu_1914_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_1_reg_3275_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3623) & ~(ap_const_lv1_0 == or_cond4_1_reg_3627) & (tmp_121_1_t_reg_3641 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_1_fu_194;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_1_val_2_0_load_reg_3759 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_2_1_4_reg_3547 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        src_kernel_win_1_val_2_1_5_reg_3658 <= src_kernel_win_1_val_2_1_5_fu_1975_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_reg_3404) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1))) begin
        src_kernel_win_1_val_2_1_6_reg_3719 <= src_kernel_win_1_val_2_1_6_fu_2154_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        src_kernel_win_1_val_2_1_load_reg_3460 <= src_kernel_win_1_val_2_1_fu_290;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_1_q0;
    end else if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_2_fu_2160_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_1) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= k_buf_2_val_1_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_2_val_0_0_fu_298 <= k_buf_2_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= temp_47_reg_3475;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2) & ~(ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_1_fu_246;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_2_val_0_0_load_reg_3775 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_0_1_4_reg_3559 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        src_kernel_win_2_val_0_1_5_reg_3973 <= src_kernel_win_2_val_0_1_5_fu_2483_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it5))) begin
        src_kernel_win_2_val_0_1_6_reg_3995 <= src_kernel_win_2_val_0_1_6_fu_2517_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_2_val_0_1_fu_302 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4))) begin
        src_kernel_win_2_val_0_1_load_reg_3943 <= src_kernel_win_2_val_0_1_fu_302;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_2_q0;
    end else if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it4))) begin
        src_kernel_win_2_val_1_0_8_reg_3917 <= src_kernel_win_2_val_1_0_8_fu_2406_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (locy_0_2_t_reg_3181 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_2_fu_2167_p3;
    end else if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_1)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_0)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_1) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= k_buf_2_val_2_q1;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218))) begin
        src_kernel_win_2_val_1_0_fu_314 <= k_buf_2_val_1_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= reg_988;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2) & ~(ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_1_fu_234;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_2_val_1_0_load_reg_3786 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_1_1_4_reg_3571 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it2))) begin
        src_kernel_win_2_val_1_1_5_reg_3854 <= src_kernel_win_2_val_1_1_5_fu_2319_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        src_kernel_win_2_val_1_1_6_reg_3895 <= src_kernel_win_2_val_1_1_6_fu_2372_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_2_val_1_1_fu_318 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_2_val_1_1_load_reg_3827 <= src_kernel_win_2_val_1_1_fu_318;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        src_kernel_win_2_val_2_0_5_reg_3832 <= src_kernel_win_2_val_2_0_5_fu_2272_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_0_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & (locy_0_2_t_reg_3181 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_1_q0;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == brmerge_reg_3227) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3181 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_2_q0;
    end else if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= Toppixel_2_reg_3470;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2) & ~(ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_1) & ~(tmp_121_2_t_reg_3686 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_2_fu_210;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_0 == tmp_116_2_t_fu_2028_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_0_fu_202;
    end else if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & (ap_const_lv2_1 == tmp_116_2_t_fu_2028_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3227_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_3218_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_93_2_reg_3309_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3668) & ~(ap_const_lv1_0 == or_cond4_2_reg_3672) & (tmp_121_2_t_reg_3686 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1))) begin
        src_kernel_win_2_val_2_0_load_reg_3781 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_2_1_4_reg_3566 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        src_kernel_win_2_val_2_1_5_reg_3703 <= src_kernel_win_2_val_2_1_5_fu_2085_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_reg_3404) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it1))) begin
        src_kernel_win_2_val_2_1_6_reg_3725 <= src_kernel_win_2_val_2_1_6_fu_2178_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        src_kernel_win_2_val_2_1_fu_306 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == brmerge1_fu_1595_p2))) begin
        src_kernel_win_2_val_2_1_load_reg_3511 <= src_kernel_win_2_val_2_1_fu_306;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        t_V_1_reg_759 <= j_V_reg_3203;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_1_reg_759 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st22_fsm_8 == ap_CS_fsm)) begin
        t_V_reg_748 <= i_V_reg_3065;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        t_V_reg_748 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        temp_44_reg_3367 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        temp_45_reg_3423 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        temp_47_reg_3475 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        tmp15_reg_3270 <= tmp15_fu_1484_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        tmp_10_reg_3088 <= tmp_10_fu_1180_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        tmp_11_reg_3093 <= tmp_11_fu_1185_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1773_p2))) begin
        tmp_121_0_t_reg_3596 <= tmp_121_0_t_fu_1787_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1892_p2))) begin
        tmp_121_1_t_reg_3641 <= tmp_121_1_t_fu_1906_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2006_p2))) begin
        tmp_121_2_t_reg_3686 <= tmp_121_2_t_fu_2020_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_0_1_not_reg_2993 <= tmp_135_2_0_1_not_fu_1084_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_0_2_not_reg_3000 <= tmp_135_2_0_2_not_fu_1089_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_1_0_not_reg_3007 <= tmp_135_2_1_0_not_fu_1094_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_1_1_not_reg_3014 <= tmp_135_2_1_1_not_fu_1099_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_1_2_not_reg_3021 <= tmp_135_2_1_2_not_fu_1104_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_2_0_not_reg_3028 <= tmp_135_2_2_0_not_fu_1109_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_2_1_not_reg_3035 <= tmp_135_2_2_1_not_fu_1114_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_2_2_not_reg_3042 <= tmp_135_2_2_2_not_fu_1119_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_135_2_reg_2986 <= tmp_135_2_fu_1079_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        tmp_136_0_0_1_reg_3618 <= tmp_136_0_0_1_fu_1867_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        tmp_136_0_1_2_reg_3880 <= tmp_136_0_1_2_fu_2357_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        tmp_136_0_1_reg_3807 <= tmp_136_0_1_fu_2249_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        tmp_136_0_2_1_reg_3958 <= tmp_136_0_2_1_fu_2468_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        tmp_136_1_0_1_reg_3663 <= tmp_136_1_0_1_fu_1981_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        tmp_136_1_1_2_reg_3890 <= tmp_136_1_1_2_fu_2367_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        tmp_136_1_1_reg_3822 <= tmp_136_1_1_fu_2263_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        tmp_136_1_2_1_reg_3968 <= tmp_136_1_2_1_fu_2478_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == brmerge1_reg_3404))) begin
        tmp_136_2_0_1_reg_3708 <= tmp_136_2_0_1_fu_2091_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it3))) begin
        tmp_136_2_1_2_reg_3900 <= tmp_136_2_1_2_fu_2377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it2))) begin
        tmp_136_2_1_reg_3837 <= tmp_136_2_1_fu_2277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it5))) begin
        tmp_136_2_2_1_reg_3978 <= tmp_136_2_2_1_fu_2488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_1_reg_2974 <= tmp_1_fu_1069_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_20_reg_3185 <= tmp_20_fu_1357_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        tmp_21_reg_3218 <= ImagLoc_x_fu_1414_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3))) begin
        tmp_22_reg_3231 <= tmp_22_fu_1448_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2))) begin
        tmp_24_reg_3246 <= tmp_24_fu_1465_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        tmp_3_reg_3199 <= tmp_3_fu_1387_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        tmp_5_reg_3213 <= tmp_5_fu_1424_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        tmp_86_2_reg_3138 <= tmp_86_2_fu_1262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_8_reg_2981 <= tmp_8_fu_1075_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        tmp_92_0_1_reg_3108 <= tmp_92_0_1_fu_1211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        tmp_92_0_2_reg_3123 <= tmp_92_0_2_fu_1237_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3))) begin
        tmp_93_1_reg_3275 <= tmp_93_1_fu_1489_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3))) begin
        tmp_93_2_reg_3309 <= tmp_93_2_fu_1520_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2))) begin
        tmp_95_1_reg_3290 <= tmp_95_1_fu_1506_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2))) begin
        tmp_95_2_reg_3324 <= tmp_95_2_fu_1537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2) & (ap_const_lv1_0 == tmp_24_fu_1465_p2))) begin
        tmp_97_0_t_reg_3250 <= tmp_97_0_t_fu_1474_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2) & (ap_const_lv1_0 == tmp_95_1_fu_1506_p2))) begin
        tmp_97_1_t_reg_3294 <= tmp_97_1_t_fu_1515_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2) & (ap_const_lv1_0 == tmp_95_2_fu_1537_p2))) begin
        tmp_97_2_t_reg_3328 <= tmp_97_2_t_fu_1546_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_9_reg_3049 <= tmp_9_fu_1124_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        tmp_s_reg_2963 <= tmp_s_fu_1060_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2))) begin
        ult1_reg_3265 <= ult1_fu_1479_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        ult_reg_3070 <= ult_fu_1149_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1017_p2))) begin
        widthloop_reg_2938 <= widthloop_fu_1045_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        x_reg_3343 <= x_fu_1551_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_1138_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1138_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_2_fu_1138_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1138_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or k_buf_0_val_0_addr_2_reg_3260 or tmp_23_fu_1458_p1 or tmp_26_fu_1571_p1 or tmp_18_fu_1578_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237 or ap_sig_bdd_2240)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2240) begin
            k_buf_0_val_0_address0 = k_buf_0_val_0_addr_2_reg_3260;
        end else if (ap_sig_bdd_2237) begin
            k_buf_0_val_0_address0 = tmp_18_fu_1578_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_0_val_0_address0 = tmp_26_fu_1571_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_0_val_0_address0 = tmp_23_fu_1458_p1;
        end else begin
            k_buf_0_val_0_address0 = tmp_18_fu_1578_p1;
        end
    end else begin
        k_buf_0_val_0_address0 = tmp_18_fu_1578_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_22_fu_1448_p2)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        k_buf_0_val_0_we0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_23_fu_1458_p1 or tmp_26_fu_1571_p1 or tmp_18_fu_1578_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_0_val_1_address0 = tmp_18_fu_1578_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_0_val_1_address0 = tmp_26_fu_1571_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_0_val_1_address0 = tmp_23_fu_1458_p1;
        end else begin
            k_buf_0_val_1_address0 = tmp_18_fu_1578_p1;
        end
    end else begin
        k_buf_0_val_1_address0 = tmp_18_fu_1578_p1;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (tmp_22_reg_3231 or k_buf_0_val_1_addr_2_reg_3254 or tmp_30_fu_1779_p1 or ap_sig_bdd_2245 or ap_sig_bdd_2243)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_22_reg_3231)) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_2_reg_3254;
        end else if (ap_sig_bdd_2245) begin
            k_buf_0_val_1_address1 = tmp_30_fu_1779_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_30_fu_1779_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_30_fu_1779_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_22_fu_1448_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_fu_1763_p2 or or_cond4_fu_1773_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1773_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_23_fu_1458_p1 or tmp_26_fu_1571_p1 or tmp_18_fu_1578_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_0_val_2_address0 = tmp_18_fu_1578_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_0_val_2_address0 = tmp_26_fu_1571_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_0_val_2_address0 = tmp_23_fu_1458_p1;
        end else begin
            k_buf_0_val_2_address0 = tmp_18_fu_1578_p1;
        end
    end else begin
        k_buf_0_val_2_address0 = tmp_18_fu_1578_p1;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (tmp_22_reg_3231 or k_buf_0_val_2_addr_1_reg_3240 or tmp_30_fu_1779_p1 or ap_sig_bdd_2245 or ap_sig_bdd_2243)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_22_reg_3231)) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_1_reg_3240;
        end else if (ap_sig_bdd_2245) begin
            k_buf_0_val_2_address1 = tmp_30_fu_1779_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_30_fu_1779_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_30_fu_1779_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_22_fu_1448_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_22_fu_1448_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_fu_1763_p2 or or_cond4_fu_1773_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1773_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or k_buf_1_val_0_addr_2_reg_3304 or tmp_94_1_fu_1499_p1 or tmp_99_1_fu_1634_p1 or tmp_87_1_fu_1641_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237 or ap_sig_bdd_2248)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2248) begin
            k_buf_1_val_0_address0 = k_buf_1_val_0_addr_2_reg_3304;
        end else if (ap_sig_bdd_2237) begin
            k_buf_1_val_0_address0 = tmp_87_1_fu_1641_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_1_val_0_address0 = tmp_99_1_fu_1634_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_1_val_0_address0 = tmp_94_1_fu_1499_p1;
        end else begin
            k_buf_1_val_0_address0 = tmp_87_1_fu_1641_p1;
        end
    end else begin
        k_buf_1_val_0_address0 = tmp_87_1_fu_1641_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_1_fu_1489_p2)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        k_buf_1_val_0_we0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_94_1_fu_1499_p1 or tmp_99_1_fu_1634_p1 or tmp_87_1_fu_1641_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_1_val_1_address0 = tmp_87_1_fu_1641_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_1_val_1_address0 = tmp_99_1_fu_1634_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_1_val_1_address0 = tmp_94_1_fu_1499_p1;
        end else begin
            k_buf_1_val_1_address0 = tmp_87_1_fu_1641_p1;
        end
    end else begin
        k_buf_1_val_1_address0 = tmp_87_1_fu_1641_p1;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (tmp_93_1_reg_3275 or k_buf_1_val_1_addr_2_reg_3298 or tmp_107_1_fu_1898_p1 or ap_sig_bdd_2243 or ap_sig_bdd_2251)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_93_1_reg_3275)) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_2_reg_3298;
        end else if (ap_sig_bdd_2251) begin
            k_buf_1_val_1_address1 = tmp_107_1_fu_1898_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_107_1_fu_1898_p1;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_107_1_fu_1898_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_1_fu_1489_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_1_fu_1882_p2 or or_cond4_1_fu_1892_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1892_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_94_1_fu_1499_p1 or tmp_99_1_fu_1634_p1 or tmp_87_1_fu_1641_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_1_val_2_address0 = tmp_87_1_fu_1641_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_1_val_2_address0 = tmp_99_1_fu_1634_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_1_val_2_address0 = tmp_94_1_fu_1499_p1;
        end else begin
            k_buf_1_val_2_address0 = tmp_87_1_fu_1641_p1;
        end
    end else begin
        k_buf_1_val_2_address0 = tmp_87_1_fu_1641_p1;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (tmp_93_1_reg_3275 or k_buf_1_val_2_addr_1_reg_3284 or tmp_107_1_fu_1898_p1 or ap_sig_bdd_2243 or ap_sig_bdd_2251)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_93_1_reg_3275)) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_1_reg_3284;
        end else if (ap_sig_bdd_2251) begin
            k_buf_1_val_2_address1 = tmp_107_1_fu_1898_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_107_1_fu_1898_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_107_1_fu_1898_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_1_fu_1489_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_1_fu_1489_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_1_fu_1882_p2 or or_cond4_1_fu_1892_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1892_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or k_buf_2_val_0_addr_2_reg_3338 or tmp_94_2_fu_1530_p1 or tmp_99_2_fu_1687_p1 or tmp_87_2_fu_1694_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237 or ap_sig_bdd_2253)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2253) begin
            k_buf_2_val_0_address0 = k_buf_2_val_0_addr_2_reg_3338;
        end else if (ap_sig_bdd_2237) begin
            k_buf_2_val_0_address0 = tmp_87_2_fu_1694_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_2_val_0_address0 = tmp_99_2_fu_1687_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_2_val_0_address0 = tmp_94_2_fu_1530_p1;
        end else begin
            k_buf_2_val_0_address0 = tmp_87_2_fu_1694_p1;
        end
    end else begin
        k_buf_2_val_0_address0 = tmp_87_2_fu_1694_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_2_fu_1520_p2)
begin
    if ((((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        k_buf_2_val_0_we0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_94_2_fu_1530_p1 or tmp_99_2_fu_1687_p1 or tmp_87_2_fu_1694_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_2_val_1_address0 = tmp_87_2_fu_1694_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_2_val_1_address0 = tmp_99_2_fu_1687_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_2_val_1_address0 = tmp_94_2_fu_1530_p1;
        end else begin
            k_buf_2_val_1_address0 = tmp_87_2_fu_1694_p1;
        end
    end else begin
        k_buf_2_val_1_address0 = tmp_87_2_fu_1694_p1;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (tmp_93_2_reg_3309 or k_buf_2_val_1_addr_2_reg_3332 or tmp_107_2_fu_2012_p1 or ap_sig_bdd_2243 or ap_sig_bdd_2256)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_93_2_reg_3309)) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_2_reg_3332;
        end else if (ap_sig_bdd_2256) begin
            k_buf_2_val_1_address1 = tmp_107_2_fu_2012_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_107_2_fu_2012_p1;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_107_2_fu_2012_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_2_fu_1520_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_2_fu_1996_p2 or or_cond4_2_fu_2006_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2006_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_94_2_fu_1530_p1 or tmp_99_2_fu_1687_p1 or tmp_87_2_fu_1694_p1 or ap_sig_bdd_2235 or ap_sig_bdd_2237)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_bdd_2237) begin
            k_buf_2_val_2_address0 = tmp_87_2_fu_1694_p1;
        end else if (ap_sig_bdd_2235) begin
            k_buf_2_val_2_address0 = tmp_99_2_fu_1687_p1;
        end else if ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm)) begin
            k_buf_2_val_2_address0 = tmp_94_2_fu_1530_p1;
        end else begin
            k_buf_2_val_2_address0 = tmp_87_2_fu_1694_p1;
        end
    end else begin
        k_buf_2_val_2_address0 = tmp_87_2_fu_1694_p1;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (tmp_93_2_reg_3309 or k_buf_2_val_2_addr_1_reg_3318 or tmp_107_2_fu_2012_p1 or ap_sig_bdd_2243 or ap_sig_bdd_2256)
begin
    if (ap_sig_bdd_2243) begin
        if (~(ap_const_lv1_0 == tmp_93_2_reg_3309)) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_1_reg_3318;
        end else if (ap_sig_bdd_2256) begin
            k_buf_2_val_2_address1 = tmp_107_2_fu_2012_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_107_2_fu_2012_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_107_2_fu_2012_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_sig_bdd_101 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or tmp_3_fu_1387_p2 or tmp_21_fu_1429_p3 or brmerge_fu_1444_p2 or tmp_93_2_fu_1520_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_lv1_0 == tmp_3_fu_1387_p2) & (ap_const_lv1_0 == brmerge_fu_1444_p2) & (ap_const_lv1_0 == tmp_21_fu_1429_p3) & ~(ap_const_lv1_0 == tmp_93_2_fu_1520_p2)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == tmp_21_reg_3218)) | ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101) & ~(ap_const_lv1_0 == brmerge_reg_3227)))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or or_cond3_2_fu_1996_p2 or or_cond4_2_fu_2006_p2)
begin
    if (((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & (ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2006_p2)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_3_reg_3199_pp0_it6 or ap_reg_ppstg_brmerge1_reg_3404_pp0_it6 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_3_reg_3199_pp0_it6 or ap_reg_ppstg_brmerge1_reg_3404_pp0_it6 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_3_reg_3199_pp0_it6 or ap_reg_ppstg_brmerge1_reg_3404_pp0_it6 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309 or ap_sig_bdd_101)
begin
    if (((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end

/// t_V_1_phi_fu_763_p4 assign process. ///
always @ (ap_CS_fsm or t_V_1_reg_759 or tmp_3_reg_3199 or ap_reg_ppiten_pp0_it1 or j_V_reg_3203)
begin
    if ((~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm))) begin
        t_V_1_phi_fu_763_p4 = j_V_reg_3203;
    end else begin
        t_V_1_phi_fu_763_p4 = t_V_1_reg_759;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_135 or ap_reg_ppiten_pp0_it7 or exitcond7_fu_1017_p2 or tmp_2_fu_1138_p2 or exitcond9_fu_993_p2 or exitcond8_fu_1005_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_993_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_1005_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_1017_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_2_fu_1138_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_7;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_135 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st22_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_pp0_stg1_fsm_7 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_101)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_7;
            end
        ap_ST_st22_fsm_8 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast1_fu_1420_p1 = $signed(ImagLoc_x_fu_1414_p2);
assign ImagLoc_x_fu_1414_p2 = (tmp_65_cast1_fu_1383_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_1_fu_1205_p2 = (tmp19_cast1_fu_1130_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_2_fu_1231_p2 = (tmp19_cast1_fu_1130_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_1154_p2 = (tmp19_cast1_fu_1130_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_101 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231 or tmp_93_1_reg_3275 or tmp_93_2_reg_3309)
begin
    ap_sig_bdd_101 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275)) | (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309)));
end

/// ap_sig_bdd_135 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_3_reg_3199_pp0_it6 or ap_reg_ppstg_brmerge1_reg_3404_pp0_it6)
begin
    ap_sig_bdd_135 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3199_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3404_pp0_it6) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_2235 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218)
begin
    ap_sig_bdd_2235 = ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & ~(ap_const_lv1_0 == tmp_21_reg_3218));
end

/// ap_sig_bdd_2237 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227)
begin
    ap_sig_bdd_2237 = ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_3227));
end

/// ap_sig_bdd_2240 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_22_reg_3231)
begin
    ap_sig_bdd_2240 = ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_22_reg_3231));
end

/// ap_sig_bdd_2243 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_2243 = (~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm));
end

/// ap_sig_bdd_2245 assign process. ///
always @ (tmp_22_reg_3231 or or_cond3_fu_1763_p2 or or_cond4_fu_1773_p2)
begin
    ap_sig_bdd_2245 = ((ap_const_lv1_0 == tmp_22_reg_3231) & (ap_const_lv1_0 == or_cond3_fu_1763_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1773_p2));
end

/// ap_sig_bdd_2248 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_1_reg_3275)
begin
    ap_sig_bdd_2248 = ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_1_reg_3275));
end

/// ap_sig_bdd_2251 assign process. ///
always @ (tmp_93_1_reg_3275 or or_cond3_1_fu_1882_p2 or or_cond4_1_fu_1892_p2)
begin
    ap_sig_bdd_2251 = ((ap_const_lv1_0 == tmp_93_1_reg_3275) & (ap_const_lv1_0 == or_cond3_1_fu_1882_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1892_p2));
end

/// ap_sig_bdd_2253 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3199 or brmerge_reg_3227 or or_cond1_reg_3195 or tmp_21_reg_3218 or tmp_93_2_reg_3309)
begin
    ap_sig_bdd_2253 = ((ap_ST_pp0_stg1_fsm_7 == ap_CS_fsm) & ~(tmp_3_reg_3199 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3227) & (ap_const_lv1_0 == or_cond1_reg_3195) & (ap_const_lv1_0 == tmp_21_reg_3218) & ~(ap_const_lv1_0 == tmp_93_2_reg_3309));
end

/// ap_sig_bdd_2256 assign process. ///
always @ (tmp_93_2_reg_3309 or or_cond3_2_fu_1996_p2 or or_cond4_2_fu_2006_p2)
begin
    ap_sig_bdd_2256 = ((ap_const_lv1_0 == tmp_93_2_reg_3309) & (ap_const_lv1_0 == or_cond3_2_fu_1996_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2006_p2));
end
assign brmerge1_fu_1595_p2 = (tmp16_fu_1590_p2 | tmp15_reg_3270);
assign brmerge36_2_fu_1372_p2 = (icmp1_reg_3082 | rev_fu_1362_p2);
assign brmerge_fu_1444_p2 = (or_cond_reg_3148 | or_cond34_2_reg_3190);
assign cols_cast1_fu_1042_p1 = $unsigned(cols);
assign cols_cast2_fu_1057_p1 = $unsigned(cols);
assign exitcond7_fu_1017_p2 = (p_0210_rec_reg_737 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_1005_p2 = (p_0206_rec_reg_726 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_993_p2 = (p_0202_rec_reg_715 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast59_cast_fu_1038_p1 = $unsigned(heightloop_fu_1032_p2);
assign heightloop_fu_1032_p2 = (rows_cast1_fu_1029_p1 + ap_const_lv13_5);
assign i_V_fu_1143_p2 = (t_V_reg_748 + ap_const_lv12_1);
assign icmp1_fu_1174_p2 = ($signed(tr1_fu_1164_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_1408_p2 = (tr_fu_1398_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1392_p2 = (t_V_1_phi_fu_763_p4 + ap_const_lv12_1);
assign k_buf_0_val_0_d0 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_d1 = temp_44_reg_3367;
assign k_buf_0_val_2_d1 = reg_978;
assign k_buf_1_val_0_d0 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_d1 = temp_45_reg_3423;
assign k_buf_1_val_2_d1 = reg_983;
assign k_buf_2_val_0_d0 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_d1 = temp_47_reg_3475;
assign k_buf_2_val_2_d1 = reg_988;
assign locy_0_0_t_fu_1297_p2 = (tmp_6_fu_1287_p3 - tmp_14_fu_1293_p1);
assign locy_0_1_t_fu_1324_p2 = (tmp_6_fu_1287_p3 - tmp_16_fu_1320_p1);
assign locy_0_2_t_fu_1351_p2 = (tmp_6_fu_1287_p3 - tmp_19_fu_1347_p1);
assign or_cond10_fu_2420_p2 = (tmp_135_2_2_0_not_reg_3028 & tmp_136_0_2_fu_2415_p2);
assign or_cond11_fu_2493_p2 = (tmp_135_2_2_1_not_reg_3035 & tmp_136_0_2_1_reg_3958);
assign or_cond12_fu_2527_p2 = (tmp_135_2_2_2_not_reg_3042 & tmp_136_0_2_2_fu_2523_p2);
assign or_cond13_fu_1657_p2 = (tmp_135_2_reg_2986 | tmp_136_1_fu_1651_p2);
assign or_cond14_fu_2150_p2 = (tmp_135_2_0_1_not_reg_2993 & tmp_136_1_0_1_reg_3663);
assign or_cond15_fu_2217_p2 = (tmp_135_2_0_2_not_reg_3000 & tmp_136_1_0_2_fu_2212_p2);
assign or_cond16_fu_2305_p2 = (tmp_135_2_1_0_not_reg_3007 & tmp_136_1_1_reg_3822);
assign or_cond17_fu_2338_p2 = (tmp_135_2_1_1_not_reg_3014 & tmp_136_1_1_1_fu_2334_p2);
assign or_cond18_fu_2392_p2 = (tmp_135_2_1_2_not_reg_3021 & tmp_136_1_1_2_reg_3890);
assign or_cond19_fu_2433_p2 = (tmp_135_2_2_0_not_reg_3028 & tmp_136_1_2_fu_2428_p2);
assign or_cond1_fu_1377_p2 = (brmerge36_2_fu_1372_p2 & tmp_80_not_fu_1272_p2);
assign or_cond20_fu_2503_p2 = (tmp_135_2_2_1_not_reg_3035 & tmp_136_1_2_1_reg_3968);
assign or_cond21_fu_2536_p2 = (tmp_135_2_2_2_not_reg_3042 & tmp_136_1_2_2_fu_2532_p2);
assign or_cond22_fu_1710_p2 = (tmp_135_2_reg_2986 | tmp_136_2_fu_1704_p2);
assign or_cond23_fu_2174_p2 = (tmp_135_2_0_1_not_reg_2993 & tmp_136_2_0_1_reg_3708);
assign or_cond24_fu_2236_p2 = (tmp_135_2_0_2_not_reg_3000 & tmp_136_2_0_2_fu_2231_p2);
assign or_cond25_fu_2315_p2 = (tmp_135_2_1_0_not_reg_3007 & tmp_136_2_1_reg_3837);
assign or_cond26_fu_2347_p2 = (tmp_135_2_1_1_not_reg_3014 & tmp_136_2_1_1_fu_2343_p2);
assign or_cond27_fu_2402_p2 = (tmp_135_2_1_2_not_reg_3021 & tmp_136_2_1_2_reg_3900);
assign or_cond28_fu_2446_p2 = (tmp_135_2_2_0_not_reg_3028 & tmp_136_2_2_fu_2441_p2);
assign or_cond29_fu_2513_p2 = (tmp_135_2_2_1_not_reg_3035 & tmp_136_2_2_1_reg_3978);
assign or_cond2_fu_1609_p2 = (tmp_135_2_reg_2986 | tmp_32_fu_1603_p2);
assign or_cond30_fu_2545_p2 = (tmp_135_2_2_2_not_reg_3042 & tmp_136_2_2_2_fu_2541_p2);
assign or_cond34_2_fu_1367_p2 = (tmp_86_2_reg_3138 & rev_fu_1362_p2);
assign or_cond3_1_fu_1882_p2 = (rev4_fu_1873_p2 & tmp_100_1_fu_1878_p2);
assign or_cond3_2_fu_1996_p2 = (rev5_fu_1987_p2 & tmp_100_2_fu_1992_p2);
assign or_cond3_fu_1763_p2 = (rev2_fu_1754_p2 & tmp_27_fu_1759_p2);
assign or_cond4_1_fu_1892_p2 = (rev4_fu_1873_p2 & tmp_102_1_fu_1888_p2);
assign or_cond4_2_fu_2006_p2 = (rev5_fu_1987_p2 & tmp_102_2_fu_2002_p2);
assign or_cond4_fu_1773_p2 = (rev2_fu_1754_p2 & tmp_29_fu_1769_p2);
assign or_cond5_fu_2126_p2 = (tmp_135_2_0_1_not_reg_2993 & tmp_136_0_0_1_reg_3618);
assign or_cond6_fu_2198_p2 = (tmp_135_2_0_2_not_reg_3000 & tmp_136_0_0_2_fu_2193_p2);
assign or_cond7_fu_2295_p2 = (tmp_135_2_1_0_not_reg_3007 & tmp_136_0_1_reg_3807);
assign or_cond8_fu_2329_p2 = (tmp_135_2_1_1_not_reg_3014 & tmp_136_0_1_1_fu_2325_p2);
assign or_cond9_fu_2382_p2 = (tmp_135_2_1_2_not_reg_3021 & tmp_136_0_1_2_reg_3880);
assign or_cond_fu_1277_p2 = (icmp1_reg_3082 & tmp_80_not_fu_1272_p2);
assign p_assign_1_fu_1437_p3 = ((tmp_21_fu_1429_p3)? ap_const_lv13_0: tmp_s_reg_2963);
assign p_assign_2_fu_1198_p3 = ((tmp_12_fu_1190_p3)? ap_const_lv13_0: ref_reg_2944);
assign p_assign_3_fu_1224_p3 = ((tmp_15_fu_1216_p3)? ap_const_lv13_0: ref_reg_2944);
assign p_assign_4_fu_1250_p3 = ((tmp_17_fu_1242_p3)? ap_const_lv13_0: ref_reg_2944);
assign p_dst_data_stream_0_V_din = ((or_cond12_reg_4001)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it6: src_kernel_win_0_val_0_1_6_reg_3983);
assign p_dst_data_stream_1_V_din = ((or_cond21_reg_4006)? ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it6: src_kernel_win_1_val_0_1_6_reg_3989);
assign p_dst_data_stream_2_V_din = ((or_cond30_reg_4011)? ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it6: src_kernel_win_2_val_0_1_6_reg_3995);
assign p_rec2_fu_999_p2 = (p_0202_rec_reg_715 + ap_const_lv2_1);
assign p_rec3_fu_1011_p2 = (p_0206_rec_reg_726 + ap_const_lv2_1);
assign p_rec_fu_1023_p2 = (p_0210_rec_reg_737 + ap_const_lv2_1);
assign ref_fu_1051_p2 = (rows_cast1_fu_1029_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1267_p2 = (ult_reg_3070 ^ ap_const_lv1_1);
assign rev2_fu_1754_p2 = (slt1_reg_3235 ^ ap_const_lv1_1);
assign rev3_fu_1585_p2 = (ult1_reg_3265 ^ ap_const_lv1_1);
assign rev4_fu_1873_p2 = (slt2_reg_3279 ^ ap_const_lv1_1);
assign rev5_fu_1987_p2 = (slt3_reg_3313 ^ ap_const_lv1_1);
assign rev_fu_1362_p2 = (slt_reg_3133 ^ ap_const_lv1_1);
assign rows_cast1_fu_1029_p1 = $unsigned(rows);
assign sel_tmp1_fu_1336_p2 = (locy_0_1_t_fu_1324_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1951_p3 = ((sel_tmp_reg_3153)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp3_fu_1958_p3 = ((sel_tmp8_reg_3167)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp4_fu_1837_p3 = ((sel_tmp_reg_3153)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp5_fu_1309_p2 = (locy_0_0_t_fu_1297_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp6_fu_2061_p3 = ((sel_tmp_reg_3153)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp7_fu_2068_p3 = ((sel_tmp8_reg_3167)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp8_fu_1330_p2 = (tmp_6_fu_1287_p3 == tmp_16_fu_1320_p1? 1'b1: 1'b0);
assign sel_tmp9_fu_1844_p3 = ((sel_tmp8_reg_3167)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp_fu_1303_p2 = (tmp_6_fu_1287_p3 == tmp_14_fu_1293_p1? 1'b1: 1'b0);
assign slt1_fu_1453_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign slt1_fu_1453_p2 = ($signed(slt1_fu_1453_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign slt2_fu_1494_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign slt2_fu_1494_p2 = ($signed(slt2_fu_1494_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign slt3_fu_1525_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign slt3_fu_1525_p2 = ($signed(slt3_fu_1525_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign slt_fu_1257_p2 = ($signed(ImagLoc_y_fu_1154_p2) < $signed(ref_reg_2944)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_2_fu_2112_p3 = ((sel_tmp5_reg_3160)? reg_978: sel_tmp4_reg_3603);
assign src_kernel_win_0_val_0_1_5_fu_2463_p3 = ((or_cond10_reg_3928)? src_kernel_win_0_val_0_1_load_reg_3923: src_kernel_win_0_val_1_0_10_reg_3905);
assign src_kernel_win_0_val_0_1_6_fu_2497_p3 = ((or_cond11_fu_2493_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it5: src_kernel_win_0_val_0_1_5_reg_3953);
assign src_kernel_win_0_val_1_0_10_fu_2386_p3 = ((or_cond9_fu_2382_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it4: src_kernel_win_0_val_1_1_6_reg_3875);
assign src_kernel_win_0_val_1_0_2_fu_2119_p3 = ((sel_tmp1_reg_3174)? reg_978: sel_tmp9_reg_3608);
assign src_kernel_win_0_val_1_1_5_fu_2299_p3 = ((or_cond7_fu_2295_p2)? src_kernel_win_0_val_1_1_load_reg_3797: src_kernel_win_0_val_2_0_5_reg_3802);
assign src_kernel_win_0_val_1_1_6_fu_2352_p3 = ((or_cond8_reg_3860)? ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it3: src_kernel_win_0_val_1_1_5_reg_3842);
assign src_kernel_win_0_val_2_0_5_fu_2244_p3 = ((or_cond6_reg_3748)? src_kernel_win_0_val_2_0_load_reg_3743: src_kernel_win_0_val_2_1_6_reg_3713);
assign src_kernel_win_0_val_2_1_5_fu_1861_p3 = ((or_cond2_reg_3413)? ap_const_lv8_FF: src_kernel_win_0_val_2_1_load_reg_3408);
assign src_kernel_win_0_val_2_1_6_fu_2130_p3 = ((or_cond5_fu_2126_p2)? src_kernel_win_0_val_2_1_4_reg_3535: src_kernel_win_0_val_2_1_5_reg_3613);
assign src_kernel_win_1_val_0_0_2_fu_2136_p3 = ((sel_tmp5_reg_3160)? reg_983: sel_tmp2_reg_3648);
assign src_kernel_win_1_val_0_1_5_fu_2473_p3 = ((or_cond19_reg_3938)? src_kernel_win_1_val_0_1_load_reg_3933: src_kernel_win_1_val_1_0_8_reg_3911);
assign src_kernel_win_1_val_0_1_6_fu_2507_p3 = ((or_cond20_fu_2503_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it5: src_kernel_win_1_val_0_1_5_reg_3963);
assign src_kernel_win_1_val_1_0_2_fu_2143_p3 = ((sel_tmp1_reg_3174)? reg_983: sel_tmp3_reg_3653);
assign src_kernel_win_1_val_1_0_8_fu_2396_p3 = ((or_cond18_fu_2392_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it4: src_kernel_win_1_val_1_1_6_reg_3885);
assign src_kernel_win_1_val_1_1_5_fu_2309_p3 = ((or_cond16_fu_2305_p2)? src_kernel_win_1_val_1_1_load_reg_3812: src_kernel_win_1_val_2_0_5_reg_3817);
assign src_kernel_win_1_val_1_1_6_fu_2362_p3 = ((or_cond17_reg_3865)? ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it3: src_kernel_win_1_val_1_1_5_reg_3848);
assign src_kernel_win_1_val_2_0_5_fu_2258_p3 = ((or_cond15_reg_3770)? src_kernel_win_1_val_2_0_load_reg_3759: src_kernel_win_1_val_2_1_6_reg_3719);
assign src_kernel_win_1_val_2_1_5_fu_1975_p3 = ((or_cond13_reg_3465)? ap_const_lv8_FF: src_kernel_win_1_val_2_1_load_reg_3460);
assign src_kernel_win_1_val_2_1_6_fu_2154_p3 = ((or_cond14_fu_2150_p2)? src_kernel_win_1_val_2_1_4_reg_3547: src_kernel_win_1_val_2_1_5_reg_3658);
assign src_kernel_win_2_val_0_0_2_fu_2160_p3 = ((sel_tmp5_reg_3160)? reg_988: sel_tmp6_reg_3693);
assign src_kernel_win_2_val_0_1_5_fu_2483_p3 = ((or_cond28_reg_3948)? src_kernel_win_2_val_0_1_load_reg_3943: src_kernel_win_2_val_1_0_8_reg_3917);
assign src_kernel_win_2_val_0_1_6_fu_2517_p3 = ((or_cond29_fu_2513_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it5: src_kernel_win_2_val_0_1_5_reg_3973);
assign src_kernel_win_2_val_1_0_2_fu_2167_p3 = ((sel_tmp1_reg_3174)? reg_988: sel_tmp7_reg_3698);
assign src_kernel_win_2_val_1_0_8_fu_2406_p3 = ((or_cond27_fu_2402_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it4: src_kernel_win_2_val_1_1_6_reg_3895);
assign src_kernel_win_2_val_1_1_5_fu_2319_p3 = ((or_cond25_fu_2315_p2)? src_kernel_win_2_val_1_1_load_reg_3827: src_kernel_win_2_val_2_0_5_reg_3832);
assign src_kernel_win_2_val_1_1_6_fu_2372_p3 = ((or_cond26_reg_3870)? ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it3: src_kernel_win_2_val_1_1_5_reg_3854);
assign src_kernel_win_2_val_2_0_5_fu_2272_p3 = ((or_cond24_reg_3792)? src_kernel_win_2_val_2_0_load_reg_3781: src_kernel_win_2_val_2_1_6_reg_3725);
assign src_kernel_win_2_val_2_1_5_fu_2085_p3 = ((or_cond22_reg_3516)? ap_const_lv8_FF: src_kernel_win_2_val_2_1_load_reg_3511);
assign src_kernel_win_2_val_2_1_6_fu_2178_p3 = ((or_cond23_fu_2174_p2)? src_kernel_win_2_val_2_1_4_reg_3566: src_kernel_win_2_val_2_1_5_reg_3703);
assign tmp15_fu_1484_p2 = (icmp_fu_1408_p2 | tmp_20_reg_3185);
assign tmp16_fu_1590_p2 = (rev1_reg_3143 | rev3_fu_1585_p2);
assign tmp19_cast1_fu_1130_p1 = $unsigned(t_V_reg_748);
assign tmp19_cast_fu_1134_p1 = $unsigned(t_V_reg_748);
assign tmp_100_1_fu_1878_p2 = (tmp_s_reg_2963 == x_reg_3343? 1'b1: 1'b0);
assign tmp_100_2_fu_1992_p2 = (tmp_s_reg_2963 == x_reg_3343? 1'b1: 1'b0);
assign tmp_102_1_fu_1888_p2 = ($signed(tmp_s_reg_2963) > $signed(x_reg_3343)? 1'b1: 1'b0);
assign tmp_102_2_fu_2002_p2 = ($signed(tmp_s_reg_2963) > $signed(x_reg_3343)? 1'b1: 1'b0);
assign tmp_107_1_fu_1898_p1 = $signed(x_reg_3343);
assign tmp_107_2_fu_2012_p1 = $signed(x_reg_3343);
assign tmp_10_fu_1180_p2 = ($signed(ImagLoc_y_fu_1154_p2) < $signed(ref_reg_2944)? 1'b1: 1'b0);
assign tmp_116_0_t_fu_1795_p2 = (tmp_28_fu_1792_p1 + tmp_9_reg_3049);
assign tmp_116_1_t_fu_1914_p2 = (tmp_34_fu_1911_p1 + tmp_9_reg_3049);
assign tmp_116_2_t_fu_2028_p2 = (tmp_38_fu_2025_p1 + tmp_9_reg_3049);
assign tmp_11_fu_1185_p2 = (ImagLoc_y_fu_1154_p2 < rows_cast1_reg_2919? 1'b1: 1'b0);
assign tmp_121_0_t_fu_1787_p2 = (tmp_31_fu_1784_p1 + tmp_9_reg_3049);
assign tmp_121_1_t_fu_1906_p2 = (tmp_36_fu_1903_p1 + tmp_9_reg_3049);
assign tmp_121_2_t_fu_2020_p2 = (tmp_40_fu_2017_p1 + tmp_9_reg_3049);
assign tmp_125_0_1_v_fu_1315_p3 = ((tmp_92_0_1_reg_3108)? ImagLoc_y_1_reg_3103: p_assign_3_reg_3113);
assign tmp_125_0_2_v_fu_1342_p3 = ((tmp_92_0_2_reg_3123)? ImagLoc_y_2_reg_3118: p_assign_4_reg_3128);
assign tmp_12_fu_1190_p3 = ImagLoc_y_fu_1154_p2[ap_const_lv32_C];
assign tmp_135_2_0_1_not_fu_1084_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_0_2_not_fu_1089_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_1_0_not_fu_1094_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_1_1_not_fu_1099_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_1_2_not_fu_1104_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_2_0_not_fu_1109_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_2_1_not_fu_1114_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_2_2_not_fu_1119_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_135_2_fu_1079_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_136_0_0_1_fu_1867_p2 = (src_kernel_win_0_val_2_1_5_fu_1861_p3 > src_kernel_win_0_val_2_0_fu_250? 1'b1: 1'b0);
assign tmp_136_0_0_2_fu_2193_p2 = (src_kernel_win_0_val_2_1_6_reg_3713 > src_kernel_win_0_val_2_0_fu_250? 1'b1: 1'b0);
assign tmp_136_0_1_1_fu_2325_p2 = (src_kernel_win_0_val_1_1_5_reg_3842 > ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3528_pp0_it3? 1'b1: 1'b0);
assign tmp_136_0_1_2_fu_2357_p2 = (src_kernel_win_0_val_1_1_6_fu_2352_p3 > ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3737_pp0_it3? 1'b1: 1'b0);
assign tmp_136_0_1_fu_2249_p2 = (src_kernel_win_0_val_2_0_5_fu_2244_p3 > src_kernel_win_0_val_1_1_fu_242? 1'b1: 1'b0);
assign tmp_136_0_2_1_fu_2468_p2 = (src_kernel_win_0_val_0_1_5_fu_2463_p3 > ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3521_pp0_it5? 1'b1: 1'b0);
assign tmp_136_0_2_2_fu_2523_p2 = (src_kernel_win_0_val_0_1_6_reg_3983 > ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3731_pp0_it6? 1'b1: 1'b0);
assign tmp_136_0_2_fu_2415_p2 = (src_kernel_win_0_val_1_0_10_reg_3905 > src_kernel_win_0_val_0_1_fu_230? 1'b1: 1'b0);
assign tmp_136_1_0_1_fu_1981_p2 = (src_kernel_win_1_val_2_1_5_fu_1975_p3 > src_kernel_win_1_val_2_0_fu_274? 1'b1: 1'b0);
assign tmp_136_1_0_2_fu_2212_p2 = (src_kernel_win_1_val_2_1_6_reg_3719 > src_kernel_win_1_val_2_0_fu_274? 1'b1: 1'b0);
assign tmp_136_1_1_1_fu_2334_p2 = (src_kernel_win_1_val_1_1_5_reg_3848 > ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3552_pp0_it3? 1'b1: 1'b0);
assign tmp_136_1_1_2_fu_2367_p2 = (src_kernel_win_1_val_1_1_6_fu_2362_p3 > ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3764_pp0_it3? 1'b1: 1'b0);
assign tmp_136_1_1_fu_2263_p2 = (src_kernel_win_1_val_2_0_5_fu_2258_p3 > src_kernel_win_1_val_1_1_fu_282? 1'b1: 1'b0);
assign tmp_136_1_2_1_fu_2478_p2 = (src_kernel_win_1_val_0_1_5_fu_2473_p3 > ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3540_pp0_it5? 1'b1: 1'b0);
assign tmp_136_1_2_2_fu_2532_p2 = (src_kernel_win_1_val_0_1_6_reg_3989 > ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3753_pp0_it6? 1'b1: 1'b0);
assign tmp_136_1_2_fu_2428_p2 = (src_kernel_win_1_val_1_0_8_reg_3911 > src_kernel_win_1_val_0_1_fu_266? 1'b1: 1'b0);
assign tmp_136_1_fu_1651_p2 = (src_kernel_win_1_val_2_1_fu_290 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_136_2_0_1_fu_2091_p2 = (src_kernel_win_2_val_2_1_5_fu_2085_p3 > src_kernel_win_2_val_2_0_fu_310? 1'b1: 1'b0);
assign tmp_136_2_0_2_fu_2231_p2 = (src_kernel_win_2_val_2_1_6_reg_3725 > src_kernel_win_2_val_2_0_fu_310? 1'b1: 1'b0);
assign tmp_136_2_1_1_fu_2343_p2 = (src_kernel_win_2_val_1_1_5_reg_3854 > ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3571_pp0_it3? 1'b1: 1'b0);
assign tmp_136_2_1_2_fu_2377_p2 = (src_kernel_win_2_val_1_1_6_fu_2372_p3 > ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3786_pp0_it3? 1'b1: 1'b0);
assign tmp_136_2_1_fu_2277_p2 = (src_kernel_win_2_val_2_0_5_fu_2272_p3 > src_kernel_win_2_val_1_1_fu_318? 1'b1: 1'b0);
assign tmp_136_2_2_1_fu_2488_p2 = (src_kernel_win_2_val_0_1_5_fu_2483_p3 > ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3559_pp0_it5? 1'b1: 1'b0);
assign tmp_136_2_2_2_fu_2541_p2 = (src_kernel_win_2_val_0_1_6_reg_3995 > ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3775_pp0_it6? 1'b1: 1'b0);
assign tmp_136_2_2_fu_2441_p2 = (src_kernel_win_2_val_1_0_8_reg_3917 > src_kernel_win_2_val_0_1_fu_302? 1'b1: 1'b0);
assign tmp_136_2_fu_1704_p2 = (src_kernel_win_2_val_2_1_fu_306 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_13_fu_1282_p3 = ((tmp_11_reg_3093)? ImagLoc_y_reg_3075: p_assign_2_reg_3098);
assign tmp_14_fu_1293_p1 = tmp_13_fu_1282_p3[1:0];
assign tmp_15_fu_1216_p3 = ImagLoc_y_1_fu_1205_p2[ap_const_lv32_C];
assign tmp_16_fu_1320_p1 = tmp_125_0_1_v_fu_1315_p3[1:0];
assign tmp_17_fu_1242_p3 = ImagLoc_y_2_fu_1231_p2[ap_const_lv32_C];
assign tmp_18_fu_1578_p1 = $signed(x_fu_1551_p3);
assign tmp_19_fu_1347_p1 = tmp_125_0_2_v_fu_1342_p3[1:0];
assign tmp_1_fu_1069_p2 = (cols_cast1_fu_1042_p1 + ap_const_lv13_1FFD);
assign tmp_20_fu_1357_p2 = ($signed(ImagLoc_y_reg_3075) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_21_fu_1429_p3 = ImagLoc_x_fu_1414_p2[ap_const_lv32_C];
assign tmp_22_fu_1448_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign tmp_22_fu_1448_p2 = ($signed(tmp_22_fu_1448_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign tmp_23_fu_1458_p1 = $signed(ImagLoc_x_fu_1414_p2);
assign tmp_24_fu_1465_p2 = ($signed(ImagLoc_x_fu_1414_p2) < $signed(tmp_1_reg_2974)? 1'b1: 1'b0);
assign tmp_25_fu_1470_p1 = ImagLoc_x_fu_1414_p2[1:0];
assign tmp_26_fu_1571_p1 = $signed(x_fu_1551_p3);
assign tmp_27_fu_1759_p2 = (tmp_s_reg_2963 == x_reg_3343? 1'b1: 1'b0);
assign tmp_28_fu_1792_p1 = x_reg_3343[1:0];
assign tmp_29_fu_1769_p2 = ($signed(tmp_s_reg_2963) > $signed(x_reg_3343)? 1'b1: 1'b0);
assign tmp_2_fu_1138_p2 = (tmp19_cast_fu_1134_p1 < heightloop_cast59_cast_reg_2926? 1'b1: 1'b0);
assign tmp_30_fu_1779_p1 = $signed(x_reg_3343);
assign tmp_31_fu_1784_p1 = x_reg_3343[1:0];
assign tmp_32_fu_1603_p2 = (src_kernel_win_0_val_2_1_fu_254 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_33_fu_1511_p1 = ImagLoc_x_fu_1414_p2[1:0];
assign tmp_34_fu_1911_p1 = x_reg_3343[1:0];
assign tmp_36_fu_1903_p1 = x_reg_3343[1:0];
assign tmp_37_fu_1542_p1 = ImagLoc_x_fu_1414_p2[1:0];
assign tmp_38_fu_2025_p1 = x_reg_3343[1:0];
assign tmp_3_fu_1387_p2 = (tmp_65_cast1_fu_1383_p1 < widthloop_reg_2938? 1'b1: 1'b0);
assign tmp_40_fu_2017_p1 = x_reg_3343[1:0];
assign tmp_5_fu_1424_p2 = (ImagLoc_x_fu_1414_p2 < cols_cast1_reg_2933? 1'b1: 1'b0);
assign tmp_65_cast1_fu_1383_p1 = $unsigned(t_V_1_phi_fu_763_p4);
assign tmp_6_fu_1287_p3 = ((tmp_10_reg_3088)? ap_const_lv2_2: tmp_8_reg_2981);
assign tmp_7_fu_1066_p1 = cols[1:0];
assign tmp_80_not_fu_1272_p2 = ($signed(ImagLoc_y_reg_3075) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_86_2_fu_1262_p0 = $signed(ImagLoc_y_fu_1154_p2);
assign tmp_86_2_fu_1262_p2 = ($signed(tmp_86_2_fu_1262_p0) < $signed(heightloop_cast59_cast_reg_2926)? 1'b1: 1'b0);
assign tmp_87_1_fu_1641_p1 = $signed(x_fu_1551_p3);
assign tmp_87_2_fu_1694_p1 = $signed(x_fu_1551_p3);
assign tmp_8_fu_1075_p1 = ref_fu_1051_p2[1:0];
assign tmp_92_0_1_fu_1211_p2 = (ImagLoc_y_1_fu_1205_p2 < rows_cast1_reg_2919? 1'b1: 1'b0);
assign tmp_92_0_2_fu_1237_p2 = (ImagLoc_y_2_fu_1231_p2 < rows_cast1_reg_2919? 1'b1: 1'b0);
assign tmp_93_1_fu_1489_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign tmp_93_1_fu_1489_p2 = ($signed(tmp_93_1_fu_1489_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign tmp_93_2_fu_1520_p0 = ImagLoc_x_0_0_cast1_fu_1420_p1;
assign tmp_93_2_fu_1520_p2 = ($signed(tmp_93_2_fu_1520_p0) < $signed(cols_cast2_reg_2953)? 1'b1: 1'b0);
assign tmp_94_1_fu_1499_p1 = $signed(ImagLoc_x_fu_1414_p2);
assign tmp_94_2_fu_1530_p1 = $signed(ImagLoc_x_fu_1414_p2);
assign tmp_95_1_fu_1506_p2 = ($signed(ImagLoc_x_fu_1414_p2) < $signed(tmp_1_reg_2974)? 1'b1: 1'b0);
assign tmp_95_2_fu_1537_p2 = ($signed(ImagLoc_x_fu_1414_p2) < $signed(tmp_1_reg_2974)? 1'b1: 1'b0);
assign tmp_97_0_t_fu_1474_p2 = (tmp_25_fu_1470_p1 + tmp_9_reg_3049);
assign tmp_97_1_t_fu_1515_p2 = (tmp_33_fu_1511_p1 + tmp_9_reg_3049);
assign tmp_97_2_t_fu_1546_p2 = (tmp_37_fu_1542_p1 + tmp_9_reg_3049);
assign tmp_99_1_fu_1634_p1 = $signed(x_fu_1551_p3);
assign tmp_99_2_fu_1687_p1 = $signed(x_fu_1551_p3);
assign tmp_9_fu_1124_p2 = (tmp_7_fu_1066_p1 ^ ap_const_lv2_3);
assign tmp_s_fu_1060_p2 = (cols_cast1_fu_1042_p1 + ap_const_lv13_1FFF);
assign tr1_fu_1164_p4 = {{ImagLoc_y_fu_1154_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1398_p4 = {{t_V_1_phi_fu_763_p4[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult1_fu_1479_p2 = (tmp_65_cast1_fu_1383_p1 < widthloop_reg_2938? 1'b1: 1'b0);
assign ult_fu_1149_p2 = (tmp19_cast_fu_1134_p1 < heightloop_cast59_cast_reg_2926? 1'b1: 1'b0);
assign widthloop_fu_1045_p2 = (cols_cast1_fu_1042_p1 + ap_const_lv13_2);
assign x_fu_1551_p3 = ((tmp_5_reg_3213)? ImagLoc_x_reg_3208: p_assign_1_reg_3222);
always @ (posedge ap_clk)
begin
    rows_cast1_reg_2919[12] <= 1'b0;
    heightloop_cast59_cast_reg_2926[13] <= 1'b0;
    cols_cast1_reg_2933[12] <= 1'b0;
    cols_cast2_reg_2953[13:12] <= 2'b00;
end



endmodule //filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s

