WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500765 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000765 heartbeat IPC: 4 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250766 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250766 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14662514 heartbeat IPC: 1.035 cumulative IPC: 0.5944 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 31656004 heartbeat IPC: 0.5885 cumulative IPC: 0.5904 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 48530157 heartbeat IPC: 0.5926 cumulative IPC: 0.5913 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 65218112 heartbeat IPC: 0.5992 cumulative IPC: 0.5935 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 82148997 heartbeat IPC: 0.5906 cumulative IPC: 0.5929 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 99396863 heartbeat IPC: 0.5798 cumulative IPC: 0.5905 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 116393042 heartbeat IPC: 0.5884 cumulative IPC: 0.5901 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 133603665 heartbeat IPC: 0.581 cumulative IPC: 0.5889 (Simulation time: 00 hr 09 min 14 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv522.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 150599162 heartbeat IPC: 0.5884 cumulative IPC: 0.5889 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 167821927 heartbeat IPC: 0.5806 cumulative IPC: 0.588 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 170056746 cumulative IPC: 0.588 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 170056746 cumulative IPC: 0.588 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv522.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.588 instructions: 100000000 cycles: 170056746
CPU 0 Branch Prediction Accuracy: 67.57% MPKI: 57 Average ROB Occupancy at Mispredict: 3.638
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.08
BRANCH_INDIRECT: 38.3
BRANCH_CONDITIONAL: 10.8
BRANCH_DIRECT_CALL: 2.85
BRANCH_INDIRECT_CALL: 2.26
BRANCH_RETURN: 1.8

L1D TOTAL        ACCESS:   34560199 HIT:   31242006 MISS:    3318193
L1D LOAD         ACCESS:   21093136 HIT:   19319476 MISS:    1773660
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13461972 HIT:   11922315 MISS:    1539657
L1D TRANSLATION  ACCESS:       5091 HIT:        215 MISS:       4876
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.71 cycles
L1I TOTAL        ACCESS:   12090811 HIT:    4986322 MISS:    7104489
L1I LOAD         ACCESS:   12090811 HIT:    4986322 MISS:    7104489
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.181 cycles
L2C TOTAL        ACCESS:    8711531 HIT:    8004275 MISS:     707256
L2C LOAD         ACCESS:    7210563 HIT:    6611528 MISS:     599035
L2C RFO          ACCESS:     549959 HIT:     477634 MISS:      72325
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     946133 HIT:     913779 MISS:      32354
L2C TRANSLATION  ACCESS:       4876 HIT:       1334 MISS:       3542
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 35.95 cycles
LLC TOTAL        ACCESS:     776742 HIT:     725209 MISS:      51533
LLC LOAD         ACCESS:     599035 HIT:     578678 MISS:      20357
LLC RFO          ACCESS:      72325 HIT:      45879 MISS:      26446
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     101840 HIT:      97844 MISS:       3996
LLC TRANSLATION  ACCESS:       3542 HIT:       2808 MISS:        734
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 230.5 cycles
cpu0_DTLB TOTAL        ACCESS:   27629359 HIT:   26555800 MISS:    1073559
cpu0_DTLB LOAD         ACCESS:   27629359 HIT:   26555800 MISS:    1073559
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.876 cycles
cpu0_ITLB TOTAL        ACCESS:   10777169 HIT:    8848821 MISS:    1928348
cpu0_ITLB LOAD         ACCESS:   10777169 HIT:    8848821 MISS:    1928348
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.136 cycles
cpu0_STLB TOTAL        ACCESS:    1870770 HIT:    1865897 MISS:       4873
cpu0_STLB LOAD         ACCESS:    1870770 HIT:    1865897 MISS:       4873
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 91.06 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23881
  ROW_BUFFER_MISS:      23622
 AVG DBUS CONGESTED CYCLE: 3.959
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        973
  FULL:      15818
