
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\dpram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dpram               
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Used module:         \dpram
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Used module:         $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Used module:         $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Removing unused module `\dpram'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160 in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152 in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:232$108 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:222$100 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:212$92 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:190$85 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:181$83 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:169$79 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:157$75 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 17 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:67$129'.
  Set init value: \empty_n = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:66$128'.
  Set init value: \full_n = 1'1
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:65$127'.
  Set init value: \count = 2'00
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:62$124'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:61$123'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:60$122'.
  Set init value: \prev_tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:59$121'.
  Set init value: \prev_iptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:58$120'.
  Set init value: \tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:57$119'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_EN[15:0]$166
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_DATA[15:0]$165
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_ADDR[4:0]$164
     4/4: $0\out_b[15:0]
Creating decoders for process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_EN[15:0]$158
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_DATA[15:0]$157
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_ADDR[4:0]$156
     4/4: $0\out_a[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:67$129'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:66$128'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:65$127'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:64$126'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:63$125'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:62$124'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:61$123'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:60$122'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:59$121'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:58$120'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:57$119'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:232$108'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:222$100'.
     1/1: $0\full_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:212$92'.
     1/1: $0\count[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:190$85'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:181$83'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:169$79'.
     1/1: $0\tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:157$75'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid1' from process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:64$126'.
No latch inferred for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q1' from process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:63$125'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.\out_b' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_ADDR' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_DATA' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:384$151_EN' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.\out_a' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_ADDR' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_DATA' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:366$150_EN' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\empty_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:232$108'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\full_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:222$100'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\count' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:212$92'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:190$85'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:181$83'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:169$79'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:157$75'.
  created $dff cell `$procdff$268' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
Removing empty process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:380$160'.
Found and cleaned up 1 empty switch in `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
Removing empty process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:362$152'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:67$129'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:66$128'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:65$127'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:64$126'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:63$125'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:62$124'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:61$123'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:60$122'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:59$121'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:58$120'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:57$119'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:232$108'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:232$108'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:222$100'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:222$100'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:212$92'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:212$92'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:199$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:190$85'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:190$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:181$83'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:181$83'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:169$79'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:169$79'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:157$75'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:157$75'.
Cleaned up 22 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~42 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
    Consolidated identical input bits for $mux cell $procmux$181:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$181_Y
      New ports: A=1'0, B=1'1, Y=$procmux$181_Y [0]
      New connections: $procmux$181_Y [15:1] = { $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] $procmux$181_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$169:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$169_Y
      New ports: A=1'0, B=1'1, Y=$procmux$169_Y [0]
      New connections: $procmux$169_Y [15:1] = { $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] $procmux$169_Y [0] }
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$252 ($dff) from module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:390$167_DATA, Q = \out_b).
Adding EN signal on $procdff$256 ($dff) from module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:372$159_DATA, Q = \out_a).
Adding SRST signal on $procdff$268 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$247_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$273 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$245_Y, Q = \iptr).
Adding SRST signal on $procdff$267 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$239_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$275 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$237_Y, Q = \tptr).
Adding SRST signal on $procdff$266 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$265 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$264 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$219_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$279 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$219_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$263 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$225_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$283 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v:143$68_Y, Q = \reg_q0).
Adding SRST signal on $procdff$262 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$211_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$285 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$211_Y, Q = \count).
Adding SRST signal on $procdff$261 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$203_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$289 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$203_Y, Q = \full_n).
Adding SRST signal on $procdff$260 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$192_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$293 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Removed 23 unused cells and 166 unused wires.
<suppressed ~26 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram ===

   Number of wires:                 17
   Number of wire bits:            183
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           44

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          55
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          158
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             82
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0      1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      0
       $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      0

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          55
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          158
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

End of script. Logfile hash: a0a3ee5eea, CPU: user 0.09s system 0.00s, MEM: 12.90 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 19% 4x opt_expr (0 sec), ...
