
ExProjektPingisVicMic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000062f0  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000862f0  000862f0  0000e2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000874  20070000  000862f8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000a354  20070878  00086b70  00010874  2**3
                  ALLOC
  4 .stack        00002004  2007abcc  00090ec4  00010874  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010874  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  0001089d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014720  00000000  00000000  000108f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000037ef  00000000  00000000  00025018  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008dc7  00000000  00000000  00028807  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001008  00000000  00000000  000315ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f30  00000000  00000000  000325d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a1e1  00000000  00000000  00033506  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014348  00000000  00000000  0004d6e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000682a4  00000000  00000000  00061a2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e64  00000000  00000000  000c9cd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cbd0 	.word	0x2007cbd0
   80004:	000824b9 	.word	0x000824b9
   80008:	000824b5 	.word	0x000824b5
   8000c:	000824b5 	.word	0x000824b5
   80010:	000824b5 	.word	0x000824b5
   80014:	000824b5 	.word	0x000824b5
   80018:	000824b5 	.word	0x000824b5
	...
   8002c:	000807d9 	.word	0x000807d9
   80030:	000824b5 	.word	0x000824b5
   80034:	00000000 	.word	0x00000000
   80038:	00080855 	.word	0x00080855
   8003c:	00080891 	.word	0x00080891
   80040:	000824b5 	.word	0x000824b5
   80044:	000824b5 	.word	0x000824b5
   80048:	000824b5 	.word	0x000824b5
   8004c:	000824b5 	.word	0x000824b5
   80050:	000824b5 	.word	0x000824b5
   80054:	000824b5 	.word	0x000824b5
   80058:	000824b5 	.word	0x000824b5
   8005c:	000824b5 	.word	0x000824b5
   80060:	000824b5 	.word	0x000824b5
   80064:	000824b5 	.word	0x000824b5
   80068:	00000000 	.word	0x00000000
   8006c:	00082325 	.word	0x00082325
   80070:	00082339 	.word	0x00082339
   80074:	0008234d 	.word	0x0008234d
   80078:	00082361 	.word	0x00082361
	...
   80084:	000824b5 	.word	0x000824b5
   80088:	000824b5 	.word	0x000824b5
   8008c:	000824b5 	.word	0x000824b5
   80090:	000824b5 	.word	0x000824b5
   80094:	000824b5 	.word	0x000824b5
   80098:	000824b5 	.word	0x000824b5
   8009c:	000824b5 	.word	0x000824b5
   800a0:	000824b5 	.word	0x000824b5
   800a4:	00000000 	.word	0x00000000
   800a8:	000824b5 	.word	0x000824b5
   800ac:	000824b5 	.word	0x000824b5
   800b0:	000824b5 	.word	0x000824b5
   800b4:	000824b5 	.word	0x000824b5
   800b8:	000824b5 	.word	0x000824b5
   800bc:	000824b5 	.word	0x000824b5
   800c0:	000824b5 	.word	0x000824b5
   800c4:	000824b5 	.word	0x000824b5
   800c8:	000824b5 	.word	0x000824b5
   800cc:	000824b5 	.word	0x000824b5
   800d0:	000824b5 	.word	0x000824b5
   800d4:	000824b5 	.word	0x000824b5
   800d8:	000824b5 	.word	0x000824b5
   800dc:	000824b5 	.word	0x000824b5
   800e0:	000824b5 	.word	0x000824b5
   800e4:	000824b5 	.word	0x000824b5
   800e8:	000824b5 	.word	0x000824b5
   800ec:	000824b5 	.word	0x000824b5
   800f0:	000824b5 	.word	0x000824b5

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070878 	.word	0x20070878
   80110:	00000000 	.word	0x00000000
   80114:	000862f8 	.word	0x000862f8

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000862f8 	.word	0x000862f8
   8013c:	2007087c 	.word	0x2007087c
   80140:	000862f8 	.word	0x000862f8
   80144:	00000000 	.word	0x00000000

00080148 <InitADC>:

#include <asf.h>
#include "FuncADC.h"

void InitADC(void)
{
   80148:	b538      	push	{r3, r4, r5, lr}
	/* Configure power management of ADC timer clock */
	pmc_enable_periph_clk(ID_ADC);
   8014a:	2025      	movs	r0, #37	; 0x25
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <InitADC+0x40>)
   8014e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 1000000, 8); //	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);
   80150:	4c0e      	ldr	r4, [pc, #56]	; (8018c <InitADC+0x44>)
   80152:	4620      	mov	r0, r4
   80154:	490e      	ldr	r1, [pc, #56]	; (80190 <InitADC+0x48>)
   80156:	4a0f      	ldr	r2, [pc, #60]	; (80194 <InitADC+0x4c>)
   80158:	2308      	movs	r3, #8
   8015a:	4d0f      	ldr	r5, [pc, #60]	; (80198 <InitADC+0x50>)
   8015c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);
   8015e:	4620      	mov	r0, r4
   80160:	2100      	movs	r1, #0
   80162:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80166:	2301      	movs	r3, #1
   80168:	4d0c      	ldr	r5, [pc, #48]	; (8019c <InitADC+0x54>)
   8016a:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   8016c:	4620      	mov	r0, r4
   8016e:	2110      	movs	r1, #16
   80170:	4b0b      	ldr	r3, [pc, #44]	; (801a0 <InitADC+0x58>)
   80172:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);
   80174:	4620      	mov	r0, r4
   80176:	210a      	movs	r1, #10
   80178:	4b0a      	ldr	r3, [pc, #40]	; (801a4 <InitADC+0x5c>)
   8017a:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
   8017c:	4620      	mov	r0, r4
   8017e:	2100      	movs	r1, #0
   80180:	460a      	mov	r2, r1
   80182:	4b09      	ldr	r3, [pc, #36]	; (801a8 <InitADC+0x60>)
   80184:	4798      	blx	r3
   80186:	bd38      	pop	{r3, r4, r5, pc}
   80188:	0008245d 	.word	0x0008245d
   8018c:	400c0000 	.word	0x400c0000
   80190:	0a037a00 	.word	0x0a037a00
   80194:	000f4240 	.word	0x000f4240
   80198:	0008020d 	.word	0x0008020d
   8019c:	00080261 	.word	0x00080261
   801a0:	00080241 	.word	0x00080241
   801a4:	00080289 	.word	0x00080289
   801a8:	00080251 	.word	0x00080251

000801ac <ReadFanValue>:
}

uint32_t ReadFanValue(void)
{
   801ac:	b510      	push	{r4, lr}
	uint32_t currSensorValue;
	adc_start(ADC);
   801ae:	4c04      	ldr	r4, [pc, #16]	; (801c0 <ReadFanValue+0x14>)
   801b0:	4620      	mov	r0, r4
   801b2:	4b04      	ldr	r3, [pc, #16]	; (801c4 <ReadFanValue+0x18>)
   801b4:	4798      	blx	r3
	currSensorValue = adc_get_channel_value(ADC, ADC_CHANNEL_10);
   801b6:	4620      	mov	r0, r4
   801b8:	210a      	movs	r1, #10
   801ba:	4b03      	ldr	r3, [pc, #12]	; (801c8 <ReadFanValue+0x1c>)
   801bc:	4798      	blx	r3
	return currSensorValue;
   801be:	bd10      	pop	{r4, pc}
   801c0:	400c0000 	.word	0x400c0000
   801c4:	00080281 	.word	0x00080281
   801c8:	00080295 	.word	0x00080295

000801cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   801cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801d0:	460c      	mov	r4, r1
   801d2:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   801d4:	b960      	cbnz	r0, 801f0 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   801d6:	2a00      	cmp	r2, #0
   801d8:	dd0e      	ble.n	801f8 <_read+0x2c>
   801da:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   801dc:	4e09      	ldr	r6, [pc, #36]	; (80204 <_read+0x38>)
   801de:	4d0a      	ldr	r5, [pc, #40]	; (80208 <_read+0x3c>)
   801e0:	6830      	ldr	r0, [r6, #0]
   801e2:	4621      	mov	r1, r4
   801e4:	682b      	ldr	r3, [r5, #0]
   801e6:	4798      	blx	r3
		ptr++;
   801e8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   801ea:	42bc      	cmp	r4, r7
   801ec:	d1f8      	bne.n	801e0 <_read+0x14>
   801ee:	e006      	b.n	801fe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   801f0:	f04f 30ff 	mov.w	r0, #4294967295
   801f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   801f8:	2000      	movs	r0, #0
   801fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   801fe:	4640      	mov	r0, r8
	}
	return nChars;
}
   80200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80204:	2007abc4 	.word	0x2007abc4
   80208:	2007ab94 	.word	0x2007ab94

0008020c <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   8020c:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8020e:	2401      	movs	r4, #1
   80210:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80212:	2400      	movs	r4, #0
   80214:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80216:	f240 2502 	movw	r5, #514	; 0x202
   8021a:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8021e:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80222:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80226:	6845      	ldr	r5, [r0, #4]
   80228:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   8022a:	0052      	lsls	r2, r2, #1
   8022c:	fbb1 f1f2 	udiv	r1, r1, r2
   80230:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80232:	022d      	lsls	r5, r5, #8
   80234:	b2ad      	uxth	r5, r5
   80236:	432b      	orrs	r3, r5
   80238:	6043      	str	r3, [r0, #4]
	return 0;
}
   8023a:	4620      	mov	r0, r4
   8023c:	bc30      	pop	{r4, r5}
   8023e:	4770      	bx	lr

00080240 <adc_set_resolution>:
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
//p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80240:	6843      	ldr	r3, [r0, #4]
   80242:	f023 0310 	bic.w	r3, r3, #16
   80246:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80248:	6843      	ldr	r3, [r0, #4]
   8024a:	4319      	orrs	r1, r3
   8024c:	6041      	str	r1, [r0, #4]
   8024e:	4770      	bx	lr

00080250 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80250:	6843      	ldr	r3, [r0, #4]
   80252:	4319      	orrs	r1, r3
   80254:	01d2      	lsls	r2, r2, #7
   80256:	b2d3      	uxtb	r3, r2
   80258:	4319      	orrs	r1, r3
   8025a:	6041      	str	r1, [r0, #4]
   8025c:	4770      	bx	lr
   8025e:	bf00      	nop

00080260 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80260:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80262:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80264:	4322      	orrs	r2, r4
   80266:	0609      	lsls	r1, r1, #24
   80268:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   8026c:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8026e:	071b      	lsls	r3, r3, #28
   80270:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80274:	431a      	orrs	r2, r3
   80276:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80278:	f85d 4b04 	ldr.w	r4, [sp], #4
   8027c:	4770      	bx	lr
   8027e:	bf00      	nop

00080280 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80280:	2302      	movs	r3, #2
   80282:	6003      	str	r3, [r0, #0]
   80284:	4770      	bx	lr
   80286:	bf00      	nop

00080288 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80288:	2301      	movs	r3, #1
   8028a:	fa03 f101 	lsl.w	r1, r3, r1
   8028e:	6101      	str	r1, [r0, #16]
   80290:	4770      	bx	lr
   80292:	bf00      	nop

00080294 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80294:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80296:	bf9a      	itte	ls
   80298:	3114      	addls	r1, #20
   8029a:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   8029e:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   802a0:	4770      	bx	lr
   802a2:	bf00      	nop

000802a4 <setupUART>:
 * Author: Viktor Rusnak, Michael Nilsson
 */ 
#include <asf.h>
#include "SerialUART.h"

void setupUART(void){
   802a4:	b530      	push	{r4, r5, lr}
   802a6:	b085      	sub	sp, #20
	pio_configure(PINS_UART_PIO, PINS_UART_TYPE, PINS_UART_MASK, PIO_DEFAULT);
   802a8:	4c12      	ldr	r4, [pc, #72]	; (802f4 <setupUART+0x50>)
   802aa:	4620      	mov	r0, r4
   802ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   802b0:	f44f 7240 	mov.w	r2, #768	; 0x300
   802b4:	2300      	movs	r3, #0
   802b6:	4d10      	ldr	r5, [pc, #64]	; (802f8 <setupUART+0x54>)
   802b8:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART);
   802ba:	2008      	movs	r0, #8
   802bc:	4b0f      	ldr	r3, [pc, #60]	; (802fc <setupUART+0x58>)
   802be:	4798      	blx	r3
	const sam_uart_opt_t uart0_settings = { sysclk_get_cpu_hz(), CONF_UART_BAUDRATE, UART_MR_PAR_NO };
   802c0:	4b0f      	ldr	r3, [pc, #60]	; (80300 <setupUART+0x5c>)
   802c2:	9301      	str	r3, [sp, #4]
   802c4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   802c8:	9302      	str	r3, [sp, #8]
   802ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   802ce:	9303      	str	r3, [sp, #12]
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   802d0:	f44f 7380 	mov.w	r3, #256	; 0x100
   802d4:	6663      	str	r3, [r4, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   802d6:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   802d8:	6263      	str	r3, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   802da:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   802de:	6f23      	ldr	r3, [r4, #112]	; 0x70
   802e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   802e4:	6723      	str	r3, [r4, #112]	; 0x70
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	uart_init(UART, &uart0_settings);	
   802e6:	4807      	ldr	r0, [pc, #28]	; (80304 <setupUART+0x60>)
   802e8:	a901      	add	r1, sp, #4
   802ea:	4b07      	ldr	r3, [pc, #28]	; (80308 <setupUART+0x64>)
   802ec:	4798      	blx	r3
}
   802ee:	b005      	add	sp, #20
   802f0:	bd30      	pop	{r4, r5, pc}
   802f2:	bf00      	nop
   802f4:	400e0e00 	.word	0x400e0e00
   802f8:	000820c9 	.word	0x000820c9
   802fc:	0008245d 	.word	0x0008245d
   80300:	0501bd00 	.word	0x0501bd00
   80304:	400e0800 	.word	0x400e0800
   80308:	00081ed1 	.word	0x00081ed1

0008030c <readByte>:
	setbuf(stdout, NULL);
	#else
	#endif	
}

uint8_t readByte(void){
   8030c:	b500      	push	{lr}
   8030e:	b083      	sub	sp, #12
	uint8_t value;
	uart_read(CONF_UART, &value);
   80310:	4804      	ldr	r0, [pc, #16]	; (80324 <readByte+0x18>)
   80312:	f10d 0107 	add.w	r1, sp, #7
   80316:	4b04      	ldr	r3, [pc, #16]	; (80328 <readByte+0x1c>)
   80318:	4798      	blx	r3
	return value;
}
   8031a:	f89d 0007 	ldrb.w	r0, [sp, #7]
   8031e:	b003      	add	sp, #12
   80320:	f85d fb04 	ldr.w	pc, [sp], #4
   80324:	400e0800 	.word	0x400e0800
   80328:	00081f19 	.word	0x00081f19

0008032c <isRXReady>:

uint32_t isRXReady(void){
	return UART->UART_SR & UART_SR_RXRDY;
   8032c:	4b02      	ldr	r3, [pc, #8]	; (80338 <isRXReady+0xc>)
   8032e:	6958      	ldr	r0, [r3, #20]
   80330:	f000 0001 	and.w	r0, r0, #1
   80334:	4770      	bx	lr
   80336:	bf00      	nop
   80338:	400e0800 	.word	0x400e0800

0008033c <InitPIN40>:
	
	InitPIN40();
}

void InitPIN40(void)
{	
   8033c:	b538      	push	{r3, r4, r5, lr}
	pwmPIN40.channel = PWM_CHANNEL_3;
   8033e:	490c      	ldr	r1, [pc, #48]	; (80370 <InitPIN40+0x34>)
   80340:	2403      	movs	r4, #3
   80342:	600c      	str	r4, [r1, #0]
	pwmPIN40.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80344:	220b      	movs	r2, #11
   80346:	604a      	str	r2, [r1, #4]
	pwmPIN40.ul_duty = 0;
   80348:	2200      	movs	r2, #0
   8034a:	60ca      	str	r2, [r1, #12]
	pwmPIN40.ul_period = 100;
   8034c:	2264      	movs	r2, #100	; 0x64
   8034e:	610a      	str	r2, [r1, #16]
	pwm_channel_init(PWM, &pwmPIN40);
   80350:	4d08      	ldr	r5, [pc, #32]	; (80374 <InitPIN40+0x38>)
   80352:	4628      	mov	r0, r5
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <InitPIN40+0x3c>)
   80356:	4798      	blx	r3
	pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC8B_PWML3);
   80358:	4808      	ldr	r0, [pc, #32]	; (8037c <InitPIN40+0x40>)
   8035a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8035e:	f44f 7280 	mov.w	r2, #256	; 0x100
   80362:	4b07      	ldr	r3, [pc, #28]	; (80380 <InitPIN40+0x44>)
   80364:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_3);
   80366:	4628      	mov	r0, r5
   80368:	4621      	mov	r1, r4
   8036a:	4b06      	ldr	r3, [pc, #24]	; (80384 <InitPIN40+0x48>)
   8036c:	4798      	blx	r3
   8036e:	bd38      	pop	{r3, r4, r5, pc}
   80370:	2007ab98 	.word	0x2007ab98
   80374:	40094000 	.word	0x40094000
   80378:	00081d91 	.word	0x00081d91
   8037c:	400e1200 	.word	0x400e1200
   80380:	0008202d 	.word	0x0008202d
   80384:	00081eb9 	.word	0x00081eb9

00080388 <InitPWM>:
#include <asf.h>
#include "FuncPWM.h"

pwm_channel_t pwmPIN40;

void InitPWM(void){
   80388:	b510      	push	{r4, lr}
   8038a:	b084      	sub	sp, #16
	pmc_enable_periph_clk(ID_PWM);
   8038c:	2024      	movs	r0, #36	; 0x24
   8038e:	4b0a      	ldr	r3, [pc, #40]	; (803b8 <InitPWM+0x30>)
   80390:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_3);
   80392:	4c0a      	ldr	r4, [pc, #40]	; (803bc <InitPWM+0x34>)
   80394:	4620      	mov	r0, r4
   80396:	2103      	movs	r1, #3
   80398:	4b09      	ldr	r3, [pc, #36]	; (803c0 <InitPWM+0x38>)
   8039a:	4798      	blx	r3
	
	pwm_clock_t clock_setting = {
   8039c:	4b09      	ldr	r3, [pc, #36]	; (803c4 <InitPWM+0x3c>)
   8039e:	9301      	str	r3, [sp, #4]
   803a0:	2300      	movs	r3, #0
   803a2:	9302      	str	r3, [sp, #8]
   803a4:	4b08      	ldr	r3, [pc, #32]	; (803c8 <InitPWM+0x40>)
   803a6:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000 * 1000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   803a8:	4620      	mov	r0, r4
   803aa:	a901      	add	r1, sp, #4
   803ac:	4b07      	ldr	r3, [pc, #28]	; (803cc <InitPWM+0x44>)
   803ae:	4798      	blx	r3
	
	InitPIN40();
   803b0:	4b07      	ldr	r3, [pc, #28]	; (803d0 <InitPWM+0x48>)
   803b2:	4798      	blx	r3
}
   803b4:	b004      	add	sp, #16
   803b6:	bd10      	pop	{r4, pc}
   803b8:	0008245d 	.word	0x0008245d
   803bc:	40094000 	.word	0x40094000
   803c0:	00081ec5 	.word	0x00081ec5
   803c4:	000f4240 	.word	0x000f4240
   803c8:	0501bd00 	.word	0x0501bd00
   803cc:	00081d51 	.word	0x00081d51
   803d0:	0008033d 	.word	0x0008033d

000803d4 <CalcFanValue>:
	pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC8B_PWML3);
	pwm_channel_enable(PWM, PWM_CHANNEL_3);
}

void CalcFanValue(uint32_t dutyCycle)
{
   803d4:	b508      	push	{r3, lr}
   803d6:	4602      	mov	r2, r0
	if(dutyCycle <= 100 && dutyCycle >=0)
   803d8:	2864      	cmp	r0, #100	; 0x64
   803da:	d803      	bhi.n	803e4 <CalcFanValue+0x10>
	{
		pwm_channel_update_duty(PWM, &pwmPIN40, dutyCycle);
   803dc:	4802      	ldr	r0, [pc, #8]	; (803e8 <CalcFanValue+0x14>)
   803de:	4903      	ldr	r1, [pc, #12]	; (803ec <CalcFanValue+0x18>)
   803e0:	4b03      	ldr	r3, [pc, #12]	; (803f0 <CalcFanValue+0x1c>)
   803e2:	4798      	blx	r3
   803e4:	bd08      	pop	{r3, pc}
   803e6:	bf00      	nop
   803e8:	40094000 	.word	0x40094000
   803ec:	2007ab98 	.word	0x2007ab98
   803f0:	00081e95 	.word	0x00081e95

000803f4 <SetDesiredValue>:
/************************************************************************/
/* Setup for default values. */
/************************************************************************/
void SetDesiredValue(uint32_t value)
{
	switch(value)
   803f4:	3814      	subs	r0, #20
   803f6:	2814      	cmp	r0, #20
   803f8:	d833      	bhi.n	80462 <SetDesiredValue+0x6e>
   803fa:	e8df f000 	tbb	[pc, r0]
   803fe:	320b      	.short	0x320b
   80400:	13323232 	.word	0x13323232
   80404:	32323232 	.word	0x32323232
   80408:	3232321b 	.word	0x3232321b
   8040c:	32322332 	.word	0x32322332
   80410:	3232      	.short	0x3232
   80412:	2b          	.byte	0x2b
   80413:	00          	.byte	0x00
	{
		case 20:
		desiredValue = DISTANCE_20;
   80414:	f240 12d1 	movw	r2, #465	; 0x1d1
   80418:	4b12      	ldr	r3, [pc, #72]	; (80464 <SetDesiredValue+0x70>)
   8041a:	601a      	str	r2, [r3, #0]
		initialU = 85;
   8041c:	2255      	movs	r2, #85	; 0x55
   8041e:	4b12      	ldr	r3, [pc, #72]	; (80468 <SetDesiredValue+0x74>)
   80420:	601a      	str	r2, [r3, #0]
		break;
   80422:	4770      	bx	lr
		case 25:
		desiredValue =  DISTANCE_25;
   80424:	f240 12a9 	movw	r2, #425	; 0x1a9
   80428:	4b0e      	ldr	r3, [pc, #56]	; (80464 <SetDesiredValue+0x70>)
   8042a:	601a      	str	r2, [r3, #0]
		initialU = 77;
   8042c:	224d      	movs	r2, #77	; 0x4d
   8042e:	4b0e      	ldr	r3, [pc, #56]	; (80468 <SetDesiredValue+0x74>)
   80430:	601a      	str	r2, [r3, #0]
		break;
   80432:	4770      	bx	lr
		case 30:
		desiredValue = DISTANCE_30;
   80434:	f240 129f 	movw	r2, #415	; 0x19f
   80438:	4b0a      	ldr	r3, [pc, #40]	; (80464 <SetDesiredValue+0x70>)
   8043a:	601a      	str	r2, [r3, #0]
		initialU = 70;
   8043c:	2246      	movs	r2, #70	; 0x46
   8043e:	4b0a      	ldr	r3, [pc, #40]	; (80468 <SetDesiredValue+0x74>)
   80440:	601a      	str	r2, [r3, #0]
		break;
   80442:	4770      	bx	lr
		case 35:
		desiredValue = DISTANCE_35;
   80444:	f44f 72c8 	mov.w	r2, #400	; 0x190
   80448:	4b06      	ldr	r3, [pc, #24]	; (80464 <SetDesiredValue+0x70>)
   8044a:	601a      	str	r2, [r3, #0]
		initialU = 62;
   8044c:	223e      	movs	r2, #62	; 0x3e
   8044e:	4b06      	ldr	r3, [pc, #24]	; (80468 <SetDesiredValue+0x74>)
   80450:	601a      	str	r2, [r3, #0]
		break;
   80452:	4770      	bx	lr
		case 40:
		desiredValue = DISTANCE_40;
   80454:	f44f 72c3 	mov.w	r2, #390	; 0x186
   80458:	4b02      	ldr	r3, [pc, #8]	; (80464 <SetDesiredValue+0x70>)
   8045a:	601a      	str	r2, [r3, #0]
		initialU = 55;
   8045c:	2237      	movs	r2, #55	; 0x37
   8045e:	4b02      	ldr	r3, [pc, #8]	; (80468 <SetDesiredValue+0x74>)
   80460:	601a      	str	r2, [r3, #0]
   80462:	4770      	bx	lr
   80464:	20070894 	.word	0x20070894
   80468:	2007089c 	.word	0x2007089c
   8046c:	00000000 	.word	0x00000000

00080470 <taskModulate>:

/************************************************************************/
/* Task that handle the regulation process of the actuator. */
/************************************************************************/
void taskModulate(void *p)
{
   80470:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
   80474:	b082      	sub	sp, #8
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80476:	4b50      	ldr	r3, [pc, #320]	; (805b8 <taskModulate+0x148>)
   80478:	4798      	blx	r3
   8047a:	9001      	str	r0, [sp, #4]
	for(;;)
	{
		xSampleTime = (portTickType)samplingTimeMS;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8047c:	a801      	add	r0, sp, #4
   8047e:	2132      	movs	r1, #50	; 0x32
   80480:	4b4e      	ldr	r3, [pc, #312]	; (805bc <taskModulate+0x14c>)
   80482:	4798      	blx	r3
		
		if(flag == 0)
   80484:	4b4e      	ldr	r3, [pc, #312]	; (805c0 <taskModulate+0x150>)
   80486:	781b      	ldrb	r3, [r3, #0]
   80488:	b953      	cbnz	r3, 804a0 <taskModulate+0x30>
		{
			ready = 0;
   8048a:	2000      	movs	r0, #0
   8048c:	4b4d      	ldr	r3, [pc, #308]	; (805c4 <taskModulate+0x154>)
   8048e:	6018      	str	r0, [r3, #0]
			
			error = 0;
   80490:	4b4d      	ldr	r3, [pc, #308]	; (805c8 <taskModulate+0x158>)
   80492:	6018      	str	r0, [r3, #0]
			prevError = 0;
   80494:	4b4d      	ldr	r3, [pc, #308]	; (805cc <taskModulate+0x15c>)
   80496:	6018      	str	r0, [r3, #0]
			w = 0;
   80498:	4b4d      	ldr	r3, [pc, #308]	; (805d0 <taskModulate+0x160>)
   8049a:	6018      	str	r0, [r3, #0]

			CalcFanValue(0);
   8049c:	4b4d      	ldr	r3, [pc, #308]	; (805d4 <taskModulate+0x164>)
   8049e:	4798      	blx	r3
		}
		
		if(flag == 1 && ready == 0)
   804a0:	4b47      	ldr	r3, [pc, #284]	; (805c0 <taskModulate+0x150>)
   804a2:	781b      	ldrb	r3, [r3, #0]
   804a4:	2b01      	cmp	r3, #1
   804a6:	d1e9      	bne.n	8047c <taskModulate+0xc>
   804a8:	4b46      	ldr	r3, [pc, #280]	; (805c4 <taskModulate+0x154>)
   804aa:	681b      	ldr	r3, [r3, #0]
   804ac:	b9a3      	cbnz	r3, 804d8 <taskModulate+0x68>
		{
			if (isRXReady())
   804ae:	4b4a      	ldr	r3, [pc, #296]	; (805d8 <taskModulate+0x168>)
   804b0:	4798      	blx	r3
   804b2:	b168      	cbz	r0, 804d0 <taskModulate+0x60>
			{
				if((readByte() != 1) || (readByte() != 0))
   804b4:	4b49      	ldr	r3, [pc, #292]	; (805dc <taskModulate+0x16c>)
   804b6:	4798      	blx	r3
   804b8:	2801      	cmp	r0, #1
   804ba:	d102      	bne.n	804c2 <taskModulate+0x52>
   804bc:	4b47      	ldr	r3, [pc, #284]	; (805dc <taskModulate+0x16c>)
   804be:	4798      	blx	r3
   804c0:	b130      	cbz	r0, 804d0 <taskModulate+0x60>
				{
					SetDesiredValue(readByte());
   804c2:	4b46      	ldr	r3, [pc, #280]	; (805dc <taskModulate+0x16c>)
   804c4:	4798      	blx	r3
   804c6:	4b46      	ldr	r3, [pc, #280]	; (805e0 <taskModulate+0x170>)
   804c8:	4798      	blx	r3
					ready = 1;
   804ca:	2201      	movs	r2, #1
   804cc:	4b3d      	ldr	r3, [pc, #244]	; (805c4 <taskModulate+0x154>)
   804ce:	601a      	str	r2, [r3, #0]
				}
			}
		}
		
		if(flag == 1 && ready == 1)
   804d0:	4b3b      	ldr	r3, [pc, #236]	; (805c0 <taskModulate+0x150>)
   804d2:	781b      	ldrb	r3, [r3, #0]
   804d4:	2b01      	cmp	r3, #1
   804d6:	d1d1      	bne.n	8047c <taskModulate+0xc>
   804d8:	4b3a      	ldr	r3, [pc, #232]	; (805c4 <taskModulate+0x154>)
   804da:	681b      	ldr	r3, [r3, #0]
   804dc:	2b01      	cmp	r3, #1
   804de:	d1cd      	bne.n	8047c <taskModulate+0xc>
		{
			int32_t currSensorValue = ReadFanValue();
   804e0:	4b40      	ldr	r3, [pc, #256]	; (805e4 <taskModulate+0x174>)
   804e2:	4798      	blx	r3
   804e4:	4606      	mov	r6, r0
			error = desiredValue - currSensorValue;
   804e6:	4b40      	ldr	r3, [pc, #256]	; (805e8 <taskModulate+0x178>)
   804e8:	6818      	ldr	r0, [r3, #0]
   804ea:	1b80      	subs	r0, r0, r6
   804ec:	4b36      	ldr	r3, [pc, #216]	; (805c8 <taskModulate+0x158>)
   804ee:	6018      	str	r0, [r3, #0]
			
			if(error < 0)
   804f0:	2800      	cmp	r0, #0
   804f2:	da07      	bge.n	80504 <taskModulate+0x94>
			{
				finalU = initialU;
   804f4:	4b3d      	ldr	r3, [pc, #244]	; (805ec <taskModulate+0x17c>)
   804f6:	681a      	ldr	r2, [r3, #0]
   804f8:	4b3d      	ldr	r3, [pc, #244]	; (805f0 <taskModulate+0x180>)
   804fa:	601a      	str	r2, [r3, #0]
				w=100;
   804fc:	2264      	movs	r2, #100	; 0x64
   804fe:	4b34      	ldr	r3, [pc, #208]	; (805d0 <taskModulate+0x160>)
   80500:	601a      	str	r2, [r3, #0]
   80502:	e03f      	b.n	80584 <taskModulate+0x114>
	double proportionalPart;
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
   80504:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8060c <taskModulate+0x19c>
   80508:	47c0      	blx	r8
   8050a:	4604      	mov	r4, r0
   8050c:	460d      	mov	r5, r1
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   8050e:	4b2f      	ldr	r3, [pc, #188]	; (805cc <taskModulate+0x15c>)
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
   80510:	6818      	ldr	r0, [r3, #0]
   80512:	47c0      	blx	r8
   80514:	4602      	mov	r2, r0
   80516:	460b      	mov	r3, r1
   80518:	4620      	mov	r0, r4
   8051a:	4629      	mov	r1, r5
   8051c:	4f35      	ldr	r7, [pc, #212]	; (805f4 <taskModulate+0x184>)
   8051e:	47b8      	blx	r7
   80520:	4f35      	ldr	r7, [pc, #212]	; (805f8 <taskModulate+0x188>)
   80522:	2200      	movs	r2, #0
   80524:	4b35      	ldr	r3, [pc, #212]	; (805fc <taskModulate+0x18c>)
   80526:	47b8      	blx	r7
   80528:	4682      	mov	sl, r0
   8052a:	468b      	mov	fp, r1
	double proportionalPart;
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
   8052c:	4620      	mov	r0, r4
   8052e:	4629      	mov	r1, r5
   80530:	a31d      	add	r3, pc, #116	; (adr r3, 805a8 <taskModulate+0x138>)
   80532:	e9d3 2300 	ldrd	r2, r3, [r3]
   80536:	47b8      	blx	r7
   80538:	4604      	mov	r4, r0
   8053a:	460d      	mov	r5, r1
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   8053c:	4b24      	ldr	r3, [pc, #144]	; (805d0 <taskModulate+0x160>)
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
   8053e:	6818      	ldr	r0, [r3, #0]
   80540:	47c0      	blx	r8
   80542:	a31b      	add	r3, pc, #108	; (adr r3, 805b0 <taskModulate+0x140>)
   80544:	e9d3 2300 	ldrd	r2, r3, [r3]
   80548:	47b8      	blx	r7
   8054a:	4602      	mov	r2, r0
   8054c:	460b      	mov	r3, r1
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
	signal = proportionalPart + integralPart + derivingPart;
   8054e:	4f2c      	ldr	r7, [pc, #176]	; (80600 <taskModulate+0x190>)
   80550:	4620      	mov	r0, r4
   80552:	4629      	mov	r1, r5
   80554:	47b8      	blx	r7
   80556:	4602      	mov	r2, r0
   80558:	460b      	mov	r3, r1
   8055a:	4650      	mov	r0, sl
   8055c:	4659      	mov	r1, fp
   8055e:	47b8      	blx	r7
   80560:	4b28      	ldr	r3, [pc, #160]	; (80604 <taskModulate+0x194>)
   80562:	4798      	blx	r3
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
				if(finalU < 0)
   80564:	2800      	cmp	r0, #0
   80566:	da05      	bge.n	80574 <taskModulate+0x104>
				{
					finalU = abs(finalU);
   80568:	2800      	cmp	r0, #0
   8056a:	bfb8      	it	lt
   8056c:	4240      	neglt	r0, r0
   8056e:	4b20      	ldr	r3, [pc, #128]	; (805f0 <taskModulate+0x180>)
   80570:	6018      	str	r0, [r3, #0]
   80572:	e007      	b.n	80584 <taskModulate+0x114>
				}
				else if (finalU > 100)
   80574:	2864      	cmp	r0, #100	; 0x64
   80576:	dc02      	bgt.n	8057e <taskModulate+0x10e>
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   80578:	4b1d      	ldr	r3, [pc, #116]	; (805f0 <taskModulate+0x180>)
   8057a:	6018      	str	r0, [r3, #0]
   8057c:	e002      	b.n	80584 <taskModulate+0x114>
				{
					finalU = abs(finalU);
				}
				else if (finalU > 100)
				{
					finalU = 100;
   8057e:	2264      	movs	r2, #100	; 0x64
   80580:	4b1b      	ldr	r3, [pc, #108]	; (805f0 <taskModulate+0x180>)
   80582:	601a      	str	r2, [r3, #0]
				}
			}
			prevError = error;
   80584:	4c10      	ldr	r4, [pc, #64]	; (805c8 <taskModulate+0x158>)
   80586:	6822      	ldr	r2, [r4, #0]
   80588:	4b10      	ldr	r3, [pc, #64]	; (805cc <taskModulate+0x15c>)
   8058a:	601a      	str	r2, [r3, #0]
			w = w + prevError;
   8058c:	4b10      	ldr	r3, [pc, #64]	; (805d0 <taskModulate+0x160>)
   8058e:	6819      	ldr	r1, [r3, #0]
   80590:	440a      	add	r2, r1
   80592:	601a      	str	r2, [r3, #0]
			
			CalcFanValue(finalU);
   80594:	4d16      	ldr	r5, [pc, #88]	; (805f0 <taskModulate+0x180>)
   80596:	6828      	ldr	r0, [r5, #0]
   80598:	4b0e      	ldr	r3, [pc, #56]	; (805d4 <taskModulate+0x164>)
   8059a:	4798      	blx	r3
			setInfo(finalU, currSensorValue, error);
   8059c:	6828      	ldr	r0, [r5, #0]
   8059e:	4631      	mov	r1, r6
   805a0:	6822      	ldr	r2, [r4, #0]
   805a2:	4b19      	ldr	r3, [pc, #100]	; (80608 <taskModulate+0x198>)
   805a4:	4798      	blx	r3
   805a6:	e769      	b.n	8047c <taskModulate+0xc>
   805a8:	33333333 	.word	0x33333333
   805ac:	3fd33333 	.word	0x3fd33333
   805b0:	47ae147b 	.word	0x47ae147b
   805b4:	3fa47ae1 	.word	0x3fa47ae1
   805b8:	00081275 	.word	0x00081275
   805bc:	000814bd 	.word	0x000814bd
   805c0:	20070900 	.word	0x20070900
   805c4:	200708a8 	.word	0x200708a8
   805c8:	200708a0 	.word	0x200708a0
   805cc:	20070898 	.word	0x20070898
   805d0:	200708a4 	.word	0x200708a4
   805d4:	000803d5 	.word	0x000803d5
   805d8:	0008032d 	.word	0x0008032d
   805dc:	0008030d 	.word	0x0008030d
   805e0:	000803f5 	.word	0x000803f5
   805e4:	000801ad 	.word	0x000801ad
   805e8:	20070894 	.word	0x20070894
   805ec:	2007089c 	.word	0x2007089c
   805f0:	200708ac 	.word	0x200708ac
   805f4:	000829e1 	.word	0x000829e1
   805f8:	00082d49 	.word	0x00082d49
   805fc:	400e0000 	.word	0x400e0000
   80600:	000829e5 	.word	0x000829e5
   80604:	0008316d 	.word	0x0008316d
   80608:	000806dd 	.word	0x000806dd
   8060c:	00082c7d 	.word	0x00082c7d

00080610 <ShiftActualValueBuffer>:
		circBuffertControlSignal[i] = circBuffertControlSignal[i+1];
	}
}

void ShiftActualValueBuffer(void)
{
   80610:	4b04      	ldr	r3, [pc, #16]	; (80624 <ShiftActualValueBuffer+0x14>)
   80612:	f103 014c 	add.w	r1, r3, #76	; 0x4c
	for(int i = 0; i<SIZE-1; i++)
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
   80616:	685a      	ldr	r2, [r3, #4]
   80618:	f843 2b04 	str.w	r2, [r3], #4
	}
}

void ShiftActualValueBuffer(void)
{
	for(int i = 0; i<SIZE-1; i++)
   8061c:	428b      	cmp	r3, r1
   8061e:	d1fa      	bne.n	80616 <ShiftActualValueBuffer+0x6>
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
	}
}
   80620:	4770      	bx	lr
   80622:	bf00      	nop
   80624:	20070904 	.word	0x20070904

00080628 <taskSendToMatlab>:
static int32_t circBuffertError[SIZE] = {0};

uint8_t flag = 0;

void taskSendToMatlab(void *p)
{
   80628:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8062c:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	
	xSampleTime = 250;
	xLastWakeTime = xTaskGetTickCount();
   8062e:	4b14      	ldr	r3, [pc, #80]	; (80680 <taskSendToMatlab+0x58>)
   80630:	4798      	blx	r3
   80632:	9001      	str	r0, [sp, #4]
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80634:	4e13      	ldr	r6, [pc, #76]	; (80684 <taskSendToMatlab+0x5c>)
		
		if (isRXReady())
   80636:	4d14      	ldr	r5, [pc, #80]	; (80688 <taskSendToMatlab+0x60>)
		{
			if(readByte() == 1 || readByte() == 0)
   80638:	4f14      	ldr	r7, [pc, #80]	; (8068c <taskSendToMatlab+0x64>)
			{
				flag = readByte();
   8063a:	4c15      	ldr	r4, [pc, #84]	; (80690 <taskSendToMatlab+0x68>)
	
	xSampleTime = 250;
	xLastWakeTime = xTaskGetTickCount();
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8063c:	a801      	add	r0, sp, #4
   8063e:	21fa      	movs	r1, #250	; 0xfa
   80640:	47b0      	blx	r6
		
		if (isRXReady())
   80642:	47a8      	blx	r5
   80644:	b130      	cbz	r0, 80654 <taskSendToMatlab+0x2c>
		{
			if(readByte() == 1 || readByte() == 0)
   80646:	47b8      	blx	r7
   80648:	2801      	cmp	r0, #1
   8064a:	d001      	beq.n	80650 <taskSendToMatlab+0x28>
   8064c:	47b8      	blx	r7
   8064e:	b908      	cbnz	r0, 80654 <taskSendToMatlab+0x2c>
			{
				flag = readByte();
   80650:	47b8      	blx	r7
   80652:	7020      	strb	r0, [r4, #0]
			}
		}
		
		if(flag == 1)
   80654:	7823      	ldrb	r3, [r4, #0]
   80656:	2b01      	cmp	r3, #1
   80658:	d1f0      	bne.n	8063c <taskSendToMatlab+0x14>
		{
			printf("%d\n", circBuffertControlSignal[0]);
   8065a:	f8df 9048 	ldr.w	r9, [pc, #72]	; 806a4 <taskSendToMatlab+0x7c>
   8065e:	4648      	mov	r0, r9
   80660:	4b0c      	ldr	r3, [pc, #48]	; (80694 <taskSendToMatlab+0x6c>)
   80662:	6819      	ldr	r1, [r3, #0]
   80664:	f8df 8040 	ldr.w	r8, [pc, #64]	; 806a8 <taskSendToMatlab+0x80>
   80668:	47c0      	blx	r8
			printf("%d\n", circBuffertActualValue[0]);
   8066a:	4648      	mov	r0, r9
   8066c:	4b0a      	ldr	r3, [pc, #40]	; (80698 <taskSendToMatlab+0x70>)
   8066e:	6819      	ldr	r1, [r3, #0]
   80670:	47c0      	blx	r8
			printf("%d\n", circBuffertError[0]);
   80672:	4648      	mov	r0, r9
   80674:	4b09      	ldr	r3, [pc, #36]	; (8069c <taskSendToMatlab+0x74>)
   80676:	6819      	ldr	r1, [r3, #0]
   80678:	47c0      	blx	r8
			//ShiftControlSignalBuffer();
			ShiftActualValueBuffer();
   8067a:	4b09      	ldr	r3, [pc, #36]	; (806a0 <taskSendToMatlab+0x78>)
   8067c:	4798      	blx	r3
   8067e:	e7dd      	b.n	8063c <taskSendToMatlab+0x14>
   80680:	00081275 	.word	0x00081275
   80684:	000814bd 	.word	0x000814bd
   80688:	0008032d 	.word	0x0008032d
   8068c:	0008030d 	.word	0x0008030d
   80690:	20070900 	.word	0x20070900
   80694:	20070954 	.word	0x20070954
   80698:	20070904 	.word	0x20070904
   8069c:	200708b0 	.word	0x200708b0
   806a0:	00080611 	.word	0x00080611
   806a4:	000861b4 	.word	0x000861b4
   806a8:	0008320d 	.word	0x0008320d

000806ac <findVacantPositionActualValue>:
//}
////return 0;
//}

int32_t findVacantPositionActualValue(void)
{
   806ac:	b508      	push	{r3, lr}
	for(int i = 0; i<SIZE; i++)
	{
		if(circBuffertActualValue[i] == 0)
   806ae:	4b09      	ldr	r3, [pc, #36]	; (806d4 <findVacantPositionActualValue+0x28>)
   806b0:	6818      	ldr	r0, [r3, #0]
   806b2:	b170      	cbz	r0, 806d2 <findVacantPositionActualValue+0x26>
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
   806b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
   806b6:	b943      	cbnz	r3, 806ca <findVacantPositionActualValue+0x1e>
   806b8:	4b06      	ldr	r3, [pc, #24]	; (806d4 <findVacantPositionActualValue+0x28>)
////return 0;
//}

int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   806ba:	2001      	movs	r0, #1
	{
		if(circBuffertActualValue[i] == 0)
   806bc:	f853 2f04 	ldr.w	r2, [r3, #4]!
   806c0:	b13a      	cbz	r2, 806d2 <findVacantPositionActualValue+0x26>
////return 0;
//}

int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   806c2:	3001      	adds	r0, #1
   806c4:	2814      	cmp	r0, #20
   806c6:	d1f9      	bne.n	806bc <findVacantPositionActualValue+0x10>
   806c8:	e003      	b.n	806d2 <findVacantPositionActualValue+0x26>
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
		{
			ShiftActualValueBuffer();
   806ca:	4b03      	ldr	r3, [pc, #12]	; (806d8 <findVacantPositionActualValue+0x2c>)
   806cc:	4798      	blx	r3
			return SIZE;
   806ce:	2014      	movs	r0, #20
   806d0:	bd08      	pop	{r3, pc}
		}
	}
	//return 0;
}
   806d2:	bd08      	pop	{r3, pc}
   806d4:	20070904 	.word	0x20070904
   806d8:	00080611 	.word	0x00080611

000806dc <setInfo>:
////statusSendReady = 0;
////controllerInfo[0] = 0;
////controllerInfo[1] = 0;
//}

void setInfo(int32_t controlSignal, int32_t actualValue, int32_t error){
   806dc:	b538      	push	{r3, r4, r5, lr}
   806de:	460d      	mov	r5, r1
   806e0:	4614      	mov	r4, r2
	//controllerInfo[0] = controlSignal;
	//controllerInfo[1] = actualValue;
	//circBuffertControlSignal[findVacantPositionControlSignal()] = controlSignal;
	circBuffertControlSignal[0] = controlSignal;
   806e2:	4b05      	ldr	r3, [pc, #20]	; (806f8 <setInfo+0x1c>)
   806e4:	6018      	str	r0, [r3, #0]
	circBuffertActualValue[findVacantPositionActualValue()] = actualValue;
   806e6:	4b05      	ldr	r3, [pc, #20]	; (806fc <setInfo+0x20>)
   806e8:	4798      	blx	r3
   806ea:	4b05      	ldr	r3, [pc, #20]	; (80700 <setInfo+0x24>)
   806ec:	f843 5020 	str.w	r5, [r3, r0, lsl #2]
	circBuffertError[0] = error;
   806f0:	4b04      	ldr	r3, [pc, #16]	; (80704 <setInfo+0x28>)
   806f2:	601c      	str	r4, [r3, #0]
   806f4:	bd38      	pop	{r3, r4, r5, pc}
   806f6:	bf00      	nop
   806f8:	20070954 	.word	0x20070954
   806fc:	000806ad 	.word	0x000806ad
   80700:	20070904 	.word	0x20070904
   80704:	200708b0 	.word	0x200708b0

00080708 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80708:	f100 0308 	add.w	r3, r0, #8
   8070c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   8070e:	f04f 32ff 	mov.w	r2, #4294967295
   80712:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80714:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80716:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80718:	2300      	movs	r3, #0
   8071a:	6003      	str	r3, [r0, #0]
   8071c:	4770      	bx	lr
   8071e:	bf00      	nop

00080720 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80720:	2300      	movs	r3, #0
   80722:	6103      	str	r3, [r0, #16]
   80724:	4770      	bx	lr
   80726:	bf00      	nop

00080728 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80728:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8072a:	685a      	ldr	r2, [r3, #4]
   8072c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8072e:	6842      	ldr	r2, [r0, #4]
   80730:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80732:	685a      	ldr	r2, [r3, #4]
   80734:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80736:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80738:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8073a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8073c:	6803      	ldr	r3, [r0, #0]
   8073e:	3301      	adds	r3, #1
   80740:	6003      	str	r3, [r0, #0]
   80742:	4770      	bx	lr

00080744 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80744:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80746:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80748:	f1b4 3fff 	cmp.w	r4, #4294967295
   8074c:	d101      	bne.n	80752 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   8074e:	6903      	ldr	r3, [r0, #16]
   80750:	e00a      	b.n	80768 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80752:	f100 0308 	add.w	r3, r0, #8
   80756:	68c2      	ldr	r2, [r0, #12]
   80758:	6812      	ldr	r2, [r2, #0]
   8075a:	4294      	cmp	r4, r2
   8075c:	d304      	bcc.n	80768 <vListInsert+0x24>
   8075e:	685b      	ldr	r3, [r3, #4]
   80760:	685a      	ldr	r2, [r3, #4]
   80762:	6812      	ldr	r2, [r2, #0]
   80764:	4294      	cmp	r4, r2
   80766:	d2fa      	bcs.n	8075e <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80768:	685a      	ldr	r2, [r3, #4]
   8076a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8076c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   8076e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80770:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80772:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80774:	6803      	ldr	r3, [r0, #0]
   80776:	3301      	adds	r3, #1
   80778:	6003      	str	r3, [r0, #0]
}
   8077a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8077e:	4770      	bx	lr

00080780 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80780:	6843      	ldr	r3, [r0, #4]
   80782:	6882      	ldr	r2, [r0, #8]
   80784:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80786:	6883      	ldr	r3, [r0, #8]
   80788:	6842      	ldr	r2, [r0, #4]
   8078a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8078c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8078e:	685a      	ldr	r2, [r3, #4]
   80790:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80792:	bf04      	itt	eq
   80794:	6882      	ldreq	r2, [r0, #8]
   80796:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80798:	2200      	movs	r2, #0
   8079a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8079c:	681a      	ldr	r2, [r3, #0]
   8079e:	3a01      	subs	r2, #1
   807a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   807a2:	6818      	ldr	r0, [r3, #0]
}
   807a4:	4770      	bx	lr
   807a6:	bf00      	nop

000807a8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   807a8:	4803      	ldr	r0, [pc, #12]	; (807b8 <prvPortStartFirstTask+0x10>)
   807aa:	6800      	ldr	r0, [r0, #0]
   807ac:	6800      	ldr	r0, [r0, #0]
   807ae:	f380 8808 	msr	MSP, r0
   807b2:	b662      	cpsie	i
   807b4:	df00      	svc	0
   807b6:	bf00      	nop
   807b8:	e000ed08 	.word	0xe000ed08

000807bc <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   807bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   807c0:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   807c4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   807c8:	2300      	movs	r3, #0
   807ca:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   807ce:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   807d2:	3840      	subs	r0, #64	; 0x40
   807d4:	4770      	bx	lr
   807d6:	bf00      	nop

000807d8 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   807d8:	4b06      	ldr	r3, [pc, #24]	; (807f4 <pxCurrentTCBConst2>)
   807da:	6819      	ldr	r1, [r3, #0]
   807dc:	6808      	ldr	r0, [r1, #0]
   807de:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   807e2:	f380 8809 	msr	PSP, r0
   807e6:	f04f 0000 	mov.w	r0, #0
   807ea:	f380 8811 	msr	BASEPRI, r0
   807ee:	f04e 0e0d 	orr.w	lr, lr, #13
   807f2:	4770      	bx	lr

000807f4 <pxCurrentTCBConst2>:
   807f4:	2007aa6c 	.word	0x2007aa6c

000807f8 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   807f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   807fc:	4b01      	ldr	r3, [pc, #4]	; (80804 <vPortYieldFromISR+0xc>)
   807fe:	601a      	str	r2, [r3, #0]
   80800:	4770      	bx	lr
   80802:	bf00      	nop
   80804:	e000ed04 	.word	0xe000ed04

00080808 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80808:	f3ef 8011 	mrs	r0, BASEPRI
   8080c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80810:	f381 8811 	msr	BASEPRI, r1
   80814:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80816:	2000      	movs	r0, #0

00080818 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80818:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8081a:	4b03      	ldr	r3, [pc, #12]	; (80828 <vPortEnterCritical+0x10>)
   8081c:	4798      	blx	r3
	uxCriticalNesting++;
   8081e:	4b03      	ldr	r3, [pc, #12]	; (8082c <vPortEnterCritical+0x14>)
   80820:	681a      	ldr	r2, [r3, #0]
   80822:	3201      	adds	r2, #1
   80824:	601a      	str	r2, [r3, #0]
   80826:	bd08      	pop	{r3, pc}
   80828:	00080809 	.word	0x00080809
   8082c:	20070000 	.word	0x20070000

00080830 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80830:	f380 8811 	msr	BASEPRI, r0
   80834:	4770      	bx	lr
   80836:	bf00      	nop

00080838 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80838:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8083a:	4a04      	ldr	r2, [pc, #16]	; (8084c <vPortExitCritical+0x14>)
   8083c:	6813      	ldr	r3, [r2, #0]
   8083e:	3b01      	subs	r3, #1
   80840:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80842:	b913      	cbnz	r3, 8084a <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80844:	2000      	movs	r0, #0
   80846:	4b02      	ldr	r3, [pc, #8]	; (80850 <vPortExitCritical+0x18>)
   80848:	4798      	blx	r3
   8084a:	bd08      	pop	{r3, pc}
   8084c:	20070000 	.word	0x20070000
   80850:	00080831 	.word	0x00080831

00080854 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80854:	f3ef 8009 	mrs	r0, PSP
   80858:	4b0c      	ldr	r3, [pc, #48]	; (8088c <pxCurrentTCBConst>)
   8085a:	681a      	ldr	r2, [r3, #0]
   8085c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80860:	6010      	str	r0, [r2, #0]
   80862:	e92d 4008 	stmdb	sp!, {r3, lr}
   80866:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8086a:	f380 8811 	msr	BASEPRI, r0
   8086e:	f000 feaf 	bl	815d0 <vTaskSwitchContext>
   80872:	f04f 0000 	mov.w	r0, #0
   80876:	f380 8811 	msr	BASEPRI, r0
   8087a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8087e:	6819      	ldr	r1, [r3, #0]
   80880:	6808      	ldr	r0, [r1, #0]
   80882:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80886:	f380 8809 	msr	PSP, r0
   8088a:	4770      	bx	lr

0008088c <pxCurrentTCBConst>:
   8088c:	2007aa6c 	.word	0x2007aa6c

00080890 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80890:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80896:	4b05      	ldr	r3, [pc, #20]	; (808ac <SysTick_Handler+0x1c>)
   80898:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   8089a:	4b05      	ldr	r3, [pc, #20]	; (808b0 <SysTick_Handler+0x20>)
   8089c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8089e:	4b05      	ldr	r3, [pc, #20]	; (808b4 <SysTick_Handler+0x24>)
   808a0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   808a2:	2000      	movs	r0, #0
   808a4:	4b04      	ldr	r3, [pc, #16]	; (808b8 <SysTick_Handler+0x28>)
   808a6:	4798      	blx	r3
   808a8:	bd08      	pop	{r3, pc}
   808aa:	bf00      	nop
   808ac:	e000ed04 	.word	0xe000ed04
   808b0:	00080809 	.word	0x00080809
   808b4:	00081295 	.word	0x00081295
   808b8:	00080831 	.word	0x00080831

000808bc <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   808bc:	4a03      	ldr	r2, [pc, #12]	; (808cc <vPortSetupTimerInterrupt+0x10>)
   808be:	4b04      	ldr	r3, [pc, #16]	; (808d0 <vPortSetupTimerInterrupt+0x14>)
   808c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   808c2:	2207      	movs	r2, #7
   808c4:	3b04      	subs	r3, #4
   808c6:	601a      	str	r2, [r3, #0]
   808c8:	4770      	bx	lr
   808ca:	bf00      	nop
   808cc:	0001481f 	.word	0x0001481f
   808d0:	e000e014 	.word	0xe000e014

000808d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   808d4:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   808d6:	4b09      	ldr	r3, [pc, #36]	; (808fc <xPortStartScheduler+0x28>)
   808d8:	681a      	ldr	r2, [r3, #0]
   808da:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   808de:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   808e0:	681a      	ldr	r2, [r3, #0]
   808e2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   808e6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   808e8:	4b05      	ldr	r3, [pc, #20]	; (80900 <xPortStartScheduler+0x2c>)
   808ea:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   808ec:	2400      	movs	r4, #0
   808ee:	4b05      	ldr	r3, [pc, #20]	; (80904 <xPortStartScheduler+0x30>)
   808f0:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   808f2:	4b05      	ldr	r3, [pc, #20]	; (80908 <xPortStartScheduler+0x34>)
   808f4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   808f6:	4620      	mov	r0, r4
   808f8:	bd10      	pop	{r4, pc}
   808fa:	bf00      	nop
   808fc:	e000ed20 	.word	0xe000ed20
   80900:	000808bd 	.word	0x000808bd
   80904:	20070000 	.word	0x20070000
   80908:	000807a9 	.word	0x000807a9

0008090c <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   8090c:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   8090e:	4a13      	ldr	r2, [pc, #76]	; (8095c <prvInsertBlockIntoFreeList+0x50>)
   80910:	6813      	ldr	r3, [r2, #0]
   80912:	4283      	cmp	r3, r0
   80914:	d201      	bcs.n	8091a <prvInsertBlockIntoFreeList+0xe>
   80916:	461a      	mov	r2, r3
   80918:	e7fa      	b.n	80910 <prvInsertBlockIntoFreeList+0x4>
   8091a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   8091c:	6854      	ldr	r4, [r2, #4]
   8091e:	1915      	adds	r5, r2, r4
   80920:	4285      	cmp	r5, r0
   80922:	d103      	bne.n	8092c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80924:	6868      	ldr	r0, [r5, #4]
   80926:	4404      	add	r4, r0
   80928:	6054      	str	r4, [r2, #4]
   8092a:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   8092c:	6842      	ldr	r2, [r0, #4]
   8092e:	1884      	adds	r4, r0, r2
   80930:	42a3      	cmp	r3, r4
   80932:	d10c      	bne.n	8094e <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80934:	4c0a      	ldr	r4, [pc, #40]	; (80960 <prvInsertBlockIntoFreeList+0x54>)
   80936:	6824      	ldr	r4, [r4, #0]
   80938:	429c      	cmp	r4, r3
   8093a:	d006      	beq.n	8094a <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   8093c:	685b      	ldr	r3, [r3, #4]
   8093e:	441a      	add	r2, r3
   80940:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80942:	680b      	ldr	r3, [r1, #0]
   80944:	681b      	ldr	r3, [r3, #0]
   80946:	6003      	str	r3, [r0, #0]
   80948:	e002      	b.n	80950 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   8094a:	6003      	str	r3, [r0, #0]
   8094c:	e000      	b.n	80950 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   8094e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80950:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80952:	bf18      	it	ne
   80954:	6008      	strne	r0, [r1, #0]
	}
}
   80956:	bc30      	pop	{r4, r5}
   80958:	4770      	bx	lr
   8095a:	bf00      	nop
   8095c:	2007a9ac 	.word	0x2007a9ac
   80960:	2007a9a8 	.word	0x2007a9a8

00080964 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80964:	b538      	push	{r3, r4, r5, lr}
   80966:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80968:	4b28      	ldr	r3, [pc, #160]	; (80a0c <pvPortMalloc+0xa8>)
   8096a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   8096c:	4b28      	ldr	r3, [pc, #160]	; (80a10 <pvPortMalloc+0xac>)
   8096e:	681b      	ldr	r3, [r3, #0]
   80970:	b99b      	cbnz	r3, 8099a <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80972:	4a28      	ldr	r2, [pc, #160]	; (80a14 <pvPortMalloc+0xb0>)
   80974:	4b28      	ldr	r3, [pc, #160]	; (80a18 <pvPortMalloc+0xb4>)
   80976:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80978:	2100      	movs	r1, #0
   8097a:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   8097c:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   80980:	1898      	adds	r0, r3, r2
   80982:	4d23      	ldr	r5, [pc, #140]	; (80a10 <pvPortMalloc+0xac>)
   80984:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80986:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   8098a:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   8098c:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8098e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80990:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80992:	4b22      	ldr	r3, [pc, #136]	; (80a1c <pvPortMalloc+0xb8>)
   80994:	681a      	ldr	r2, [r3, #0]
   80996:	3a10      	subs	r2, #16
   80998:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   8099a:	2c00      	cmp	r4, #0
   8099c:	d02d      	beq.n	809fa <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8099e:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   809a2:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   809a6:	bf1c      	itt	ne
   809a8:	f022 0207 	bicne.w	r2, r2, #7
   809ac:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   809ae:	1e51      	subs	r1, r2, #1
   809b0:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   809b4:	4299      	cmp	r1, r3
   809b6:	d822      	bhi.n	809fe <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   809b8:	4916      	ldr	r1, [pc, #88]	; (80a14 <pvPortMalloc+0xb0>)
   809ba:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   809bc:	6863      	ldr	r3, [r4, #4]
   809be:	429a      	cmp	r2, r3
   809c0:	d904      	bls.n	809cc <pvPortMalloc+0x68>
   809c2:	6823      	ldr	r3, [r4, #0]
   809c4:	b113      	cbz	r3, 809cc <pvPortMalloc+0x68>
   809c6:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   809c8:	461c      	mov	r4, r3
   809ca:	e7f7      	b.n	809bc <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   809cc:	4b10      	ldr	r3, [pc, #64]	; (80a10 <pvPortMalloc+0xac>)
   809ce:	681b      	ldr	r3, [r3, #0]
   809d0:	429c      	cmp	r4, r3
   809d2:	d016      	beq.n	80a02 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   809d4:	680d      	ldr	r5, [r1, #0]
   809d6:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   809d8:	6823      	ldr	r3, [r4, #0]
   809da:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   809dc:	6863      	ldr	r3, [r4, #4]
   809de:	1a9b      	subs	r3, r3, r2
   809e0:	2b20      	cmp	r3, #32
   809e2:	d904      	bls.n	809ee <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   809e4:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   809e6:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   809e8:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   809ea:	4b0d      	ldr	r3, [pc, #52]	; (80a20 <pvPortMalloc+0xbc>)
   809ec:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   809ee:	4b0b      	ldr	r3, [pc, #44]	; (80a1c <pvPortMalloc+0xb8>)
   809f0:	681a      	ldr	r2, [r3, #0]
   809f2:	6861      	ldr	r1, [r4, #4]
   809f4:	1a52      	subs	r2, r2, r1
   809f6:	601a      	str	r2, [r3, #0]
   809f8:	e004      	b.n	80a04 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   809fa:	2500      	movs	r5, #0
   809fc:	e002      	b.n	80a04 <pvPortMalloc+0xa0>
   809fe:	2500      	movs	r5, #0
   80a00:	e000      	b.n	80a04 <pvPortMalloc+0xa0>
   80a02:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80a04:	4b07      	ldr	r3, [pc, #28]	; (80a24 <pvPortMalloc+0xc0>)
   80a06:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80a08:	4628      	mov	r0, r5
   80a0a:	bd38      	pop	{r3, r4, r5, pc}
   80a0c:	00081265 	.word	0x00081265
   80a10:	2007a9a8 	.word	0x2007a9a8
   80a14:	2007a9ac 	.word	0x2007a9ac
   80a18:	200709a8 	.word	0x200709a8
   80a1c:	20070004 	.word	0x20070004
   80a20:	0008090d 	.word	0x0008090d
   80a24:	000813b5 	.word	0x000813b5

00080a28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80a28:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80a2a:	4604      	mov	r4, r0
   80a2c:	b168      	cbz	r0, 80a4a <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80a2e:	4b07      	ldr	r3, [pc, #28]	; (80a4c <vPortFree+0x24>)
   80a30:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80a32:	4b07      	ldr	r3, [pc, #28]	; (80a50 <vPortFree+0x28>)
   80a34:	6819      	ldr	r1, [r3, #0]
   80a36:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80a3a:	440a      	add	r2, r1
   80a3c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80a3e:	f1a4 0010 	sub.w	r0, r4, #16
   80a42:	4b04      	ldr	r3, [pc, #16]	; (80a54 <vPortFree+0x2c>)
   80a44:	4798      	blx	r3
		}
		xTaskResumeAll();
   80a46:	4b04      	ldr	r3, [pc, #16]	; (80a58 <vPortFree+0x30>)
   80a48:	4798      	blx	r3
   80a4a:	bd10      	pop	{r4, pc}
   80a4c:	00081265 	.word	0x00081265
   80a50:	20070004 	.word	0x20070004
   80a54:	0008090d 	.word	0x0008090d
   80a58:	000813b5 	.word	0x000813b5

00080a5c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80a5c:	b510      	push	{r4, lr}
   80a5e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80a60:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80a62:	b93b      	cbnz	r3, 80a74 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80a64:	6803      	ldr	r3, [r0, #0]
   80a66:	bb1b      	cbnz	r3, 80ab0 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80a68:	6840      	ldr	r0, [r0, #4]
   80a6a:	4b13      	ldr	r3, [pc, #76]	; (80ab8 <prvCopyDataToQueue+0x5c>)
   80a6c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80a6e:	2300      	movs	r3, #0
   80a70:	6063      	str	r3, [r4, #4]
   80a72:	e01d      	b.n	80ab0 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80a74:	b96a      	cbnz	r2, 80a92 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80a76:	6880      	ldr	r0, [r0, #8]
   80a78:	461a      	mov	r2, r3
   80a7a:	4b10      	ldr	r3, [pc, #64]	; (80abc <prvCopyDataToQueue+0x60>)
   80a7c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80a7e:	68a2      	ldr	r2, [r4, #8]
   80a80:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80a82:	4413      	add	r3, r2
   80a84:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80a86:	6862      	ldr	r2, [r4, #4]
   80a88:	4293      	cmp	r3, r2
   80a8a:	d311      	bcc.n	80ab0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80a8c:	6823      	ldr	r3, [r4, #0]
   80a8e:	60a3      	str	r3, [r4, #8]
   80a90:	e00e      	b.n	80ab0 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80a92:	68c0      	ldr	r0, [r0, #12]
   80a94:	461a      	mov	r2, r3
   80a96:	4b09      	ldr	r3, [pc, #36]	; (80abc <prvCopyDataToQueue+0x60>)
   80a98:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80a9a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80a9c:	4252      	negs	r2, r2
   80a9e:	68e3      	ldr	r3, [r4, #12]
   80aa0:	4413      	add	r3, r2
   80aa2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80aa4:	6821      	ldr	r1, [r4, #0]
   80aa6:	428b      	cmp	r3, r1
   80aa8:	d202      	bcs.n	80ab0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80aaa:	6863      	ldr	r3, [r4, #4]
   80aac:	441a      	add	r2, r3
   80aae:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80ab0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80ab2:	3301      	adds	r3, #1
   80ab4:	63a3      	str	r3, [r4, #56]	; 0x38
   80ab6:	bd10      	pop	{r4, pc}
   80ab8:	000818e9 	.word	0x000818e9
   80abc:	00083235 	.word	0x00083235

00080ac0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80ac0:	b538      	push	{r3, r4, r5, lr}
   80ac2:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80ac4:	6805      	ldr	r5, [r0, #0]
   80ac6:	b15d      	cbz	r5, 80ae0 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80ac8:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80aca:	68c4      	ldr	r4, [r0, #12]
   80acc:	4414      	add	r4, r2
   80ace:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80ad0:	6840      	ldr	r0, [r0, #4]
   80ad2:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80ad4:	bf28      	it	cs
   80ad6:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80ad8:	4608      	mov	r0, r1
   80ada:	68d9      	ldr	r1, [r3, #12]
   80adc:	4b01      	ldr	r3, [pc, #4]	; (80ae4 <prvCopyDataFromQueue+0x24>)
   80ade:	4798      	blx	r3
   80ae0:	bd38      	pop	{r3, r4, r5, pc}
   80ae2:	bf00      	nop
   80ae4:	00083235 	.word	0x00083235

00080ae8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80aea:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80aec:	4b1d      	ldr	r3, [pc, #116]	; (80b64 <prvUnlockQueue+0x7c>)
   80aee:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80af0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80af2:	2b00      	cmp	r3, #0
   80af4:	dd12      	ble.n	80b1c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80af8:	b183      	cbz	r3, 80b1c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80afa:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80afe:	4d1a      	ldr	r5, [pc, #104]	; (80b68 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80b00:	4f1a      	ldr	r7, [pc, #104]	; (80b6c <prvUnlockQueue+0x84>)
   80b02:	e001      	b.n	80b08 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b04:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b06:	b14b      	cbz	r3, 80b1c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b08:	4630      	mov	r0, r6
   80b0a:	47a8      	blx	r5
   80b0c:	b100      	cbz	r0, 80b10 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80b0e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80b10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b12:	3b01      	subs	r3, #1
   80b14:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80b16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b18:	2b00      	cmp	r3, #0
   80b1a:	dcf3      	bgt.n	80b04 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80b1c:	f04f 33ff 	mov.w	r3, #4294967295
   80b20:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80b22:	4b13      	ldr	r3, [pc, #76]	; (80b70 <prvUnlockQueue+0x88>)
   80b24:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80b26:	4b0f      	ldr	r3, [pc, #60]	; (80b64 <prvUnlockQueue+0x7c>)
   80b28:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b2a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b2c:	2b00      	cmp	r3, #0
   80b2e:	dd12      	ble.n	80b56 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b30:	6923      	ldr	r3, [r4, #16]
   80b32:	b183      	cbz	r3, 80b56 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b34:	f104 0610 	add.w	r6, r4, #16
   80b38:	4d0b      	ldr	r5, [pc, #44]	; (80b68 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80b3a:	4f0c      	ldr	r7, [pc, #48]	; (80b6c <prvUnlockQueue+0x84>)
   80b3c:	e001      	b.n	80b42 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b3e:	6923      	ldr	r3, [r4, #16]
   80b40:	b14b      	cbz	r3, 80b56 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b42:	4630      	mov	r0, r6
   80b44:	47a8      	blx	r5
   80b46:	b100      	cbz	r0, 80b4a <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80b48:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80b4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b4c:	3b01      	subs	r3, #1
   80b4e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b50:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b52:	2b00      	cmp	r3, #0
   80b54:	dcf3      	bgt.n	80b3e <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80b56:	f04f 33ff 	mov.w	r3, #4294967295
   80b5a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80b5c:	4b04      	ldr	r3, [pc, #16]	; (80b70 <prvUnlockQueue+0x88>)
   80b5e:	4798      	blx	r3
   80b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b62:	bf00      	nop
   80b64:	00080819 	.word	0x00080819
   80b68:	00081705 	.word	0x00081705
   80b6c:	00081835 	.word	0x00081835
   80b70:	00080839 	.word	0x00080839

00080b74 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80b74:	b538      	push	{r3, r4, r5, lr}
   80b76:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80b78:	4604      	mov	r4, r0
   80b7a:	b918      	cbnz	r0, 80b84 <xQueueGenericReset+0x10>
   80b7c:	4b16      	ldr	r3, [pc, #88]	; (80bd8 <xQueueGenericReset+0x64>)
   80b7e:	4798      	blx	r3
   80b80:	bf00      	nop
   80b82:	e7fd      	b.n	80b80 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80b84:	4b15      	ldr	r3, [pc, #84]	; (80bdc <xQueueGenericReset+0x68>)
   80b86:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80b88:	6823      	ldr	r3, [r4, #0]
   80b8a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80b8c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80b8e:	fb00 f002 	mul.w	r0, r0, r2
   80b92:	1819      	adds	r1, r3, r0
   80b94:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80b96:	2100      	movs	r1, #0
   80b98:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80b9a:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80b9c:	1a82      	subs	r2, r0, r2
   80b9e:	4413      	add	r3, r2
   80ba0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80ba2:	f04f 33ff 	mov.w	r3, #4294967295
   80ba6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80ba8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80baa:	b955      	cbnz	r5, 80bc2 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80bac:	6923      	ldr	r3, [r4, #16]
   80bae:	b17b      	cbz	r3, 80bd0 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80bb0:	f104 0010 	add.w	r0, r4, #16
   80bb4:	4b0a      	ldr	r3, [pc, #40]	; (80be0 <xQueueGenericReset+0x6c>)
   80bb6:	4798      	blx	r3
   80bb8:	2801      	cmp	r0, #1
   80bba:	d109      	bne.n	80bd0 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80bbc:	4b09      	ldr	r3, [pc, #36]	; (80be4 <xQueueGenericReset+0x70>)
   80bbe:	4798      	blx	r3
   80bc0:	e006      	b.n	80bd0 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80bc2:	f104 0010 	add.w	r0, r4, #16
   80bc6:	4d08      	ldr	r5, [pc, #32]	; (80be8 <xQueueGenericReset+0x74>)
   80bc8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80bca:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80bce:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80bd0:	4b06      	ldr	r3, [pc, #24]	; (80bec <xQueueGenericReset+0x78>)
   80bd2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80bd4:	2001      	movs	r0, #1
   80bd6:	bd38      	pop	{r3, r4, r5, pc}
   80bd8:	00080809 	.word	0x00080809
   80bdc:	00080819 	.word	0x00080819
   80be0:	00081705 	.word	0x00081705
   80be4:	000807f9 	.word	0x000807f9
   80be8:	00080709 	.word	0x00080709
   80bec:	00080839 	.word	0x00080839

00080bf0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80bf2:	460d      	mov	r5, r1
   80bf4:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80bf6:	4606      	mov	r6, r0
   80bf8:	b188      	cbz	r0, 80c1e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80bfa:	2050      	movs	r0, #80	; 0x50
   80bfc:	4b0e      	ldr	r3, [pc, #56]	; (80c38 <xQueueGenericCreate+0x48>)
   80bfe:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80c00:	4604      	mov	r4, r0
   80c02:	b160      	cbz	r0, 80c1e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80c04:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80c08:	3001      	adds	r0, #1
   80c0a:	4b0b      	ldr	r3, [pc, #44]	; (80c38 <xQueueGenericCreate+0x48>)
   80c0c:	4798      	blx	r3
   80c0e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80c10:	b940      	cbnz	r0, 80c24 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80c12:	4620      	mov	r0, r4
   80c14:	4b09      	ldr	r3, [pc, #36]	; (80c3c <xQueueGenericCreate+0x4c>)
   80c16:	4798      	blx	r3
   80c18:	e001      	b.n	80c1e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80c1a:	bf00      	nop
   80c1c:	e7fd      	b.n	80c1a <xQueueGenericCreate+0x2a>
   80c1e:	4b08      	ldr	r3, [pc, #32]	; (80c40 <xQueueGenericCreate+0x50>)
   80c20:	4798      	blx	r3
   80c22:	e7fa      	b.n	80c1a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80c24:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80c26:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80c28:	4620      	mov	r0, r4
   80c2a:	2101      	movs	r1, #1
   80c2c:	4b05      	ldr	r3, [pc, #20]	; (80c44 <xQueueGenericCreate+0x54>)
   80c2e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80c30:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80c34:	4620      	mov	r0, r4
   80c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80c38:	00080965 	.word	0x00080965
   80c3c:	00080a29 	.word	0x00080a29
   80c40:	00080809 	.word	0x00080809
   80c44:	00080b75 	.word	0x00080b75

00080c48 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c4c:	b085      	sub	sp, #20
   80c4e:	468a      	mov	sl, r1
   80c50:	9201      	str	r2, [sp, #4]
   80c52:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80c54:	4604      	mov	r4, r0
   80c56:	b918      	cbnz	r0, 80c60 <xQueueGenericSend+0x18>
   80c58:	4b36      	ldr	r3, [pc, #216]	; (80d34 <xQueueGenericSend+0xec>)
   80c5a:	4798      	blx	r3
   80c5c:	bf00      	nop
   80c5e:	e7fd      	b.n	80c5c <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c60:	b909      	cbnz	r1, 80c66 <xQueueGenericSend+0x1e>
   80c62:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c64:	b91b      	cbnz	r3, 80c6e <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c66:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c68:	4e33      	ldr	r6, [pc, #204]	; (80d38 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80c6a:	4d34      	ldr	r5, [pc, #208]	; (80d3c <xQueueGenericSend+0xf4>)
   80c6c:	e003      	b.n	80c76 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c6e:	4b31      	ldr	r3, [pc, #196]	; (80d34 <xQueueGenericSend+0xec>)
   80c70:	4798      	blx	r3
   80c72:	bf00      	nop
   80c74:	e7fd      	b.n	80c72 <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c76:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80c78:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80c7a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80c7c:	429a      	cmp	r2, r3
   80c7e:	d212      	bcs.n	80ca6 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80c80:	4620      	mov	r0, r4
   80c82:	4651      	mov	r1, sl
   80c84:	465a      	mov	r2, fp
   80c86:	4b2e      	ldr	r3, [pc, #184]	; (80d40 <xQueueGenericSend+0xf8>)
   80c88:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c8c:	b13b      	cbz	r3, 80c9e <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80c8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c92:	4b2c      	ldr	r3, [pc, #176]	; (80d44 <xQueueGenericSend+0xfc>)
   80c94:	4798      	blx	r3
   80c96:	2801      	cmp	r0, #1
   80c98:	d101      	bne.n	80c9e <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80c9a:	4b2b      	ldr	r3, [pc, #172]	; (80d48 <xQueueGenericSend+0x100>)
   80c9c:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80c9e:	4b27      	ldr	r3, [pc, #156]	; (80d3c <xQueueGenericSend+0xf4>)
   80ca0:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80ca2:	2001      	movs	r0, #1
   80ca4:	e043      	b.n	80d2e <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80ca6:	9b01      	ldr	r3, [sp, #4]
   80ca8:	b91b      	cbnz	r3, 80cb2 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80caa:	4b24      	ldr	r3, [pc, #144]	; (80d3c <xQueueGenericSend+0xf4>)
   80cac:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80cae:	2000      	movs	r0, #0
   80cb0:	e03d      	b.n	80d2e <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   80cb2:	b91f      	cbnz	r7, 80cbc <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80cb4:	a802      	add	r0, sp, #8
   80cb6:	4b25      	ldr	r3, [pc, #148]	; (80d4c <xQueueGenericSend+0x104>)
   80cb8:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80cba:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80cbc:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80cbe:	4b24      	ldr	r3, [pc, #144]	; (80d50 <xQueueGenericSend+0x108>)
   80cc0:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80cc2:	47b0      	blx	r6
   80cc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
   80cca:	bf04      	itt	eq
   80ccc:	2300      	moveq	r3, #0
   80cce:	6463      	streq	r3, [r4, #68]	; 0x44
   80cd0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80cd6:	bf04      	itt	eq
   80cd8:	2300      	moveq	r3, #0
   80cda:	64a3      	streq	r3, [r4, #72]	; 0x48
   80cdc:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80cde:	a802      	add	r0, sp, #8
   80ce0:	a901      	add	r1, sp, #4
   80ce2:	4b1c      	ldr	r3, [pc, #112]	; (80d54 <xQueueGenericSend+0x10c>)
   80ce4:	4798      	blx	r3
   80ce6:	b9e0      	cbnz	r0, 80d22 <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80ce8:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80cea:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80cee:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80cf2:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80cf4:	45c1      	cmp	r9, r8
   80cf6:	d10e      	bne.n	80d16 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80cf8:	f104 0010 	add.w	r0, r4, #16
   80cfc:	9901      	ldr	r1, [sp, #4]
   80cfe:	4b16      	ldr	r3, [pc, #88]	; (80d58 <xQueueGenericSend+0x110>)
   80d00:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80d02:	4620      	mov	r0, r4
   80d04:	4b15      	ldr	r3, [pc, #84]	; (80d5c <xQueueGenericSend+0x114>)
   80d06:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80d08:	4b15      	ldr	r3, [pc, #84]	; (80d60 <xQueueGenericSend+0x118>)
   80d0a:	4798      	blx	r3
   80d0c:	2800      	cmp	r0, #0
   80d0e:	d1b2      	bne.n	80c76 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   80d10:	4b0d      	ldr	r3, [pc, #52]	; (80d48 <xQueueGenericSend+0x100>)
   80d12:	4798      	blx	r3
   80d14:	e7af      	b.n	80c76 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80d16:	4620      	mov	r0, r4
   80d18:	4b10      	ldr	r3, [pc, #64]	; (80d5c <xQueueGenericSend+0x114>)
   80d1a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80d1c:	4b10      	ldr	r3, [pc, #64]	; (80d60 <xQueueGenericSend+0x118>)
   80d1e:	4798      	blx	r3
   80d20:	e7a9      	b.n	80c76 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80d22:	4620      	mov	r0, r4
   80d24:	4b0d      	ldr	r3, [pc, #52]	; (80d5c <xQueueGenericSend+0x114>)
   80d26:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80d28:	4b0d      	ldr	r3, [pc, #52]	; (80d60 <xQueueGenericSend+0x118>)
   80d2a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80d2c:	2000      	movs	r0, #0
		}
	}
}
   80d2e:	b005      	add	sp, #20
   80d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d34:	00080809 	.word	0x00080809
   80d38:	00080819 	.word	0x00080819
   80d3c:	00080839 	.word	0x00080839
   80d40:	00080a5d 	.word	0x00080a5d
   80d44:	00081705 	.word	0x00081705
   80d48:	000807f9 	.word	0x000807f9
   80d4c:	00081789 	.word	0x00081789
   80d50:	00081265 	.word	0x00081265
   80d54:	000817b1 	.word	0x000817b1
   80d58:	00081661 	.word	0x00081661
   80d5c:	00080ae9 	.word	0x00080ae9
   80d60:	000813b5 	.word	0x000813b5

00080d64 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d68:	460e      	mov	r6, r1
   80d6a:	4615      	mov	r5, r2
   80d6c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80d6e:	4604      	mov	r4, r0
   80d70:	b918      	cbnz	r0, 80d7a <xQueueGenericSendFromISR+0x16>
   80d72:	4b1c      	ldr	r3, [pc, #112]	; (80de4 <xQueueGenericSendFromISR+0x80>)
   80d74:	4798      	blx	r3
   80d76:	bf00      	nop
   80d78:	e7fd      	b.n	80d76 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80d7a:	b929      	cbnz	r1, 80d88 <xQueueGenericSendFromISR+0x24>
   80d7c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80d7e:	b11b      	cbz	r3, 80d88 <xQueueGenericSendFromISR+0x24>
   80d80:	4b18      	ldr	r3, [pc, #96]	; (80de4 <xQueueGenericSendFromISR+0x80>)
   80d82:	4798      	blx	r3
   80d84:	bf00      	nop
   80d86:	e7fd      	b.n	80d84 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80d88:	4b16      	ldr	r3, [pc, #88]	; (80de4 <xQueueGenericSendFromISR+0x80>)
   80d8a:	4798      	blx	r3
   80d8c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80d8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80d90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80d92:	429a      	cmp	r2, r3
   80d94:	d218      	bcs.n	80dc8 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80d96:	4620      	mov	r0, r4
   80d98:	4631      	mov	r1, r6
   80d9a:	4642      	mov	r2, r8
   80d9c:	4b12      	ldr	r3, [pc, #72]	; (80de8 <xQueueGenericSendFromISR+0x84>)
   80d9e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80da0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80da2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80da6:	d10a      	bne.n	80dbe <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80daa:	b17b      	cbz	r3, 80dcc <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80dac:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80db0:	4b0e      	ldr	r3, [pc, #56]	; (80dec <xQueueGenericSendFromISR+0x88>)
   80db2:	4798      	blx	r3
   80db4:	b160      	cbz	r0, 80dd0 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80db6:	b16d      	cbz	r5, 80dd4 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80db8:	2401      	movs	r4, #1
   80dba:	602c      	str	r4, [r5, #0]
   80dbc:	e00b      	b.n	80dd6 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80dbe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80dc0:	3301      	adds	r3, #1
   80dc2:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80dc4:	2401      	movs	r4, #1
   80dc6:	e006      	b.n	80dd6 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80dc8:	2400      	movs	r4, #0
   80dca:	e004      	b.n	80dd6 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80dcc:	2401      	movs	r4, #1
   80dce:	e002      	b.n	80dd6 <xQueueGenericSendFromISR+0x72>
   80dd0:	2401      	movs	r4, #1
   80dd2:	e000      	b.n	80dd6 <xQueueGenericSendFromISR+0x72>
   80dd4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80dd6:	4638      	mov	r0, r7
   80dd8:	4b05      	ldr	r3, [pc, #20]	; (80df0 <xQueueGenericSendFromISR+0x8c>)
   80dda:	4798      	blx	r3

	return xReturn;
}
   80ddc:	4620      	mov	r0, r4
   80dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80de2:	bf00      	nop
   80de4:	00080809 	.word	0x00080809
   80de8:	00080a5d 	.word	0x00080a5d
   80dec:	00081705 	.word	0x00081705
   80df0:	00080831 	.word	0x00080831

00080df4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80df8:	b085      	sub	sp, #20
   80dfa:	4689      	mov	r9, r1
   80dfc:	9201      	str	r2, [sp, #4]
   80dfe:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80e00:	4604      	mov	r4, r0
   80e02:	b918      	cbnz	r0, 80e0c <xQueueGenericReceive+0x18>
   80e04:	4b44      	ldr	r3, [pc, #272]	; (80f18 <xQueueGenericReceive+0x124>)
   80e06:	4798      	blx	r3
   80e08:	bf00      	nop
   80e0a:	e7fd      	b.n	80e08 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e0c:	b909      	cbnz	r1, 80e12 <xQueueGenericReceive+0x1e>
   80e0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80e10:	b92b      	cbnz	r3, 80e1e <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80e12:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80e14:	4e41      	ldr	r6, [pc, #260]	; (80f1c <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e16:	f8df b134 	ldr.w	fp, [pc, #308]	; 80f4c <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80e1a:	4d41      	ldr	r5, [pc, #260]	; (80f20 <xQueueGenericReceive+0x12c>)
   80e1c:	e003      	b.n	80e26 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e1e:	4b3e      	ldr	r3, [pc, #248]	; (80f18 <xQueueGenericReceive+0x124>)
   80e20:	4798      	blx	r3
   80e22:	bf00      	nop
   80e24:	e7fd      	b.n	80e22 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80e26:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80e28:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e2a:	2b00      	cmp	r3, #0
   80e2c:	d028      	beq.n	80e80 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80e2e:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80e30:	4620      	mov	r0, r4
   80e32:	4649      	mov	r1, r9
   80e34:	4b3b      	ldr	r3, [pc, #236]	; (80f24 <xQueueGenericReceive+0x130>)
   80e36:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80e38:	f1ba 0f00 	cmp.w	sl, #0
   80e3c:	d112      	bne.n	80e64 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80e3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e40:	3b01      	subs	r3, #1
   80e42:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80e44:	6823      	ldr	r3, [r4, #0]
   80e46:	b913      	cbnz	r3, 80e4e <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80e48:	4b37      	ldr	r3, [pc, #220]	; (80f28 <xQueueGenericReceive+0x134>)
   80e4a:	4798      	blx	r3
   80e4c:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80e4e:	6923      	ldr	r3, [r4, #16]
   80e50:	b193      	cbz	r3, 80e78 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80e52:	f104 0010 	add.w	r0, r4, #16
   80e56:	4b35      	ldr	r3, [pc, #212]	; (80f2c <xQueueGenericReceive+0x138>)
   80e58:	4798      	blx	r3
   80e5a:	2801      	cmp	r0, #1
   80e5c:	d10c      	bne.n	80e78 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80e5e:	4b34      	ldr	r3, [pc, #208]	; (80f30 <xQueueGenericReceive+0x13c>)
   80e60:	4798      	blx	r3
   80e62:	e009      	b.n	80e78 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80e64:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80e68:	b133      	cbz	r3, 80e78 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80e6a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80e6e:	4b2f      	ldr	r3, [pc, #188]	; (80f2c <xQueueGenericReceive+0x138>)
   80e70:	4798      	blx	r3
   80e72:	b108      	cbz	r0, 80e78 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80e74:	4b2e      	ldr	r3, [pc, #184]	; (80f30 <xQueueGenericReceive+0x13c>)
   80e76:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80e78:	4b29      	ldr	r3, [pc, #164]	; (80f20 <xQueueGenericReceive+0x12c>)
   80e7a:	4798      	blx	r3
				return pdPASS;
   80e7c:	2001      	movs	r0, #1
   80e7e:	e048      	b.n	80f12 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80e80:	9b01      	ldr	r3, [sp, #4]
   80e82:	b91b      	cbnz	r3, 80e8c <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80e84:	4b26      	ldr	r3, [pc, #152]	; (80f20 <xQueueGenericReceive+0x12c>)
   80e86:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80e88:	2000      	movs	r0, #0
   80e8a:	e042      	b.n	80f12 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80e8c:	b917      	cbnz	r7, 80e94 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e8e:	a802      	add	r0, sp, #8
   80e90:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80e92:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80e94:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80e96:	4b27      	ldr	r3, [pc, #156]	; (80f34 <xQueueGenericReceive+0x140>)
   80e98:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80e9a:	47b0      	blx	r6
   80e9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ea2:	bf04      	itt	eq
   80ea4:	2300      	moveq	r3, #0
   80ea6:	6463      	streq	r3, [r4, #68]	; 0x44
   80ea8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
   80eae:	bf04      	itt	eq
   80eb0:	2300      	moveq	r3, #0
   80eb2:	64a3      	streq	r3, [r4, #72]	; 0x48
   80eb4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80eb6:	a802      	add	r0, sp, #8
   80eb8:	a901      	add	r1, sp, #4
   80eba:	4b1f      	ldr	r3, [pc, #124]	; (80f38 <xQueueGenericReceive+0x144>)
   80ebc:	4798      	blx	r3
   80ebe:	bb10      	cbnz	r0, 80f06 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80ec0:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80ec2:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80ec6:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80ec8:	f1b8 0f00 	cmp.w	r8, #0
   80ecc:	d115      	bne.n	80efa <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80ece:	6823      	ldr	r3, [r4, #0]
   80ed0:	b923      	cbnz	r3, 80edc <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   80ed2:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80ed4:	6860      	ldr	r0, [r4, #4]
   80ed6:	4b19      	ldr	r3, [pc, #100]	; (80f3c <xQueueGenericReceive+0x148>)
   80ed8:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80eda:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80edc:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80ee0:	9901      	ldr	r1, [sp, #4]
   80ee2:	4b17      	ldr	r3, [pc, #92]	; (80f40 <xQueueGenericReceive+0x14c>)
   80ee4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80ee6:	4620      	mov	r0, r4
   80ee8:	4b16      	ldr	r3, [pc, #88]	; (80f44 <xQueueGenericReceive+0x150>)
   80eea:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80eec:	4b16      	ldr	r3, [pc, #88]	; (80f48 <xQueueGenericReceive+0x154>)
   80eee:	4798      	blx	r3
   80ef0:	2800      	cmp	r0, #0
   80ef2:	d198      	bne.n	80e26 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   80ef4:	4b0e      	ldr	r3, [pc, #56]	; (80f30 <xQueueGenericReceive+0x13c>)
   80ef6:	4798      	blx	r3
   80ef8:	e795      	b.n	80e26 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80efa:	4620      	mov	r0, r4
   80efc:	4b11      	ldr	r3, [pc, #68]	; (80f44 <xQueueGenericReceive+0x150>)
   80efe:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80f00:	4b11      	ldr	r3, [pc, #68]	; (80f48 <xQueueGenericReceive+0x154>)
   80f02:	4798      	blx	r3
   80f04:	e78f      	b.n	80e26 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80f06:	4620      	mov	r0, r4
   80f08:	4b0e      	ldr	r3, [pc, #56]	; (80f44 <xQueueGenericReceive+0x150>)
   80f0a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80f0c:	4b0e      	ldr	r3, [pc, #56]	; (80f48 <xQueueGenericReceive+0x154>)
   80f0e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80f10:	2000      	movs	r0, #0
		}
	}
}
   80f12:	b005      	add	sp, #20
   80f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80f18:	00080809 	.word	0x00080809
   80f1c:	00080819 	.word	0x00080819
   80f20:	00080839 	.word	0x00080839
   80f24:	00080ac1 	.word	0x00080ac1
   80f28:	00081841 	.word	0x00081841
   80f2c:	00081705 	.word	0x00081705
   80f30:	000807f9 	.word	0x000807f9
   80f34:	00081265 	.word	0x00081265
   80f38:	000817b1 	.word	0x000817b1
   80f3c:	0008186d 	.word	0x0008186d
   80f40:	00081661 	.word	0x00081661
   80f44:	00080ae9 	.word	0x00080ae9
   80f48:	000813b5 	.word	0x000813b5
   80f4c:	00081789 	.word	0x00081789

00080f50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80f50:	b538      	push	{r3, r4, r5, lr}
   80f52:	4604      	mov	r4, r0
   80f54:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80f56:	4b0d      	ldr	r3, [pc, #52]	; (80f8c <vQueueWaitForMessageRestricted+0x3c>)
   80f58:	4798      	blx	r3
   80f5a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f60:	bf04      	itt	eq
   80f62:	2300      	moveq	r3, #0
   80f64:	6463      	streq	r3, [r4, #68]	; 0x44
   80f66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f68:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f6c:	bf04      	itt	eq
   80f6e:	2300      	moveq	r3, #0
   80f70:	64a3      	streq	r3, [r4, #72]	; 0x48
   80f72:	4b07      	ldr	r3, [pc, #28]	; (80f90 <vQueueWaitForMessageRestricted+0x40>)
   80f74:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80f76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f78:	b923      	cbnz	r3, 80f84 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80f7a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80f7e:	4629      	mov	r1, r5
   80f80:	4b04      	ldr	r3, [pc, #16]	; (80f94 <vQueueWaitForMessageRestricted+0x44>)
   80f82:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80f84:	4620      	mov	r0, r4
   80f86:	4b04      	ldr	r3, [pc, #16]	; (80f98 <vQueueWaitForMessageRestricted+0x48>)
   80f88:	4798      	blx	r3
   80f8a:	bd38      	pop	{r3, r4, r5, pc}
   80f8c:	00080819 	.word	0x00080819
   80f90:	00080839 	.word	0x00080839
   80f94:	000816c1 	.word	0x000816c1
   80f98:	00080ae9 	.word	0x00080ae9

00080f9c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80f9c:	b510      	push	{r4, lr}
   80f9e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80fa0:	4b0e      	ldr	r3, [pc, #56]	; (80fdc <prvAddCurrentTaskToDelayedList+0x40>)
   80fa2:	681b      	ldr	r3, [r3, #0]
   80fa4:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80fa6:	4b0e      	ldr	r3, [pc, #56]	; (80fe0 <prvAddCurrentTaskToDelayedList+0x44>)
   80fa8:	681b      	ldr	r3, [r3, #0]
   80faa:	4298      	cmp	r0, r3
   80fac:	d207      	bcs.n	80fbe <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fae:	4b0d      	ldr	r3, [pc, #52]	; (80fe4 <prvAddCurrentTaskToDelayedList+0x48>)
   80fb0:	6818      	ldr	r0, [r3, #0]
   80fb2:	4b0a      	ldr	r3, [pc, #40]	; (80fdc <prvAddCurrentTaskToDelayedList+0x40>)
   80fb4:	6819      	ldr	r1, [r3, #0]
   80fb6:	3104      	adds	r1, #4
   80fb8:	4b0b      	ldr	r3, [pc, #44]	; (80fe8 <prvAddCurrentTaskToDelayedList+0x4c>)
   80fba:	4798      	blx	r3
   80fbc:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fbe:	4b0b      	ldr	r3, [pc, #44]	; (80fec <prvAddCurrentTaskToDelayedList+0x50>)
   80fc0:	6818      	ldr	r0, [r3, #0]
   80fc2:	4b06      	ldr	r3, [pc, #24]	; (80fdc <prvAddCurrentTaskToDelayedList+0x40>)
   80fc4:	6819      	ldr	r1, [r3, #0]
   80fc6:	3104      	adds	r1, #4
   80fc8:	4b07      	ldr	r3, [pc, #28]	; (80fe8 <prvAddCurrentTaskToDelayedList+0x4c>)
   80fca:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80fcc:	4b08      	ldr	r3, [pc, #32]	; (80ff0 <prvAddCurrentTaskToDelayedList+0x54>)
   80fce:	681b      	ldr	r3, [r3, #0]
   80fd0:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80fd2:	bf3c      	itt	cc
   80fd4:	4b06      	ldrcc	r3, [pc, #24]	; (80ff0 <prvAddCurrentTaskToDelayedList+0x54>)
   80fd6:	601c      	strcc	r4, [r3, #0]
   80fd8:	bd10      	pop	{r4, pc}
   80fda:	bf00      	nop
   80fdc:	2007aa6c 	.word	0x2007aa6c
   80fe0:	2007aa88 	.word	0x2007aa88
   80fe4:	2007aa8c 	.word	0x2007aa8c
   80fe8:	00080745 	.word	0x00080745
   80fec:	2007a9cc 	.word	0x2007a9cc
   80ff0:	20070008 	.word	0x20070008

00080ff4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80ff4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ff8:	460e      	mov	r6, r1
   80ffa:	4617      	mov	r7, r2
   80ffc:	469a      	mov	sl, r3
   80ffe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81000:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81004:	4681      	mov	r9, r0
   81006:	b918      	cbnz	r0, 81010 <xTaskGenericCreate+0x1c>
   81008:	4b62      	ldr	r3, [pc, #392]	; (81194 <xTaskGenericCreate+0x1a0>)
   8100a:	4798      	blx	r3
   8100c:	bf00      	nop
   8100e:	e7fd      	b.n	8100c <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81010:	2d04      	cmp	r5, #4
   81012:	d903      	bls.n	8101c <xTaskGenericCreate+0x28>
   81014:	4b5f      	ldr	r3, [pc, #380]	; (81194 <xTaskGenericCreate+0x1a0>)
   81016:	4798      	blx	r3
   81018:	bf00      	nop
   8101a:	e7fd      	b.n	81018 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   8101c:	204c      	movs	r0, #76	; 0x4c
   8101e:	4b5e      	ldr	r3, [pc, #376]	; (81198 <xTaskGenericCreate+0x1a4>)
   81020:	4798      	blx	r3

	if( pxNewTCB != NULL )
   81022:	4604      	mov	r4, r0
   81024:	2800      	cmp	r0, #0
   81026:	f000 80b1 	beq.w	8118c <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8102a:	f1b8 0f00 	cmp.w	r8, #0
   8102e:	f040 80a9 	bne.w	81184 <xTaskGenericCreate+0x190>
   81032:	00b8      	lsls	r0, r7, #2
   81034:	4b58      	ldr	r3, [pc, #352]	; (81198 <xTaskGenericCreate+0x1a4>)
   81036:	4798      	blx	r3
   81038:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   8103a:	b918      	cbnz	r0, 81044 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   8103c:	4620      	mov	r0, r4
   8103e:	4b57      	ldr	r3, [pc, #348]	; (8119c <xTaskGenericCreate+0x1a8>)
   81040:	4798      	blx	r3
   81042:	e0a3      	b.n	8118c <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81044:	21a5      	movs	r1, #165	; 0xa5
   81046:	00ba      	lsls	r2, r7, #2
   81048:	4b55      	ldr	r3, [pc, #340]	; (811a0 <xTaskGenericCreate+0x1ac>)
   8104a:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   8104c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81050:	3f01      	subs	r7, #1
   81052:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81054:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81058:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   8105c:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81060:	4631      	mov	r1, r6
   81062:	220a      	movs	r2, #10
   81064:	4b4f      	ldr	r3, [pc, #316]	; (811a4 <xTaskGenericCreate+0x1b0>)
   81066:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81068:	2300      	movs	r3, #0
   8106a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   8106e:	2d04      	cmp	r5, #4
   81070:	bf34      	ite	cc
   81072:	462e      	movcc	r6, r5
   81074:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81076:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81078:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8107a:	1d27      	adds	r7, r4, #4
   8107c:	4638      	mov	r0, r7
   8107e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 811f0 <xTaskGenericCreate+0x1fc>
   81082:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81084:	f104 0018 	add.w	r0, r4, #24
   81088:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   8108a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   8108c:	f1c6 0605 	rsb	r6, r6, #5
   81090:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   81092:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81094:	4658      	mov	r0, fp
   81096:	4649      	mov	r1, r9
   81098:	4652      	mov	r2, sl
   8109a:	4b43      	ldr	r3, [pc, #268]	; (811a8 <xTaskGenericCreate+0x1b4>)
   8109c:	4798      	blx	r3
   8109e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   810a0:	f010 0f07 	tst.w	r0, #7
   810a4:	d003      	beq.n	810ae <xTaskGenericCreate+0xba>
   810a6:	4b3b      	ldr	r3, [pc, #236]	; (81194 <xTaskGenericCreate+0x1a0>)
   810a8:	4798      	blx	r3
   810aa:	bf00      	nop
   810ac:	e7fd      	b.n	810aa <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   810ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   810b0:	b103      	cbz	r3, 810b4 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   810b2:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   810b4:	4b3d      	ldr	r3, [pc, #244]	; (811ac <xTaskGenericCreate+0x1b8>)
   810b6:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   810b8:	4b3d      	ldr	r3, [pc, #244]	; (811b0 <xTaskGenericCreate+0x1bc>)
   810ba:	681a      	ldr	r2, [r3, #0]
   810bc:	3201      	adds	r2, #1
   810be:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   810c0:	4b3c      	ldr	r3, [pc, #240]	; (811b4 <xTaskGenericCreate+0x1c0>)
   810c2:	681b      	ldr	r3, [r3, #0]
   810c4:	bb2b      	cbnz	r3, 81112 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   810c6:	4b3b      	ldr	r3, [pc, #236]	; (811b4 <xTaskGenericCreate+0x1c0>)
   810c8:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   810ca:	4b39      	ldr	r3, [pc, #228]	; (811b0 <xTaskGenericCreate+0x1bc>)
   810cc:	681b      	ldr	r3, [r3, #0]
   810ce:	2b01      	cmp	r3, #1
   810d0:	d129      	bne.n	81126 <xTaskGenericCreate+0x132>
   810d2:	4e39      	ldr	r6, [pc, #228]	; (811b8 <xTaskGenericCreate+0x1c4>)
   810d4:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   810d8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 811bc <xTaskGenericCreate+0x1c8>
   810dc:	4630      	mov	r0, r6
   810de:	47c0      	blx	r8
   810e0:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   810e2:	454e      	cmp	r6, r9
   810e4:	d1fa      	bne.n	810dc <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   810e6:	f8df 910c 	ldr.w	r9, [pc, #268]	; 811f4 <xTaskGenericCreate+0x200>
   810ea:	4648      	mov	r0, r9
   810ec:	4e33      	ldr	r6, [pc, #204]	; (811bc <xTaskGenericCreate+0x1c8>)
   810ee:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   810f0:	f8df 8104 	ldr.w	r8, [pc, #260]	; 811f8 <xTaskGenericCreate+0x204>
   810f4:	4640      	mov	r0, r8
   810f6:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   810f8:	4831      	ldr	r0, [pc, #196]	; (811c0 <xTaskGenericCreate+0x1cc>)
   810fa:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   810fc:	4831      	ldr	r0, [pc, #196]	; (811c4 <xTaskGenericCreate+0x1d0>)
   810fe:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81100:	4831      	ldr	r0, [pc, #196]	; (811c8 <xTaskGenericCreate+0x1d4>)
   81102:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81104:	4b31      	ldr	r3, [pc, #196]	; (811cc <xTaskGenericCreate+0x1d8>)
   81106:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8110a:	4b31      	ldr	r3, [pc, #196]	; (811d0 <xTaskGenericCreate+0x1dc>)
   8110c:	f8c3 8000 	str.w	r8, [r3]
   81110:	e009      	b.n	81126 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81112:	4b30      	ldr	r3, [pc, #192]	; (811d4 <xTaskGenericCreate+0x1e0>)
   81114:	681b      	ldr	r3, [r3, #0]
   81116:	b933      	cbnz	r3, 81126 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81118:	4b26      	ldr	r3, [pc, #152]	; (811b4 <xTaskGenericCreate+0x1c0>)
   8111a:	681b      	ldr	r3, [r3, #0]
   8111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8111e:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81120:	bf24      	itt	cs
   81122:	4b24      	ldrcs	r3, [pc, #144]	; (811b4 <xTaskGenericCreate+0x1c0>)
   81124:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81126:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81128:	4a2b      	ldr	r2, [pc, #172]	; (811d8 <xTaskGenericCreate+0x1e4>)
   8112a:	6812      	ldr	r2, [r2, #0]
   8112c:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8112e:	bf84      	itt	hi
   81130:	4a29      	ldrhi	r2, [pc, #164]	; (811d8 <xTaskGenericCreate+0x1e4>)
   81132:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81134:	4a29      	ldr	r2, [pc, #164]	; (811dc <xTaskGenericCreate+0x1e8>)
   81136:	6811      	ldr	r1, [r2, #0]
   81138:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   8113a:	3101      	adds	r1, #1
   8113c:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8113e:	4a28      	ldr	r2, [pc, #160]	; (811e0 <xTaskGenericCreate+0x1ec>)
   81140:	6812      	ldr	r2, [r2, #0]
   81142:	4293      	cmp	r3, r2
   81144:	bf84      	itt	hi
   81146:	4a26      	ldrhi	r2, [pc, #152]	; (811e0 <xTaskGenericCreate+0x1ec>)
   81148:	6013      	strhi	r3, [r2, #0]
   8114a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8114e:	481a      	ldr	r0, [pc, #104]	; (811b8 <xTaskGenericCreate+0x1c4>)
   81150:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81154:	4639      	mov	r1, r7
   81156:	4b23      	ldr	r3, [pc, #140]	; (811e4 <xTaskGenericCreate+0x1f0>)
   81158:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8115a:	4b23      	ldr	r3, [pc, #140]	; (811e8 <xTaskGenericCreate+0x1f4>)
   8115c:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8115e:	4b1d      	ldr	r3, [pc, #116]	; (811d4 <xTaskGenericCreate+0x1e0>)
   81160:	681b      	ldr	r3, [r3, #0]
   81162:	b14b      	cbz	r3, 81178 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81164:	4b13      	ldr	r3, [pc, #76]	; (811b4 <xTaskGenericCreate+0x1c0>)
   81166:	681b      	ldr	r3, [r3, #0]
   81168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8116a:	429d      	cmp	r5, r3
   8116c:	d907      	bls.n	8117e <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8116e:	4b1f      	ldr	r3, [pc, #124]	; (811ec <xTaskGenericCreate+0x1f8>)
   81170:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81172:	2001      	movs	r0, #1
   81174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81178:	2001      	movs	r0, #1
   8117a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8117e:	2001      	movs	r0, #1
   81180:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81184:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81188:	4640      	mov	r0, r8
   8118a:	e75b      	b.n	81044 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8118c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81190:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81194:	00080809 	.word	0x00080809
   81198:	00080965 	.word	0x00080965
   8119c:	00080a29 	.word	0x00080a29
   811a0:	00083321 	.word	0x00083321
   811a4:	00083525 	.word	0x00083525
   811a8:	000807bd 	.word	0x000807bd
   811ac:	00080819 	.word	0x00080819
   811b0:	2007aaac 	.word	0x2007aaac
   811b4:	2007aa6c 	.word	0x2007aa6c
   811b8:	2007aa04 	.word	0x2007aa04
   811bc:	00080709 	.word	0x00080709
   811c0:	2007aa70 	.word	0x2007aa70
   811c4:	2007a9d8 	.word	0x2007a9d8
   811c8:	2007a9b8 	.word	0x2007a9b8
   811cc:	2007a9cc 	.word	0x2007a9cc
   811d0:	2007aa8c 	.word	0x2007aa8c
   811d4:	2007a9d0 	.word	0x2007a9d0
   811d8:	2007aab0 	.word	0x2007aab0
   811dc:	2007aa90 	.word	0x2007aa90
   811e0:	2007aa00 	.word	0x2007aa00
   811e4:	00080729 	.word	0x00080729
   811e8:	00080839 	.word	0x00080839
   811ec:	000807f9 	.word	0x000807f9
   811f0:	00080721 	.word	0x00080721
   811f4:	2007aa94 	.word	0x2007aa94
   811f8:	2007a9ec 	.word	0x2007a9ec

000811fc <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   811fc:	b510      	push	{r4, lr}
   811fe:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81200:	2300      	movs	r3, #0
   81202:	9300      	str	r3, [sp, #0]
   81204:	9301      	str	r3, [sp, #4]
   81206:	9302      	str	r3, [sp, #8]
   81208:	9303      	str	r3, [sp, #12]
   8120a:	480e      	ldr	r0, [pc, #56]	; (81244 <vTaskStartScheduler+0x48>)
   8120c:	490e      	ldr	r1, [pc, #56]	; (81248 <vTaskStartScheduler+0x4c>)
   8120e:	2282      	movs	r2, #130	; 0x82
   81210:	4c0e      	ldr	r4, [pc, #56]	; (8124c <vTaskStartScheduler+0x50>)
   81212:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81214:	2801      	cmp	r0, #1
   81216:	d10e      	bne.n	81236 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   81218:	4b0d      	ldr	r3, [pc, #52]	; (81250 <vTaskStartScheduler+0x54>)
   8121a:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   8121c:	2801      	cmp	r0, #1
   8121e:	d10a      	bne.n	81236 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81220:	4b0c      	ldr	r3, [pc, #48]	; (81254 <vTaskStartScheduler+0x58>)
   81222:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81224:	2201      	movs	r2, #1
   81226:	4b0c      	ldr	r3, [pc, #48]	; (81258 <vTaskStartScheduler+0x5c>)
   81228:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   8122a:	2200      	movs	r2, #0
   8122c:	4b0b      	ldr	r3, [pc, #44]	; (8125c <vTaskStartScheduler+0x60>)
   8122e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81230:	4b0b      	ldr	r3, [pc, #44]	; (81260 <vTaskStartScheduler+0x64>)
   81232:	4798      	blx	r3
   81234:	e004      	b.n	81240 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81236:	b918      	cbnz	r0, 81240 <vTaskStartScheduler+0x44>
   81238:	4b06      	ldr	r3, [pc, #24]	; (81254 <vTaskStartScheduler+0x58>)
   8123a:	4798      	blx	r3
   8123c:	bf00      	nop
   8123e:	e7fd      	b.n	8123c <vTaskStartScheduler+0x40>
}
   81240:	b004      	add	sp, #16
   81242:	bd10      	pop	{r4, pc}
   81244:	0008154d 	.word	0x0008154d
   81248:	000861cc 	.word	0x000861cc
   8124c:	00080ff5 	.word	0x00080ff5
   81250:	000819e1 	.word	0x000819e1
   81254:	00080809 	.word	0x00080809
   81258:	2007a9d0 	.word	0x2007a9d0
   8125c:	2007aa88 	.word	0x2007aa88
   81260:	000808d5 	.word	0x000808d5

00081264 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81264:	4b02      	ldr	r3, [pc, #8]	; (81270 <vTaskSuspendAll+0xc>)
   81266:	681a      	ldr	r2, [r3, #0]
   81268:	3201      	adds	r2, #1
   8126a:	601a      	str	r2, [r3, #0]
   8126c:	4770      	bx	lr
   8126e:	bf00      	nop
   81270:	2007aa68 	.word	0x2007aa68

00081274 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81274:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81276:	4b04      	ldr	r3, [pc, #16]	; (81288 <xTaskGetTickCount+0x14>)
   81278:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8127a:	4b04      	ldr	r3, [pc, #16]	; (8128c <xTaskGetTickCount+0x18>)
   8127c:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   8127e:	4b04      	ldr	r3, [pc, #16]	; (81290 <xTaskGetTickCount+0x1c>)
   81280:	4798      	blx	r3

	return xTicks;
}
   81282:	4620      	mov	r0, r4
   81284:	bd10      	pop	{r4, pc}
   81286:	bf00      	nop
   81288:	00080819 	.word	0x00080819
   8128c:	2007aa88 	.word	0x2007aa88
   81290:	00080839 	.word	0x00080839

00081294 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81298:	4b3a      	ldr	r3, [pc, #232]	; (81384 <vTaskIncrementTick+0xf0>)
   8129a:	681b      	ldr	r3, [r3, #0]
   8129c:	2b00      	cmp	r3, #0
   8129e:	d16b      	bne.n	81378 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   812a0:	4b39      	ldr	r3, [pc, #228]	; (81388 <vTaskIncrementTick+0xf4>)
   812a2:	681a      	ldr	r2, [r3, #0]
   812a4:	3201      	adds	r2, #1
   812a6:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   812a8:	681b      	ldr	r3, [r3, #0]
   812aa:	bb03      	cbnz	r3, 812ee <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   812ac:	4b37      	ldr	r3, [pc, #220]	; (8138c <vTaskIncrementTick+0xf8>)
   812ae:	681b      	ldr	r3, [r3, #0]
   812b0:	681b      	ldr	r3, [r3, #0]
   812b2:	b11b      	cbz	r3, 812bc <vTaskIncrementTick+0x28>
   812b4:	4b36      	ldr	r3, [pc, #216]	; (81390 <vTaskIncrementTick+0xfc>)
   812b6:	4798      	blx	r3
   812b8:	bf00      	nop
   812ba:	e7fd      	b.n	812b8 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   812bc:	4b33      	ldr	r3, [pc, #204]	; (8138c <vTaskIncrementTick+0xf8>)
   812be:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   812c0:	4a34      	ldr	r2, [pc, #208]	; (81394 <vTaskIncrementTick+0x100>)
   812c2:	6810      	ldr	r0, [r2, #0]
   812c4:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   812c6:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   812c8:	4a33      	ldr	r2, [pc, #204]	; (81398 <vTaskIncrementTick+0x104>)
   812ca:	6811      	ldr	r1, [r2, #0]
   812cc:	3101      	adds	r1, #1
   812ce:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   812d0:	681b      	ldr	r3, [r3, #0]
   812d2:	681b      	ldr	r3, [r3, #0]
   812d4:	b923      	cbnz	r3, 812e0 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   812d6:	f04f 32ff 	mov.w	r2, #4294967295
   812da:	4b30      	ldr	r3, [pc, #192]	; (8139c <vTaskIncrementTick+0x108>)
   812dc:	601a      	str	r2, [r3, #0]
   812de:	e006      	b.n	812ee <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   812e0:	4b2a      	ldr	r3, [pc, #168]	; (8138c <vTaskIncrementTick+0xf8>)
   812e2:	681b      	ldr	r3, [r3, #0]
   812e4:	68db      	ldr	r3, [r3, #12]
   812e6:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   812e8:	685a      	ldr	r2, [r3, #4]
   812ea:	4b2c      	ldr	r3, [pc, #176]	; (8139c <vTaskIncrementTick+0x108>)
   812ec:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   812ee:	4b26      	ldr	r3, [pc, #152]	; (81388 <vTaskIncrementTick+0xf4>)
   812f0:	681a      	ldr	r2, [r3, #0]
   812f2:	4b2a      	ldr	r3, [pc, #168]	; (8139c <vTaskIncrementTick+0x108>)
   812f4:	681b      	ldr	r3, [r3, #0]
   812f6:	429a      	cmp	r2, r3
   812f8:	d342      	bcc.n	81380 <vTaskIncrementTick+0xec>
   812fa:	4b24      	ldr	r3, [pc, #144]	; (8138c <vTaskIncrementTick+0xf8>)
   812fc:	681b      	ldr	r3, [r3, #0]
   812fe:	681b      	ldr	r3, [r3, #0]
   81300:	b14b      	cbz	r3, 81316 <vTaskIncrementTick+0x82>
   81302:	4b22      	ldr	r3, [pc, #136]	; (8138c <vTaskIncrementTick+0xf8>)
   81304:	681b      	ldr	r3, [r3, #0]
   81306:	68db      	ldr	r3, [r3, #12]
   81308:	68dc      	ldr	r4, [r3, #12]
   8130a:	6863      	ldr	r3, [r4, #4]
   8130c:	4a1e      	ldr	r2, [pc, #120]	; (81388 <vTaskIncrementTick+0xf4>)
   8130e:	6812      	ldr	r2, [r2, #0]
   81310:	4293      	cmp	r3, r2
   81312:	d913      	bls.n	8133c <vTaskIncrementTick+0xa8>
   81314:	e00e      	b.n	81334 <vTaskIncrementTick+0xa0>
   81316:	f04f 32ff 	mov.w	r2, #4294967295
   8131a:	4b20      	ldr	r3, [pc, #128]	; (8139c <vTaskIncrementTick+0x108>)
   8131c:	601a      	str	r2, [r3, #0]
   8131e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81322:	4b1a      	ldr	r3, [pc, #104]	; (8138c <vTaskIncrementTick+0xf8>)
   81324:	681b      	ldr	r3, [r3, #0]
   81326:	68db      	ldr	r3, [r3, #12]
   81328:	68dc      	ldr	r4, [r3, #12]
   8132a:	6863      	ldr	r3, [r4, #4]
   8132c:	4a16      	ldr	r2, [pc, #88]	; (81388 <vTaskIncrementTick+0xf4>)
   8132e:	6812      	ldr	r2, [r2, #0]
   81330:	4293      	cmp	r3, r2
   81332:	d907      	bls.n	81344 <vTaskIncrementTick+0xb0>
   81334:	4a19      	ldr	r2, [pc, #100]	; (8139c <vTaskIncrementTick+0x108>)
   81336:	6013      	str	r3, [r2, #0]
   81338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8133c:	4e18      	ldr	r6, [pc, #96]	; (813a0 <vTaskIncrementTick+0x10c>)
   8133e:	4f19      	ldr	r7, [pc, #100]	; (813a4 <vTaskIncrementTick+0x110>)
   81340:	f8df 806c 	ldr.w	r8, [pc, #108]	; 813b0 <vTaskIncrementTick+0x11c>
   81344:	1d25      	adds	r5, r4, #4
   81346:	4628      	mov	r0, r5
   81348:	47b0      	blx	r6
   8134a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8134c:	b113      	cbz	r3, 81354 <vTaskIncrementTick+0xc0>
   8134e:	f104 0018 	add.w	r0, r4, #24
   81352:	47b0      	blx	r6
   81354:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81356:	683a      	ldr	r2, [r7, #0]
   81358:	4293      	cmp	r3, r2
   8135a:	bf88      	it	hi
   8135c:	603b      	strhi	r3, [r7, #0]
   8135e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81362:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81366:	4629      	mov	r1, r5
   81368:	4b0f      	ldr	r3, [pc, #60]	; (813a8 <vTaskIncrementTick+0x114>)
   8136a:	4798      	blx	r3
   8136c:	4b07      	ldr	r3, [pc, #28]	; (8138c <vTaskIncrementTick+0xf8>)
   8136e:	681b      	ldr	r3, [r3, #0]
   81370:	681b      	ldr	r3, [r3, #0]
   81372:	2b00      	cmp	r3, #0
   81374:	d1d5      	bne.n	81322 <vTaskIncrementTick+0x8e>
   81376:	e7ce      	b.n	81316 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   81378:	4b0c      	ldr	r3, [pc, #48]	; (813ac <vTaskIncrementTick+0x118>)
   8137a:	681a      	ldr	r2, [r3, #0]
   8137c:	3201      	adds	r2, #1
   8137e:	601a      	str	r2, [r3, #0]
   81380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81384:	2007aa68 	.word	0x2007aa68
   81388:	2007aa88 	.word	0x2007aa88
   8138c:	2007a9cc 	.word	0x2007a9cc
   81390:	00080809 	.word	0x00080809
   81394:	2007aa8c 	.word	0x2007aa8c
   81398:	2007aa84 	.word	0x2007aa84
   8139c:	20070008 	.word	0x20070008
   813a0:	00080781 	.word	0x00080781
   813a4:	2007aa00 	.word	0x2007aa00
   813a8:	00080729 	.word	0x00080729
   813ac:	2007a9b4 	.word	0x2007a9b4
   813b0:	2007aa04 	.word	0x2007aa04

000813b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   813b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   813b8:	4b31      	ldr	r3, [pc, #196]	; (81480 <xTaskResumeAll+0xcc>)
   813ba:	681b      	ldr	r3, [r3, #0]
   813bc:	b91b      	cbnz	r3, 813c6 <xTaskResumeAll+0x12>
   813be:	4b31      	ldr	r3, [pc, #196]	; (81484 <xTaskResumeAll+0xd0>)
   813c0:	4798      	blx	r3
   813c2:	bf00      	nop
   813c4:	e7fd      	b.n	813c2 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   813c6:	4b30      	ldr	r3, [pc, #192]	; (81488 <xTaskResumeAll+0xd4>)
   813c8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   813ca:	4b2d      	ldr	r3, [pc, #180]	; (81480 <xTaskResumeAll+0xcc>)
   813cc:	681a      	ldr	r2, [r3, #0]
   813ce:	3a01      	subs	r2, #1
   813d0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   813d2:	681b      	ldr	r3, [r3, #0]
   813d4:	2b00      	cmp	r3, #0
   813d6:	d148      	bne.n	8146a <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   813d8:	4b2c      	ldr	r3, [pc, #176]	; (8148c <xTaskResumeAll+0xd8>)
   813da:	681b      	ldr	r3, [r3, #0]
   813dc:	2b00      	cmp	r3, #0
   813de:	d046      	beq.n	8146e <xTaskResumeAll+0xba>
   813e0:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   813e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 814b8 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   813e6:	4f2a      	ldr	r7, [pc, #168]	; (81490 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   813e8:	4e2a      	ldr	r6, [pc, #168]	; (81494 <xTaskResumeAll+0xe0>)
   813ea:	e01d      	b.n	81428 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   813ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
   813f0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   813f2:	f104 0018 	add.w	r0, r4, #24
   813f6:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   813f8:	f104 0904 	add.w	r9, r4, #4
   813fc:	4648      	mov	r0, r9
   813fe:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81400:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81402:	6832      	ldr	r2, [r6, #0]
   81404:	4293      	cmp	r3, r2
   81406:	bf88      	it	hi
   81408:	6033      	strhi	r3, [r6, #0]
   8140a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8140e:	4822      	ldr	r0, [pc, #136]	; (81498 <xTaskResumeAll+0xe4>)
   81410:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81414:	4649      	mov	r1, r9
   81416:	4b21      	ldr	r3, [pc, #132]	; (8149c <xTaskResumeAll+0xe8>)
   81418:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8141a:	4b21      	ldr	r3, [pc, #132]	; (814a0 <xTaskResumeAll+0xec>)
   8141c:	681b      	ldr	r3, [r3, #0]
   8141e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81422:	429a      	cmp	r2, r3
   81424:	bf28      	it	cs
   81426:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81428:	f8d8 3000 	ldr.w	r3, [r8]
   8142c:	2b00      	cmp	r3, #0
   8142e:	d1dd      	bne.n	813ec <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81430:	4b1c      	ldr	r3, [pc, #112]	; (814a4 <xTaskResumeAll+0xf0>)
   81432:	681b      	ldr	r3, [r3, #0]
   81434:	b163      	cbz	r3, 81450 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81436:	4b1b      	ldr	r3, [pc, #108]	; (814a4 <xTaskResumeAll+0xf0>)
   81438:	681b      	ldr	r3, [r3, #0]
   8143a:	b17b      	cbz	r3, 8145c <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   8143c:	4d1a      	ldr	r5, [pc, #104]	; (814a8 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8143e:	4c19      	ldr	r4, [pc, #100]	; (814a4 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81440:	47a8      	blx	r5
						--uxMissedTicks;
   81442:	6823      	ldr	r3, [r4, #0]
   81444:	3b01      	subs	r3, #1
   81446:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81448:	6823      	ldr	r3, [r4, #0]
   8144a:	2b00      	cmp	r3, #0
   8144c:	d1f8      	bne.n	81440 <xTaskResumeAll+0x8c>
   8144e:	e005      	b.n	8145c <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81450:	2d01      	cmp	r5, #1
   81452:	d003      	beq.n	8145c <xTaskResumeAll+0xa8>
   81454:	4b15      	ldr	r3, [pc, #84]	; (814ac <xTaskResumeAll+0xf8>)
   81456:	681b      	ldr	r3, [r3, #0]
   81458:	2b01      	cmp	r3, #1
   8145a:	d10a      	bne.n	81472 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   8145c:	2200      	movs	r2, #0
   8145e:	4b13      	ldr	r3, [pc, #76]	; (814ac <xTaskResumeAll+0xf8>)
   81460:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81462:	4b13      	ldr	r3, [pc, #76]	; (814b0 <xTaskResumeAll+0xfc>)
   81464:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81466:	2401      	movs	r4, #1
   81468:	e004      	b.n	81474 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8146a:	2400      	movs	r4, #0
   8146c:	e002      	b.n	81474 <xTaskResumeAll+0xc0>
   8146e:	2400      	movs	r4, #0
   81470:	e000      	b.n	81474 <xTaskResumeAll+0xc0>
   81472:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81474:	4b0f      	ldr	r3, [pc, #60]	; (814b4 <xTaskResumeAll+0x100>)
   81476:	4798      	blx	r3

	return xAlreadyYielded;
}
   81478:	4620      	mov	r0, r4
   8147a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8147e:	bf00      	nop
   81480:	2007aa68 	.word	0x2007aa68
   81484:	00080809 	.word	0x00080809
   81488:	00080819 	.word	0x00080819
   8148c:	2007aaac 	.word	0x2007aaac
   81490:	00080781 	.word	0x00080781
   81494:	2007aa00 	.word	0x2007aa00
   81498:	2007aa04 	.word	0x2007aa04
   8149c:	00080729 	.word	0x00080729
   814a0:	2007aa6c 	.word	0x2007aa6c
   814a4:	2007a9b4 	.word	0x2007a9b4
   814a8:	00081295 	.word	0x00081295
   814ac:	2007aaa8 	.word	0x2007aaa8
   814b0:	000807f9 	.word	0x000807f9
   814b4:	00080839 	.word	0x00080839
   814b8:	2007aa70 	.word	0x2007aa70

000814bc <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   814bc:	b538      	push	{r3, r4, r5, lr}
   814be:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   814c0:	4605      	mov	r5, r0
   814c2:	b918      	cbnz	r0, 814cc <vTaskDelayUntil+0x10>
   814c4:	4b19      	ldr	r3, [pc, #100]	; (8152c <vTaskDelayUntil+0x70>)
   814c6:	4798      	blx	r3
   814c8:	bf00      	nop
   814ca:	e7fd      	b.n	814c8 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   814cc:	b919      	cbnz	r1, 814d6 <vTaskDelayUntil+0x1a>
   814ce:	4b17      	ldr	r3, [pc, #92]	; (8152c <vTaskDelayUntil+0x70>)
   814d0:	4798      	blx	r3
   814d2:	bf00      	nop
   814d4:	e7fd      	b.n	814d2 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   814d6:	4b16      	ldr	r3, [pc, #88]	; (81530 <vTaskDelayUntil+0x74>)
   814d8:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   814da:	682b      	ldr	r3, [r5, #0]
   814dc:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   814de:	4a15      	ldr	r2, [pc, #84]	; (81534 <vTaskDelayUntil+0x78>)
   814e0:	6812      	ldr	r2, [r2, #0]
   814e2:	4293      	cmp	r3, r2
   814e4:	d907      	bls.n	814f6 <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   814e6:	42a3      	cmp	r3, r4
   814e8:	d91c      	bls.n	81524 <vTaskDelayUntil+0x68>
   814ea:	4b12      	ldr	r3, [pc, #72]	; (81534 <vTaskDelayUntil+0x78>)
   814ec:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   814ee:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   814f0:	429c      	cmp	r4, r3
   814f2:	d90f      	bls.n	81514 <vTaskDelayUntil+0x58>
   814f4:	e006      	b.n	81504 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   814f6:	42a3      	cmp	r3, r4
   814f8:	d812      	bhi.n	81520 <vTaskDelayUntil+0x64>
   814fa:	4b0e      	ldr	r3, [pc, #56]	; (81534 <vTaskDelayUntil+0x78>)
   814fc:	681b      	ldr	r3, [r3, #0]
   814fe:	429c      	cmp	r4, r3
   81500:	d80e      	bhi.n	81520 <vTaskDelayUntil+0x64>
   81502:	e00f      	b.n	81524 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81504:	4b0c      	ldr	r3, [pc, #48]	; (81538 <vTaskDelayUntil+0x7c>)
   81506:	6818      	ldr	r0, [r3, #0]
   81508:	3004      	adds	r0, #4
   8150a:	4b0c      	ldr	r3, [pc, #48]	; (8153c <vTaskDelayUntil+0x80>)
   8150c:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8150e:	4620      	mov	r0, r4
   81510:	4b0b      	ldr	r3, [pc, #44]	; (81540 <vTaskDelayUntil+0x84>)
   81512:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81514:	4b0b      	ldr	r3, [pc, #44]	; (81544 <vTaskDelayUntil+0x88>)
   81516:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81518:	b930      	cbnz	r0, 81528 <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   8151a:	4b0b      	ldr	r3, [pc, #44]	; (81548 <vTaskDelayUntil+0x8c>)
   8151c:	4798      	blx	r3
   8151e:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81520:	602c      	str	r4, [r5, #0]
   81522:	e7ef      	b.n	81504 <vTaskDelayUntil+0x48>
   81524:	602c      	str	r4, [r5, #0]
   81526:	e7f5      	b.n	81514 <vTaskDelayUntil+0x58>
   81528:	bd38      	pop	{r3, r4, r5, pc}
   8152a:	bf00      	nop
   8152c:	00080809 	.word	0x00080809
   81530:	00081265 	.word	0x00081265
   81534:	2007aa88 	.word	0x2007aa88
   81538:	2007aa6c 	.word	0x2007aa6c
   8153c:	00080781 	.word	0x00080781
   81540:	00080f9d 	.word	0x00080f9d
   81544:	000813b5 	.word	0x000813b5
   81548:	000807f9 	.word	0x000807f9

0008154c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   8154c:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8154e:	4d15      	ldr	r5, [pc, #84]	; (815a4 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81550:	4e15      	ldr	r6, [pc, #84]	; (815a8 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81552:	f8df 8078 	ldr.w	r8, [pc, #120]	; 815cc <prvIdleTask+0x80>
   81556:	e01c      	b.n	81592 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81558:	4b14      	ldr	r3, [pc, #80]	; (815ac <prvIdleTask+0x60>)
   8155a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   8155c:	4b14      	ldr	r3, [pc, #80]	; (815b0 <prvIdleTask+0x64>)
   8155e:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81560:	4b14      	ldr	r3, [pc, #80]	; (815b4 <prvIdleTask+0x68>)
   81562:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81564:	b1ac      	cbz	r4, 81592 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81566:	4b14      	ldr	r3, [pc, #80]	; (815b8 <prvIdleTask+0x6c>)
   81568:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   8156a:	4b11      	ldr	r3, [pc, #68]	; (815b0 <prvIdleTask+0x64>)
   8156c:	68db      	ldr	r3, [r3, #12]
   8156e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81570:	1d20      	adds	r0, r4, #4
   81572:	4b12      	ldr	r3, [pc, #72]	; (815bc <prvIdleTask+0x70>)
   81574:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81576:	4b12      	ldr	r3, [pc, #72]	; (815c0 <prvIdleTask+0x74>)
   81578:	681a      	ldr	r2, [r3, #0]
   8157a:	3a01      	subs	r2, #1
   8157c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   8157e:	682b      	ldr	r3, [r5, #0]
   81580:	3b01      	subs	r3, #1
   81582:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81584:	4b0f      	ldr	r3, [pc, #60]	; (815c4 <prvIdleTask+0x78>)
   81586:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81588:	6b20      	ldr	r0, [r4, #48]	; 0x30
   8158a:	4f0f      	ldr	r7, [pc, #60]	; (815c8 <prvIdleTask+0x7c>)
   8158c:	47b8      	blx	r7
		vPortFree( pxTCB );
   8158e:	4620      	mov	r0, r4
   81590:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81592:	682b      	ldr	r3, [r5, #0]
   81594:	2b00      	cmp	r3, #0
   81596:	d1df      	bne.n	81558 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81598:	6833      	ldr	r3, [r6, #0]
   8159a:	2b01      	cmp	r3, #1
   8159c:	d9f9      	bls.n	81592 <prvIdleTask+0x46>
			{
				taskYIELD();
   8159e:	47c0      	blx	r8
   815a0:	e7f7      	b.n	81592 <prvIdleTask+0x46>
   815a2:	bf00      	nop
   815a4:	2007a9d4 	.word	0x2007a9d4
   815a8:	2007aa04 	.word	0x2007aa04
   815ac:	00081265 	.word	0x00081265
   815b0:	2007a9d8 	.word	0x2007a9d8
   815b4:	000813b5 	.word	0x000813b5
   815b8:	00080819 	.word	0x00080819
   815bc:	00080781 	.word	0x00080781
   815c0:	2007aaac 	.word	0x2007aaac
   815c4:	00080839 	.word	0x00080839
   815c8:	00080a29 	.word	0x00080a29
   815cc:	000807f9 	.word	0x000807f9

000815d0 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   815d0:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   815d2:	4b1d      	ldr	r3, [pc, #116]	; (81648 <vTaskSwitchContext+0x78>)
   815d4:	681b      	ldr	r3, [r3, #0]
   815d6:	b95b      	cbnz	r3, 815f0 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   815d8:	4b1c      	ldr	r3, [pc, #112]	; (8164c <vTaskSwitchContext+0x7c>)
   815da:	681b      	ldr	r3, [r3, #0]
   815dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815e0:	009b      	lsls	r3, r3, #2
   815e2:	4a1b      	ldr	r2, [pc, #108]	; (81650 <vTaskSwitchContext+0x80>)
   815e4:	58d3      	ldr	r3, [r2, r3]
   815e6:	b9cb      	cbnz	r3, 8161c <vTaskSwitchContext+0x4c>
   815e8:	4b18      	ldr	r3, [pc, #96]	; (8164c <vTaskSwitchContext+0x7c>)
   815ea:	681b      	ldr	r3, [r3, #0]
   815ec:	b953      	cbnz	r3, 81604 <vTaskSwitchContext+0x34>
   815ee:	e005      	b.n	815fc <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   815f0:	2201      	movs	r2, #1
   815f2:	4b18      	ldr	r3, [pc, #96]	; (81654 <vTaskSwitchContext+0x84>)
   815f4:	601a      	str	r2, [r3, #0]
   815f6:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   815f8:	681a      	ldr	r2, [r3, #0]
   815fa:	b92a      	cbnz	r2, 81608 <vTaskSwitchContext+0x38>
   815fc:	4b16      	ldr	r3, [pc, #88]	; (81658 <vTaskSwitchContext+0x88>)
   815fe:	4798      	blx	r3
   81600:	bf00      	nop
   81602:	e7fd      	b.n	81600 <vTaskSwitchContext+0x30>
   81604:	4b11      	ldr	r3, [pc, #68]	; (8164c <vTaskSwitchContext+0x7c>)
   81606:	4912      	ldr	r1, [pc, #72]	; (81650 <vTaskSwitchContext+0x80>)
   81608:	681a      	ldr	r2, [r3, #0]
   8160a:	3a01      	subs	r2, #1
   8160c:	601a      	str	r2, [r3, #0]
   8160e:	681a      	ldr	r2, [r3, #0]
   81610:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81614:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81618:	2a00      	cmp	r2, #0
   8161a:	d0ed      	beq.n	815f8 <vTaskSwitchContext+0x28>
   8161c:	4b0b      	ldr	r3, [pc, #44]	; (8164c <vTaskSwitchContext+0x7c>)
   8161e:	681b      	ldr	r3, [r3, #0]
   81620:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81624:	4a0a      	ldr	r2, [pc, #40]	; (81650 <vTaskSwitchContext+0x80>)
   81626:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8162a:	685a      	ldr	r2, [r3, #4]
   8162c:	6852      	ldr	r2, [r2, #4]
   8162e:	605a      	str	r2, [r3, #4]
   81630:	f103 0108 	add.w	r1, r3, #8
   81634:	428a      	cmp	r2, r1
   81636:	bf04      	itt	eq
   81638:	6852      	ldreq	r2, [r2, #4]
   8163a:	605a      	streq	r2, [r3, #4]
   8163c:	685b      	ldr	r3, [r3, #4]
   8163e:	68da      	ldr	r2, [r3, #12]
   81640:	4b06      	ldr	r3, [pc, #24]	; (8165c <vTaskSwitchContext+0x8c>)
   81642:	601a      	str	r2, [r3, #0]
   81644:	bd08      	pop	{r3, pc}
   81646:	bf00      	nop
   81648:	2007aa68 	.word	0x2007aa68
   8164c:	2007aa00 	.word	0x2007aa00
   81650:	2007aa04 	.word	0x2007aa04
   81654:	2007aaa8 	.word	0x2007aaa8
   81658:	00080809 	.word	0x00080809
   8165c:	2007aa6c 	.word	0x2007aa6c

00081660 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81660:	b538      	push	{r3, r4, r5, lr}
   81662:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81664:	b918      	cbnz	r0, 8166e <vTaskPlaceOnEventList+0xe>
   81666:	4b0e      	ldr	r3, [pc, #56]	; (816a0 <vTaskPlaceOnEventList+0x40>)
   81668:	4798      	blx	r3
   8166a:	bf00      	nop
   8166c:	e7fd      	b.n	8166a <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8166e:	4d0d      	ldr	r5, [pc, #52]	; (816a4 <vTaskPlaceOnEventList+0x44>)
   81670:	6829      	ldr	r1, [r5, #0]
   81672:	3118      	adds	r1, #24
   81674:	4b0c      	ldr	r3, [pc, #48]	; (816a8 <vTaskPlaceOnEventList+0x48>)
   81676:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81678:	6828      	ldr	r0, [r5, #0]
   8167a:	3004      	adds	r0, #4
   8167c:	4b0b      	ldr	r3, [pc, #44]	; (816ac <vTaskPlaceOnEventList+0x4c>)
   8167e:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81680:	f1b4 3fff 	cmp.w	r4, #4294967295
   81684:	d105      	bne.n	81692 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81686:	6829      	ldr	r1, [r5, #0]
   81688:	4809      	ldr	r0, [pc, #36]	; (816b0 <vTaskPlaceOnEventList+0x50>)
   8168a:	3104      	adds	r1, #4
   8168c:	4b09      	ldr	r3, [pc, #36]	; (816b4 <vTaskPlaceOnEventList+0x54>)
   8168e:	4798      	blx	r3
   81690:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81692:	4b09      	ldr	r3, [pc, #36]	; (816b8 <vTaskPlaceOnEventList+0x58>)
   81694:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81696:	4420      	add	r0, r4
   81698:	4b08      	ldr	r3, [pc, #32]	; (816bc <vTaskPlaceOnEventList+0x5c>)
   8169a:	4798      	blx	r3
   8169c:	bd38      	pop	{r3, r4, r5, pc}
   8169e:	bf00      	nop
   816a0:	00080809 	.word	0x00080809
   816a4:	2007aa6c 	.word	0x2007aa6c
   816a8:	00080745 	.word	0x00080745
   816ac:	00080781 	.word	0x00080781
   816b0:	2007a9b8 	.word	0x2007a9b8
   816b4:	00080729 	.word	0x00080729
   816b8:	2007aa88 	.word	0x2007aa88
   816bc:	00080f9d 	.word	0x00080f9d

000816c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   816c0:	b538      	push	{r3, r4, r5, lr}
   816c2:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   816c4:	b918      	cbnz	r0, 816ce <vTaskPlaceOnEventListRestricted+0xe>
   816c6:	4b09      	ldr	r3, [pc, #36]	; (816ec <vTaskPlaceOnEventListRestricted+0x2c>)
   816c8:	4798      	blx	r3
   816ca:	bf00      	nop
   816cc:	e7fd      	b.n	816ca <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   816ce:	4c08      	ldr	r4, [pc, #32]	; (816f0 <vTaskPlaceOnEventListRestricted+0x30>)
   816d0:	6821      	ldr	r1, [r4, #0]
   816d2:	3118      	adds	r1, #24
   816d4:	4b07      	ldr	r3, [pc, #28]	; (816f4 <vTaskPlaceOnEventListRestricted+0x34>)
   816d6:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   816d8:	6820      	ldr	r0, [r4, #0]
   816da:	3004      	adds	r0, #4
   816dc:	4b06      	ldr	r3, [pc, #24]	; (816f8 <vTaskPlaceOnEventListRestricted+0x38>)
   816de:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   816e0:	4b06      	ldr	r3, [pc, #24]	; (816fc <vTaskPlaceOnEventListRestricted+0x3c>)
   816e2:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   816e4:	4428      	add	r0, r5
   816e6:	4b06      	ldr	r3, [pc, #24]	; (81700 <vTaskPlaceOnEventListRestricted+0x40>)
   816e8:	4798      	blx	r3
   816ea:	bd38      	pop	{r3, r4, r5, pc}
   816ec:	00080809 	.word	0x00080809
   816f0:	2007aa6c 	.word	0x2007aa6c
   816f4:	00080729 	.word	0x00080729
   816f8:	00080781 	.word	0x00080781
   816fc:	2007aa88 	.word	0x2007aa88
   81700:	00080f9d 	.word	0x00080f9d

00081704 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81704:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81706:	68c3      	ldr	r3, [r0, #12]
   81708:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8170a:	b91c      	cbnz	r4, 81714 <xTaskRemoveFromEventList+0x10>
   8170c:	4b16      	ldr	r3, [pc, #88]	; (81768 <xTaskRemoveFromEventList+0x64>)
   8170e:	4798      	blx	r3
   81710:	bf00      	nop
   81712:	e7fd      	b.n	81710 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81714:	f104 0518 	add.w	r5, r4, #24
   81718:	4628      	mov	r0, r5
   8171a:	4b14      	ldr	r3, [pc, #80]	; (8176c <xTaskRemoveFromEventList+0x68>)
   8171c:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8171e:	4b14      	ldr	r3, [pc, #80]	; (81770 <xTaskRemoveFromEventList+0x6c>)
   81720:	681b      	ldr	r3, [r3, #0]
   81722:	b99b      	cbnz	r3, 8174c <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81724:	1d25      	adds	r5, r4, #4
   81726:	4628      	mov	r0, r5
   81728:	4b10      	ldr	r3, [pc, #64]	; (8176c <xTaskRemoveFromEventList+0x68>)
   8172a:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   8172c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8172e:	4a11      	ldr	r2, [pc, #68]	; (81774 <xTaskRemoveFromEventList+0x70>)
   81730:	6812      	ldr	r2, [r2, #0]
   81732:	4293      	cmp	r3, r2
   81734:	bf84      	itt	hi
   81736:	4a0f      	ldrhi	r2, [pc, #60]	; (81774 <xTaskRemoveFromEventList+0x70>)
   81738:	6013      	strhi	r3, [r2, #0]
   8173a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8173e:	480e      	ldr	r0, [pc, #56]	; (81778 <xTaskRemoveFromEventList+0x74>)
   81740:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81744:	4629      	mov	r1, r5
   81746:	4b0d      	ldr	r3, [pc, #52]	; (8177c <xTaskRemoveFromEventList+0x78>)
   81748:	4798      	blx	r3
   8174a:	e003      	b.n	81754 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   8174c:	480c      	ldr	r0, [pc, #48]	; (81780 <xTaskRemoveFromEventList+0x7c>)
   8174e:	4629      	mov	r1, r5
   81750:	4b0a      	ldr	r3, [pc, #40]	; (8177c <xTaskRemoveFromEventList+0x78>)
   81752:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81754:	4b0b      	ldr	r3, [pc, #44]	; (81784 <xTaskRemoveFromEventList+0x80>)
   81756:	681b      	ldr	r3, [r3, #0]
   81758:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   8175c:	4298      	cmp	r0, r3
   8175e:	bf34      	ite	cc
   81760:	2000      	movcc	r0, #0
   81762:	2001      	movcs	r0, #1
   81764:	bd38      	pop	{r3, r4, r5, pc}
   81766:	bf00      	nop
   81768:	00080809 	.word	0x00080809
   8176c:	00080781 	.word	0x00080781
   81770:	2007aa68 	.word	0x2007aa68
   81774:	2007aa00 	.word	0x2007aa00
   81778:	2007aa04 	.word	0x2007aa04
   8177c:	00080729 	.word	0x00080729
   81780:	2007aa70 	.word	0x2007aa70
   81784:	2007aa6c 	.word	0x2007aa6c

00081788 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81788:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8178a:	b918      	cbnz	r0, 81794 <vTaskSetTimeOutState+0xc>
   8178c:	4b05      	ldr	r3, [pc, #20]	; (817a4 <vTaskSetTimeOutState+0x1c>)
   8178e:	4798      	blx	r3
   81790:	bf00      	nop
   81792:	e7fd      	b.n	81790 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81794:	4a04      	ldr	r2, [pc, #16]	; (817a8 <vTaskSetTimeOutState+0x20>)
   81796:	6812      	ldr	r2, [r2, #0]
   81798:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   8179a:	4a04      	ldr	r2, [pc, #16]	; (817ac <vTaskSetTimeOutState+0x24>)
   8179c:	6812      	ldr	r2, [r2, #0]
   8179e:	6042      	str	r2, [r0, #4]
   817a0:	bd08      	pop	{r3, pc}
   817a2:	bf00      	nop
   817a4:	00080809 	.word	0x00080809
   817a8:	2007aa84 	.word	0x2007aa84
   817ac:	2007aa88 	.word	0x2007aa88

000817b0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   817b0:	b538      	push	{r3, r4, r5, lr}
   817b2:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   817b4:	4604      	mov	r4, r0
   817b6:	b918      	cbnz	r0, 817c0 <xTaskCheckForTimeOut+0x10>
   817b8:	4b18      	ldr	r3, [pc, #96]	; (8181c <xTaskCheckForTimeOut+0x6c>)
   817ba:	4798      	blx	r3
   817bc:	bf00      	nop
   817be:	e7fd      	b.n	817bc <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   817c0:	b919      	cbnz	r1, 817ca <xTaskCheckForTimeOut+0x1a>
   817c2:	4b16      	ldr	r3, [pc, #88]	; (8181c <xTaskCheckForTimeOut+0x6c>)
   817c4:	4798      	blx	r3
   817c6:	bf00      	nop
   817c8:	e7fd      	b.n	817c6 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   817ca:	4b15      	ldr	r3, [pc, #84]	; (81820 <xTaskCheckForTimeOut+0x70>)
   817cc:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   817ce:	682b      	ldr	r3, [r5, #0]
   817d0:	f1b3 3fff 	cmp.w	r3, #4294967295
   817d4:	d019      	beq.n	8180a <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   817d6:	4a13      	ldr	r2, [pc, #76]	; (81824 <xTaskCheckForTimeOut+0x74>)
   817d8:	6811      	ldr	r1, [r2, #0]
   817da:	6822      	ldr	r2, [r4, #0]
   817dc:	428a      	cmp	r2, r1
   817de:	d004      	beq.n	817ea <xTaskCheckForTimeOut+0x3a>
   817e0:	4a11      	ldr	r2, [pc, #68]	; (81828 <xTaskCheckForTimeOut+0x78>)
   817e2:	6811      	ldr	r1, [r2, #0]
   817e4:	6862      	ldr	r2, [r4, #4]
   817e6:	428a      	cmp	r2, r1
   817e8:	d911      	bls.n	8180e <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   817ea:	4a0f      	ldr	r2, [pc, #60]	; (81828 <xTaskCheckForTimeOut+0x78>)
   817ec:	6811      	ldr	r1, [r2, #0]
   817ee:	6862      	ldr	r2, [r4, #4]
   817f0:	1a89      	subs	r1, r1, r2
   817f2:	428b      	cmp	r3, r1
   817f4:	d90d      	bls.n	81812 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   817f6:	490c      	ldr	r1, [pc, #48]	; (81828 <xTaskCheckForTimeOut+0x78>)
   817f8:	6809      	ldr	r1, [r1, #0]
   817fa:	1a52      	subs	r2, r2, r1
   817fc:	4413      	add	r3, r2
   817fe:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81800:	4620      	mov	r0, r4
   81802:	4b0a      	ldr	r3, [pc, #40]	; (8182c <xTaskCheckForTimeOut+0x7c>)
   81804:	4798      	blx	r3
			xReturn = pdFALSE;
   81806:	2400      	movs	r4, #0
   81808:	e004      	b.n	81814 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8180a:	2400      	movs	r4, #0
   8180c:	e002      	b.n	81814 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   8180e:	2401      	movs	r4, #1
   81810:	e000      	b.n	81814 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81812:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81814:	4b06      	ldr	r3, [pc, #24]	; (81830 <xTaskCheckForTimeOut+0x80>)
   81816:	4798      	blx	r3

	return xReturn;
}
   81818:	4620      	mov	r0, r4
   8181a:	bd38      	pop	{r3, r4, r5, pc}
   8181c:	00080809 	.word	0x00080809
   81820:	00080819 	.word	0x00080819
   81824:	2007aa84 	.word	0x2007aa84
   81828:	2007aa88 	.word	0x2007aa88
   8182c:	00081789 	.word	0x00081789
   81830:	00080839 	.word	0x00080839

00081834 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81834:	2201      	movs	r2, #1
   81836:	4b01      	ldr	r3, [pc, #4]	; (8183c <vTaskMissedYield+0x8>)
   81838:	601a      	str	r2, [r3, #0]
   8183a:	4770      	bx	lr
   8183c:	2007aaa8 	.word	0x2007aaa8

00081840 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81840:	4b01      	ldr	r3, [pc, #4]	; (81848 <xTaskGetCurrentTaskHandle+0x8>)
   81842:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81844:	4770      	bx	lr
   81846:	bf00      	nop
   81848:	2007aa6c 	.word	0x2007aa6c

0008184c <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   8184c:	4b05      	ldr	r3, [pc, #20]	; (81864 <xTaskGetSchedulerState+0x18>)
   8184e:	681b      	ldr	r3, [r3, #0]
   81850:	b133      	cbz	r3, 81860 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81852:	4b05      	ldr	r3, [pc, #20]	; (81868 <xTaskGetSchedulerState+0x1c>)
   81854:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   81856:	2b00      	cmp	r3, #0
   81858:	bf14      	ite	ne
   8185a:	2002      	movne	r0, #2
   8185c:	2001      	moveq	r0, #1
   8185e:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81860:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81862:	4770      	bx	lr
   81864:	2007a9d0 	.word	0x2007a9d0
   81868:	2007aa68 	.word	0x2007aa68

0008186c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   8186c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   8186e:	4604      	mov	r4, r0
   81870:	2800      	cmp	r0, #0
   81872:	d02e      	beq.n	818d2 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81874:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81876:	4a17      	ldr	r2, [pc, #92]	; (818d4 <vTaskPriorityInherit+0x68>)
   81878:	6812      	ldr	r2, [r2, #0]
   8187a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8187c:	4293      	cmp	r3, r2
   8187e:	d228      	bcs.n	818d2 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81880:	4a14      	ldr	r2, [pc, #80]	; (818d4 <vTaskPriorityInherit+0x68>)
   81882:	6812      	ldr	r2, [r2, #0]
   81884:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81886:	f1c2 0205 	rsb	r2, r2, #5
   8188a:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8188c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81890:	4a11      	ldr	r2, [pc, #68]	; (818d8 <vTaskPriorityInherit+0x6c>)
   81892:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81896:	6942      	ldr	r2, [r0, #20]
   81898:	429a      	cmp	r2, r3
   8189a:	d116      	bne.n	818ca <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8189c:	1d05      	adds	r5, r0, #4
   8189e:	4628      	mov	r0, r5
   818a0:	4b0e      	ldr	r3, [pc, #56]	; (818dc <vTaskPriorityInherit+0x70>)
   818a2:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818a4:	4b0b      	ldr	r3, [pc, #44]	; (818d4 <vTaskPriorityInherit+0x68>)
   818a6:	681b      	ldr	r3, [r3, #0]
   818a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818aa:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   818ac:	4a0c      	ldr	r2, [pc, #48]	; (818e0 <vTaskPriorityInherit+0x74>)
   818ae:	6812      	ldr	r2, [r2, #0]
   818b0:	4293      	cmp	r3, r2
   818b2:	bf84      	itt	hi
   818b4:	4a0a      	ldrhi	r2, [pc, #40]	; (818e0 <vTaskPriorityInherit+0x74>)
   818b6:	6013      	strhi	r3, [r2, #0]
   818b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   818bc:	4806      	ldr	r0, [pc, #24]	; (818d8 <vTaskPriorityInherit+0x6c>)
   818be:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   818c2:	4629      	mov	r1, r5
   818c4:	4b07      	ldr	r3, [pc, #28]	; (818e4 <vTaskPriorityInherit+0x78>)
   818c6:	4798      	blx	r3
   818c8:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818ca:	4b02      	ldr	r3, [pc, #8]	; (818d4 <vTaskPriorityInherit+0x68>)
   818cc:	681b      	ldr	r3, [r3, #0]
   818ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818d0:	62c3      	str	r3, [r0, #44]	; 0x2c
   818d2:	bd38      	pop	{r3, r4, r5, pc}
   818d4:	2007aa6c 	.word	0x2007aa6c
   818d8:	2007aa04 	.word	0x2007aa04
   818dc:	00080781 	.word	0x00080781
   818e0:	2007aa00 	.word	0x2007aa00
   818e4:	00080729 	.word	0x00080729

000818e8 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   818e8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   818ea:	4604      	mov	r4, r0
   818ec:	b1d0      	cbz	r0, 81924 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   818ee:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   818f0:	6c83      	ldr	r3, [r0, #72]	; 0x48
   818f2:	429a      	cmp	r2, r3
   818f4:	d016      	beq.n	81924 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   818f6:	1d05      	adds	r5, r0, #4
   818f8:	4628      	mov	r0, r5
   818fa:	4b0b      	ldr	r3, [pc, #44]	; (81928 <vTaskPriorityDisinherit+0x40>)
   818fc:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   818fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81900:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81902:	f1c3 0205 	rsb	r2, r3, #5
   81906:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81908:	4a08      	ldr	r2, [pc, #32]	; (8192c <vTaskPriorityDisinherit+0x44>)
   8190a:	6812      	ldr	r2, [r2, #0]
   8190c:	4293      	cmp	r3, r2
   8190e:	bf84      	itt	hi
   81910:	4a06      	ldrhi	r2, [pc, #24]	; (8192c <vTaskPriorityDisinherit+0x44>)
   81912:	6013      	strhi	r3, [r2, #0]
   81914:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81918:	4805      	ldr	r0, [pc, #20]	; (81930 <vTaskPriorityDisinherit+0x48>)
   8191a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8191e:	4629      	mov	r1, r5
   81920:	4b04      	ldr	r3, [pc, #16]	; (81934 <vTaskPriorityDisinherit+0x4c>)
   81922:	4798      	blx	r3
   81924:	bd38      	pop	{r3, r4, r5, pc}
   81926:	bf00      	nop
   81928:	00080781 	.word	0x00080781
   8192c:	2007aa00 	.word	0x2007aa00
   81930:	2007aa04 	.word	0x2007aa04
   81934:	00080729 	.word	0x00080729

00081938 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81938:	b510      	push	{r4, lr}
   8193a:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   8193c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8193e:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81940:	4291      	cmp	r1, r2
   81942:	d80a      	bhi.n	8195a <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81944:	1ad2      	subs	r2, r2, r3
   81946:	6981      	ldr	r1, [r0, #24]
   81948:	428a      	cmp	r2, r1
   8194a:	d211      	bcs.n	81970 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   8194c:	4b0a      	ldr	r3, [pc, #40]	; (81978 <prvInsertTimerInActiveList+0x40>)
   8194e:	6818      	ldr	r0, [r3, #0]
   81950:	1d21      	adds	r1, r4, #4
   81952:	4b0a      	ldr	r3, [pc, #40]	; (8197c <prvInsertTimerInActiveList+0x44>)
   81954:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81956:	2000      	movs	r0, #0
   81958:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   8195a:	429a      	cmp	r2, r3
   8195c:	d201      	bcs.n	81962 <prvInsertTimerInActiveList+0x2a>
   8195e:	4299      	cmp	r1, r3
   81960:	d208      	bcs.n	81974 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81962:	4b07      	ldr	r3, [pc, #28]	; (81980 <prvInsertTimerInActiveList+0x48>)
   81964:	6818      	ldr	r0, [r3, #0]
   81966:	1d21      	adds	r1, r4, #4
   81968:	4b04      	ldr	r3, [pc, #16]	; (8197c <prvInsertTimerInActiveList+0x44>)
   8196a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8196c:	2000      	movs	r0, #0
   8196e:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81970:	2001      	movs	r0, #1
   81972:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81974:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81976:	bd10      	pop	{r4, pc}
   81978:	2007aae8 	.word	0x2007aae8
   8197c:	00080745 	.word	0x00080745
   81980:	2007aab4 	.word	0x2007aab4

00081984 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81984:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81986:	4b0d      	ldr	r3, [pc, #52]	; (819bc <prvCheckForValidListAndQueue+0x38>)
   81988:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   8198a:	4b0d      	ldr	r3, [pc, #52]	; (819c0 <prvCheckForValidListAndQueue+0x3c>)
   8198c:	681b      	ldr	r3, [r3, #0]
   8198e:	b98b      	cbnz	r3, 819b4 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81990:	4d0c      	ldr	r5, [pc, #48]	; (819c4 <prvCheckForValidListAndQueue+0x40>)
   81992:	4628      	mov	r0, r5
   81994:	4e0c      	ldr	r6, [pc, #48]	; (819c8 <prvCheckForValidListAndQueue+0x44>)
   81996:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81998:	4c0c      	ldr	r4, [pc, #48]	; (819cc <prvCheckForValidListAndQueue+0x48>)
   8199a:	4620      	mov	r0, r4
   8199c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8199e:	4b0c      	ldr	r3, [pc, #48]	; (819d0 <prvCheckForValidListAndQueue+0x4c>)
   819a0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   819a2:	4b0c      	ldr	r3, [pc, #48]	; (819d4 <prvCheckForValidListAndQueue+0x50>)
   819a4:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   819a6:	2005      	movs	r0, #5
   819a8:	210c      	movs	r1, #12
   819aa:	2200      	movs	r2, #0
   819ac:	4b0a      	ldr	r3, [pc, #40]	; (819d8 <prvCheckForValidListAndQueue+0x54>)
   819ae:	4798      	blx	r3
   819b0:	4b03      	ldr	r3, [pc, #12]	; (819c0 <prvCheckForValidListAndQueue+0x3c>)
   819b2:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   819b4:	4b09      	ldr	r3, [pc, #36]	; (819dc <prvCheckForValidListAndQueue+0x58>)
   819b6:	4798      	blx	r3
   819b8:	bd70      	pop	{r4, r5, r6, pc}
   819ba:	bf00      	nop
   819bc:	00080819 	.word	0x00080819
   819c0:	2007aae4 	.word	0x2007aae4
   819c4:	2007aab8 	.word	0x2007aab8
   819c8:	00080709 	.word	0x00080709
   819cc:	2007aacc 	.word	0x2007aacc
   819d0:	2007aab4 	.word	0x2007aab4
   819d4:	2007aae8 	.word	0x2007aae8
   819d8:	00080bf1 	.word	0x00080bf1
   819dc:	00080839 	.word	0x00080839

000819e0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   819e0:	b510      	push	{r4, lr}
   819e2:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   819e4:	4b0b      	ldr	r3, [pc, #44]	; (81a14 <xTimerCreateTimerTask+0x34>)
   819e6:	4798      	blx	r3

	if( xTimerQueue != NULL )
   819e8:	4b0b      	ldr	r3, [pc, #44]	; (81a18 <xTimerCreateTimerTask+0x38>)
   819ea:	681b      	ldr	r3, [r3, #0]
   819ec:	b163      	cbz	r3, 81a08 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   819ee:	2304      	movs	r3, #4
   819f0:	9300      	str	r3, [sp, #0]
   819f2:	2300      	movs	r3, #0
   819f4:	9301      	str	r3, [sp, #4]
   819f6:	9302      	str	r3, [sp, #8]
   819f8:	9303      	str	r3, [sp, #12]
   819fa:	4808      	ldr	r0, [pc, #32]	; (81a1c <xTimerCreateTimerTask+0x3c>)
   819fc:	4908      	ldr	r1, [pc, #32]	; (81a20 <xTimerCreateTimerTask+0x40>)
   819fe:	f44f 7282 	mov.w	r2, #260	; 0x104
   81a02:	4c08      	ldr	r4, [pc, #32]	; (81a24 <xTimerCreateTimerTask+0x44>)
   81a04:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81a06:	b918      	cbnz	r0, 81a10 <xTimerCreateTimerTask+0x30>
   81a08:	4b07      	ldr	r3, [pc, #28]	; (81a28 <xTimerCreateTimerTask+0x48>)
   81a0a:	4798      	blx	r3
   81a0c:	bf00      	nop
   81a0e:	e7fd      	b.n	81a0c <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81a10:	b004      	add	sp, #16
   81a12:	bd10      	pop	{r4, pc}
   81a14:	00081985 	.word	0x00081985
   81a18:	2007aae4 	.word	0x2007aae4
   81a1c:	00081b35 	.word	0x00081b35
   81a20:	000861d8 	.word	0x000861d8
   81a24:	00080ff5 	.word	0x00080ff5
   81a28:	00080809 	.word	0x00080809

00081a2c <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81a2c:	b510      	push	{r4, lr}
   81a2e:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81a30:	4c0f      	ldr	r4, [pc, #60]	; (81a70 <xTimerGenericCommand+0x44>)
   81a32:	6824      	ldr	r4, [r4, #0]
   81a34:	b1c4      	cbz	r4, 81a68 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81a36:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81a38:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81a3a:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81a3c:	b96b      	cbnz	r3, 81a5a <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81a3e:	4b0d      	ldr	r3, [pc, #52]	; (81a74 <xTimerGenericCommand+0x48>)
   81a40:	4798      	blx	r3
   81a42:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81a44:	4b0a      	ldr	r3, [pc, #40]	; (81a70 <xTimerGenericCommand+0x44>)
   81a46:	6818      	ldr	r0, [r3, #0]
   81a48:	a901      	add	r1, sp, #4
   81a4a:	bf07      	ittee	eq
   81a4c:	9a06      	ldreq	r2, [sp, #24]
   81a4e:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81a50:	2200      	movne	r2, #0
   81a52:	4613      	movne	r3, r2
   81a54:	4c08      	ldr	r4, [pc, #32]	; (81a78 <xTimerGenericCommand+0x4c>)
   81a56:	47a0      	blx	r4
   81a58:	e007      	b.n	81a6a <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81a5a:	4620      	mov	r0, r4
   81a5c:	a901      	add	r1, sp, #4
   81a5e:	461a      	mov	r2, r3
   81a60:	2300      	movs	r3, #0
   81a62:	4c06      	ldr	r4, [pc, #24]	; (81a7c <xTimerGenericCommand+0x50>)
   81a64:	47a0      	blx	r4
   81a66:	e000      	b.n	81a6a <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81a68:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81a6a:	b004      	add	sp, #16
   81a6c:	bd10      	pop	{r4, pc}
   81a6e:	bf00      	nop
   81a70:	2007aae4 	.word	0x2007aae4
   81a74:	0008184d 	.word	0x0008184d
   81a78:	00080c49 	.word	0x00080c49
   81a7c:	00080d65 	.word	0x00080d65

00081a80 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81a84:	b082      	sub	sp, #8
   81a86:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81a88:	4b22      	ldr	r3, [pc, #136]	; (81b14 <prvSampleTimeNow+0x94>)
   81a8a:	4798      	blx	r3
   81a8c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81a8e:	4b22      	ldr	r3, [pc, #136]	; (81b18 <prvSampleTimeNow+0x98>)
   81a90:	681b      	ldr	r3, [r3, #0]
   81a92:	4298      	cmp	r0, r3
   81a94:	d234      	bcs.n	81b00 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81a96:	4e21      	ldr	r6, [pc, #132]	; (81b1c <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81a98:	4f21      	ldr	r7, [pc, #132]	; (81b20 <prvSampleTimeNow+0xa0>)
   81a9a:	e024      	b.n	81ae6 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81a9c:	68da      	ldr	r2, [r3, #12]
   81a9e:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81aa2:	68db      	ldr	r3, [r3, #12]
   81aa4:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81aa6:	1d25      	adds	r5, r4, #4
   81aa8:	4628      	mov	r0, r5
   81aaa:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81aac:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81aae:	4620      	mov	r0, r4
   81ab0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81ab2:	69e3      	ldr	r3, [r4, #28]
   81ab4:	2b01      	cmp	r3, #1
   81ab6:	d116      	bne.n	81ae6 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81ab8:	69a3      	ldr	r3, [r4, #24]
   81aba:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   81abc:	4553      	cmp	r3, sl
   81abe:	d906      	bls.n	81ace <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81ac0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81ac2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81ac4:	6830      	ldr	r0, [r6, #0]
   81ac6:	4629      	mov	r1, r5
   81ac8:	4b16      	ldr	r3, [pc, #88]	; (81b24 <prvSampleTimeNow+0xa4>)
   81aca:	4798      	blx	r3
   81acc:	e00b      	b.n	81ae6 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81ace:	2300      	movs	r3, #0
   81ad0:	9300      	str	r3, [sp, #0]
   81ad2:	4620      	mov	r0, r4
   81ad4:	4619      	mov	r1, r3
   81ad6:	4652      	mov	r2, sl
   81ad8:	4c13      	ldr	r4, [pc, #76]	; (81b28 <prvSampleTimeNow+0xa8>)
   81ada:	47a0      	blx	r4
				configASSERT( xResult );
   81adc:	b918      	cbnz	r0, 81ae6 <prvSampleTimeNow+0x66>
   81ade:	4b13      	ldr	r3, [pc, #76]	; (81b2c <prvSampleTimeNow+0xac>)
   81ae0:	4798      	blx	r3
   81ae2:	bf00      	nop
   81ae4:	e7fd      	b.n	81ae2 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81ae6:	6833      	ldr	r3, [r6, #0]
   81ae8:	681a      	ldr	r2, [r3, #0]
   81aea:	2a00      	cmp	r2, #0
   81aec:	d1d6      	bne.n	81a9c <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81aee:	4a10      	ldr	r2, [pc, #64]	; (81b30 <prvSampleTimeNow+0xb0>)
   81af0:	6811      	ldr	r1, [r2, #0]
   81af2:	480a      	ldr	r0, [pc, #40]	; (81b1c <prvSampleTimeNow+0x9c>)
   81af4:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81af6:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81af8:	2301      	movs	r3, #1
   81afa:	f8c9 3000 	str.w	r3, [r9]
   81afe:	e002      	b.n	81b06 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81b00:	2300      	movs	r3, #0
   81b02:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81b06:	4b04      	ldr	r3, [pc, #16]	; (81b18 <prvSampleTimeNow+0x98>)
   81b08:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   81b0c:	4640      	mov	r0, r8
   81b0e:	b002      	add	sp, #8
   81b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b14:	00081275 	.word	0x00081275
   81b18:	2007aae0 	.word	0x2007aae0
   81b1c:	2007aab4 	.word	0x2007aab4
   81b20:	00080781 	.word	0x00080781
   81b24:	00080745 	.word	0x00080745
   81b28:	00081a2d 	.word	0x00081a2d
   81b2c:	00080809 	.word	0x00080809
   81b30:	2007aae8 	.word	0x2007aae8

00081b34 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81b38:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81b3a:	4d4d      	ldr	r5, [pc, #308]	; (81c70 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b3c:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81ca0 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81b40:	4b4c      	ldr	r3, [pc, #304]	; (81c74 <prvTimerTask+0x140>)
   81b42:	681b      	ldr	r3, [r3, #0]
   81b44:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81b46:	2a00      	cmp	r2, #0
   81b48:	f000 8087 	beq.w	81c5a <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b4c:	68db      	ldr	r3, [r3, #12]
   81b4e:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81b50:	4b49      	ldr	r3, [pc, #292]	; (81c78 <prvTimerTask+0x144>)
   81b52:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b54:	a803      	add	r0, sp, #12
   81b56:	4b49      	ldr	r3, [pc, #292]	; (81c7c <prvTimerTask+0x148>)
   81b58:	4798      	blx	r3
   81b5a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b5c:	9b03      	ldr	r3, [sp, #12]
   81b5e:	2b00      	cmp	r3, #0
   81b60:	d130      	bne.n	81bc4 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81b62:	4286      	cmp	r6, r0
   81b64:	d824      	bhi.n	81bb0 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   81b66:	4b46      	ldr	r3, [pc, #280]	; (81c80 <prvTimerTask+0x14c>)
   81b68:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b6a:	4b42      	ldr	r3, [pc, #264]	; (81c74 <prvTimerTask+0x140>)
   81b6c:	681b      	ldr	r3, [r3, #0]
   81b6e:	68db      	ldr	r3, [r3, #12]
   81b70:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b72:	1d20      	adds	r0, r4, #4
   81b74:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81b76:	69e3      	ldr	r3, [r4, #28]
   81b78:	2b01      	cmp	r3, #1
   81b7a:	d114      	bne.n	81ba6 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81b7c:	69a1      	ldr	r1, [r4, #24]
   81b7e:	4620      	mov	r0, r4
   81b80:	4431      	add	r1, r6
   81b82:	463a      	mov	r2, r7
   81b84:	4633      	mov	r3, r6
   81b86:	4f3f      	ldr	r7, [pc, #252]	; (81c84 <prvTimerTask+0x150>)
   81b88:	47b8      	blx	r7
   81b8a:	2801      	cmp	r0, #1
   81b8c:	d10b      	bne.n	81ba6 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81b8e:	2300      	movs	r3, #0
   81b90:	9300      	str	r3, [sp, #0]
   81b92:	4620      	mov	r0, r4
   81b94:	4619      	mov	r1, r3
   81b96:	4632      	mov	r2, r6
   81b98:	4e3b      	ldr	r6, [pc, #236]	; (81c88 <prvTimerTask+0x154>)
   81b9a:	47b0      	blx	r6
			configASSERT( xResult );
   81b9c:	b918      	cbnz	r0, 81ba6 <prvTimerTask+0x72>
   81b9e:	4b3b      	ldr	r3, [pc, #236]	; (81c8c <prvTimerTask+0x158>)
   81ba0:	4798      	blx	r3
   81ba2:	bf00      	nop
   81ba4:	e7fd      	b.n	81ba2 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ba8:	4620      	mov	r0, r4
   81baa:	4798      	blx	r3
   81bac:	e00c      	b.n	81bc8 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81bae:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81bb0:	6828      	ldr	r0, [r5, #0]
   81bb2:	1bf1      	subs	r1, r6, r7
   81bb4:	4b36      	ldr	r3, [pc, #216]	; (81c90 <prvTimerTask+0x15c>)
   81bb6:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81bb8:	4b31      	ldr	r3, [pc, #196]	; (81c80 <prvTimerTask+0x14c>)
   81bba:	4798      	blx	r3
   81bbc:	b920      	cbnz	r0, 81bc8 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81bbe:	4b35      	ldr	r3, [pc, #212]	; (81c94 <prvTimerTask+0x160>)
   81bc0:	4798      	blx	r3
   81bc2:	e001      	b.n	81bc8 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81bc4:	4b2e      	ldr	r3, [pc, #184]	; (81c80 <prvTimerTask+0x14c>)
   81bc6:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81bc8:	a802      	add	r0, sp, #8
   81bca:	4b2c      	ldr	r3, [pc, #176]	; (81c7c <prvTimerTask+0x148>)
   81bcc:	4798      	blx	r3
   81bce:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81bd0:	4e31      	ldr	r6, [pc, #196]	; (81c98 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81bd2:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 81c84 <prvTimerTask+0x150>
   81bd6:	e038      	b.n	81c4a <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81bd8:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81bda:	b11c      	cbz	r4, 81be4 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81bdc:	6961      	ldr	r1, [r4, #20]
   81bde:	b109      	cbz	r1, 81be4 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81be0:	1d20      	adds	r0, r4, #4
   81be2:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81be4:	9903      	ldr	r1, [sp, #12]
   81be6:	2902      	cmp	r1, #2
   81be8:	d01f      	beq.n	81c2a <prvTimerTask+0xf6>
   81bea:	2903      	cmp	r1, #3
   81bec:	d02a      	beq.n	81c44 <prvTimerTask+0x110>
   81bee:	2900      	cmp	r1, #0
   81bf0:	d12b      	bne.n	81c4a <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81bf2:	9b04      	ldr	r3, [sp, #16]
   81bf4:	69a1      	ldr	r1, [r4, #24]
   81bf6:	4620      	mov	r0, r4
   81bf8:	4419      	add	r1, r3
   81bfa:	463a      	mov	r2, r7
   81bfc:	47c8      	blx	r9
   81bfe:	2801      	cmp	r0, #1
   81c00:	d123      	bne.n	81c4a <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81c02:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81c04:	4620      	mov	r0, r4
   81c06:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81c08:	69e3      	ldr	r3, [r4, #28]
   81c0a:	2b01      	cmp	r3, #1
   81c0c:	d11d      	bne.n	81c4a <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81c0e:	69a2      	ldr	r2, [r4, #24]
   81c10:	2300      	movs	r3, #0
   81c12:	9300      	str	r3, [sp, #0]
   81c14:	4620      	mov	r0, r4
   81c16:	4619      	mov	r1, r3
   81c18:	9c04      	ldr	r4, [sp, #16]
   81c1a:	4422      	add	r2, r4
   81c1c:	4c1a      	ldr	r4, [pc, #104]	; (81c88 <prvTimerTask+0x154>)
   81c1e:	47a0      	blx	r4
						configASSERT( xResult );
   81c20:	b998      	cbnz	r0, 81c4a <prvTimerTask+0x116>
   81c22:	4b1a      	ldr	r3, [pc, #104]	; (81c8c <prvTimerTask+0x158>)
   81c24:	4798      	blx	r3
   81c26:	bf00      	nop
   81c28:	e7fd      	b.n	81c26 <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81c2a:	9904      	ldr	r1, [sp, #16]
   81c2c:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81c2e:	b919      	cbnz	r1, 81c38 <prvTimerTask+0x104>
   81c30:	4b16      	ldr	r3, [pc, #88]	; (81c8c <prvTimerTask+0x158>)
   81c32:	4798      	blx	r3
   81c34:	bf00      	nop
   81c36:	e7fd      	b.n	81c34 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81c38:	4620      	mov	r0, r4
   81c3a:	4439      	add	r1, r7
   81c3c:	463a      	mov	r2, r7
   81c3e:	463b      	mov	r3, r7
   81c40:	47c8      	blx	r9
   81c42:	e002      	b.n	81c4a <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81c44:	4620      	mov	r0, r4
   81c46:	4b15      	ldr	r3, [pc, #84]	; (81c9c <prvTimerTask+0x168>)
   81c48:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81c4a:	6828      	ldr	r0, [r5, #0]
   81c4c:	a903      	add	r1, sp, #12
   81c4e:	2200      	movs	r2, #0
   81c50:	4613      	mov	r3, r2
   81c52:	47b0      	blx	r6
   81c54:	2800      	cmp	r0, #0
   81c56:	d1bf      	bne.n	81bd8 <prvTimerTask+0xa4>
   81c58:	e772      	b.n	81b40 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81c5a:	4b07      	ldr	r3, [pc, #28]	; (81c78 <prvTimerTask+0x144>)
   81c5c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81c5e:	a803      	add	r0, sp, #12
   81c60:	4b06      	ldr	r3, [pc, #24]	; (81c7c <prvTimerTask+0x148>)
   81c62:	4798      	blx	r3
   81c64:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81c66:	9b03      	ldr	r3, [sp, #12]
   81c68:	2b00      	cmp	r3, #0
   81c6a:	d0a0      	beq.n	81bae <prvTimerTask+0x7a>
   81c6c:	e7aa      	b.n	81bc4 <prvTimerTask+0x90>
   81c6e:	bf00      	nop
   81c70:	2007aae4 	.word	0x2007aae4
   81c74:	2007aab4 	.word	0x2007aab4
   81c78:	00081265 	.word	0x00081265
   81c7c:	00081a81 	.word	0x00081a81
   81c80:	000813b5 	.word	0x000813b5
   81c84:	00081939 	.word	0x00081939
   81c88:	00081a2d 	.word	0x00081a2d
   81c8c:	00080809 	.word	0x00080809
   81c90:	00080f51 	.word	0x00080f51
   81c94:	000807f9 	.word	0x000807f9
   81c98:	00080df5 	.word	0x00080df5
   81c9c:	00080a29 	.word	0x00080a29
   81ca0:	00080781 	.word	0x00080781

00081ca4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ca8:	460e      	mov	r6, r1
   81caa:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81cac:	3801      	subs	r0, #1
   81cae:	2802      	cmp	r0, #2
   81cb0:	d80f      	bhi.n	81cd2 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81cb2:	b192      	cbz	r2, 81cda <_write+0x36>
   81cb4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81cb6:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81cf4 <_write+0x50>
   81cba:	4f0d      	ldr	r7, [pc, #52]	; (81cf0 <_write+0x4c>)
   81cbc:	f8d8 0000 	ldr.w	r0, [r8]
   81cc0:	5d31      	ldrb	r1, [r6, r4]
   81cc2:	683b      	ldr	r3, [r7, #0]
   81cc4:	4798      	blx	r3
   81cc6:	2800      	cmp	r0, #0
   81cc8:	db0a      	blt.n	81ce0 <_write+0x3c>
			return -1;
		}
		++nChars;
   81cca:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81ccc:	42a5      	cmp	r5, r4
   81cce:	d1f5      	bne.n	81cbc <_write+0x18>
   81cd0:	e00a      	b.n	81ce8 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81cd2:	f04f 30ff 	mov.w	r0, #4294967295
   81cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81cda:	2000      	movs	r0, #0
   81cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81ce0:	f04f 30ff 	mov.w	r0, #4294967295
   81ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81ce8:	4620      	mov	r0, r4
	}
	return nChars;
}
   81cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81cee:	bf00      	nop
   81cf0:	2007abc0 	.word	0x2007abc0
   81cf4:	2007abc4 	.word	0x2007abc4

00081cf8 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81cf8:	b4f0      	push	{r4, r5, r6, r7}
   81cfa:	b08c      	sub	sp, #48	; 0x30
   81cfc:	4607      	mov	r7, r0
   81cfe:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81d00:	ac01      	add	r4, sp, #4
   81d02:	4d12      	ldr	r5, [pc, #72]	; (81d4c <pwm_clocks_generate+0x54>)
   81d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81d0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81d10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81d14:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81d16:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81d18:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81d1c:	fbb6 f4f4 	udiv	r4, r6, r4
   81d20:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81d24:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81d28:	d903      	bls.n	81d32 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81d2a:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81d2c:	2b0b      	cmp	r3, #11
   81d2e:	d1f3      	bne.n	81d18 <pwm_clocks_generate+0x20>
   81d30:	e004      	b.n	81d3c <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81d32:	2b0a      	cmp	r3, #10
   81d34:	d805      	bhi.n	81d42 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   81d36:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   81d3a:	e004      	b.n	81d46 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81d3c:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81d40:	e001      	b.n	81d46 <pwm_clocks_generate+0x4e>
   81d42:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   81d46:	b00c      	add	sp, #48	; 0x30
   81d48:	bcf0      	pop	{r4, r5, r6, r7}
   81d4a:	4770      	bx	lr
   81d4c:	000861e0 	.word	0x000861e0

00081d50 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81d50:	b570      	push	{r4, r5, r6, lr}
   81d52:	4606      	mov	r6, r0
   81d54:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81d56:	6808      	ldr	r0, [r1, #0]
   81d58:	b140      	cbz	r0, 81d6c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   81d5a:	6889      	ldr	r1, [r1, #8]
   81d5c:	4b0b      	ldr	r3, [pc, #44]	; (81d8c <pwm_init+0x3c>)
   81d5e:	4798      	blx	r3
   81d60:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81d62:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81d66:	4298      	cmp	r0, r3
   81d68:	d101      	bne.n	81d6e <pwm_init+0x1e>
   81d6a:	e00e      	b.n	81d8a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81d6c:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81d6e:	6860      	ldr	r0, [r4, #4]
   81d70:	b140      	cbz	r0, 81d84 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81d72:	68a1      	ldr	r1, [r4, #8]
   81d74:	4b05      	ldr	r3, [pc, #20]	; (81d8c <pwm_init+0x3c>)
   81d76:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   81d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81d7c:	4298      	cmp	r0, r3
   81d7e:	d004      	beq.n	81d8a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81d80:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81d84:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81d86:	2000      	movs	r0, #0
   81d88:	bd70      	pop	{r4, r5, r6, pc}
}
   81d8a:	bd70      	pop	{r4, r5, r6, pc}
   81d8c:	00081cf9 	.word	0x00081cf9

00081d90 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81d90:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81d92:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81d94:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81d96:	684a      	ldr	r2, [r1, #4]
   81d98:	f002 020f 	and.w	r2, r2, #15
   81d9c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81d9e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81da0:	432c      	orrs	r4, r5
   81da2:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81da4:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81da8:	7d8a      	ldrb	r2, [r1, #22]
   81daa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81dae:	7dca      	ldrb	r2, [r1, #23]
   81db0:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81db4:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81db6:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81dba:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81dbe:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81dc2:	68cc      	ldr	r4, [r1, #12]
   81dc4:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81dc8:	690c      	ldr	r4, [r1, #16]
   81dca:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   81dce:	7d8a      	ldrb	r2, [r1, #22]
   81dd0:	b13a      	cbz	r2, 81de2 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   81dd2:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81dd4:	8b4a      	ldrh	r2, [r1, #26]
   81dd6:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81dda:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   81dde:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   81de2:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81de4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81de8:	409a      	lsls	r2, r3
   81dea:	43d2      	mvns	r2, r2
   81dec:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   81dee:	7fce      	ldrb	r6, [r1, #31]
   81df0:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   81df2:	7f8c      	ldrb	r4, [r1, #30]
   81df4:	409c      	lsls	r4, r3
   81df6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81dfa:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81dfc:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81dfe:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81e00:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81e02:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81e06:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81e08:	f891 4020 	ldrb.w	r4, [r1, #32]
   81e0c:	409c      	lsls	r4, r3
   81e0e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81e12:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81e14:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81e16:	2201      	movs	r2, #1
   81e18:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81e1a:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81e1e:	b11c      	cbz	r4, 81e28 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81e20:	6a04      	ldr	r4, [r0, #32]
   81e22:	4314      	orrs	r4, r2
   81e24:	6204      	str	r4, [r0, #32]
   81e26:	e003      	b.n	81e30 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81e28:	6a04      	ldr	r4, [r0, #32]
   81e2a:	ea24 0402 	bic.w	r4, r4, r2
   81e2e:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81e30:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81e34:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81e36:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81e38:	bf0c      	ite	eq
   81e3a:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81e3c:	4394      	bicne	r4, r2
   81e3e:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81e40:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81e44:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81e46:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81e48:	bf0c      	ite	eq
   81e4a:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81e4e:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81e52:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81e54:	2b03      	cmp	r3, #3
   81e56:	d80c      	bhi.n	81e72 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   81e58:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   81e5a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81e5c:	22ff      	movs	r2, #255	; 0xff
   81e5e:	409a      	lsls	r2, r3
   81e60:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81e64:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81e68:	fa01 f303 	lsl.w	r3, r1, r3
   81e6c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81e6e:	66c3      	str	r3, [r0, #108]	; 0x6c
   81e70:	e00c      	b.n	81e8c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81e72:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81e74:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81e76:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81e78:	22ff      	movs	r2, #255	; 0xff
   81e7a:	409a      	lsls	r2, r3
   81e7c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81e80:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81e84:	fa01 f303 	lsl.w	r3, r1, r3
   81e88:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   81e8a:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81e8c:	2000      	movs	r0, #0
   81e8e:	bc70      	pop	{r4, r5, r6}
   81e90:	4770      	bx	lr
   81e92:	bf00      	nop

00081e94 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81e94:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81e96:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81e98:	690b      	ldr	r3, [r1, #16]
   81e9a:	4293      	cmp	r3, r2
   81e9c:	d306      	bcc.n	81eac <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81e9e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81ea0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81ea4:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81ea8:	2000      	movs	r0, #0
   81eaa:	e001      	b.n	81eb0 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81eac:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
   81eb4:	4770      	bx	lr
   81eb6:	bf00      	nop

00081eb8 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   81eb8:	2301      	movs	r3, #1
   81eba:	fa03 f101 	lsl.w	r1, r3, r1
   81ebe:	6041      	str	r1, [r0, #4]
   81ec0:	4770      	bx	lr
   81ec2:	bf00      	nop

00081ec4 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81ec4:	2301      	movs	r3, #1
   81ec6:	fa03 f101 	lsl.w	r1, r3, r1
   81eca:	6081      	str	r1, [r0, #8]
   81ecc:	4770      	bx	lr
   81ece:	bf00      	nop

00081ed0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81ed0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81ed2:	23ac      	movs	r3, #172	; 0xac
   81ed4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81ed6:	680a      	ldr	r2, [r1, #0]
   81ed8:	684b      	ldr	r3, [r1, #4]
   81eda:	fbb2 f3f3 	udiv	r3, r2, r3
   81ede:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81ee0:	1e5c      	subs	r4, r3, #1
   81ee2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81ee6:	4294      	cmp	r4, r2
   81ee8:	d80a      	bhi.n	81f00 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81eea:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81eec:	688b      	ldr	r3, [r1, #8]
   81eee:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81ef0:	f240 2302 	movw	r3, #514	; 0x202
   81ef4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81ef8:	2350      	movs	r3, #80	; 0x50
   81efa:	6003      	str	r3, [r0, #0]

	return 0;
   81efc:	2000      	movs	r0, #0
   81efe:	e000      	b.n	81f02 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81f00:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81f02:	f85d 4b04 	ldr.w	r4, [sp], #4
   81f06:	4770      	bx	lr

00081f08 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81f08:	6943      	ldr	r3, [r0, #20]
   81f0a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81f0e:	bf1a      	itte	ne
   81f10:	61c1      	strne	r1, [r0, #28]
	return 0;
   81f12:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81f14:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81f16:	4770      	bx	lr

00081f18 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81f18:	6943      	ldr	r3, [r0, #20]
   81f1a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81f1e:	bf1d      	ittte	ne
   81f20:	6983      	ldrne	r3, [r0, #24]
   81f22:	700b      	strbne	r3, [r1, #0]
	return 0;
   81f24:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81f26:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81f28:	4770      	bx	lr
   81f2a:	bf00      	nop

00081f2c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81f2c:	6943      	ldr	r3, [r0, #20]
   81f2e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81f32:	bf1d      	ittte	ne
   81f34:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81f38:	61c1      	strne	r1, [r0, #28]
	return 0;
   81f3a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81f3c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81f3e:	4770      	bx	lr

00081f40 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81f40:	6943      	ldr	r3, [r0, #20]
   81f42:	f013 0f01 	tst.w	r3, #1
   81f46:	d005      	beq.n	81f54 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81f48:	6983      	ldr	r3, [r0, #24]
   81f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   81f4e:	600b      	str	r3, [r1, #0]

	return 0;
   81f50:	2000      	movs	r0, #0
   81f52:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81f54:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81f56:	4770      	bx	lr

00081f58 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81f58:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81f5a:	480e      	ldr	r0, [pc, #56]	; (81f94 <sysclk_init+0x3c>)
   81f5c:	4b0e      	ldr	r3, [pc, #56]	; (81f98 <sysclk_init+0x40>)
   81f5e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81f60:	2000      	movs	r0, #0
   81f62:	213e      	movs	r1, #62	; 0x3e
   81f64:	4b0d      	ldr	r3, [pc, #52]	; (81f9c <sysclk_init+0x44>)
   81f66:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81f68:	4c0d      	ldr	r4, [pc, #52]	; (81fa0 <sysclk_init+0x48>)
   81f6a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81f6c:	2800      	cmp	r0, #0
   81f6e:	d0fc      	beq.n	81f6a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81f70:	4b0c      	ldr	r3, [pc, #48]	; (81fa4 <sysclk_init+0x4c>)
   81f72:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81f74:	4a0c      	ldr	r2, [pc, #48]	; (81fa8 <sysclk_init+0x50>)
   81f76:	4b0d      	ldr	r3, [pc, #52]	; (81fac <sysclk_init+0x54>)
   81f78:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81f7a:	4c0d      	ldr	r4, [pc, #52]	; (81fb0 <sysclk_init+0x58>)
   81f7c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81f7e:	2800      	cmp	r0, #0
   81f80:	d0fc      	beq.n	81f7c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81f82:	2010      	movs	r0, #16
   81f84:	4b0b      	ldr	r3, [pc, #44]	; (81fb4 <sysclk_init+0x5c>)
   81f86:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81f88:	4b0b      	ldr	r3, [pc, #44]	; (81fb8 <sysclk_init+0x60>)
   81f8a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81f8c:	4801      	ldr	r0, [pc, #4]	; (81f94 <sysclk_init+0x3c>)
   81f8e:	4b02      	ldr	r3, [pc, #8]	; (81f98 <sysclk_init+0x40>)
   81f90:	4798      	blx	r3
   81f92:	bd10      	pop	{r4, pc}
   81f94:	0501bd00 	.word	0x0501bd00
   81f98:	00082685 	.word	0x00082685
   81f9c:	000823d9 	.word	0x000823d9
   81fa0:	0008242d 	.word	0x0008242d
   81fa4:	0008243d 	.word	0x0008243d
   81fa8:	200d3f01 	.word	0x200d3f01
   81fac:	400e0600 	.word	0x400e0600
   81fb0:	0008244d 	.word	0x0008244d
   81fb4:	00082375 	.word	0x00082375
   81fb8:	00082569 	.word	0x00082569

00081fbc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81fbc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81fbe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81fc2:	4b13      	ldr	r3, [pc, #76]	; (82010 <board_init+0x54>)
   81fc4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81fc6:	200b      	movs	r0, #11
   81fc8:	4c12      	ldr	r4, [pc, #72]	; (82014 <board_init+0x58>)
   81fca:	47a0      	blx	r4
   81fcc:	200c      	movs	r0, #12
   81fce:	47a0      	blx	r4
   81fd0:	200d      	movs	r0, #13
   81fd2:	47a0      	blx	r4
   81fd4:	200e      	movs	r0, #14
   81fd6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81fd8:	203b      	movs	r0, #59	; 0x3b
   81fda:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81fde:	4c0e      	ldr	r4, [pc, #56]	; (82018 <board_init+0x5c>)
   81fe0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81fe2:	2055      	movs	r0, #85	; 0x55
   81fe4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81fe8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81fea:	2056      	movs	r0, #86	; 0x56
   81fec:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81ff0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81ff2:	2068      	movs	r0, #104	; 0x68
   81ff4:	4909      	ldr	r1, [pc, #36]	; (8201c <board_init+0x60>)
   81ff6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81ff8:	205c      	movs	r0, #92	; 0x5c
   81ffa:	4909      	ldr	r1, [pc, #36]	; (82020 <board_init+0x64>)
   81ffc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81ffe:	4809      	ldr	r0, [pc, #36]	; (82024 <board_init+0x68>)
   82000:	f44f 7140 	mov.w	r1, #768	; 0x300
   82004:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   82008:	4b07      	ldr	r3, [pc, #28]	; (82028 <board_init+0x6c>)
   8200a:	4798      	blx	r3
   8200c:	bd10      	pop	{r4, pc}
   8200e:	bf00      	nop
   82010:	400e1a50 	.word	0x400e1a50
   82014:	0008245d 	.word	0x0008245d
   82018:	00082159 	.word	0x00082159
   8201c:	28000079 	.word	0x28000079
   82020:	28000001 	.word	0x28000001
   82024:	400e0e00 	.word	0x400e0e00
   82028:	0008222d 	.word	0x0008222d

0008202c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8202c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8202e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82032:	d016      	beq.n	82062 <pio_set_peripheral+0x36>
   82034:	d804      	bhi.n	82040 <pio_set_peripheral+0x14>
   82036:	b1c1      	cbz	r1, 8206a <pio_set_peripheral+0x3e>
   82038:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8203c:	d00a      	beq.n	82054 <pio_set_peripheral+0x28>
   8203e:	e013      	b.n	82068 <pio_set_peripheral+0x3c>
   82040:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82044:	d011      	beq.n	8206a <pio_set_peripheral+0x3e>
   82046:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8204a:	d00e      	beq.n	8206a <pio_set_peripheral+0x3e>
   8204c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82050:	d10a      	bne.n	82068 <pio_set_peripheral+0x3c>
   82052:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82054:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82056:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82058:	400b      	ands	r3, r1
   8205a:	ea23 0302 	bic.w	r3, r3, r2
   8205e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82060:	e002      	b.n	82068 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82062:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82064:	4313      	orrs	r3, r2
   82066:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82068:	6042      	str	r2, [r0, #4]
   8206a:	4770      	bx	lr

0008206c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8206c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8206e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82072:	bf14      	ite	ne
   82074:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82076:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82078:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8207c:	bf14      	ite	ne
   8207e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82080:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82082:	f012 0f02 	tst.w	r2, #2
   82086:	d002      	beq.n	8208e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82088:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8208c:	e004      	b.n	82098 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8208e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82092:	bf18      	it	ne
   82094:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82098:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8209a:	6001      	str	r1, [r0, #0]
   8209c:	4770      	bx	lr
   8209e:	bf00      	nop

000820a0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   820a0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   820a2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   820a4:	9c01      	ldr	r4, [sp, #4]
   820a6:	b10c      	cbz	r4, 820ac <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   820a8:	6641      	str	r1, [r0, #100]	; 0x64
   820aa:	e000      	b.n	820ae <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   820ac:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   820ae:	b10b      	cbz	r3, 820b4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   820b0:	6501      	str	r1, [r0, #80]	; 0x50
   820b2:	e000      	b.n	820b6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   820b4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   820b6:	b10a      	cbz	r2, 820bc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   820b8:	6301      	str	r1, [r0, #48]	; 0x30
   820ba:	e000      	b.n	820be <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   820bc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   820be:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   820c0:	6001      	str	r1, [r0, #0]
}
   820c2:	f85d 4b04 	ldr.w	r4, [sp], #4
   820c6:	4770      	bx	lr

000820c8 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
   820c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   820ca:	b083      	sub	sp, #12
   820cc:	4607      	mov	r7, r0
   820ce:	460c      	mov	r4, r1
   820d0:	4616      	mov	r6, r2
   820d2:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
   820d4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   820d8:	d01a      	beq.n	82110 <pio_configure+0x48>
   820da:	d806      	bhi.n	820ea <pio_configure+0x22>
   820dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   820e0:	d00a      	beq.n	820f8 <pio_configure+0x30>
   820e2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   820e6:	d007      	beq.n	820f8 <pio_configure+0x30>
   820e8:	e028      	b.n	8213c <pio_configure+0x74>
   820ea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   820ee:	d015      	beq.n	8211c <pio_configure+0x54>
   820f0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   820f4:	d012      	beq.n	8211c <pio_configure+0x54>
   820f6:	e021      	b.n	8213c <pio_configure+0x74>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
   820f8:	4638      	mov	r0, r7
   820fa:	4621      	mov	r1, r4
   820fc:	4632      	mov	r2, r6
   820fe:	4b11      	ldr	r3, [pc, #68]	; (82144 <pio_configure+0x7c>)
   82100:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82102:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82106:	bf14      	ite	ne
   82108:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8210a:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8210c:	2001      	movs	r0, #1
   8210e:	e016      	b.n	8213e <pio_configure+0x76>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
   82110:	4611      	mov	r1, r2
   82112:	461a      	mov	r2, r3
   82114:	4b0c      	ldr	r3, [pc, #48]	; (82148 <pio_configure+0x80>)
   82116:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82118:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
   8211a:	e010      	b.n	8213e <pio_configure+0x76>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
   8211c:	f005 0301 	and.w	r3, r5, #1
   82120:	9300      	str	r3, [sp, #0]
   82122:	4638      	mov	r0, r7
   82124:	4631      	mov	r1, r6
   82126:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8212a:	bf14      	ite	ne
   8212c:	2200      	movne	r2, #0
   8212e:	2201      	moveq	r2, #1
   82130:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82134:	4c05      	ldr	r4, [pc, #20]	; (8214c <pio_configure+0x84>)
   82136:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82138:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
   8213a:	e000      	b.n	8213e <pio_configure+0x76>

	default:
		return 0;
   8213c:	2000      	movs	r0, #0
	}

	return 1;
}
   8213e:	b003      	add	sp, #12
   82140:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82142:	bf00      	nop
   82144:	0008202d 	.word	0x0008202d
   82148:	0008206d 	.word	0x0008206d
   8214c:	000820a1 	.word	0x000820a1

00082150 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82150:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82152:	4770      	bx	lr

00082154 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82154:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82156:	4770      	bx	lr

00082158 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82158:	b570      	push	{r4, r5, r6, lr}
   8215a:	b082      	sub	sp, #8
   8215c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8215e:	0944      	lsrs	r4, r0, #5
   82160:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82164:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82168:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8216a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8216e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82172:	d030      	beq.n	821d6 <pio_configure_pin+0x7e>
   82174:	d806      	bhi.n	82184 <pio_configure_pin+0x2c>
   82176:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8217a:	d00a      	beq.n	82192 <pio_configure_pin+0x3a>
   8217c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82180:	d018      	beq.n	821b4 <pio_configure_pin+0x5c>
   82182:	e049      	b.n	82218 <pio_configure_pin+0xc0>
   82184:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82188:	d030      	beq.n	821ec <pio_configure_pin+0x94>
   8218a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8218e:	d02d      	beq.n	821ec <pio_configure_pin+0x94>
   82190:	e042      	b.n	82218 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82192:	f000 001f 	and.w	r0, r0, #31
   82196:	2401      	movs	r4, #1
   82198:	4084      	lsls	r4, r0
   8219a:	4630      	mov	r0, r6
   8219c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   821a0:	4622      	mov	r2, r4
   821a2:	4b1f      	ldr	r3, [pc, #124]	; (82220 <pio_configure_pin+0xc8>)
   821a4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821a6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   821aa:	bf14      	ite	ne
   821ac:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821ae:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   821b0:	2001      	movs	r0, #1
   821b2:	e032      	b.n	8221a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   821b4:	f000 001f 	and.w	r0, r0, #31
   821b8:	2401      	movs	r4, #1
   821ba:	4084      	lsls	r4, r0
   821bc:	4630      	mov	r0, r6
   821be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   821c2:	4622      	mov	r2, r4
   821c4:	4b16      	ldr	r3, [pc, #88]	; (82220 <pio_configure_pin+0xc8>)
   821c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   821cc:	bf14      	ite	ne
   821ce:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821d0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   821d2:	2001      	movs	r0, #1
   821d4:	e021      	b.n	8221a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   821d6:	f000 011f 	and.w	r1, r0, #31
   821da:	2401      	movs	r4, #1
   821dc:	4630      	mov	r0, r6
   821de:	fa04 f101 	lsl.w	r1, r4, r1
   821e2:	462a      	mov	r2, r5
   821e4:	4b0f      	ldr	r3, [pc, #60]	; (82224 <pio_configure_pin+0xcc>)
   821e6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   821e8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   821ea:	e016      	b.n	8221a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   821ec:	f000 011f 	and.w	r1, r0, #31
   821f0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   821f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   821f6:	ea05 0304 	and.w	r3, r5, r4
   821fa:	9300      	str	r3, [sp, #0]
   821fc:	4630      	mov	r0, r6
   821fe:	fa04 f101 	lsl.w	r1, r4, r1
   82202:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82206:	bf14      	ite	ne
   82208:	2200      	movne	r2, #0
   8220a:	2201      	moveq	r2, #1
   8220c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82210:	4d05      	ldr	r5, [pc, #20]	; (82228 <pio_configure_pin+0xd0>)
   82212:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82214:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82216:	e000      	b.n	8221a <pio_configure_pin+0xc2>

	default:
		return 0;
   82218:	2000      	movs	r0, #0
	}

	return 1;
}
   8221a:	b002      	add	sp, #8
   8221c:	bd70      	pop	{r4, r5, r6, pc}
   8221e:	bf00      	nop
   82220:	0008202d 	.word	0x0008202d
   82224:	0008206d 	.word	0x0008206d
   82228:	000820a1 	.word	0x000820a1

0008222c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8222c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8222e:	b083      	sub	sp, #12
   82230:	4607      	mov	r7, r0
   82232:	460e      	mov	r6, r1
   82234:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82236:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8223a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8223e:	d026      	beq.n	8228e <pio_configure_pin_group+0x62>
   82240:	d806      	bhi.n	82250 <pio_configure_pin_group+0x24>
   82242:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82246:	d00a      	beq.n	8225e <pio_configure_pin_group+0x32>
   82248:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8224c:	d013      	beq.n	82276 <pio_configure_pin_group+0x4a>
   8224e:	e034      	b.n	822ba <pio_configure_pin_group+0x8e>
   82250:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82254:	d01f      	beq.n	82296 <pio_configure_pin_group+0x6a>
   82256:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8225a:	d01c      	beq.n	82296 <pio_configure_pin_group+0x6a>
   8225c:	e02d      	b.n	822ba <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8225e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82262:	4632      	mov	r2, r6
   82264:	4b16      	ldr	r3, [pc, #88]	; (822c0 <pio_configure_pin_group+0x94>)
   82266:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82268:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8226c:	bf14      	ite	ne
   8226e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82270:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82272:	2001      	movs	r0, #1
   82274:	e022      	b.n	822bc <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82276:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8227a:	4632      	mov	r2, r6
   8227c:	4b10      	ldr	r3, [pc, #64]	; (822c0 <pio_configure_pin_group+0x94>)
   8227e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82280:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82284:	bf14      	ite	ne
   82286:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82288:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8228a:	2001      	movs	r0, #1
   8228c:	e016      	b.n	822bc <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8228e:	4b0d      	ldr	r3, [pc, #52]	; (822c4 <pio_configure_pin_group+0x98>)
   82290:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82292:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82294:	e012      	b.n	822bc <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82296:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8229a:	f005 0301 	and.w	r3, r5, #1
   8229e:	9300      	str	r3, [sp, #0]
   822a0:	4638      	mov	r0, r7
   822a2:	4631      	mov	r1, r6
   822a4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   822a8:	bf14      	ite	ne
   822aa:	2200      	movne	r2, #0
   822ac:	2201      	moveq	r2, #1
   822ae:	f3c5 0380 	ubfx	r3, r5, #2, #1
   822b2:	4c05      	ldr	r4, [pc, #20]	; (822c8 <pio_configure_pin_group+0x9c>)
   822b4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   822b6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   822b8:	e000      	b.n	822bc <pio_configure_pin_group+0x90>

	default:
		return 0;
   822ba:	2000      	movs	r0, #0
	}

	return 1;
}
   822bc:	b003      	add	sp, #12
   822be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   822c0:	0008202d 	.word	0x0008202d
   822c4:	0008206d 	.word	0x0008206d
   822c8:	000820a1 	.word	0x000820a1

000822cc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   822cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822d0:	4604      	mov	r4, r0
   822d2:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   822d4:	4b10      	ldr	r3, [pc, #64]	; (82318 <pio_handler_process+0x4c>)
   822d6:	4798      	blx	r3
   822d8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   822da:	4620      	mov	r0, r4
   822dc:	4b0f      	ldr	r3, [pc, #60]	; (8231c <pio_handler_process+0x50>)
   822de:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   822e0:	4005      	ands	r5, r0
   822e2:	d017      	beq.n	82314 <pio_handler_process+0x48>
   822e4:	4f0e      	ldr	r7, [pc, #56]	; (82320 <pio_handler_process+0x54>)
   822e6:	f107 040c 	add.w	r4, r7, #12
   822ea:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   822ec:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   822f0:	42b3      	cmp	r3, r6
   822f2:	d10a      	bne.n	8230a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   822f4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   822f8:	4229      	tst	r1, r5
   822fa:	d006      	beq.n	8230a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   822fc:	6823      	ldr	r3, [r4, #0]
   822fe:	4630      	mov	r0, r6
   82300:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82302:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82306:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8230a:	42bc      	cmp	r4, r7
   8230c:	d002      	beq.n	82314 <pio_handler_process+0x48>
   8230e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82310:	2d00      	cmp	r5, #0
   82312:	d1eb      	bne.n	822ec <pio_handler_process+0x20>
   82314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82318:	00082151 	.word	0x00082151
   8231c:	00082155 	.word	0x00082155
   82320:	2007aaec 	.word	0x2007aaec

00082324 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82324:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82326:	4802      	ldr	r0, [pc, #8]	; (82330 <PIOA_Handler+0xc>)
   82328:	210b      	movs	r1, #11
   8232a:	4b02      	ldr	r3, [pc, #8]	; (82334 <PIOA_Handler+0x10>)
   8232c:	4798      	blx	r3
   8232e:	bd08      	pop	{r3, pc}
   82330:	400e0e00 	.word	0x400e0e00
   82334:	000822cd 	.word	0x000822cd

00082338 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82338:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8233a:	4802      	ldr	r0, [pc, #8]	; (82344 <PIOB_Handler+0xc>)
   8233c:	210c      	movs	r1, #12
   8233e:	4b02      	ldr	r3, [pc, #8]	; (82348 <PIOB_Handler+0x10>)
   82340:	4798      	blx	r3
   82342:	bd08      	pop	{r3, pc}
   82344:	400e1000 	.word	0x400e1000
   82348:	000822cd 	.word	0x000822cd

0008234c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8234c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8234e:	4802      	ldr	r0, [pc, #8]	; (82358 <PIOC_Handler+0xc>)
   82350:	210d      	movs	r1, #13
   82352:	4b02      	ldr	r3, [pc, #8]	; (8235c <PIOC_Handler+0x10>)
   82354:	4798      	blx	r3
   82356:	bd08      	pop	{r3, pc}
   82358:	400e1200 	.word	0x400e1200
   8235c:	000822cd 	.word	0x000822cd

00082360 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82360:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82362:	4802      	ldr	r0, [pc, #8]	; (8236c <PIOD_Handler+0xc>)
   82364:	210e      	movs	r1, #14
   82366:	4b02      	ldr	r3, [pc, #8]	; (82370 <PIOD_Handler+0x10>)
   82368:	4798      	blx	r3
   8236a:	bd08      	pop	{r3, pc}
   8236c:	400e1400 	.word	0x400e1400
   82370:	000822cd 	.word	0x000822cd

00082374 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82374:	4b17      	ldr	r3, [pc, #92]	; (823d4 <pmc_switch_mck_to_pllack+0x60>)
   82376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82378:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8237c:	4310      	orrs	r0, r2
   8237e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82382:	f013 0f08 	tst.w	r3, #8
   82386:	d109      	bne.n	8239c <pmc_switch_mck_to_pllack+0x28>
   82388:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8238c:	4911      	ldr	r1, [pc, #68]	; (823d4 <pmc_switch_mck_to_pllack+0x60>)
   8238e:	e001      	b.n	82394 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82390:	3b01      	subs	r3, #1
   82392:	d019      	beq.n	823c8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82394:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82396:	f012 0f08 	tst.w	r2, #8
   8239a:	d0f9      	beq.n	82390 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8239c:	4b0d      	ldr	r3, [pc, #52]	; (823d4 <pmc_switch_mck_to_pllack+0x60>)
   8239e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   823a0:	f022 0203 	bic.w	r2, r2, #3
   823a4:	f042 0202 	orr.w	r2, r2, #2
   823a8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823aa:	6e98      	ldr	r0, [r3, #104]	; 0x68
   823ac:	f010 0008 	ands.w	r0, r0, #8
   823b0:	d10c      	bne.n	823cc <pmc_switch_mck_to_pllack+0x58>
   823b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   823b6:	4907      	ldr	r1, [pc, #28]	; (823d4 <pmc_switch_mck_to_pllack+0x60>)
   823b8:	e001      	b.n	823be <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   823ba:	3b01      	subs	r3, #1
   823bc:	d008      	beq.n	823d0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   823c0:	f012 0f08 	tst.w	r2, #8
   823c4:	d0f9      	beq.n	823ba <pmc_switch_mck_to_pllack+0x46>
   823c6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   823c8:	2001      	movs	r0, #1
   823ca:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   823cc:	2000      	movs	r0, #0
   823ce:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   823d0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   823d2:	4770      	bx	lr
   823d4:	400e0600 	.word	0x400e0600

000823d8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   823d8:	b138      	cbz	r0, 823ea <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   823da:	4911      	ldr	r1, [pc, #68]	; (82420 <pmc_switch_mainck_to_xtal+0x48>)
   823dc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   823de:	4a11      	ldr	r2, [pc, #68]	; (82424 <pmc_switch_mainck_to_xtal+0x4c>)
   823e0:	401a      	ands	r2, r3
   823e2:	4b11      	ldr	r3, [pc, #68]	; (82428 <pmc_switch_mainck_to_xtal+0x50>)
   823e4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   823e6:	620b      	str	r3, [r1, #32]
   823e8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   823ea:	4a0d      	ldr	r2, [pc, #52]	; (82420 <pmc_switch_mainck_to_xtal+0x48>)
   823ec:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   823ee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   823f2:	f023 0303 	bic.w	r3, r3, #3
   823f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   823fa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   823fe:	0209      	lsls	r1, r1, #8
   82400:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82402:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82404:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82406:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82408:	f013 0f01 	tst.w	r3, #1
   8240c:	d0fb      	beq.n	82406 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8240e:	4a04      	ldr	r2, [pc, #16]	; (82420 <pmc_switch_mainck_to_xtal+0x48>)
   82410:	6a13      	ldr	r3, [r2, #32]
   82412:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82416:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8241a:	6213      	str	r3, [r2, #32]
   8241c:	4770      	bx	lr
   8241e:	bf00      	nop
   82420:	400e0600 	.word	0x400e0600
   82424:	fec8fffc 	.word	0xfec8fffc
   82428:	01370002 	.word	0x01370002

0008242c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8242c:	4b02      	ldr	r3, [pc, #8]	; (82438 <pmc_osc_is_ready_mainck+0xc>)
   8242e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82430:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82434:	4770      	bx	lr
   82436:	bf00      	nop
   82438:	400e0600 	.word	0x400e0600

0008243c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8243c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82440:	4b01      	ldr	r3, [pc, #4]	; (82448 <pmc_disable_pllack+0xc>)
   82442:	629a      	str	r2, [r3, #40]	; 0x28
   82444:	4770      	bx	lr
   82446:	bf00      	nop
   82448:	400e0600 	.word	0x400e0600

0008244c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8244c:	4b02      	ldr	r3, [pc, #8]	; (82458 <pmc_is_locked_pllack+0xc>)
   8244e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82450:	f000 0002 	and.w	r0, r0, #2
   82454:	4770      	bx	lr
   82456:	bf00      	nop
   82458:	400e0600 	.word	0x400e0600

0008245c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8245c:	282c      	cmp	r0, #44	; 0x2c
   8245e:	d820      	bhi.n	824a2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82460:	281f      	cmp	r0, #31
   82462:	d80d      	bhi.n	82480 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82464:	4b12      	ldr	r3, [pc, #72]	; (824b0 <pmc_enable_periph_clk+0x54>)
   82466:	699a      	ldr	r2, [r3, #24]
   82468:	2301      	movs	r3, #1
   8246a:	4083      	lsls	r3, r0
   8246c:	401a      	ands	r2, r3
   8246e:	4293      	cmp	r3, r2
   82470:	d019      	beq.n	824a6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82472:	2301      	movs	r3, #1
   82474:	fa03 f000 	lsl.w	r0, r3, r0
   82478:	4b0d      	ldr	r3, [pc, #52]	; (824b0 <pmc_enable_periph_clk+0x54>)
   8247a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8247c:	2000      	movs	r0, #0
   8247e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82480:	4b0b      	ldr	r3, [pc, #44]	; (824b0 <pmc_enable_periph_clk+0x54>)
   82482:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
   82486:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82488:	2301      	movs	r3, #1
   8248a:	4083      	lsls	r3, r0
   8248c:	401a      	ands	r2, r3
   8248e:	4293      	cmp	r3, r2
   82490:	d00b      	beq.n	824aa <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82492:	2301      	movs	r3, #1
   82494:	fa03 f000 	lsl.w	r0, r3, r0
   82498:	4b05      	ldr	r3, [pc, #20]	; (824b0 <pmc_enable_periph_clk+0x54>)
   8249a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8249e:	2000      	movs	r0, #0
   824a0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   824a2:	2001      	movs	r0, #1
   824a4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   824a6:	2000      	movs	r0, #0
   824a8:	4770      	bx	lr
   824aa:	2000      	movs	r0, #0
}
   824ac:	4770      	bx	lr
   824ae:	bf00      	nop
   824b0:	400e0600 	.word	0x400e0600

000824b4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   824b4:	e7fe      	b.n	824b4 <Dummy_Handler>
   824b6:	bf00      	nop

000824b8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   824b8:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   824ba:	4b1e      	ldr	r3, [pc, #120]	; (82534 <Reset_Handler+0x7c>)
   824bc:	4a1e      	ldr	r2, [pc, #120]	; (82538 <Reset_Handler+0x80>)
   824be:	429a      	cmp	r2, r3
   824c0:	d003      	beq.n	824ca <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   824c2:	4b1e      	ldr	r3, [pc, #120]	; (8253c <Reset_Handler+0x84>)
   824c4:	4a1b      	ldr	r2, [pc, #108]	; (82534 <Reset_Handler+0x7c>)
   824c6:	429a      	cmp	r2, r3
   824c8:	d304      	bcc.n	824d4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   824ca:	4b1d      	ldr	r3, [pc, #116]	; (82540 <Reset_Handler+0x88>)
   824cc:	4a1d      	ldr	r2, [pc, #116]	; (82544 <Reset_Handler+0x8c>)
   824ce:	429a      	cmp	r2, r3
   824d0:	d30f      	bcc.n	824f2 <Reset_Handler+0x3a>
   824d2:	e01a      	b.n	8250a <Reset_Handler+0x52>
   824d4:	4b1c      	ldr	r3, [pc, #112]	; (82548 <Reset_Handler+0x90>)
   824d6:	4c1d      	ldr	r4, [pc, #116]	; (8254c <Reset_Handler+0x94>)
   824d8:	1ae4      	subs	r4, r4, r3
   824da:	f024 0403 	bic.w	r4, r4, #3
   824de:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   824e0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   824e2:	4814      	ldr	r0, [pc, #80]	; (82534 <Reset_Handler+0x7c>)
   824e4:	4914      	ldr	r1, [pc, #80]	; (82538 <Reset_Handler+0x80>)
   824e6:	585a      	ldr	r2, [r3, r1]
   824e8:	501a      	str	r2, [r3, r0]
   824ea:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   824ec:	42a3      	cmp	r3, r4
   824ee:	d1fa      	bne.n	824e6 <Reset_Handler+0x2e>
   824f0:	e7eb      	b.n	824ca <Reset_Handler+0x12>
   824f2:	4b17      	ldr	r3, [pc, #92]	; (82550 <Reset_Handler+0x98>)
   824f4:	4917      	ldr	r1, [pc, #92]	; (82554 <Reset_Handler+0x9c>)
   824f6:	1ac9      	subs	r1, r1, r3
   824f8:	f021 0103 	bic.w	r1, r1, #3
   824fc:	1d1a      	adds	r2, r3, #4
   824fe:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82500:	2200      	movs	r2, #0
   82502:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82506:	428b      	cmp	r3, r1
   82508:	d1fb      	bne.n	82502 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8250a:	4a13      	ldr	r2, [pc, #76]	; (82558 <Reset_Handler+0xa0>)
   8250c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82510:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82514:	4911      	ldr	r1, [pc, #68]	; (8255c <Reset_Handler+0xa4>)
   82516:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82518:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   8251c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82520:	d203      	bcs.n	8252a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82522:	688a      	ldr	r2, [r1, #8]
   82524:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82528:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8252a:	4b0d      	ldr	r3, [pc, #52]	; (82560 <Reset_Handler+0xa8>)
   8252c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8252e:	4b0d      	ldr	r3, [pc, #52]	; (82564 <Reset_Handler+0xac>)
   82530:	4798      	blx	r3
   82532:	e7fe      	b.n	82532 <Reset_Handler+0x7a>
   82534:	20070000 	.word	0x20070000
   82538:	000862f8 	.word	0x000862f8
   8253c:	20070874 	.word	0x20070874
   82540:	2007abcc 	.word	0x2007abcc
   82544:	20070878 	.word	0x20070878
   82548:	20070004 	.word	0x20070004
   8254c:	20070877 	.word	0x20070877
   82550:	20070874 	.word	0x20070874
   82554:	2007abc7 	.word	0x2007abc7
   82558:	00080000 	.word	0x00080000
   8255c:	e000ed00 	.word	0xe000ed00
   82560:	000831bd 	.word	0x000831bd
   82564:	000828ad 	.word	0x000828ad

00082568 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82568:	4b3e      	ldr	r3, [pc, #248]	; (82664 <SystemCoreClockUpdate+0xfc>)
   8256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8256c:	f003 0303 	and.w	r3, r3, #3
   82570:	2b03      	cmp	r3, #3
   82572:	d85f      	bhi.n	82634 <SystemCoreClockUpdate+0xcc>
   82574:	e8df f003 	tbb	[pc, r3]
   82578:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8257c:	4b3a      	ldr	r3, [pc, #232]	; (82668 <SystemCoreClockUpdate+0x100>)
   8257e:	695b      	ldr	r3, [r3, #20]
   82580:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82584:	bf14      	ite	ne
   82586:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8258a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8258e:	4b37      	ldr	r3, [pc, #220]	; (8266c <SystemCoreClockUpdate+0x104>)
   82590:	601a      	str	r2, [r3, #0]
   82592:	e04f      	b.n	82634 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82594:	4b33      	ldr	r3, [pc, #204]	; (82664 <SystemCoreClockUpdate+0xfc>)
   82596:	6a1b      	ldr	r3, [r3, #32]
   82598:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8259c:	d003      	beq.n	825a6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8259e:	4a34      	ldr	r2, [pc, #208]	; (82670 <SystemCoreClockUpdate+0x108>)
   825a0:	4b32      	ldr	r3, [pc, #200]	; (8266c <SystemCoreClockUpdate+0x104>)
   825a2:	601a      	str	r2, [r3, #0]
   825a4:	e046      	b.n	82634 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   825a6:	4a33      	ldr	r2, [pc, #204]	; (82674 <SystemCoreClockUpdate+0x10c>)
   825a8:	4b30      	ldr	r3, [pc, #192]	; (8266c <SystemCoreClockUpdate+0x104>)
   825aa:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   825ac:	4b2d      	ldr	r3, [pc, #180]	; (82664 <SystemCoreClockUpdate+0xfc>)
   825ae:	6a1b      	ldr	r3, [r3, #32]
   825b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   825b4:	2b10      	cmp	r3, #16
   825b6:	d002      	beq.n	825be <SystemCoreClockUpdate+0x56>
   825b8:	2b20      	cmp	r3, #32
   825ba:	d004      	beq.n	825c6 <SystemCoreClockUpdate+0x5e>
   825bc:	e03a      	b.n	82634 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   825be:	4a2e      	ldr	r2, [pc, #184]	; (82678 <SystemCoreClockUpdate+0x110>)
   825c0:	4b2a      	ldr	r3, [pc, #168]	; (8266c <SystemCoreClockUpdate+0x104>)
   825c2:	601a      	str	r2, [r3, #0]
				break;
   825c4:	e036      	b.n	82634 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   825c6:	4a2a      	ldr	r2, [pc, #168]	; (82670 <SystemCoreClockUpdate+0x108>)
   825c8:	4b28      	ldr	r3, [pc, #160]	; (8266c <SystemCoreClockUpdate+0x104>)
   825ca:	601a      	str	r2, [r3, #0]
				break;
   825cc:	e032      	b.n	82634 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   825ce:	4b25      	ldr	r3, [pc, #148]	; (82664 <SystemCoreClockUpdate+0xfc>)
   825d0:	6a1b      	ldr	r3, [r3, #32]
   825d2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   825d6:	d003      	beq.n	825e0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   825d8:	4a25      	ldr	r2, [pc, #148]	; (82670 <SystemCoreClockUpdate+0x108>)
   825da:	4b24      	ldr	r3, [pc, #144]	; (8266c <SystemCoreClockUpdate+0x104>)
   825dc:	601a      	str	r2, [r3, #0]
   825de:	e012      	b.n	82606 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   825e0:	4a24      	ldr	r2, [pc, #144]	; (82674 <SystemCoreClockUpdate+0x10c>)
   825e2:	4b22      	ldr	r3, [pc, #136]	; (8266c <SystemCoreClockUpdate+0x104>)
   825e4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   825e6:	4b1f      	ldr	r3, [pc, #124]	; (82664 <SystemCoreClockUpdate+0xfc>)
   825e8:	6a1b      	ldr	r3, [r3, #32]
   825ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
   825ee:	2b10      	cmp	r3, #16
   825f0:	d002      	beq.n	825f8 <SystemCoreClockUpdate+0x90>
   825f2:	2b20      	cmp	r3, #32
   825f4:	d004      	beq.n	82600 <SystemCoreClockUpdate+0x98>
   825f6:	e006      	b.n	82606 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   825f8:	4a1f      	ldr	r2, [pc, #124]	; (82678 <SystemCoreClockUpdate+0x110>)
   825fa:	4b1c      	ldr	r3, [pc, #112]	; (8266c <SystemCoreClockUpdate+0x104>)
   825fc:	601a      	str	r2, [r3, #0]
				break;
   825fe:	e002      	b.n	82606 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82600:	4a1b      	ldr	r2, [pc, #108]	; (82670 <SystemCoreClockUpdate+0x108>)
   82602:	4b1a      	ldr	r3, [pc, #104]	; (8266c <SystemCoreClockUpdate+0x104>)
   82604:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82606:	4b17      	ldr	r3, [pc, #92]	; (82664 <SystemCoreClockUpdate+0xfc>)
   82608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8260a:	f003 0303 	and.w	r3, r3, #3
   8260e:	2b02      	cmp	r3, #2
   82610:	d10d      	bne.n	8262e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82612:	4b14      	ldr	r3, [pc, #80]	; (82664 <SystemCoreClockUpdate+0xfc>)
   82614:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82616:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82618:	4b14      	ldr	r3, [pc, #80]	; (8266c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8261a:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8261e:	681a      	ldr	r2, [r3, #0]
   82620:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82624:	b2c9      	uxtb	r1, r1
   82626:	fbb2 f2f1 	udiv	r2, r2, r1
   8262a:	601a      	str	r2, [r3, #0]
   8262c:	e002      	b.n	82634 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8262e:	4a13      	ldr	r2, [pc, #76]	; (8267c <SystemCoreClockUpdate+0x114>)
   82630:	4b0e      	ldr	r3, [pc, #56]	; (8266c <SystemCoreClockUpdate+0x104>)
   82632:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82634:	4b0b      	ldr	r3, [pc, #44]	; (82664 <SystemCoreClockUpdate+0xfc>)
   82636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82638:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8263c:	2b70      	cmp	r3, #112	; 0x70
   8263e:	d107      	bne.n	82650 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82640:	4b0a      	ldr	r3, [pc, #40]	; (8266c <SystemCoreClockUpdate+0x104>)
   82642:	681a      	ldr	r2, [r3, #0]
   82644:	490e      	ldr	r1, [pc, #56]	; (82680 <SystemCoreClockUpdate+0x118>)
   82646:	fba1 0202 	umull	r0, r2, r1, r2
   8264a:	0852      	lsrs	r2, r2, #1
   8264c:	601a      	str	r2, [r3, #0]
   8264e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82650:	4b04      	ldr	r3, [pc, #16]	; (82664 <SystemCoreClockUpdate+0xfc>)
   82652:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82654:	4b05      	ldr	r3, [pc, #20]	; (8266c <SystemCoreClockUpdate+0x104>)
   82656:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8265a:	681a      	ldr	r2, [r3, #0]
   8265c:	40ca      	lsrs	r2, r1
   8265e:	601a      	str	r2, [r3, #0]
   82660:	4770      	bx	lr
   82662:	bf00      	nop
   82664:	400e0600 	.word	0x400e0600
   82668:	400e1a10 	.word	0x400e1a10
   8266c:	2007000c 	.word	0x2007000c
   82670:	00b71b00 	.word	0x00b71b00
   82674:	003d0900 	.word	0x003d0900
   82678:	007a1200 	.word	0x007a1200
   8267c:	0e4e1c00 	.word	0x0e4e1c00
   82680:	aaaaaaab 	.word	0xaaaaaaab

00082684 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   82684:	4b1b      	ldr	r3, [pc, #108]	; (826f4 <system_init_flash+0x70>)
   82686:	4298      	cmp	r0, r3
   82688:	d806      	bhi.n	82698 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   8268a:	2300      	movs	r3, #0
   8268c:	4a1a      	ldr	r2, [pc, #104]	; (826f8 <system_init_flash+0x74>)
   8268e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   82690:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82694:	6013      	str	r3, [r2, #0]
   82696:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   82698:	4b18      	ldr	r3, [pc, #96]	; (826fc <system_init_flash+0x78>)
   8269a:	4298      	cmp	r0, r3
   8269c:	d807      	bhi.n	826ae <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   8269e:	f44f 7380 	mov.w	r3, #256	; 0x100
   826a2:	4a15      	ldr	r2, [pc, #84]	; (826f8 <system_init_flash+0x74>)
   826a4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   826a6:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826aa:	6013      	str	r3, [r2, #0]
   826ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   826ae:	4b14      	ldr	r3, [pc, #80]	; (82700 <system_init_flash+0x7c>)
   826b0:	4298      	cmp	r0, r3
   826b2:	d807      	bhi.n	826c4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   826b4:	f44f 7300 	mov.w	r3, #512	; 0x200
   826b8:	4a0f      	ldr	r2, [pc, #60]	; (826f8 <system_init_flash+0x74>)
   826ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   826bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826c0:	6013      	str	r3, [r2, #0]
   826c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   826c4:	4b0f      	ldr	r3, [pc, #60]	; (82704 <system_init_flash+0x80>)
   826c6:	4298      	cmp	r0, r3
   826c8:	d807      	bhi.n	826da <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   826ca:	f44f 7340 	mov.w	r3, #768	; 0x300
   826ce:	4a0a      	ldr	r2, [pc, #40]	; (826f8 <system_init_flash+0x74>)
   826d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   826d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826d6:	6013      	str	r3, [r2, #0]
   826d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   826da:	4b0b      	ldr	r3, [pc, #44]	; (82708 <system_init_flash+0x84>)
   826dc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   826de:	bf94      	ite	ls
   826e0:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   826e4:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   826e8:	4a03      	ldr	r2, [pc, #12]	; (826f8 <system_init_flash+0x74>)
   826ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   826ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826f0:	6013      	str	r3, [r2, #0]
   826f2:	4770      	bx	lr
   826f4:	0121eabf 	.word	0x0121eabf
   826f8:	400e0a00 	.word	0x400e0a00
   826fc:	02faf07f 	.word	0x02faf07f
   82700:	03d08fff 	.word	0x03d08fff
   82704:	04c4b3ff 	.word	0x04c4b3ff
   82708:	055d4a7f 	.word	0x055d4a7f

0008270c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8270c:	4b09      	ldr	r3, [pc, #36]	; (82734 <_sbrk+0x28>)
   8270e:	681b      	ldr	r3, [r3, #0]
   82710:	b913      	cbnz	r3, 82718 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82712:	4a09      	ldr	r2, [pc, #36]	; (82738 <_sbrk+0x2c>)
   82714:	4b07      	ldr	r3, [pc, #28]	; (82734 <_sbrk+0x28>)
   82716:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82718:	4b06      	ldr	r3, [pc, #24]	; (82734 <_sbrk+0x28>)
   8271a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8271c:	181a      	adds	r2, r3, r0
   8271e:	4907      	ldr	r1, [pc, #28]	; (8273c <_sbrk+0x30>)
   82720:	4291      	cmp	r1, r2
   82722:	db04      	blt.n	8272e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82724:	4610      	mov	r0, r2
   82726:	4a03      	ldr	r2, [pc, #12]	; (82734 <_sbrk+0x28>)
   82728:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8272a:	4618      	mov	r0, r3
   8272c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8272e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82732:	4770      	bx	lr
   82734:	2007ab5c 	.word	0x2007ab5c
   82738:	2007cbd0 	.word	0x2007cbd0
   8273c:	20087ffc 	.word	0x20087ffc

00082740 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82740:	f04f 30ff 	mov.w	r0, #4294967295
   82744:	4770      	bx	lr
   82746:	bf00      	nop

00082748 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82748:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8274c:	604b      	str	r3, [r1, #4]

	return 0;
}
   8274e:	2000      	movs	r0, #0
   82750:	4770      	bx	lr
   82752:	bf00      	nop

00082754 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82754:	2001      	movs	r0, #1
   82756:	4770      	bx	lr

00082758 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82758:	2000      	movs	r0, #0
   8275a:	4770      	bx	lr

0008275c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   8275c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8275e:	b083      	sub	sp, #12
   82760:	4604      	mov	r4, r0
   82762:	460d      	mov	r5, r1
	uint32_t val = 0;
   82764:	2300      	movs	r3, #0
   82766:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   82768:	4b1f      	ldr	r3, [pc, #124]	; (827e8 <usart_serial_getchar+0x8c>)
   8276a:	4298      	cmp	r0, r3
   8276c:	d107      	bne.n	8277e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8276e:	461f      	mov	r7, r3
   82770:	4e1e      	ldr	r6, [pc, #120]	; (827ec <usart_serial_getchar+0x90>)
   82772:	4638      	mov	r0, r7
   82774:	4629      	mov	r1, r5
   82776:	47b0      	blx	r6
   82778:	2800      	cmp	r0, #0
   8277a:	d1fa      	bne.n	82772 <usart_serial_getchar+0x16>
   8277c:	e019      	b.n	827b2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8277e:	4b1c      	ldr	r3, [pc, #112]	; (827f0 <usart_serial_getchar+0x94>)
   82780:	4298      	cmp	r0, r3
   82782:	d109      	bne.n	82798 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   82784:	461f      	mov	r7, r3
   82786:	4e1b      	ldr	r6, [pc, #108]	; (827f4 <usart_serial_getchar+0x98>)
   82788:	4638      	mov	r0, r7
   8278a:	a901      	add	r1, sp, #4
   8278c:	47b0      	blx	r6
   8278e:	2800      	cmp	r0, #0
   82790:	d1fa      	bne.n	82788 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   82792:	9b01      	ldr	r3, [sp, #4]
   82794:	702b      	strb	r3, [r5, #0]
   82796:	e019      	b.n	827cc <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82798:	4b17      	ldr	r3, [pc, #92]	; (827f8 <usart_serial_getchar+0x9c>)
   8279a:	4298      	cmp	r0, r3
   8279c:	d109      	bne.n	827b2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8279e:	461e      	mov	r6, r3
   827a0:	4c14      	ldr	r4, [pc, #80]	; (827f4 <usart_serial_getchar+0x98>)
   827a2:	4630      	mov	r0, r6
   827a4:	a901      	add	r1, sp, #4
   827a6:	47a0      	blx	r4
   827a8:	2800      	cmp	r0, #0
   827aa:	d1fa      	bne.n	827a2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   827ac:	9b01      	ldr	r3, [sp, #4]
   827ae:	702b      	strb	r3, [r5, #0]
   827b0:	e018      	b.n	827e4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   827b2:	4b12      	ldr	r3, [pc, #72]	; (827fc <usart_serial_getchar+0xa0>)
   827b4:	429c      	cmp	r4, r3
   827b6:	d109      	bne.n	827cc <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   827b8:	461e      	mov	r6, r3
   827ba:	4c0e      	ldr	r4, [pc, #56]	; (827f4 <usart_serial_getchar+0x98>)
   827bc:	4630      	mov	r0, r6
   827be:	a901      	add	r1, sp, #4
   827c0:	47a0      	blx	r4
   827c2:	2800      	cmp	r0, #0
   827c4:	d1fa      	bne.n	827bc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   827c6:	9b01      	ldr	r3, [sp, #4]
   827c8:	702b      	strb	r3, [r5, #0]
   827ca:	e00b      	b.n	827e4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   827cc:	4b0c      	ldr	r3, [pc, #48]	; (82800 <usart_serial_getchar+0xa4>)
   827ce:	429c      	cmp	r4, r3
   827d0:	d108      	bne.n	827e4 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   827d2:	461e      	mov	r6, r3
   827d4:	4c07      	ldr	r4, [pc, #28]	; (827f4 <usart_serial_getchar+0x98>)
   827d6:	4630      	mov	r0, r6
   827d8:	a901      	add	r1, sp, #4
   827da:	47a0      	blx	r4
   827dc:	2800      	cmp	r0, #0
   827de:	d1fa      	bne.n	827d6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   827e0:	9b01      	ldr	r3, [sp, #4]
   827e2:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   827e4:	b003      	add	sp, #12
   827e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   827e8:	400e0800 	.word	0x400e0800
   827ec:	00081f19 	.word	0x00081f19
   827f0:	40098000 	.word	0x40098000
   827f4:	00081f41 	.word	0x00081f41
   827f8:	4009c000 	.word	0x4009c000
   827fc:	400a0000 	.word	0x400a0000
   82800:	400a4000 	.word	0x400a4000

00082804 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   82804:	b570      	push	{r4, r5, r6, lr}
   82806:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   82808:	4b21      	ldr	r3, [pc, #132]	; (82890 <usart_serial_putchar+0x8c>)
   8280a:	4298      	cmp	r0, r3
   8280c:	d107      	bne.n	8281e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   8280e:	461e      	mov	r6, r3
   82810:	4d20      	ldr	r5, [pc, #128]	; (82894 <usart_serial_putchar+0x90>)
   82812:	4630      	mov	r0, r6
   82814:	4621      	mov	r1, r4
   82816:	47a8      	blx	r5
   82818:	2800      	cmp	r0, #0
   8281a:	d1fa      	bne.n	82812 <usart_serial_putchar+0xe>
   8281c:	e02b      	b.n	82876 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8281e:	4b1e      	ldr	r3, [pc, #120]	; (82898 <usart_serial_putchar+0x94>)
   82820:	4298      	cmp	r0, r3
   82822:	d107      	bne.n	82834 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   82824:	461e      	mov	r6, r3
   82826:	4d1d      	ldr	r5, [pc, #116]	; (8289c <usart_serial_putchar+0x98>)
   82828:	4630      	mov	r0, r6
   8282a:	4621      	mov	r1, r4
   8282c:	47a8      	blx	r5
   8282e:	2800      	cmp	r0, #0
   82830:	d1fa      	bne.n	82828 <usart_serial_putchar+0x24>
   82832:	e022      	b.n	8287a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82834:	4b1a      	ldr	r3, [pc, #104]	; (828a0 <usart_serial_putchar+0x9c>)
   82836:	4298      	cmp	r0, r3
   82838:	d107      	bne.n	8284a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8283a:	461e      	mov	r6, r3
   8283c:	4d17      	ldr	r5, [pc, #92]	; (8289c <usart_serial_putchar+0x98>)
   8283e:	4630      	mov	r0, r6
   82840:	4621      	mov	r1, r4
   82842:	47a8      	blx	r5
   82844:	2800      	cmp	r0, #0
   82846:	d1fa      	bne.n	8283e <usart_serial_putchar+0x3a>
   82848:	e019      	b.n	8287e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8284a:	4b16      	ldr	r3, [pc, #88]	; (828a4 <usart_serial_putchar+0xa0>)
   8284c:	4298      	cmp	r0, r3
   8284e:	d107      	bne.n	82860 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   82850:	461e      	mov	r6, r3
   82852:	4d12      	ldr	r5, [pc, #72]	; (8289c <usart_serial_putchar+0x98>)
   82854:	4630      	mov	r0, r6
   82856:	4621      	mov	r1, r4
   82858:	47a8      	blx	r5
   8285a:	2800      	cmp	r0, #0
   8285c:	d1fa      	bne.n	82854 <usart_serial_putchar+0x50>
   8285e:	e010      	b.n	82882 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82860:	4b11      	ldr	r3, [pc, #68]	; (828a8 <usart_serial_putchar+0xa4>)
   82862:	4298      	cmp	r0, r3
   82864:	d10f      	bne.n	82886 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   82866:	461e      	mov	r6, r3
   82868:	4d0c      	ldr	r5, [pc, #48]	; (8289c <usart_serial_putchar+0x98>)
   8286a:	4630      	mov	r0, r6
   8286c:	4621      	mov	r1, r4
   8286e:	47a8      	blx	r5
   82870:	2800      	cmp	r0, #0
   82872:	d1fa      	bne.n	8286a <usart_serial_putchar+0x66>
   82874:	e009      	b.n	8288a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   82876:	2001      	movs	r0, #1
   82878:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8287a:	2001      	movs	r0, #1
   8287c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8287e:	2001      	movs	r0, #1
   82880:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82882:	2001      	movs	r0, #1
   82884:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   82886:	2000      	movs	r0, #0
   82888:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8288a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   8288c:	bd70      	pop	{r4, r5, r6, pc}
   8288e:	bf00      	nop
   82890:	400e0800 	.word	0x400e0800
   82894:	00081f09 	.word	0x00081f09
   82898:	40098000 	.word	0x40098000
   8289c:	00081f2d 	.word	0x00081f2d
   828a0:	4009c000 	.word	0x4009c000
   828a4:	400a0000 	.word	0x400a0000
   828a8:	400a4000 	.word	0x400a4000

000828ac <main>:
	#endif
}


int main (void)
{
   828ac:	b530      	push	{r4, r5, lr}
   828ae:	b089      	sub	sp, #36	; 0x24
	sysclk_init();
   828b0:	4b30      	ldr	r3, [pc, #192]	; (82974 <main+0xc8>)
   828b2:	4798      	blx	r3
	board_init();
   828b4:	4b30      	ldr	r3, [pc, #192]	; (82978 <main+0xcc>)
   828b6:	4798      	blx	r3
   828b8:	200b      	movs	r0, #11
   828ba:	4c30      	ldr	r4, [pc, #192]	; (8297c <main+0xd0>)
   828bc:	47a0      	blx	r4
   828be:	200c      	movs	r0, #12
   828c0:	47a0      	blx	r4
   828c2:	200d      	movs	r0, #13
   828c4:	47a0      	blx	r4
   828c6:	200e      	movs	r0, #14
   828c8:	47a0      	blx	r4
	ioport_init();
	InitADC();
   828ca:	4b2d      	ldr	r3, [pc, #180]	; (82980 <main+0xd4>)
   828cc:	4798      	blx	r3
   828ce:	2008      	movs	r0, #8
   828d0:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   828d2:	4d2c      	ldr	r5, [pc, #176]	; (82984 <main+0xd8>)
   828d4:	4b2c      	ldr	r3, [pc, #176]	; (82988 <main+0xdc>)
   828d6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   828d8:	4a2c      	ldr	r2, [pc, #176]	; (8298c <main+0xe0>)
   828da:	4b2d      	ldr	r3, [pc, #180]	; (82990 <main+0xe4>)
   828dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   828de:	4a2d      	ldr	r2, [pc, #180]	; (82994 <main+0xe8>)
   828e0:	4b2d      	ldr	r3, [pc, #180]	; (82998 <main+0xec>)
   828e2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   828e4:	4b2d      	ldr	r3, [pc, #180]	; (8299c <main+0xf0>)
   828e6:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   828e8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   828ec:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   828ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
   828f2:	9307      	str	r3, [sp, #28]
   828f4:	2008      	movs	r0, #8
   828f6:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   828f8:	4628      	mov	r0, r5
   828fa:	a905      	add	r1, sp, #20
   828fc:	4b28      	ldr	r3, [pc, #160]	; (829a0 <main+0xf4>)
   828fe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   82900:	4d28      	ldr	r5, [pc, #160]	; (829a4 <main+0xf8>)
   82902:	682b      	ldr	r3, [r5, #0]
   82904:	6898      	ldr	r0, [r3, #8]
   82906:	2100      	movs	r1, #0
   82908:	4c27      	ldr	r4, [pc, #156]	; (829a8 <main+0xfc>)
   8290a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8290c:	682b      	ldr	r3, [r5, #0]
   8290e:	6858      	ldr	r0, [r3, #4]
   82910:	2100      	movs	r1, #0
   82912:	47a0      	blx	r4
	/* Konfigurera konsol UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	/* Specifiera att stdout inte ska buffras */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   82914:	682b      	ldr	r3, [r5, #0]
   82916:	6898      	ldr	r0, [r3, #8]
   82918:	2100      	movs	r1, #0
   8291a:	47a0      	blx	r4
	sysclk_init();
	board_init();
	ioport_init();
	InitADC();
	ConfigureConsole();
	InitPWM();
   8291c:	4b23      	ldr	r3, [pc, #140]	; (829ac <main+0x100>)
   8291e:	4798      	blx	r3
	setupUART();
   82920:	4b23      	ldr	r3, [pc, #140]	; (829b0 <main+0x104>)
   82922:	4798      	blx	r3
	
	/************************************************************************/
	/* First task that handles the PID-regulation. The task with highest priority. */
	/************************************************************************/
	if (xTaskCreate(taskModulate, (const signed char * const) "taskModulate", 1024, NULL, 2, NULL) != pdPASS){
   82924:	2302      	movs	r3, #2
   82926:	9300      	str	r3, [sp, #0]
   82928:	2300      	movs	r3, #0
   8292a:	9301      	str	r3, [sp, #4]
   8292c:	9302      	str	r3, [sp, #8]
   8292e:	9303      	str	r3, [sp, #12]
   82930:	4820      	ldr	r0, [pc, #128]	; (829b4 <main+0x108>)
   82932:	4921      	ldr	r1, [pc, #132]	; (829b8 <main+0x10c>)
   82934:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82938:	4c20      	ldr	r4, [pc, #128]	; (829bc <main+0x110>)
   8293a:	47a0      	blx	r4
   8293c:	2801      	cmp	r0, #1
   8293e:	d002      	beq.n	82946 <main+0x9a>
		printf("Failed to create taskModulate\n");
   82940:	481f      	ldr	r0, [pc, #124]	; (829c0 <main+0x114>)
   82942:	4b20      	ldr	r3, [pc, #128]	; (829c4 <main+0x118>)
   82944:	4798      	blx	r3
	}
	/************************************************************************/
	/* Second task that handles the communication to Matlab. The task with lowest priority. */
	/************************************************************************/
	if (xTaskCreate(taskSendToMatlab, (const signed char * const) "taskSendToMatlab", 1024, NULL, 1, NULL) != pdPASS){
   82946:	2301      	movs	r3, #1
   82948:	9300      	str	r3, [sp, #0]
   8294a:	2300      	movs	r3, #0
   8294c:	9301      	str	r3, [sp, #4]
   8294e:	9302      	str	r3, [sp, #8]
   82950:	9303      	str	r3, [sp, #12]
   82952:	481d      	ldr	r0, [pc, #116]	; (829c8 <main+0x11c>)
   82954:	491d      	ldr	r1, [pc, #116]	; (829cc <main+0x120>)
   82956:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8295a:	4c18      	ldr	r4, [pc, #96]	; (829bc <main+0x110>)
   8295c:	47a0      	blx	r4
   8295e:	2801      	cmp	r0, #1
   82960:	d002      	beq.n	82968 <main+0xbc>
		printf("Failed to create taskSendToMatlab\n");
   82962:	481b      	ldr	r0, [pc, #108]	; (829d0 <main+0x124>)
   82964:	4b17      	ldr	r3, [pc, #92]	; (829c4 <main+0x118>)
   82966:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
   82968:	4b1a      	ldr	r3, [pc, #104]	; (829d4 <main+0x128>)
   8296a:	4798      	blx	r3
}
   8296c:	2000      	movs	r0, #0
   8296e:	b009      	add	sp, #36	; 0x24
   82970:	bd30      	pop	{r4, r5, pc}
   82972:	bf00      	nop
   82974:	00081f59 	.word	0x00081f59
   82978:	00081fbd 	.word	0x00081fbd
   8297c:	0008245d 	.word	0x0008245d
   82980:	00080149 	.word	0x00080149
   82984:	400e0800 	.word	0x400e0800
   82988:	2007abc4 	.word	0x2007abc4
   8298c:	00082805 	.word	0x00082805
   82990:	2007abc0 	.word	0x2007abc0
   82994:	0008275d 	.word	0x0008275d
   82998:	2007ab94 	.word	0x2007ab94
   8299c:	0501bd00 	.word	0x0501bd00
   829a0:	00081ed1 	.word	0x00081ed1
   829a4:	20070438 	.word	0x20070438
   829a8:	000833b5 	.word	0x000833b5
   829ac:	00080389 	.word	0x00080389
   829b0:	000802a5 	.word	0x000802a5
   829b4:	00080471 	.word	0x00080471
   829b8:	0008620c 	.word	0x0008620c
   829bc:	00080ff5 	.word	0x00080ff5
   829c0:	0008621c 	.word	0x0008621c
   829c4:	0008320d 	.word	0x0008320d
   829c8:	00080629 	.word	0x00080629
   829cc:	0008623c 	.word	0x0008623c
   829d0:	00086250 	.word	0x00086250
   829d4:	000811fd 	.word	0x000811fd

000829d8 <__aeabi_drsub>:
   829d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   829dc:	e002      	b.n	829e4 <__adddf3>
   829de:	bf00      	nop

000829e0 <__aeabi_dsub>:
   829e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000829e4 <__adddf3>:
   829e4:	b530      	push	{r4, r5, lr}
   829e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   829ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
   829ee:	ea94 0f05 	teq	r4, r5
   829f2:	bf08      	it	eq
   829f4:	ea90 0f02 	teqeq	r0, r2
   829f8:	bf1f      	itttt	ne
   829fa:	ea54 0c00 	orrsne.w	ip, r4, r0
   829fe:	ea55 0c02 	orrsne.w	ip, r5, r2
   82a02:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82a06:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82a0a:	f000 80e2 	beq.w	82bd2 <__adddf3+0x1ee>
   82a0e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82a12:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82a16:	bfb8      	it	lt
   82a18:	426d      	neglt	r5, r5
   82a1a:	dd0c      	ble.n	82a36 <__adddf3+0x52>
   82a1c:	442c      	add	r4, r5
   82a1e:	ea80 0202 	eor.w	r2, r0, r2
   82a22:	ea81 0303 	eor.w	r3, r1, r3
   82a26:	ea82 0000 	eor.w	r0, r2, r0
   82a2a:	ea83 0101 	eor.w	r1, r3, r1
   82a2e:	ea80 0202 	eor.w	r2, r0, r2
   82a32:	ea81 0303 	eor.w	r3, r1, r3
   82a36:	2d36      	cmp	r5, #54	; 0x36
   82a38:	bf88      	it	hi
   82a3a:	bd30      	pophi	{r4, r5, pc}
   82a3c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82a40:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82a44:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82a48:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82a4c:	d002      	beq.n	82a54 <__adddf3+0x70>
   82a4e:	4240      	negs	r0, r0
   82a50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82a54:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82a58:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82a5c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82a60:	d002      	beq.n	82a68 <__adddf3+0x84>
   82a62:	4252      	negs	r2, r2
   82a64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82a68:	ea94 0f05 	teq	r4, r5
   82a6c:	f000 80a7 	beq.w	82bbe <__adddf3+0x1da>
   82a70:	f1a4 0401 	sub.w	r4, r4, #1
   82a74:	f1d5 0e20 	rsbs	lr, r5, #32
   82a78:	db0d      	blt.n	82a96 <__adddf3+0xb2>
   82a7a:	fa02 fc0e 	lsl.w	ip, r2, lr
   82a7e:	fa22 f205 	lsr.w	r2, r2, r5
   82a82:	1880      	adds	r0, r0, r2
   82a84:	f141 0100 	adc.w	r1, r1, #0
   82a88:	fa03 f20e 	lsl.w	r2, r3, lr
   82a8c:	1880      	adds	r0, r0, r2
   82a8e:	fa43 f305 	asr.w	r3, r3, r5
   82a92:	4159      	adcs	r1, r3
   82a94:	e00e      	b.n	82ab4 <__adddf3+0xd0>
   82a96:	f1a5 0520 	sub.w	r5, r5, #32
   82a9a:	f10e 0e20 	add.w	lr, lr, #32
   82a9e:	2a01      	cmp	r2, #1
   82aa0:	fa03 fc0e 	lsl.w	ip, r3, lr
   82aa4:	bf28      	it	cs
   82aa6:	f04c 0c02 	orrcs.w	ip, ip, #2
   82aaa:	fa43 f305 	asr.w	r3, r3, r5
   82aae:	18c0      	adds	r0, r0, r3
   82ab0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82ab4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82ab8:	d507      	bpl.n	82aca <__adddf3+0xe6>
   82aba:	f04f 0e00 	mov.w	lr, #0
   82abe:	f1dc 0c00 	rsbs	ip, ip, #0
   82ac2:	eb7e 0000 	sbcs.w	r0, lr, r0
   82ac6:	eb6e 0101 	sbc.w	r1, lr, r1
   82aca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82ace:	d31b      	bcc.n	82b08 <__adddf3+0x124>
   82ad0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82ad4:	d30c      	bcc.n	82af0 <__adddf3+0x10c>
   82ad6:	0849      	lsrs	r1, r1, #1
   82ad8:	ea5f 0030 	movs.w	r0, r0, rrx
   82adc:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82ae0:	f104 0401 	add.w	r4, r4, #1
   82ae4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82ae8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82aec:	f080 809a 	bcs.w	82c24 <__adddf3+0x240>
   82af0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82af4:	bf08      	it	eq
   82af6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82afa:	f150 0000 	adcs.w	r0, r0, #0
   82afe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82b02:	ea41 0105 	orr.w	r1, r1, r5
   82b06:	bd30      	pop	{r4, r5, pc}
   82b08:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82b0c:	4140      	adcs	r0, r0
   82b0e:	eb41 0101 	adc.w	r1, r1, r1
   82b12:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82b16:	f1a4 0401 	sub.w	r4, r4, #1
   82b1a:	d1e9      	bne.n	82af0 <__adddf3+0x10c>
   82b1c:	f091 0f00 	teq	r1, #0
   82b20:	bf04      	itt	eq
   82b22:	4601      	moveq	r1, r0
   82b24:	2000      	moveq	r0, #0
   82b26:	fab1 f381 	clz	r3, r1
   82b2a:	bf08      	it	eq
   82b2c:	3320      	addeq	r3, #32
   82b2e:	f1a3 030b 	sub.w	r3, r3, #11
   82b32:	f1b3 0220 	subs.w	r2, r3, #32
   82b36:	da0c      	bge.n	82b52 <__adddf3+0x16e>
   82b38:	320c      	adds	r2, #12
   82b3a:	dd08      	ble.n	82b4e <__adddf3+0x16a>
   82b3c:	f102 0c14 	add.w	ip, r2, #20
   82b40:	f1c2 020c 	rsb	r2, r2, #12
   82b44:	fa01 f00c 	lsl.w	r0, r1, ip
   82b48:	fa21 f102 	lsr.w	r1, r1, r2
   82b4c:	e00c      	b.n	82b68 <__adddf3+0x184>
   82b4e:	f102 0214 	add.w	r2, r2, #20
   82b52:	bfd8      	it	le
   82b54:	f1c2 0c20 	rsble	ip, r2, #32
   82b58:	fa01 f102 	lsl.w	r1, r1, r2
   82b5c:	fa20 fc0c 	lsr.w	ip, r0, ip
   82b60:	bfdc      	itt	le
   82b62:	ea41 010c 	orrle.w	r1, r1, ip
   82b66:	4090      	lslle	r0, r2
   82b68:	1ae4      	subs	r4, r4, r3
   82b6a:	bfa2      	ittt	ge
   82b6c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82b70:	4329      	orrge	r1, r5
   82b72:	bd30      	popge	{r4, r5, pc}
   82b74:	ea6f 0404 	mvn.w	r4, r4
   82b78:	3c1f      	subs	r4, #31
   82b7a:	da1c      	bge.n	82bb6 <__adddf3+0x1d2>
   82b7c:	340c      	adds	r4, #12
   82b7e:	dc0e      	bgt.n	82b9e <__adddf3+0x1ba>
   82b80:	f104 0414 	add.w	r4, r4, #20
   82b84:	f1c4 0220 	rsb	r2, r4, #32
   82b88:	fa20 f004 	lsr.w	r0, r0, r4
   82b8c:	fa01 f302 	lsl.w	r3, r1, r2
   82b90:	ea40 0003 	orr.w	r0, r0, r3
   82b94:	fa21 f304 	lsr.w	r3, r1, r4
   82b98:	ea45 0103 	orr.w	r1, r5, r3
   82b9c:	bd30      	pop	{r4, r5, pc}
   82b9e:	f1c4 040c 	rsb	r4, r4, #12
   82ba2:	f1c4 0220 	rsb	r2, r4, #32
   82ba6:	fa20 f002 	lsr.w	r0, r0, r2
   82baa:	fa01 f304 	lsl.w	r3, r1, r4
   82bae:	ea40 0003 	orr.w	r0, r0, r3
   82bb2:	4629      	mov	r1, r5
   82bb4:	bd30      	pop	{r4, r5, pc}
   82bb6:	fa21 f004 	lsr.w	r0, r1, r4
   82bba:	4629      	mov	r1, r5
   82bbc:	bd30      	pop	{r4, r5, pc}
   82bbe:	f094 0f00 	teq	r4, #0
   82bc2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82bc6:	bf06      	itte	eq
   82bc8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82bcc:	3401      	addeq	r4, #1
   82bce:	3d01      	subne	r5, #1
   82bd0:	e74e      	b.n	82a70 <__adddf3+0x8c>
   82bd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82bd6:	bf18      	it	ne
   82bd8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82bdc:	d029      	beq.n	82c32 <__adddf3+0x24e>
   82bde:	ea94 0f05 	teq	r4, r5
   82be2:	bf08      	it	eq
   82be4:	ea90 0f02 	teqeq	r0, r2
   82be8:	d005      	beq.n	82bf6 <__adddf3+0x212>
   82bea:	ea54 0c00 	orrs.w	ip, r4, r0
   82bee:	bf04      	itt	eq
   82bf0:	4619      	moveq	r1, r3
   82bf2:	4610      	moveq	r0, r2
   82bf4:	bd30      	pop	{r4, r5, pc}
   82bf6:	ea91 0f03 	teq	r1, r3
   82bfa:	bf1e      	ittt	ne
   82bfc:	2100      	movne	r1, #0
   82bfe:	2000      	movne	r0, #0
   82c00:	bd30      	popne	{r4, r5, pc}
   82c02:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82c06:	d105      	bne.n	82c14 <__adddf3+0x230>
   82c08:	0040      	lsls	r0, r0, #1
   82c0a:	4149      	adcs	r1, r1
   82c0c:	bf28      	it	cs
   82c0e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82c12:	bd30      	pop	{r4, r5, pc}
   82c14:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82c18:	bf3c      	itt	cc
   82c1a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82c1e:	bd30      	popcc	{r4, r5, pc}
   82c20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c24:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82c28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82c2c:	f04f 0000 	mov.w	r0, #0
   82c30:	bd30      	pop	{r4, r5, pc}
   82c32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82c36:	bf1a      	itte	ne
   82c38:	4619      	movne	r1, r3
   82c3a:	4610      	movne	r0, r2
   82c3c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82c40:	bf1c      	itt	ne
   82c42:	460b      	movne	r3, r1
   82c44:	4602      	movne	r2, r0
   82c46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82c4a:	bf06      	itte	eq
   82c4c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82c50:	ea91 0f03 	teqeq	r1, r3
   82c54:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82c58:	bd30      	pop	{r4, r5, pc}
   82c5a:	bf00      	nop

00082c5c <__aeabi_ui2d>:
   82c5c:	f090 0f00 	teq	r0, #0
   82c60:	bf04      	itt	eq
   82c62:	2100      	moveq	r1, #0
   82c64:	4770      	bxeq	lr
   82c66:	b530      	push	{r4, r5, lr}
   82c68:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82c6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82c70:	f04f 0500 	mov.w	r5, #0
   82c74:	f04f 0100 	mov.w	r1, #0
   82c78:	e750      	b.n	82b1c <__adddf3+0x138>
   82c7a:	bf00      	nop

00082c7c <__aeabi_i2d>:
   82c7c:	f090 0f00 	teq	r0, #0
   82c80:	bf04      	itt	eq
   82c82:	2100      	moveq	r1, #0
   82c84:	4770      	bxeq	lr
   82c86:	b530      	push	{r4, r5, lr}
   82c88:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82c8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82c90:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82c94:	bf48      	it	mi
   82c96:	4240      	negmi	r0, r0
   82c98:	f04f 0100 	mov.w	r1, #0
   82c9c:	e73e      	b.n	82b1c <__adddf3+0x138>
   82c9e:	bf00      	nop

00082ca0 <__aeabi_f2d>:
   82ca0:	0042      	lsls	r2, r0, #1
   82ca2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82ca6:	ea4f 0131 	mov.w	r1, r1, rrx
   82caa:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82cae:	bf1f      	itttt	ne
   82cb0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82cb4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82cb8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82cbc:	4770      	bxne	lr
   82cbe:	f092 0f00 	teq	r2, #0
   82cc2:	bf14      	ite	ne
   82cc4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82cc8:	4770      	bxeq	lr
   82cca:	b530      	push	{r4, r5, lr}
   82ccc:	f44f 7460 	mov.w	r4, #896	; 0x380
   82cd0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82cd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82cd8:	e720      	b.n	82b1c <__adddf3+0x138>
   82cda:	bf00      	nop

00082cdc <__aeabi_ul2d>:
   82cdc:	ea50 0201 	orrs.w	r2, r0, r1
   82ce0:	bf08      	it	eq
   82ce2:	4770      	bxeq	lr
   82ce4:	b530      	push	{r4, r5, lr}
   82ce6:	f04f 0500 	mov.w	r5, #0
   82cea:	e00a      	b.n	82d02 <__aeabi_l2d+0x16>

00082cec <__aeabi_l2d>:
   82cec:	ea50 0201 	orrs.w	r2, r0, r1
   82cf0:	bf08      	it	eq
   82cf2:	4770      	bxeq	lr
   82cf4:	b530      	push	{r4, r5, lr}
   82cf6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82cfa:	d502      	bpl.n	82d02 <__aeabi_l2d+0x16>
   82cfc:	4240      	negs	r0, r0
   82cfe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82d02:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82d06:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82d0a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82d0e:	f43f aedc 	beq.w	82aca <__adddf3+0xe6>
   82d12:	f04f 0203 	mov.w	r2, #3
   82d16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d1a:	bf18      	it	ne
   82d1c:	3203      	addne	r2, #3
   82d1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d22:	bf18      	it	ne
   82d24:	3203      	addne	r2, #3
   82d26:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82d2a:	f1c2 0320 	rsb	r3, r2, #32
   82d2e:	fa00 fc03 	lsl.w	ip, r0, r3
   82d32:	fa20 f002 	lsr.w	r0, r0, r2
   82d36:	fa01 fe03 	lsl.w	lr, r1, r3
   82d3a:	ea40 000e 	orr.w	r0, r0, lr
   82d3e:	fa21 f102 	lsr.w	r1, r1, r2
   82d42:	4414      	add	r4, r2
   82d44:	e6c1      	b.n	82aca <__adddf3+0xe6>
   82d46:	bf00      	nop

00082d48 <__aeabi_dmul>:
   82d48:	b570      	push	{r4, r5, r6, lr}
   82d4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82d4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82d52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82d56:	bf1d      	ittte	ne
   82d58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82d5c:	ea94 0f0c 	teqne	r4, ip
   82d60:	ea95 0f0c 	teqne	r5, ip
   82d64:	f000 f8de 	bleq	82f24 <__aeabi_dmul+0x1dc>
   82d68:	442c      	add	r4, r5
   82d6a:	ea81 0603 	eor.w	r6, r1, r3
   82d6e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82d72:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82d76:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82d7a:	bf18      	it	ne
   82d7c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82d80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82d88:	d038      	beq.n	82dfc <__aeabi_dmul+0xb4>
   82d8a:	fba0 ce02 	umull	ip, lr, r0, r2
   82d8e:	f04f 0500 	mov.w	r5, #0
   82d92:	fbe1 e502 	umlal	lr, r5, r1, r2
   82d96:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82d9a:	fbe0 e503 	umlal	lr, r5, r0, r3
   82d9e:	f04f 0600 	mov.w	r6, #0
   82da2:	fbe1 5603 	umlal	r5, r6, r1, r3
   82da6:	f09c 0f00 	teq	ip, #0
   82daa:	bf18      	it	ne
   82dac:	f04e 0e01 	orrne.w	lr, lr, #1
   82db0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82db4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82db8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82dbc:	d204      	bcs.n	82dc8 <__aeabi_dmul+0x80>
   82dbe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82dc2:	416d      	adcs	r5, r5
   82dc4:	eb46 0606 	adc.w	r6, r6, r6
   82dc8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82dcc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82dd0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82dd4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82dd8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82ddc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82de0:	bf88      	it	hi
   82de2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82de6:	d81e      	bhi.n	82e26 <__aeabi_dmul+0xde>
   82de8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82dec:	bf08      	it	eq
   82dee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82df2:	f150 0000 	adcs.w	r0, r0, #0
   82df6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82dfa:	bd70      	pop	{r4, r5, r6, pc}
   82dfc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82e00:	ea46 0101 	orr.w	r1, r6, r1
   82e04:	ea40 0002 	orr.w	r0, r0, r2
   82e08:	ea81 0103 	eor.w	r1, r1, r3
   82e0c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82e10:	bfc2      	ittt	gt
   82e12:	ebd4 050c 	rsbsgt	r5, r4, ip
   82e16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82e1a:	bd70      	popgt	{r4, r5, r6, pc}
   82e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82e20:	f04f 0e00 	mov.w	lr, #0
   82e24:	3c01      	subs	r4, #1
   82e26:	f300 80ab 	bgt.w	82f80 <__aeabi_dmul+0x238>
   82e2a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82e2e:	bfde      	ittt	le
   82e30:	2000      	movle	r0, #0
   82e32:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82e36:	bd70      	pople	{r4, r5, r6, pc}
   82e38:	f1c4 0400 	rsb	r4, r4, #0
   82e3c:	3c20      	subs	r4, #32
   82e3e:	da35      	bge.n	82eac <__aeabi_dmul+0x164>
   82e40:	340c      	adds	r4, #12
   82e42:	dc1b      	bgt.n	82e7c <__aeabi_dmul+0x134>
   82e44:	f104 0414 	add.w	r4, r4, #20
   82e48:	f1c4 0520 	rsb	r5, r4, #32
   82e4c:	fa00 f305 	lsl.w	r3, r0, r5
   82e50:	fa20 f004 	lsr.w	r0, r0, r4
   82e54:	fa01 f205 	lsl.w	r2, r1, r5
   82e58:	ea40 0002 	orr.w	r0, r0, r2
   82e5c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82e60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82e64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82e68:	fa21 f604 	lsr.w	r6, r1, r4
   82e6c:	eb42 0106 	adc.w	r1, r2, r6
   82e70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82e74:	bf08      	it	eq
   82e76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82e7a:	bd70      	pop	{r4, r5, r6, pc}
   82e7c:	f1c4 040c 	rsb	r4, r4, #12
   82e80:	f1c4 0520 	rsb	r5, r4, #32
   82e84:	fa00 f304 	lsl.w	r3, r0, r4
   82e88:	fa20 f005 	lsr.w	r0, r0, r5
   82e8c:	fa01 f204 	lsl.w	r2, r1, r4
   82e90:	ea40 0002 	orr.w	r0, r0, r2
   82e94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82e98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82e9c:	f141 0100 	adc.w	r1, r1, #0
   82ea0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82ea4:	bf08      	it	eq
   82ea6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82eaa:	bd70      	pop	{r4, r5, r6, pc}
   82eac:	f1c4 0520 	rsb	r5, r4, #32
   82eb0:	fa00 f205 	lsl.w	r2, r0, r5
   82eb4:	ea4e 0e02 	orr.w	lr, lr, r2
   82eb8:	fa20 f304 	lsr.w	r3, r0, r4
   82ebc:	fa01 f205 	lsl.w	r2, r1, r5
   82ec0:	ea43 0302 	orr.w	r3, r3, r2
   82ec4:	fa21 f004 	lsr.w	r0, r1, r4
   82ec8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ecc:	fa21 f204 	lsr.w	r2, r1, r4
   82ed0:	ea20 0002 	bic.w	r0, r0, r2
   82ed4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82ed8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82edc:	bf08      	it	eq
   82ede:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ee2:	bd70      	pop	{r4, r5, r6, pc}
   82ee4:	f094 0f00 	teq	r4, #0
   82ee8:	d10f      	bne.n	82f0a <__aeabi_dmul+0x1c2>
   82eea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82eee:	0040      	lsls	r0, r0, #1
   82ef0:	eb41 0101 	adc.w	r1, r1, r1
   82ef4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82ef8:	bf08      	it	eq
   82efa:	3c01      	subeq	r4, #1
   82efc:	d0f7      	beq.n	82eee <__aeabi_dmul+0x1a6>
   82efe:	ea41 0106 	orr.w	r1, r1, r6
   82f02:	f095 0f00 	teq	r5, #0
   82f06:	bf18      	it	ne
   82f08:	4770      	bxne	lr
   82f0a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82f0e:	0052      	lsls	r2, r2, #1
   82f10:	eb43 0303 	adc.w	r3, r3, r3
   82f14:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82f18:	bf08      	it	eq
   82f1a:	3d01      	subeq	r5, #1
   82f1c:	d0f7      	beq.n	82f0e <__aeabi_dmul+0x1c6>
   82f1e:	ea43 0306 	orr.w	r3, r3, r6
   82f22:	4770      	bx	lr
   82f24:	ea94 0f0c 	teq	r4, ip
   82f28:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82f2c:	bf18      	it	ne
   82f2e:	ea95 0f0c 	teqne	r5, ip
   82f32:	d00c      	beq.n	82f4e <__aeabi_dmul+0x206>
   82f34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f38:	bf18      	it	ne
   82f3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f3e:	d1d1      	bne.n	82ee4 <__aeabi_dmul+0x19c>
   82f40:	ea81 0103 	eor.w	r1, r1, r3
   82f44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82f48:	f04f 0000 	mov.w	r0, #0
   82f4c:	bd70      	pop	{r4, r5, r6, pc}
   82f4e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f52:	bf06      	itte	eq
   82f54:	4610      	moveq	r0, r2
   82f56:	4619      	moveq	r1, r3
   82f58:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f5c:	d019      	beq.n	82f92 <__aeabi_dmul+0x24a>
   82f5e:	ea94 0f0c 	teq	r4, ip
   82f62:	d102      	bne.n	82f6a <__aeabi_dmul+0x222>
   82f64:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82f68:	d113      	bne.n	82f92 <__aeabi_dmul+0x24a>
   82f6a:	ea95 0f0c 	teq	r5, ip
   82f6e:	d105      	bne.n	82f7c <__aeabi_dmul+0x234>
   82f70:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82f74:	bf1c      	itt	ne
   82f76:	4610      	movne	r0, r2
   82f78:	4619      	movne	r1, r3
   82f7a:	d10a      	bne.n	82f92 <__aeabi_dmul+0x24a>
   82f7c:	ea81 0103 	eor.w	r1, r1, r3
   82f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82f84:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82f88:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82f8c:	f04f 0000 	mov.w	r0, #0
   82f90:	bd70      	pop	{r4, r5, r6, pc}
   82f92:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82f96:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82f9a:	bd70      	pop	{r4, r5, r6, pc}

00082f9c <__aeabi_ddiv>:
   82f9c:	b570      	push	{r4, r5, r6, lr}
   82f9e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82fa2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82fa6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82faa:	bf1d      	ittte	ne
   82fac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82fb0:	ea94 0f0c 	teqne	r4, ip
   82fb4:	ea95 0f0c 	teqne	r5, ip
   82fb8:	f000 f8a7 	bleq	8310a <__aeabi_ddiv+0x16e>
   82fbc:	eba4 0405 	sub.w	r4, r4, r5
   82fc0:	ea81 0e03 	eor.w	lr, r1, r3
   82fc4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82fc8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82fcc:	f000 8088 	beq.w	830e0 <__aeabi_ddiv+0x144>
   82fd0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82fd4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82fd8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82fdc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82fe0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   82fe4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82fe8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82fec:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82ff0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82ff4:	429d      	cmp	r5, r3
   82ff6:	bf08      	it	eq
   82ff8:	4296      	cmpeq	r6, r2
   82ffa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82ffe:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83002:	d202      	bcs.n	8300a <__aeabi_ddiv+0x6e>
   83004:	085b      	lsrs	r3, r3, #1
   83006:	ea4f 0232 	mov.w	r2, r2, rrx
   8300a:	1ab6      	subs	r6, r6, r2
   8300c:	eb65 0503 	sbc.w	r5, r5, r3
   83010:	085b      	lsrs	r3, r3, #1
   83012:	ea4f 0232 	mov.w	r2, r2, rrx
   83016:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8301a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8301e:	ebb6 0e02 	subs.w	lr, r6, r2
   83022:	eb75 0e03 	sbcs.w	lr, r5, r3
   83026:	bf22      	ittt	cs
   83028:	1ab6      	subcs	r6, r6, r2
   8302a:	4675      	movcs	r5, lr
   8302c:	ea40 000c 	orrcs.w	r0, r0, ip
   83030:	085b      	lsrs	r3, r3, #1
   83032:	ea4f 0232 	mov.w	r2, r2, rrx
   83036:	ebb6 0e02 	subs.w	lr, r6, r2
   8303a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8303e:	bf22      	ittt	cs
   83040:	1ab6      	subcs	r6, r6, r2
   83042:	4675      	movcs	r5, lr
   83044:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83048:	085b      	lsrs	r3, r3, #1
   8304a:	ea4f 0232 	mov.w	r2, r2, rrx
   8304e:	ebb6 0e02 	subs.w	lr, r6, r2
   83052:	eb75 0e03 	sbcs.w	lr, r5, r3
   83056:	bf22      	ittt	cs
   83058:	1ab6      	subcs	r6, r6, r2
   8305a:	4675      	movcs	r5, lr
   8305c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83060:	085b      	lsrs	r3, r3, #1
   83062:	ea4f 0232 	mov.w	r2, r2, rrx
   83066:	ebb6 0e02 	subs.w	lr, r6, r2
   8306a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8306e:	bf22      	ittt	cs
   83070:	1ab6      	subcs	r6, r6, r2
   83072:	4675      	movcs	r5, lr
   83074:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83078:	ea55 0e06 	orrs.w	lr, r5, r6
   8307c:	d018      	beq.n	830b0 <__aeabi_ddiv+0x114>
   8307e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83082:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83086:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8308a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8308e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83092:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83096:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8309a:	d1c0      	bne.n	8301e <__aeabi_ddiv+0x82>
   8309c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830a0:	d10b      	bne.n	830ba <__aeabi_ddiv+0x11e>
   830a2:	ea41 0100 	orr.w	r1, r1, r0
   830a6:	f04f 0000 	mov.w	r0, #0
   830aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   830ae:	e7b6      	b.n	8301e <__aeabi_ddiv+0x82>
   830b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830b4:	bf04      	itt	eq
   830b6:	4301      	orreq	r1, r0
   830b8:	2000      	moveq	r0, #0
   830ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   830be:	bf88      	it	hi
   830c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   830c4:	f63f aeaf 	bhi.w	82e26 <__aeabi_dmul+0xde>
   830c8:	ebb5 0c03 	subs.w	ip, r5, r3
   830cc:	bf04      	itt	eq
   830ce:	ebb6 0c02 	subseq.w	ip, r6, r2
   830d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   830d6:	f150 0000 	adcs.w	r0, r0, #0
   830da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   830de:	bd70      	pop	{r4, r5, r6, pc}
   830e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   830e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   830e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   830ec:	bfc2      	ittt	gt
   830ee:	ebd4 050c 	rsbsgt	r5, r4, ip
   830f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   830f6:	bd70      	popgt	{r4, r5, r6, pc}
   830f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   830fc:	f04f 0e00 	mov.w	lr, #0
   83100:	3c01      	subs	r4, #1
   83102:	e690      	b.n	82e26 <__aeabi_dmul+0xde>
   83104:	ea45 0e06 	orr.w	lr, r5, r6
   83108:	e68d      	b.n	82e26 <__aeabi_dmul+0xde>
   8310a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8310e:	ea94 0f0c 	teq	r4, ip
   83112:	bf08      	it	eq
   83114:	ea95 0f0c 	teqeq	r5, ip
   83118:	f43f af3b 	beq.w	82f92 <__aeabi_dmul+0x24a>
   8311c:	ea94 0f0c 	teq	r4, ip
   83120:	d10a      	bne.n	83138 <__aeabi_ddiv+0x19c>
   83122:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83126:	f47f af34 	bne.w	82f92 <__aeabi_dmul+0x24a>
   8312a:	ea95 0f0c 	teq	r5, ip
   8312e:	f47f af25 	bne.w	82f7c <__aeabi_dmul+0x234>
   83132:	4610      	mov	r0, r2
   83134:	4619      	mov	r1, r3
   83136:	e72c      	b.n	82f92 <__aeabi_dmul+0x24a>
   83138:	ea95 0f0c 	teq	r5, ip
   8313c:	d106      	bne.n	8314c <__aeabi_ddiv+0x1b0>
   8313e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83142:	f43f aefd 	beq.w	82f40 <__aeabi_dmul+0x1f8>
   83146:	4610      	mov	r0, r2
   83148:	4619      	mov	r1, r3
   8314a:	e722      	b.n	82f92 <__aeabi_dmul+0x24a>
   8314c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83150:	bf18      	it	ne
   83152:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83156:	f47f aec5 	bne.w	82ee4 <__aeabi_dmul+0x19c>
   8315a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8315e:	f47f af0d 	bne.w	82f7c <__aeabi_dmul+0x234>
   83162:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83166:	f47f aeeb 	bne.w	82f40 <__aeabi_dmul+0x1f8>
   8316a:	e712      	b.n	82f92 <__aeabi_dmul+0x24a>

0008316c <__aeabi_d2iz>:
   8316c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83170:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83174:	d215      	bcs.n	831a2 <__aeabi_d2iz+0x36>
   83176:	d511      	bpl.n	8319c <__aeabi_d2iz+0x30>
   83178:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8317c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83180:	d912      	bls.n	831a8 <__aeabi_d2iz+0x3c>
   83182:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83186:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8318a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8318e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83192:	fa23 f002 	lsr.w	r0, r3, r2
   83196:	bf18      	it	ne
   83198:	4240      	negne	r0, r0
   8319a:	4770      	bx	lr
   8319c:	f04f 0000 	mov.w	r0, #0
   831a0:	4770      	bx	lr
   831a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   831a6:	d105      	bne.n	831b4 <__aeabi_d2iz+0x48>
   831a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   831ac:	bf08      	it	eq
   831ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   831b2:	4770      	bx	lr
   831b4:	f04f 0000 	mov.w	r0, #0
   831b8:	4770      	bx	lr
   831ba:	bf00      	nop

000831bc <__libc_init_array>:
   831bc:	b570      	push	{r4, r5, r6, lr}
   831be:	4e0f      	ldr	r6, [pc, #60]	; (831fc <__libc_init_array+0x40>)
   831c0:	4d0f      	ldr	r5, [pc, #60]	; (83200 <__libc_init_array+0x44>)
   831c2:	1b76      	subs	r6, r6, r5
   831c4:	10b6      	asrs	r6, r6, #2
   831c6:	d007      	beq.n	831d8 <__libc_init_array+0x1c>
   831c8:	3d04      	subs	r5, #4
   831ca:	2400      	movs	r4, #0
   831cc:	3401      	adds	r4, #1
   831ce:	f855 3f04 	ldr.w	r3, [r5, #4]!
   831d2:	4798      	blx	r3
   831d4:	42a6      	cmp	r6, r4
   831d6:	d1f9      	bne.n	831cc <__libc_init_array+0x10>
   831d8:	4e0a      	ldr	r6, [pc, #40]	; (83204 <__libc_init_array+0x48>)
   831da:	4d0b      	ldr	r5, [pc, #44]	; (83208 <__libc_init_array+0x4c>)
   831dc:	f003 f876 	bl	862cc <_init>
   831e0:	1b76      	subs	r6, r6, r5
   831e2:	10b6      	asrs	r6, r6, #2
   831e4:	d008      	beq.n	831f8 <__libc_init_array+0x3c>
   831e6:	3d04      	subs	r5, #4
   831e8:	2400      	movs	r4, #0
   831ea:	3401      	adds	r4, #1
   831ec:	f855 3f04 	ldr.w	r3, [r5, #4]!
   831f0:	4798      	blx	r3
   831f2:	42a6      	cmp	r6, r4
   831f4:	d1f9      	bne.n	831ea <__libc_init_array+0x2e>
   831f6:	bd70      	pop	{r4, r5, r6, pc}
   831f8:	bd70      	pop	{r4, r5, r6, pc}
   831fa:	bf00      	nop
   831fc:	000862d8 	.word	0x000862d8
   83200:	000862d8 	.word	0x000862d8
   83204:	000862e0 	.word	0x000862e0
   83208:	000862d8 	.word	0x000862d8

0008320c <iprintf>:
   8320c:	b40f      	push	{r0, r1, r2, r3}
   8320e:	b510      	push	{r4, lr}
   83210:	4b07      	ldr	r3, [pc, #28]	; (83230 <iprintf+0x24>)
   83212:	b082      	sub	sp, #8
   83214:	ac04      	add	r4, sp, #16
   83216:	f854 2b04 	ldr.w	r2, [r4], #4
   8321a:	6818      	ldr	r0, [r3, #0]
   8321c:	4623      	mov	r3, r4
   8321e:	6881      	ldr	r1, [r0, #8]
   83220:	9401      	str	r4, [sp, #4]
   83222:	f000 f9ed 	bl	83600 <_vfiprintf_r>
   83226:	b002      	add	sp, #8
   83228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8322c:	b004      	add	sp, #16
   8322e:	4770      	bx	lr
   83230:	20070438 	.word	0x20070438

00083234 <memcpy>:
   83234:	4684      	mov	ip, r0
   83236:	ea41 0300 	orr.w	r3, r1, r0
   8323a:	f013 0303 	ands.w	r3, r3, #3
   8323e:	d149      	bne.n	832d4 <memcpy+0xa0>
   83240:	3a40      	subs	r2, #64	; 0x40
   83242:	d323      	bcc.n	8328c <memcpy+0x58>
   83244:	680b      	ldr	r3, [r1, #0]
   83246:	6003      	str	r3, [r0, #0]
   83248:	684b      	ldr	r3, [r1, #4]
   8324a:	6043      	str	r3, [r0, #4]
   8324c:	688b      	ldr	r3, [r1, #8]
   8324e:	6083      	str	r3, [r0, #8]
   83250:	68cb      	ldr	r3, [r1, #12]
   83252:	60c3      	str	r3, [r0, #12]
   83254:	690b      	ldr	r3, [r1, #16]
   83256:	6103      	str	r3, [r0, #16]
   83258:	694b      	ldr	r3, [r1, #20]
   8325a:	6143      	str	r3, [r0, #20]
   8325c:	698b      	ldr	r3, [r1, #24]
   8325e:	6183      	str	r3, [r0, #24]
   83260:	69cb      	ldr	r3, [r1, #28]
   83262:	61c3      	str	r3, [r0, #28]
   83264:	6a0b      	ldr	r3, [r1, #32]
   83266:	6203      	str	r3, [r0, #32]
   83268:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8326a:	6243      	str	r3, [r0, #36]	; 0x24
   8326c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8326e:	6283      	str	r3, [r0, #40]	; 0x28
   83270:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83272:	62c3      	str	r3, [r0, #44]	; 0x2c
   83274:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83276:	6303      	str	r3, [r0, #48]	; 0x30
   83278:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8327a:	6343      	str	r3, [r0, #52]	; 0x34
   8327c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8327e:	6383      	str	r3, [r0, #56]	; 0x38
   83280:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83282:	63c3      	str	r3, [r0, #60]	; 0x3c
   83284:	3040      	adds	r0, #64	; 0x40
   83286:	3140      	adds	r1, #64	; 0x40
   83288:	3a40      	subs	r2, #64	; 0x40
   8328a:	d2db      	bcs.n	83244 <memcpy+0x10>
   8328c:	3230      	adds	r2, #48	; 0x30
   8328e:	d30b      	bcc.n	832a8 <memcpy+0x74>
   83290:	680b      	ldr	r3, [r1, #0]
   83292:	6003      	str	r3, [r0, #0]
   83294:	684b      	ldr	r3, [r1, #4]
   83296:	6043      	str	r3, [r0, #4]
   83298:	688b      	ldr	r3, [r1, #8]
   8329a:	6083      	str	r3, [r0, #8]
   8329c:	68cb      	ldr	r3, [r1, #12]
   8329e:	60c3      	str	r3, [r0, #12]
   832a0:	3010      	adds	r0, #16
   832a2:	3110      	adds	r1, #16
   832a4:	3a10      	subs	r2, #16
   832a6:	d2f3      	bcs.n	83290 <memcpy+0x5c>
   832a8:	320c      	adds	r2, #12
   832aa:	d305      	bcc.n	832b8 <memcpy+0x84>
   832ac:	f851 3b04 	ldr.w	r3, [r1], #4
   832b0:	f840 3b04 	str.w	r3, [r0], #4
   832b4:	3a04      	subs	r2, #4
   832b6:	d2f9      	bcs.n	832ac <memcpy+0x78>
   832b8:	3204      	adds	r2, #4
   832ba:	d008      	beq.n	832ce <memcpy+0x9a>
   832bc:	07d2      	lsls	r2, r2, #31
   832be:	bf1c      	itt	ne
   832c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   832c4:	f800 3b01 	strbne.w	r3, [r0], #1
   832c8:	d301      	bcc.n	832ce <memcpy+0x9a>
   832ca:	880b      	ldrh	r3, [r1, #0]
   832cc:	8003      	strh	r3, [r0, #0]
   832ce:	4660      	mov	r0, ip
   832d0:	4770      	bx	lr
   832d2:	bf00      	nop
   832d4:	2a08      	cmp	r2, #8
   832d6:	d313      	bcc.n	83300 <memcpy+0xcc>
   832d8:	078b      	lsls	r3, r1, #30
   832da:	d0b1      	beq.n	83240 <memcpy+0xc>
   832dc:	f010 0303 	ands.w	r3, r0, #3
   832e0:	d0ae      	beq.n	83240 <memcpy+0xc>
   832e2:	f1c3 0304 	rsb	r3, r3, #4
   832e6:	1ad2      	subs	r2, r2, r3
   832e8:	07db      	lsls	r3, r3, #31
   832ea:	bf1c      	itt	ne
   832ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
   832f0:	f800 3b01 	strbne.w	r3, [r0], #1
   832f4:	d3a4      	bcc.n	83240 <memcpy+0xc>
   832f6:	f831 3b02 	ldrh.w	r3, [r1], #2
   832fa:	f820 3b02 	strh.w	r3, [r0], #2
   832fe:	e79f      	b.n	83240 <memcpy+0xc>
   83300:	3a04      	subs	r2, #4
   83302:	d3d9      	bcc.n	832b8 <memcpy+0x84>
   83304:	3a01      	subs	r2, #1
   83306:	f811 3b01 	ldrb.w	r3, [r1], #1
   8330a:	f800 3b01 	strb.w	r3, [r0], #1
   8330e:	d2f9      	bcs.n	83304 <memcpy+0xd0>
   83310:	780b      	ldrb	r3, [r1, #0]
   83312:	7003      	strb	r3, [r0, #0]
   83314:	784b      	ldrb	r3, [r1, #1]
   83316:	7043      	strb	r3, [r0, #1]
   83318:	788b      	ldrb	r3, [r1, #2]
   8331a:	7083      	strb	r3, [r0, #2]
   8331c:	4660      	mov	r0, ip
   8331e:	4770      	bx	lr

00083320 <memset>:
   83320:	b4f0      	push	{r4, r5, r6, r7}
   83322:	0784      	lsls	r4, r0, #30
   83324:	d043      	beq.n	833ae <memset+0x8e>
   83326:	1e54      	subs	r4, r2, #1
   83328:	2a00      	cmp	r2, #0
   8332a:	d03e      	beq.n	833aa <memset+0x8a>
   8332c:	b2cd      	uxtb	r5, r1
   8332e:	4603      	mov	r3, r0
   83330:	e003      	b.n	8333a <memset+0x1a>
   83332:	1e62      	subs	r2, r4, #1
   83334:	2c00      	cmp	r4, #0
   83336:	d038      	beq.n	833aa <memset+0x8a>
   83338:	4614      	mov	r4, r2
   8333a:	f803 5b01 	strb.w	r5, [r3], #1
   8333e:	079a      	lsls	r2, r3, #30
   83340:	d1f7      	bne.n	83332 <memset+0x12>
   83342:	2c03      	cmp	r4, #3
   83344:	d92a      	bls.n	8339c <memset+0x7c>
   83346:	b2cd      	uxtb	r5, r1
   83348:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8334c:	2c0f      	cmp	r4, #15
   8334e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83352:	d915      	bls.n	83380 <memset+0x60>
   83354:	f1a4 0710 	sub.w	r7, r4, #16
   83358:	093f      	lsrs	r7, r7, #4
   8335a:	f103 0610 	add.w	r6, r3, #16
   8335e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83362:	461a      	mov	r2, r3
   83364:	6015      	str	r5, [r2, #0]
   83366:	6055      	str	r5, [r2, #4]
   83368:	6095      	str	r5, [r2, #8]
   8336a:	60d5      	str	r5, [r2, #12]
   8336c:	3210      	adds	r2, #16
   8336e:	42b2      	cmp	r2, r6
   83370:	d1f8      	bne.n	83364 <memset+0x44>
   83372:	f004 040f 	and.w	r4, r4, #15
   83376:	3701      	adds	r7, #1
   83378:	2c03      	cmp	r4, #3
   8337a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8337e:	d90d      	bls.n	8339c <memset+0x7c>
   83380:	461e      	mov	r6, r3
   83382:	4622      	mov	r2, r4
   83384:	3a04      	subs	r2, #4
   83386:	2a03      	cmp	r2, #3
   83388:	f846 5b04 	str.w	r5, [r6], #4
   8338c:	d8fa      	bhi.n	83384 <memset+0x64>
   8338e:	1f22      	subs	r2, r4, #4
   83390:	f022 0203 	bic.w	r2, r2, #3
   83394:	3204      	adds	r2, #4
   83396:	4413      	add	r3, r2
   83398:	f004 0403 	and.w	r4, r4, #3
   8339c:	b12c      	cbz	r4, 833aa <memset+0x8a>
   8339e:	b2c9      	uxtb	r1, r1
   833a0:	441c      	add	r4, r3
   833a2:	f803 1b01 	strb.w	r1, [r3], #1
   833a6:	42a3      	cmp	r3, r4
   833a8:	d1fb      	bne.n	833a2 <memset+0x82>
   833aa:	bcf0      	pop	{r4, r5, r6, r7}
   833ac:	4770      	bx	lr
   833ae:	4614      	mov	r4, r2
   833b0:	4603      	mov	r3, r0
   833b2:	e7c6      	b.n	83342 <memset+0x22>

000833b4 <setbuf>:
   833b4:	2900      	cmp	r1, #0
   833b6:	bf0c      	ite	eq
   833b8:	2202      	moveq	r2, #2
   833ba:	2200      	movne	r2, #0
   833bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   833c0:	f000 b800 	b.w	833c4 <setvbuf>

000833c4 <setvbuf>:
   833c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   833c8:	4d3c      	ldr	r5, [pc, #240]	; (834bc <setvbuf+0xf8>)
   833ca:	4604      	mov	r4, r0
   833cc:	682d      	ldr	r5, [r5, #0]
   833ce:	4688      	mov	r8, r1
   833d0:	4616      	mov	r6, r2
   833d2:	461f      	mov	r7, r3
   833d4:	b115      	cbz	r5, 833dc <setvbuf+0x18>
   833d6:	6bab      	ldr	r3, [r5, #56]	; 0x38
   833d8:	2b00      	cmp	r3, #0
   833da:	d04f      	beq.n	8347c <setvbuf+0xb8>
   833dc:	2e02      	cmp	r6, #2
   833de:	d830      	bhi.n	83442 <setvbuf+0x7e>
   833e0:	2f00      	cmp	r7, #0
   833e2:	db2e      	blt.n	83442 <setvbuf+0x7e>
   833e4:	4628      	mov	r0, r5
   833e6:	4621      	mov	r1, r4
   833e8:	f001 f888 	bl	844fc <_fflush_r>
   833ec:	89a3      	ldrh	r3, [r4, #12]
   833ee:	2200      	movs	r2, #0
   833f0:	6062      	str	r2, [r4, #4]
   833f2:	61a2      	str	r2, [r4, #24]
   833f4:	061a      	lsls	r2, r3, #24
   833f6:	d428      	bmi.n	8344a <setvbuf+0x86>
   833f8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   833fc:	b29b      	uxth	r3, r3
   833fe:	2e02      	cmp	r6, #2
   83400:	81a3      	strh	r3, [r4, #12]
   83402:	d02d      	beq.n	83460 <setvbuf+0x9c>
   83404:	f1b8 0f00 	cmp.w	r8, #0
   83408:	d03c      	beq.n	83484 <setvbuf+0xc0>
   8340a:	2e01      	cmp	r6, #1
   8340c:	d013      	beq.n	83436 <setvbuf+0x72>
   8340e:	b29b      	uxth	r3, r3
   83410:	f003 0008 	and.w	r0, r3, #8
   83414:	4a2a      	ldr	r2, [pc, #168]	; (834c0 <setvbuf+0xfc>)
   83416:	b280      	uxth	r0, r0
   83418:	63ea      	str	r2, [r5, #60]	; 0x3c
   8341a:	f8c4 8000 	str.w	r8, [r4]
   8341e:	f8c4 8010 	str.w	r8, [r4, #16]
   83422:	6167      	str	r7, [r4, #20]
   83424:	b178      	cbz	r0, 83446 <setvbuf+0x82>
   83426:	f013 0f03 	tst.w	r3, #3
   8342a:	bf18      	it	ne
   8342c:	2700      	movne	r7, #0
   8342e:	60a7      	str	r7, [r4, #8]
   83430:	2000      	movs	r0, #0
   83432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83436:	f043 0301 	orr.w	r3, r3, #1
   8343a:	427a      	negs	r2, r7
   8343c:	81a3      	strh	r3, [r4, #12]
   8343e:	61a2      	str	r2, [r4, #24]
   83440:	e7e5      	b.n	8340e <setvbuf+0x4a>
   83442:	f04f 30ff 	mov.w	r0, #4294967295
   83446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8344a:	4628      	mov	r0, r5
   8344c:	6921      	ldr	r1, [r4, #16]
   8344e:	f001 f9b5 	bl	847bc <_free_r>
   83452:	89a3      	ldrh	r3, [r4, #12]
   83454:	2e02      	cmp	r6, #2
   83456:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8345a:	b29b      	uxth	r3, r3
   8345c:	81a3      	strh	r3, [r4, #12]
   8345e:	d1d1      	bne.n	83404 <setvbuf+0x40>
   83460:	2000      	movs	r0, #0
   83462:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83466:	f043 0302 	orr.w	r3, r3, #2
   8346a:	2500      	movs	r5, #0
   8346c:	2101      	movs	r1, #1
   8346e:	81a3      	strh	r3, [r4, #12]
   83470:	60a5      	str	r5, [r4, #8]
   83472:	6022      	str	r2, [r4, #0]
   83474:	6122      	str	r2, [r4, #16]
   83476:	6161      	str	r1, [r4, #20]
   83478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8347c:	4628      	mov	r0, r5
   8347e:	f001 f859 	bl	84534 <__sinit>
   83482:	e7ab      	b.n	833dc <setvbuf+0x18>
   83484:	2f00      	cmp	r7, #0
   83486:	bf08      	it	eq
   83488:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   8348c:	4638      	mov	r0, r7
   8348e:	f001 fc8b 	bl	84da8 <malloc>
   83492:	4680      	mov	r8, r0
   83494:	b128      	cbz	r0, 834a2 <setvbuf+0xde>
   83496:	89a3      	ldrh	r3, [r4, #12]
   83498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8349c:	b29b      	uxth	r3, r3
   8349e:	81a3      	strh	r3, [r4, #12]
   834a0:	e7b3      	b.n	8340a <setvbuf+0x46>
   834a2:	f44f 6080 	mov.w	r0, #1024	; 0x400
   834a6:	f001 fc7f 	bl	84da8 <malloc>
   834aa:	4680      	mov	r8, r0
   834ac:	b918      	cbnz	r0, 834b6 <setvbuf+0xf2>
   834ae:	89a3      	ldrh	r3, [r4, #12]
   834b0:	f04f 30ff 	mov.w	r0, #4294967295
   834b4:	e7d5      	b.n	83462 <setvbuf+0x9e>
   834b6:	f44f 6780 	mov.w	r7, #1024	; 0x400
   834ba:	e7ec      	b.n	83496 <setvbuf+0xd2>
   834bc:	20070438 	.word	0x20070438
   834c0:	00084529 	.word	0x00084529

000834c4 <strlen>:
   834c4:	f020 0103 	bic.w	r1, r0, #3
   834c8:	f010 0003 	ands.w	r0, r0, #3
   834cc:	f1c0 0000 	rsb	r0, r0, #0
   834d0:	f851 3b04 	ldr.w	r3, [r1], #4
   834d4:	f100 0c04 	add.w	ip, r0, #4
   834d8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   834dc:	f06f 0200 	mvn.w	r2, #0
   834e0:	bf1c      	itt	ne
   834e2:	fa22 f20c 	lsrne.w	r2, r2, ip
   834e6:	4313      	orrne	r3, r2
   834e8:	f04f 0c01 	mov.w	ip, #1
   834ec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   834f0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   834f4:	eba3 020c 	sub.w	r2, r3, ip
   834f8:	ea22 0203 	bic.w	r2, r2, r3
   834fc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83500:	bf04      	itt	eq
   83502:	f851 3b04 	ldreq.w	r3, [r1], #4
   83506:	3004      	addeq	r0, #4
   83508:	d0f4      	beq.n	834f4 <strlen+0x30>
   8350a:	f013 0fff 	tst.w	r3, #255	; 0xff
   8350e:	bf1f      	itttt	ne
   83510:	3001      	addne	r0, #1
   83512:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83516:	3001      	addne	r0, #1
   83518:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   8351c:	bf18      	it	ne
   8351e:	3001      	addne	r0, #1
   83520:	4770      	bx	lr
   83522:	bf00      	nop

00083524 <strncpy>:
   83524:	ea40 0301 	orr.w	r3, r0, r1
   83528:	079b      	lsls	r3, r3, #30
   8352a:	b470      	push	{r4, r5, r6}
   8352c:	d12a      	bne.n	83584 <strncpy+0x60>
   8352e:	2a03      	cmp	r2, #3
   83530:	d928      	bls.n	83584 <strncpy+0x60>
   83532:	460c      	mov	r4, r1
   83534:	4603      	mov	r3, r0
   83536:	4621      	mov	r1, r4
   83538:	f854 5b04 	ldr.w	r5, [r4], #4
   8353c:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   83540:	ea26 0605 	bic.w	r6, r6, r5
   83544:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   83548:	d105      	bne.n	83556 <strncpy+0x32>
   8354a:	3a04      	subs	r2, #4
   8354c:	2a03      	cmp	r2, #3
   8354e:	f843 5b04 	str.w	r5, [r3], #4
   83552:	4621      	mov	r1, r4
   83554:	d8ef      	bhi.n	83536 <strncpy+0x12>
   83556:	b19a      	cbz	r2, 83580 <strncpy+0x5c>
   83558:	780c      	ldrb	r4, [r1, #0]
   8355a:	3a01      	subs	r2, #1
   8355c:	701c      	strb	r4, [r3, #0]
   8355e:	3301      	adds	r3, #1
   83560:	b13c      	cbz	r4, 83572 <strncpy+0x4e>
   83562:	b16a      	cbz	r2, 83580 <strncpy+0x5c>
   83564:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83568:	3a01      	subs	r2, #1
   8356a:	f803 4b01 	strb.w	r4, [r3], #1
   8356e:	2c00      	cmp	r4, #0
   83570:	d1f7      	bne.n	83562 <strncpy+0x3e>
   83572:	b12a      	cbz	r2, 83580 <strncpy+0x5c>
   83574:	441a      	add	r2, r3
   83576:	2100      	movs	r1, #0
   83578:	f803 1b01 	strb.w	r1, [r3], #1
   8357c:	4293      	cmp	r3, r2
   8357e:	d1fb      	bne.n	83578 <strncpy+0x54>
   83580:	bc70      	pop	{r4, r5, r6}
   83582:	4770      	bx	lr
   83584:	4603      	mov	r3, r0
   83586:	e7e6      	b.n	83556 <strncpy+0x32>

00083588 <__sprint_r.part.0>:
   83588:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8358a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8358e:	049c      	lsls	r4, r3, #18
   83590:	460e      	mov	r6, r1
   83592:	4680      	mov	r8, r0
   83594:	4691      	mov	r9, r2
   83596:	d52a      	bpl.n	835ee <__sprint_r.part.0+0x66>
   83598:	6893      	ldr	r3, [r2, #8]
   8359a:	6812      	ldr	r2, [r2, #0]
   8359c:	f102 0a08 	add.w	sl, r2, #8
   835a0:	b31b      	cbz	r3, 835ea <__sprint_r.part.0+0x62>
   835a2:	e91a 00a0 	ldmdb	sl, {r5, r7}
   835a6:	08bf      	lsrs	r7, r7, #2
   835a8:	d017      	beq.n	835da <__sprint_r.part.0+0x52>
   835aa:	3d04      	subs	r5, #4
   835ac:	2400      	movs	r4, #0
   835ae:	e001      	b.n	835b4 <__sprint_r.part.0+0x2c>
   835b0:	42a7      	cmp	r7, r4
   835b2:	d010      	beq.n	835d6 <__sprint_r.part.0+0x4e>
   835b4:	4640      	mov	r0, r8
   835b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
   835ba:	4632      	mov	r2, r6
   835bc:	f001 f850 	bl	84660 <_fputwc_r>
   835c0:	1c43      	adds	r3, r0, #1
   835c2:	f104 0401 	add.w	r4, r4, #1
   835c6:	d1f3      	bne.n	835b0 <__sprint_r.part.0+0x28>
   835c8:	2300      	movs	r3, #0
   835ca:	f8c9 3008 	str.w	r3, [r9, #8]
   835ce:	f8c9 3004 	str.w	r3, [r9, #4]
   835d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   835d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
   835da:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   835de:	f8c9 3008 	str.w	r3, [r9, #8]
   835e2:	f10a 0a08 	add.w	sl, sl, #8
   835e6:	2b00      	cmp	r3, #0
   835e8:	d1db      	bne.n	835a2 <__sprint_r.part.0+0x1a>
   835ea:	2000      	movs	r0, #0
   835ec:	e7ec      	b.n	835c8 <__sprint_r.part.0+0x40>
   835ee:	f001 f9b1 	bl	84954 <__sfvwrite_r>
   835f2:	2300      	movs	r3, #0
   835f4:	f8c9 3008 	str.w	r3, [r9, #8]
   835f8:	f8c9 3004 	str.w	r3, [r9, #4]
   835fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083600 <_vfiprintf_r>:
   83600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83604:	b0b1      	sub	sp, #196	; 0xc4
   83606:	461c      	mov	r4, r3
   83608:	9102      	str	r1, [sp, #8]
   8360a:	4690      	mov	r8, r2
   8360c:	9308      	str	r3, [sp, #32]
   8360e:	9006      	str	r0, [sp, #24]
   83610:	b118      	cbz	r0, 8361a <_vfiprintf_r+0x1a>
   83612:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83614:	2b00      	cmp	r3, #0
   83616:	f000 80e8 	beq.w	837ea <_vfiprintf_r+0x1ea>
   8361a:	9d02      	ldr	r5, [sp, #8]
   8361c:	89ab      	ldrh	r3, [r5, #12]
   8361e:	b29a      	uxth	r2, r3
   83620:	0490      	lsls	r0, r2, #18
   83622:	d407      	bmi.n	83634 <_vfiprintf_r+0x34>
   83624:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83626:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8362a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   8362e:	81ab      	strh	r3, [r5, #12]
   83630:	b29a      	uxth	r2, r3
   83632:	6669      	str	r1, [r5, #100]	; 0x64
   83634:	0711      	lsls	r1, r2, #28
   83636:	f140 80b7 	bpl.w	837a8 <_vfiprintf_r+0x1a8>
   8363a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8363e:	f8db 3010 	ldr.w	r3, [fp, #16]
   83642:	2b00      	cmp	r3, #0
   83644:	f000 80b0 	beq.w	837a8 <_vfiprintf_r+0x1a8>
   83648:	f002 021a 	and.w	r2, r2, #26
   8364c:	2a0a      	cmp	r2, #10
   8364e:	f000 80b7 	beq.w	837c0 <_vfiprintf_r+0x1c0>
   83652:	2300      	movs	r3, #0
   83654:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   83658:	930a      	str	r3, [sp, #40]	; 0x28
   8365a:	9315      	str	r3, [sp, #84]	; 0x54
   8365c:	9314      	str	r3, [sp, #80]	; 0x50
   8365e:	9309      	str	r3, [sp, #36]	; 0x24
   83660:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83664:	464e      	mov	r6, r9
   83666:	f898 3000 	ldrb.w	r3, [r8]
   8366a:	2b00      	cmp	r3, #0
   8366c:	f000 84c8 	beq.w	84000 <_vfiprintf_r+0xa00>
   83670:	2b25      	cmp	r3, #37	; 0x25
   83672:	f000 84c5 	beq.w	84000 <_vfiprintf_r+0xa00>
   83676:	f108 0201 	add.w	r2, r8, #1
   8367a:	e001      	b.n	83680 <_vfiprintf_r+0x80>
   8367c:	2b25      	cmp	r3, #37	; 0x25
   8367e:	d004      	beq.n	8368a <_vfiprintf_r+0x8a>
   83680:	7813      	ldrb	r3, [r2, #0]
   83682:	4614      	mov	r4, r2
   83684:	3201      	adds	r2, #1
   83686:	2b00      	cmp	r3, #0
   83688:	d1f8      	bne.n	8367c <_vfiprintf_r+0x7c>
   8368a:	ebc8 0504 	rsb	r5, r8, r4
   8368e:	b195      	cbz	r5, 836b6 <_vfiprintf_r+0xb6>
   83690:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83692:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83694:	3301      	adds	r3, #1
   83696:	442a      	add	r2, r5
   83698:	2b07      	cmp	r3, #7
   8369a:	f8c6 8000 	str.w	r8, [r6]
   8369e:	6075      	str	r5, [r6, #4]
   836a0:	9215      	str	r2, [sp, #84]	; 0x54
   836a2:	9314      	str	r3, [sp, #80]	; 0x50
   836a4:	dd7b      	ble.n	8379e <_vfiprintf_r+0x19e>
   836a6:	2a00      	cmp	r2, #0
   836a8:	f040 84d5 	bne.w	84056 <_vfiprintf_r+0xa56>
   836ac:	9809      	ldr	r0, [sp, #36]	; 0x24
   836ae:	9214      	str	r2, [sp, #80]	; 0x50
   836b0:	4428      	add	r0, r5
   836b2:	464e      	mov	r6, r9
   836b4:	9009      	str	r0, [sp, #36]	; 0x24
   836b6:	7823      	ldrb	r3, [r4, #0]
   836b8:	2b00      	cmp	r3, #0
   836ba:	f000 83ed 	beq.w	83e98 <_vfiprintf_r+0x898>
   836be:	2100      	movs	r1, #0
   836c0:	f04f 0200 	mov.w	r2, #0
   836c4:	f04f 3cff 	mov.w	ip, #4294967295
   836c8:	7863      	ldrb	r3, [r4, #1]
   836ca:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   836ce:	9104      	str	r1, [sp, #16]
   836d0:	468a      	mov	sl, r1
   836d2:	f104 0801 	add.w	r8, r4, #1
   836d6:	4608      	mov	r0, r1
   836d8:	4665      	mov	r5, ip
   836da:	f108 0801 	add.w	r8, r8, #1
   836de:	f1a3 0220 	sub.w	r2, r3, #32
   836e2:	2a58      	cmp	r2, #88	; 0x58
   836e4:	f200 82d9 	bhi.w	83c9a <_vfiprintf_r+0x69a>
   836e8:	e8df f012 	tbh	[pc, r2, lsl #1]
   836ec:	02d702cb 	.word	0x02d702cb
   836f0:	02d202d7 	.word	0x02d202d7
   836f4:	02d702d7 	.word	0x02d702d7
   836f8:	02d702d7 	.word	0x02d702d7
   836fc:	02d702d7 	.word	0x02d702d7
   83700:	028f0282 	.word	0x028f0282
   83704:	008402d7 	.word	0x008402d7
   83708:	02d70293 	.word	0x02d70293
   8370c:	0196012b 	.word	0x0196012b
   83710:	01960196 	.word	0x01960196
   83714:	01960196 	.word	0x01960196
   83718:	01960196 	.word	0x01960196
   8371c:	01960196 	.word	0x01960196
   83720:	02d702d7 	.word	0x02d702d7
   83724:	02d702d7 	.word	0x02d702d7
   83728:	02d702d7 	.word	0x02d702d7
   8372c:	02d702d7 	.word	0x02d702d7
   83730:	02d702d7 	.word	0x02d702d7
   83734:	02d70130 	.word	0x02d70130
   83738:	02d702d7 	.word	0x02d702d7
   8373c:	02d702d7 	.word	0x02d702d7
   83740:	02d702d7 	.word	0x02d702d7
   83744:	02d702d7 	.word	0x02d702d7
   83748:	017b02d7 	.word	0x017b02d7
   8374c:	02d702d7 	.word	0x02d702d7
   83750:	02d702d7 	.word	0x02d702d7
   83754:	01a402d7 	.word	0x01a402d7
   83758:	02d702d7 	.word	0x02d702d7
   8375c:	02d701bf 	.word	0x02d701bf
   83760:	02d702d7 	.word	0x02d702d7
   83764:	02d702d7 	.word	0x02d702d7
   83768:	02d702d7 	.word	0x02d702d7
   8376c:	02d702d7 	.word	0x02d702d7
   83770:	01e402d7 	.word	0x01e402d7
   83774:	02d701fa 	.word	0x02d701fa
   83778:	02d702d7 	.word	0x02d702d7
   8377c:	01fa0216 	.word	0x01fa0216
   83780:	02d702d7 	.word	0x02d702d7
   83784:	02d7021b 	.word	0x02d7021b
   83788:	00890228 	.word	0x00890228
   8378c:	027d0266 	.word	0x027d0266
   83790:	023a02d7 	.word	0x023a02d7
   83794:	011902d7 	.word	0x011902d7
   83798:	02d702d7 	.word	0x02d702d7
   8379c:	02af      	.short	0x02af
   8379e:	3608      	adds	r6, #8
   837a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   837a2:	4428      	add	r0, r5
   837a4:	9009      	str	r0, [sp, #36]	; 0x24
   837a6:	e786      	b.n	836b6 <_vfiprintf_r+0xb6>
   837a8:	9806      	ldr	r0, [sp, #24]
   837aa:	9902      	ldr	r1, [sp, #8]
   837ac:	f000 fd90 	bl	842d0 <__swsetup_r>
   837b0:	b9b0      	cbnz	r0, 837e0 <_vfiprintf_r+0x1e0>
   837b2:	9d02      	ldr	r5, [sp, #8]
   837b4:	89aa      	ldrh	r2, [r5, #12]
   837b6:	f002 021a 	and.w	r2, r2, #26
   837ba:	2a0a      	cmp	r2, #10
   837bc:	f47f af49 	bne.w	83652 <_vfiprintf_r+0x52>
   837c0:	f8dd b008 	ldr.w	fp, [sp, #8]
   837c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   837c8:	2b00      	cmp	r3, #0
   837ca:	f6ff af42 	blt.w	83652 <_vfiprintf_r+0x52>
   837ce:	9806      	ldr	r0, [sp, #24]
   837d0:	4659      	mov	r1, fp
   837d2:	4642      	mov	r2, r8
   837d4:	4623      	mov	r3, r4
   837d6:	f000 fd3d 	bl	84254 <__sbprintf>
   837da:	b031      	add	sp, #196	; 0xc4
   837dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   837e0:	f04f 30ff 	mov.w	r0, #4294967295
   837e4:	b031      	add	sp, #196	; 0xc4
   837e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   837ea:	f000 fea3 	bl	84534 <__sinit>
   837ee:	e714      	b.n	8361a <_vfiprintf_r+0x1a>
   837f0:	4240      	negs	r0, r0
   837f2:	9308      	str	r3, [sp, #32]
   837f4:	f04a 0a04 	orr.w	sl, sl, #4
   837f8:	f898 3000 	ldrb.w	r3, [r8]
   837fc:	e76d      	b.n	836da <_vfiprintf_r+0xda>
   837fe:	f01a 0320 	ands.w	r3, sl, #32
   83802:	9004      	str	r0, [sp, #16]
   83804:	46ac      	mov	ip, r5
   83806:	f000 80f4 	beq.w	839f2 <_vfiprintf_r+0x3f2>
   8380a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8380e:	f10b 0307 	add.w	r3, fp, #7
   83812:	f023 0307 	bic.w	r3, r3, #7
   83816:	f103 0408 	add.w	r4, r3, #8
   8381a:	9408      	str	r4, [sp, #32]
   8381c:	e9d3 4500 	ldrd	r4, r5, [r3]
   83820:	2300      	movs	r3, #0
   83822:	f04f 0000 	mov.w	r0, #0
   83826:	2100      	movs	r1, #0
   83828:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   8382c:	f8cd c014 	str.w	ip, [sp, #20]
   83830:	9107      	str	r1, [sp, #28]
   83832:	f1bc 0f00 	cmp.w	ip, #0
   83836:	bfa8      	it	ge
   83838:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8383c:	ea54 0205 	orrs.w	r2, r4, r5
   83840:	f040 80ad 	bne.w	8399e <_vfiprintf_r+0x39e>
   83844:	f1bc 0f00 	cmp.w	ip, #0
   83848:	f040 80a9 	bne.w	8399e <_vfiprintf_r+0x39e>
   8384c:	2b00      	cmp	r3, #0
   8384e:	f040 83c0 	bne.w	83fd2 <_vfiprintf_r+0x9d2>
   83852:	f01a 0f01 	tst.w	sl, #1
   83856:	f000 83bc 	beq.w	83fd2 <_vfiprintf_r+0x9d2>
   8385a:	2330      	movs	r3, #48	; 0x30
   8385c:	af30      	add	r7, sp, #192	; 0xc0
   8385e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83862:	ebc7 0409 	rsb	r4, r7, r9
   83866:	9405      	str	r4, [sp, #20]
   83868:	f8dd b014 	ldr.w	fp, [sp, #20]
   8386c:	9c07      	ldr	r4, [sp, #28]
   8386e:	45e3      	cmp	fp, ip
   83870:	bfb8      	it	lt
   83872:	46e3      	movlt	fp, ip
   83874:	f8cd b00c 	str.w	fp, [sp, #12]
   83878:	b11c      	cbz	r4, 83882 <_vfiprintf_r+0x282>
   8387a:	f10b 0b01 	add.w	fp, fp, #1
   8387e:	f8cd b00c 	str.w	fp, [sp, #12]
   83882:	f01a 0502 	ands.w	r5, sl, #2
   83886:	9507      	str	r5, [sp, #28]
   83888:	d005      	beq.n	83896 <_vfiprintf_r+0x296>
   8388a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8388e:	f10b 0b02 	add.w	fp, fp, #2
   83892:	f8cd b00c 	str.w	fp, [sp, #12]
   83896:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8389a:	930b      	str	r3, [sp, #44]	; 0x2c
   8389c:	f040 821b 	bne.w	83cd6 <_vfiprintf_r+0x6d6>
   838a0:	9d04      	ldr	r5, [sp, #16]
   838a2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838a6:	ebcb 0405 	rsb	r4, fp, r5
   838aa:	2c00      	cmp	r4, #0
   838ac:	f340 8213 	ble.w	83cd6 <_vfiprintf_r+0x6d6>
   838b0:	2c10      	cmp	r4, #16
   838b2:	f340 8489 	ble.w	841c8 <_vfiprintf_r+0xbc8>
   838b6:	4dbe      	ldr	r5, [pc, #760]	; (83bb0 <_vfiprintf_r+0x5b0>)
   838b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   838ba:	462b      	mov	r3, r5
   838bc:	9814      	ldr	r0, [sp, #80]	; 0x50
   838be:	4625      	mov	r5, r4
   838c0:	f04f 0b10 	mov.w	fp, #16
   838c4:	4664      	mov	r4, ip
   838c6:	46b4      	mov	ip, r6
   838c8:	461e      	mov	r6, r3
   838ca:	e006      	b.n	838da <_vfiprintf_r+0x2da>
   838cc:	1c83      	adds	r3, r0, #2
   838ce:	f10c 0c08 	add.w	ip, ip, #8
   838d2:	4608      	mov	r0, r1
   838d4:	3d10      	subs	r5, #16
   838d6:	2d10      	cmp	r5, #16
   838d8:	dd11      	ble.n	838fe <_vfiprintf_r+0x2fe>
   838da:	1c41      	adds	r1, r0, #1
   838dc:	3210      	adds	r2, #16
   838de:	2907      	cmp	r1, #7
   838e0:	9215      	str	r2, [sp, #84]	; 0x54
   838e2:	e88c 0840 	stmia.w	ip, {r6, fp}
   838e6:	9114      	str	r1, [sp, #80]	; 0x50
   838e8:	ddf0      	ble.n	838cc <_vfiprintf_r+0x2cc>
   838ea:	2a00      	cmp	r2, #0
   838ec:	f040 81e6 	bne.w	83cbc <_vfiprintf_r+0x6bc>
   838f0:	3d10      	subs	r5, #16
   838f2:	2d10      	cmp	r5, #16
   838f4:	f04f 0301 	mov.w	r3, #1
   838f8:	4610      	mov	r0, r2
   838fa:	46cc      	mov	ip, r9
   838fc:	dced      	bgt.n	838da <_vfiprintf_r+0x2da>
   838fe:	4631      	mov	r1, r6
   83900:	4666      	mov	r6, ip
   83902:	46a4      	mov	ip, r4
   83904:	462c      	mov	r4, r5
   83906:	460d      	mov	r5, r1
   83908:	4422      	add	r2, r4
   8390a:	2b07      	cmp	r3, #7
   8390c:	9215      	str	r2, [sp, #84]	; 0x54
   8390e:	6035      	str	r5, [r6, #0]
   83910:	6074      	str	r4, [r6, #4]
   83912:	9314      	str	r3, [sp, #80]	; 0x50
   83914:	f300 836d 	bgt.w	83ff2 <_vfiprintf_r+0x9f2>
   83918:	3608      	adds	r6, #8
   8391a:	1c59      	adds	r1, r3, #1
   8391c:	e1de      	b.n	83cdc <_vfiprintf_r+0x6dc>
   8391e:	f01a 0f20 	tst.w	sl, #32
   83922:	9004      	str	r0, [sp, #16]
   83924:	46ac      	mov	ip, r5
   83926:	f000 808d 	beq.w	83a44 <_vfiprintf_r+0x444>
   8392a:	9d08      	ldr	r5, [sp, #32]
   8392c:	1deb      	adds	r3, r5, #7
   8392e:	f023 0307 	bic.w	r3, r3, #7
   83932:	f103 0b08 	add.w	fp, r3, #8
   83936:	e9d3 4500 	ldrd	r4, r5, [r3]
   8393a:	f8cd b020 	str.w	fp, [sp, #32]
   8393e:	2301      	movs	r3, #1
   83940:	e76f      	b.n	83822 <_vfiprintf_r+0x222>
   83942:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   83946:	f898 3000 	ldrb.w	r3, [r8]
   8394a:	e6c6      	b.n	836da <_vfiprintf_r+0xda>
   8394c:	f04a 0a10 	orr.w	sl, sl, #16
   83950:	f01a 0f20 	tst.w	sl, #32
   83954:	9004      	str	r0, [sp, #16]
   83956:	46ac      	mov	ip, r5
   83958:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8395c:	f000 80c8 	beq.w	83af0 <_vfiprintf_r+0x4f0>
   83960:	9c08      	ldr	r4, [sp, #32]
   83962:	1de1      	adds	r1, r4, #7
   83964:	f021 0107 	bic.w	r1, r1, #7
   83968:	e9d1 2300 	ldrd	r2, r3, [r1]
   8396c:	3108      	adds	r1, #8
   8396e:	9108      	str	r1, [sp, #32]
   83970:	4614      	mov	r4, r2
   83972:	461d      	mov	r5, r3
   83974:	2a00      	cmp	r2, #0
   83976:	f173 0b00 	sbcs.w	fp, r3, #0
   8397a:	f2c0 83ce 	blt.w	8411a <_vfiprintf_r+0xb1a>
   8397e:	f1bc 0f00 	cmp.w	ip, #0
   83982:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83986:	bfa8      	it	ge
   83988:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8398c:	ea54 0205 	orrs.w	r2, r4, r5
   83990:	9007      	str	r0, [sp, #28]
   83992:	f8cd c014 	str.w	ip, [sp, #20]
   83996:	f04f 0301 	mov.w	r3, #1
   8399a:	f43f af53 	beq.w	83844 <_vfiprintf_r+0x244>
   8399e:	2b01      	cmp	r3, #1
   839a0:	f000 8319 	beq.w	83fd6 <_vfiprintf_r+0x9d6>
   839a4:	2b02      	cmp	r3, #2
   839a6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   839aa:	f040 824c 	bne.w	83e46 <_vfiprintf_r+0x846>
   839ae:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   839b2:	4619      	mov	r1, r3
   839b4:	f004 000f 	and.w	r0, r4, #15
   839b8:	0922      	lsrs	r2, r4, #4
   839ba:	f81b 0000 	ldrb.w	r0, [fp, r0]
   839be:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   839c2:	092b      	lsrs	r3, r5, #4
   839c4:	7008      	strb	r0, [r1, #0]
   839c6:	ea52 0003 	orrs.w	r0, r2, r3
   839ca:	460f      	mov	r7, r1
   839cc:	4614      	mov	r4, r2
   839ce:	461d      	mov	r5, r3
   839d0:	f101 31ff 	add.w	r1, r1, #4294967295
   839d4:	d1ee      	bne.n	839b4 <_vfiprintf_r+0x3b4>
   839d6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   839da:	ebc7 0309 	rsb	r3, r7, r9
   839de:	9305      	str	r3, [sp, #20]
   839e0:	e742      	b.n	83868 <_vfiprintf_r+0x268>
   839e2:	f04a 0a10 	orr.w	sl, sl, #16
   839e6:	f01a 0320 	ands.w	r3, sl, #32
   839ea:	9004      	str	r0, [sp, #16]
   839ec:	46ac      	mov	ip, r5
   839ee:	f47f af0c 	bne.w	8380a <_vfiprintf_r+0x20a>
   839f2:	f01a 0210 	ands.w	r2, sl, #16
   839f6:	f040 8311 	bne.w	8401c <_vfiprintf_r+0xa1c>
   839fa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   839fe:	f000 830d 	beq.w	8401c <_vfiprintf_r+0xa1c>
   83a02:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a06:	4613      	mov	r3, r2
   83a08:	f8bb 4000 	ldrh.w	r4, [fp]
   83a0c:	f10b 0b04 	add.w	fp, fp, #4
   83a10:	2500      	movs	r5, #0
   83a12:	f8cd b020 	str.w	fp, [sp, #32]
   83a16:	e704      	b.n	83822 <_vfiprintf_r+0x222>
   83a18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a1c:	2000      	movs	r0, #0
   83a1e:	f818 3b01 	ldrb.w	r3, [r8], #1
   83a22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83a26:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83a2a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a2e:	2a09      	cmp	r2, #9
   83a30:	d9f5      	bls.n	83a1e <_vfiprintf_r+0x41e>
   83a32:	e654      	b.n	836de <_vfiprintf_r+0xde>
   83a34:	f04a 0a10 	orr.w	sl, sl, #16
   83a38:	f01a 0f20 	tst.w	sl, #32
   83a3c:	9004      	str	r0, [sp, #16]
   83a3e:	46ac      	mov	ip, r5
   83a40:	f47f af73 	bne.w	8392a <_vfiprintf_r+0x32a>
   83a44:	f01a 0f10 	tst.w	sl, #16
   83a48:	f040 82ef 	bne.w	8402a <_vfiprintf_r+0xa2a>
   83a4c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83a50:	f000 82eb 	beq.w	8402a <_vfiprintf_r+0xa2a>
   83a54:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a58:	2500      	movs	r5, #0
   83a5a:	f8bb 4000 	ldrh.w	r4, [fp]
   83a5e:	f10b 0b04 	add.w	fp, fp, #4
   83a62:	2301      	movs	r3, #1
   83a64:	f8cd b020 	str.w	fp, [sp, #32]
   83a68:	e6db      	b.n	83822 <_vfiprintf_r+0x222>
   83a6a:	46ac      	mov	ip, r5
   83a6c:	4d51      	ldr	r5, [pc, #324]	; (83bb4 <_vfiprintf_r+0x5b4>)
   83a6e:	f01a 0f20 	tst.w	sl, #32
   83a72:	9004      	str	r0, [sp, #16]
   83a74:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83a78:	950a      	str	r5, [sp, #40]	; 0x28
   83a7a:	f000 80f0 	beq.w	83c5e <_vfiprintf_r+0x65e>
   83a7e:	9d08      	ldr	r5, [sp, #32]
   83a80:	1dea      	adds	r2, r5, #7
   83a82:	f022 0207 	bic.w	r2, r2, #7
   83a86:	f102 0b08 	add.w	fp, r2, #8
   83a8a:	f8cd b020 	str.w	fp, [sp, #32]
   83a8e:	e9d2 4500 	ldrd	r4, r5, [r2]
   83a92:	f01a 0f01 	tst.w	sl, #1
   83a96:	f000 82aa 	beq.w	83fee <_vfiprintf_r+0x9ee>
   83a9a:	ea54 0b05 	orrs.w	fp, r4, r5
   83a9e:	f000 82a6 	beq.w	83fee <_vfiprintf_r+0x9ee>
   83aa2:	2230      	movs	r2, #48	; 0x30
   83aa4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83aa8:	f04a 0a02 	orr.w	sl, sl, #2
   83aac:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83ab0:	2302      	movs	r3, #2
   83ab2:	e6b6      	b.n	83822 <_vfiprintf_r+0x222>
   83ab4:	9b08      	ldr	r3, [sp, #32]
   83ab6:	f8dd b020 	ldr.w	fp, [sp, #32]
   83aba:	681b      	ldr	r3, [r3, #0]
   83abc:	2401      	movs	r4, #1
   83abe:	f04f 0500 	mov.w	r5, #0
   83ac2:	f10b 0b04 	add.w	fp, fp, #4
   83ac6:	9004      	str	r0, [sp, #16]
   83ac8:	9403      	str	r4, [sp, #12]
   83aca:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83ace:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83ad2:	f8cd b020 	str.w	fp, [sp, #32]
   83ad6:	9405      	str	r4, [sp, #20]
   83ad8:	af16      	add	r7, sp, #88	; 0x58
   83ada:	f04f 0c00 	mov.w	ip, #0
   83ade:	e6d0      	b.n	83882 <_vfiprintf_r+0x282>
   83ae0:	f01a 0f20 	tst.w	sl, #32
   83ae4:	9004      	str	r0, [sp, #16]
   83ae6:	46ac      	mov	ip, r5
   83ae8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83aec:	f47f af38 	bne.w	83960 <_vfiprintf_r+0x360>
   83af0:	f01a 0f10 	tst.w	sl, #16
   83af4:	f040 82a7 	bne.w	84046 <_vfiprintf_r+0xa46>
   83af8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83afc:	f000 82a3 	beq.w	84046 <_vfiprintf_r+0xa46>
   83b00:	f8dd b020 	ldr.w	fp, [sp, #32]
   83b04:	f9bb 4000 	ldrsh.w	r4, [fp]
   83b08:	f10b 0b04 	add.w	fp, fp, #4
   83b0c:	17e5      	asrs	r5, r4, #31
   83b0e:	4622      	mov	r2, r4
   83b10:	462b      	mov	r3, r5
   83b12:	f8cd b020 	str.w	fp, [sp, #32]
   83b16:	e72d      	b.n	83974 <_vfiprintf_r+0x374>
   83b18:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83b1c:	f898 3000 	ldrb.w	r3, [r8]
   83b20:	e5db      	b.n	836da <_vfiprintf_r+0xda>
   83b22:	f898 3000 	ldrb.w	r3, [r8]
   83b26:	4642      	mov	r2, r8
   83b28:	2b6c      	cmp	r3, #108	; 0x6c
   83b2a:	bf03      	ittte	eq
   83b2c:	f108 0801 	addeq.w	r8, r8, #1
   83b30:	f04a 0a20 	orreq.w	sl, sl, #32
   83b34:	7853      	ldrbeq	r3, [r2, #1]
   83b36:	f04a 0a10 	orrne.w	sl, sl, #16
   83b3a:	e5ce      	b.n	836da <_vfiprintf_r+0xda>
   83b3c:	f01a 0f20 	tst.w	sl, #32
   83b40:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83b44:	f000 82f7 	beq.w	84136 <_vfiprintf_r+0xb36>
   83b48:	9c08      	ldr	r4, [sp, #32]
   83b4a:	6821      	ldr	r1, [r4, #0]
   83b4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83b4e:	17e5      	asrs	r5, r4, #31
   83b50:	462b      	mov	r3, r5
   83b52:	9d08      	ldr	r5, [sp, #32]
   83b54:	4622      	mov	r2, r4
   83b56:	3504      	adds	r5, #4
   83b58:	9508      	str	r5, [sp, #32]
   83b5a:	e9c1 2300 	strd	r2, r3, [r1]
   83b5e:	e582      	b.n	83666 <_vfiprintf_r+0x66>
   83b60:	9c08      	ldr	r4, [sp, #32]
   83b62:	46ac      	mov	ip, r5
   83b64:	6827      	ldr	r7, [r4, #0]
   83b66:	f04f 0500 	mov.w	r5, #0
   83b6a:	9004      	str	r0, [sp, #16]
   83b6c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83b70:	3404      	adds	r4, #4
   83b72:	2f00      	cmp	r7, #0
   83b74:	f000 8332 	beq.w	841dc <_vfiprintf_r+0xbdc>
   83b78:	f1bc 0f00 	cmp.w	ip, #0
   83b7c:	4638      	mov	r0, r7
   83b7e:	f2c0 8307 	blt.w	84190 <_vfiprintf_r+0xb90>
   83b82:	4662      	mov	r2, ip
   83b84:	2100      	movs	r1, #0
   83b86:	f8cd c004 	str.w	ip, [sp, #4]
   83b8a:	f001 fbb1 	bl	852f0 <memchr>
   83b8e:	f8dd c004 	ldr.w	ip, [sp, #4]
   83b92:	2800      	cmp	r0, #0
   83b94:	f000 833a 	beq.w	8420c <_vfiprintf_r+0xc0c>
   83b98:	1bc0      	subs	r0, r0, r7
   83b9a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83b9e:	4560      	cmp	r0, ip
   83ba0:	bfa8      	it	ge
   83ba2:	4660      	movge	r0, ip
   83ba4:	9005      	str	r0, [sp, #20]
   83ba6:	9408      	str	r4, [sp, #32]
   83ba8:	9507      	str	r5, [sp, #28]
   83baa:	f04f 0c00 	mov.w	ip, #0
   83bae:	e65b      	b.n	83868 <_vfiprintf_r+0x268>
   83bb0:	000862bc 	.word	0x000862bc
   83bb4:	0008627c 	.word	0x0008627c
   83bb8:	9b08      	ldr	r3, [sp, #32]
   83bba:	f8dd b020 	ldr.w	fp, [sp, #32]
   83bbe:	9004      	str	r0, [sp, #16]
   83bc0:	48b2      	ldr	r0, [pc, #712]	; (83e8c <_vfiprintf_r+0x88c>)
   83bc2:	681c      	ldr	r4, [r3, #0]
   83bc4:	2230      	movs	r2, #48	; 0x30
   83bc6:	2378      	movs	r3, #120	; 0x78
   83bc8:	f10b 0b04 	add.w	fp, fp, #4
   83bcc:	46ac      	mov	ip, r5
   83bce:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83bd2:	f04a 0a02 	orr.w	sl, sl, #2
   83bd6:	f8cd b020 	str.w	fp, [sp, #32]
   83bda:	2500      	movs	r5, #0
   83bdc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83be0:	900a      	str	r0, [sp, #40]	; 0x28
   83be2:	2302      	movs	r3, #2
   83be4:	e61d      	b.n	83822 <_vfiprintf_r+0x222>
   83be6:	f04a 0a20 	orr.w	sl, sl, #32
   83bea:	f898 3000 	ldrb.w	r3, [r8]
   83bee:	e574      	b.n	836da <_vfiprintf_r+0xda>
   83bf0:	f8dd b020 	ldr.w	fp, [sp, #32]
   83bf4:	f8db 0000 	ldr.w	r0, [fp]
   83bf8:	f10b 0304 	add.w	r3, fp, #4
   83bfc:	2800      	cmp	r0, #0
   83bfe:	f6ff adf7 	blt.w	837f0 <_vfiprintf_r+0x1f0>
   83c02:	9308      	str	r3, [sp, #32]
   83c04:	f898 3000 	ldrb.w	r3, [r8]
   83c08:	e567      	b.n	836da <_vfiprintf_r+0xda>
   83c0a:	f898 3000 	ldrb.w	r3, [r8]
   83c0e:	212b      	movs	r1, #43	; 0x2b
   83c10:	e563      	b.n	836da <_vfiprintf_r+0xda>
   83c12:	f898 3000 	ldrb.w	r3, [r8]
   83c16:	f108 0401 	add.w	r4, r8, #1
   83c1a:	2b2a      	cmp	r3, #42	; 0x2a
   83c1c:	f000 8305 	beq.w	8422a <_vfiprintf_r+0xc2a>
   83c20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c24:	2a09      	cmp	r2, #9
   83c26:	bf98      	it	ls
   83c28:	2500      	movls	r5, #0
   83c2a:	f200 82fa 	bhi.w	84222 <_vfiprintf_r+0xc22>
   83c2e:	f814 3b01 	ldrb.w	r3, [r4], #1
   83c32:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83c36:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83c3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c3e:	2a09      	cmp	r2, #9
   83c40:	d9f5      	bls.n	83c2e <_vfiprintf_r+0x62e>
   83c42:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83c46:	46a0      	mov	r8, r4
   83c48:	e549      	b.n	836de <_vfiprintf_r+0xde>
   83c4a:	4c90      	ldr	r4, [pc, #576]	; (83e8c <_vfiprintf_r+0x88c>)
   83c4c:	f01a 0f20 	tst.w	sl, #32
   83c50:	9004      	str	r0, [sp, #16]
   83c52:	46ac      	mov	ip, r5
   83c54:	940a      	str	r4, [sp, #40]	; 0x28
   83c56:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83c5a:	f47f af10 	bne.w	83a7e <_vfiprintf_r+0x47e>
   83c5e:	f01a 0f10 	tst.w	sl, #16
   83c62:	f040 81ea 	bne.w	8403a <_vfiprintf_r+0xa3a>
   83c66:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83c6a:	f000 81e6 	beq.w	8403a <_vfiprintf_r+0xa3a>
   83c6e:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c72:	2500      	movs	r5, #0
   83c74:	f8bb 4000 	ldrh.w	r4, [fp]
   83c78:	f10b 0b04 	add.w	fp, fp, #4
   83c7c:	f8cd b020 	str.w	fp, [sp, #32]
   83c80:	e707      	b.n	83a92 <_vfiprintf_r+0x492>
   83c82:	f898 3000 	ldrb.w	r3, [r8]
   83c86:	2900      	cmp	r1, #0
   83c88:	f47f ad27 	bne.w	836da <_vfiprintf_r+0xda>
   83c8c:	2120      	movs	r1, #32
   83c8e:	e524      	b.n	836da <_vfiprintf_r+0xda>
   83c90:	f04a 0a01 	orr.w	sl, sl, #1
   83c94:	f898 3000 	ldrb.w	r3, [r8]
   83c98:	e51f      	b.n	836da <_vfiprintf_r+0xda>
   83c9a:	9004      	str	r0, [sp, #16]
   83c9c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83ca0:	2b00      	cmp	r3, #0
   83ca2:	f000 80f9 	beq.w	83e98 <_vfiprintf_r+0x898>
   83ca6:	2501      	movs	r5, #1
   83ca8:	f04f 0b00 	mov.w	fp, #0
   83cac:	9503      	str	r5, [sp, #12]
   83cae:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83cb2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83cb6:	9505      	str	r5, [sp, #20]
   83cb8:	af16      	add	r7, sp, #88	; 0x58
   83cba:	e70e      	b.n	83ada <_vfiprintf_r+0x4da>
   83cbc:	9806      	ldr	r0, [sp, #24]
   83cbe:	9902      	ldr	r1, [sp, #8]
   83cc0:	aa13      	add	r2, sp, #76	; 0x4c
   83cc2:	f7ff fc61 	bl	83588 <__sprint_r.part.0>
   83cc6:	2800      	cmp	r0, #0
   83cc8:	f040 80ed 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   83ccc:	9814      	ldr	r0, [sp, #80]	; 0x50
   83cce:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83cd0:	1c43      	adds	r3, r0, #1
   83cd2:	46cc      	mov	ip, r9
   83cd4:	e5fe      	b.n	838d4 <_vfiprintf_r+0x2d4>
   83cd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83cd8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83cda:	1c59      	adds	r1, r3, #1
   83cdc:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83ce0:	b168      	cbz	r0, 83cfe <_vfiprintf_r+0x6fe>
   83ce2:	3201      	adds	r2, #1
   83ce4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83ce8:	2301      	movs	r3, #1
   83cea:	2907      	cmp	r1, #7
   83cec:	9215      	str	r2, [sp, #84]	; 0x54
   83cee:	9114      	str	r1, [sp, #80]	; 0x50
   83cf0:	e886 0009 	stmia.w	r6, {r0, r3}
   83cf4:	f300 8160 	bgt.w	83fb8 <_vfiprintf_r+0x9b8>
   83cf8:	460b      	mov	r3, r1
   83cfa:	3608      	adds	r6, #8
   83cfc:	3101      	adds	r1, #1
   83cfe:	9c07      	ldr	r4, [sp, #28]
   83d00:	b164      	cbz	r4, 83d1c <_vfiprintf_r+0x71c>
   83d02:	3202      	adds	r2, #2
   83d04:	a812      	add	r0, sp, #72	; 0x48
   83d06:	2302      	movs	r3, #2
   83d08:	2907      	cmp	r1, #7
   83d0a:	9215      	str	r2, [sp, #84]	; 0x54
   83d0c:	9114      	str	r1, [sp, #80]	; 0x50
   83d0e:	e886 0009 	stmia.w	r6, {r0, r3}
   83d12:	f300 8157 	bgt.w	83fc4 <_vfiprintf_r+0x9c4>
   83d16:	460b      	mov	r3, r1
   83d18:	3608      	adds	r6, #8
   83d1a:	3101      	adds	r1, #1
   83d1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83d1e:	2d80      	cmp	r5, #128	; 0x80
   83d20:	f000 8101 	beq.w	83f26 <_vfiprintf_r+0x926>
   83d24:	9d05      	ldr	r5, [sp, #20]
   83d26:	ebc5 040c 	rsb	r4, r5, ip
   83d2a:	2c00      	cmp	r4, #0
   83d2c:	dd2f      	ble.n	83d8e <_vfiprintf_r+0x78e>
   83d2e:	2c10      	cmp	r4, #16
   83d30:	4d57      	ldr	r5, [pc, #348]	; (83e90 <_vfiprintf_r+0x890>)
   83d32:	dd22      	ble.n	83d7a <_vfiprintf_r+0x77a>
   83d34:	4630      	mov	r0, r6
   83d36:	f04f 0b10 	mov.w	fp, #16
   83d3a:	462e      	mov	r6, r5
   83d3c:	4625      	mov	r5, r4
   83d3e:	9c06      	ldr	r4, [sp, #24]
   83d40:	e006      	b.n	83d50 <_vfiprintf_r+0x750>
   83d42:	f103 0c02 	add.w	ip, r3, #2
   83d46:	3008      	adds	r0, #8
   83d48:	460b      	mov	r3, r1
   83d4a:	3d10      	subs	r5, #16
   83d4c:	2d10      	cmp	r5, #16
   83d4e:	dd10      	ble.n	83d72 <_vfiprintf_r+0x772>
   83d50:	1c59      	adds	r1, r3, #1
   83d52:	3210      	adds	r2, #16
   83d54:	2907      	cmp	r1, #7
   83d56:	9215      	str	r2, [sp, #84]	; 0x54
   83d58:	e880 0840 	stmia.w	r0, {r6, fp}
   83d5c:	9114      	str	r1, [sp, #80]	; 0x50
   83d5e:	ddf0      	ble.n	83d42 <_vfiprintf_r+0x742>
   83d60:	2a00      	cmp	r2, #0
   83d62:	d163      	bne.n	83e2c <_vfiprintf_r+0x82c>
   83d64:	3d10      	subs	r5, #16
   83d66:	2d10      	cmp	r5, #16
   83d68:	f04f 0c01 	mov.w	ip, #1
   83d6c:	4613      	mov	r3, r2
   83d6e:	4648      	mov	r0, r9
   83d70:	dcee      	bgt.n	83d50 <_vfiprintf_r+0x750>
   83d72:	462c      	mov	r4, r5
   83d74:	4661      	mov	r1, ip
   83d76:	4635      	mov	r5, r6
   83d78:	4606      	mov	r6, r0
   83d7a:	4422      	add	r2, r4
   83d7c:	2907      	cmp	r1, #7
   83d7e:	9215      	str	r2, [sp, #84]	; 0x54
   83d80:	6035      	str	r5, [r6, #0]
   83d82:	6074      	str	r4, [r6, #4]
   83d84:	9114      	str	r1, [sp, #80]	; 0x50
   83d86:	f300 80c1 	bgt.w	83f0c <_vfiprintf_r+0x90c>
   83d8a:	3608      	adds	r6, #8
   83d8c:	3101      	adds	r1, #1
   83d8e:	9d05      	ldr	r5, [sp, #20]
   83d90:	2907      	cmp	r1, #7
   83d92:	442a      	add	r2, r5
   83d94:	9215      	str	r2, [sp, #84]	; 0x54
   83d96:	6037      	str	r7, [r6, #0]
   83d98:	6075      	str	r5, [r6, #4]
   83d9a:	9114      	str	r1, [sp, #80]	; 0x50
   83d9c:	f340 80c1 	ble.w	83f22 <_vfiprintf_r+0x922>
   83da0:	2a00      	cmp	r2, #0
   83da2:	f040 8130 	bne.w	84006 <_vfiprintf_r+0xa06>
   83da6:	9214      	str	r2, [sp, #80]	; 0x50
   83da8:	464e      	mov	r6, r9
   83daa:	f01a 0f04 	tst.w	sl, #4
   83dae:	f000 808b 	beq.w	83ec8 <_vfiprintf_r+0x8c8>
   83db2:	9d04      	ldr	r5, [sp, #16]
   83db4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83db8:	ebcb 0405 	rsb	r4, fp, r5
   83dbc:	2c00      	cmp	r4, #0
   83dbe:	f340 8083 	ble.w	83ec8 <_vfiprintf_r+0x8c8>
   83dc2:	2c10      	cmp	r4, #16
   83dc4:	f340 821e 	ble.w	84204 <_vfiprintf_r+0xc04>
   83dc8:	9914      	ldr	r1, [sp, #80]	; 0x50
   83dca:	4d32      	ldr	r5, [pc, #200]	; (83e94 <_vfiprintf_r+0x894>)
   83dcc:	2710      	movs	r7, #16
   83dce:	f8dd a018 	ldr.w	sl, [sp, #24]
   83dd2:	f8dd b008 	ldr.w	fp, [sp, #8]
   83dd6:	e005      	b.n	83de4 <_vfiprintf_r+0x7e4>
   83dd8:	1c88      	adds	r0, r1, #2
   83dda:	3608      	adds	r6, #8
   83ddc:	4619      	mov	r1, r3
   83dde:	3c10      	subs	r4, #16
   83de0:	2c10      	cmp	r4, #16
   83de2:	dd10      	ble.n	83e06 <_vfiprintf_r+0x806>
   83de4:	1c4b      	adds	r3, r1, #1
   83de6:	3210      	adds	r2, #16
   83de8:	2b07      	cmp	r3, #7
   83dea:	9215      	str	r2, [sp, #84]	; 0x54
   83dec:	e886 00a0 	stmia.w	r6, {r5, r7}
   83df0:	9314      	str	r3, [sp, #80]	; 0x50
   83df2:	ddf1      	ble.n	83dd8 <_vfiprintf_r+0x7d8>
   83df4:	2a00      	cmp	r2, #0
   83df6:	d17d      	bne.n	83ef4 <_vfiprintf_r+0x8f4>
   83df8:	3c10      	subs	r4, #16
   83dfa:	2c10      	cmp	r4, #16
   83dfc:	f04f 0001 	mov.w	r0, #1
   83e00:	4611      	mov	r1, r2
   83e02:	464e      	mov	r6, r9
   83e04:	dcee      	bgt.n	83de4 <_vfiprintf_r+0x7e4>
   83e06:	4422      	add	r2, r4
   83e08:	2807      	cmp	r0, #7
   83e0a:	9215      	str	r2, [sp, #84]	; 0x54
   83e0c:	6035      	str	r5, [r6, #0]
   83e0e:	6074      	str	r4, [r6, #4]
   83e10:	9014      	str	r0, [sp, #80]	; 0x50
   83e12:	dd59      	ble.n	83ec8 <_vfiprintf_r+0x8c8>
   83e14:	2a00      	cmp	r2, #0
   83e16:	d14f      	bne.n	83eb8 <_vfiprintf_r+0x8b8>
   83e18:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83e1a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83e1e:	9d04      	ldr	r5, [sp, #16]
   83e20:	45ab      	cmp	fp, r5
   83e22:	bfac      	ite	ge
   83e24:	445c      	addge	r4, fp
   83e26:	1964      	addlt	r4, r4, r5
   83e28:	9409      	str	r4, [sp, #36]	; 0x24
   83e2a:	e05e      	b.n	83eea <_vfiprintf_r+0x8ea>
   83e2c:	4620      	mov	r0, r4
   83e2e:	9902      	ldr	r1, [sp, #8]
   83e30:	aa13      	add	r2, sp, #76	; 0x4c
   83e32:	f7ff fba9 	bl	83588 <__sprint_r.part.0>
   83e36:	2800      	cmp	r0, #0
   83e38:	d135      	bne.n	83ea6 <_vfiprintf_r+0x8a6>
   83e3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83e3c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83e3e:	f103 0c01 	add.w	ip, r3, #1
   83e42:	4648      	mov	r0, r9
   83e44:	e781      	b.n	83d4a <_vfiprintf_r+0x74a>
   83e46:	08e0      	lsrs	r0, r4, #3
   83e48:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83e4c:	f004 0207 	and.w	r2, r4, #7
   83e50:	08e9      	lsrs	r1, r5, #3
   83e52:	3230      	adds	r2, #48	; 0x30
   83e54:	ea50 0b01 	orrs.w	fp, r0, r1
   83e58:	461f      	mov	r7, r3
   83e5a:	701a      	strb	r2, [r3, #0]
   83e5c:	4604      	mov	r4, r0
   83e5e:	460d      	mov	r5, r1
   83e60:	f103 33ff 	add.w	r3, r3, #4294967295
   83e64:	d1ef      	bne.n	83e46 <_vfiprintf_r+0x846>
   83e66:	f01a 0f01 	tst.w	sl, #1
   83e6a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   83e6e:	4639      	mov	r1, r7
   83e70:	f000 80b9 	beq.w	83fe6 <_vfiprintf_r+0x9e6>
   83e74:	2a30      	cmp	r2, #48	; 0x30
   83e76:	f43f acf4 	beq.w	83862 <_vfiprintf_r+0x262>
   83e7a:	461f      	mov	r7, r3
   83e7c:	ebc7 0509 	rsb	r5, r7, r9
   83e80:	2330      	movs	r3, #48	; 0x30
   83e82:	9505      	str	r5, [sp, #20]
   83e84:	f801 3c01 	strb.w	r3, [r1, #-1]
   83e88:	e4ee      	b.n	83868 <_vfiprintf_r+0x268>
   83e8a:	bf00      	nop
   83e8c:	00086290 	.word	0x00086290
   83e90:	000862ac 	.word	0x000862ac
   83e94:	000862bc 	.word	0x000862bc
   83e98:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83e9a:	b123      	cbz	r3, 83ea6 <_vfiprintf_r+0x8a6>
   83e9c:	9806      	ldr	r0, [sp, #24]
   83e9e:	9902      	ldr	r1, [sp, #8]
   83ea0:	aa13      	add	r2, sp, #76	; 0x4c
   83ea2:	f7ff fb71 	bl	83588 <__sprint_r.part.0>
   83ea6:	9c02      	ldr	r4, [sp, #8]
   83ea8:	89a3      	ldrh	r3, [r4, #12]
   83eaa:	065b      	lsls	r3, r3, #25
   83eac:	f53f ac98 	bmi.w	837e0 <_vfiprintf_r+0x1e0>
   83eb0:	9809      	ldr	r0, [sp, #36]	; 0x24
   83eb2:	b031      	add	sp, #196	; 0xc4
   83eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83eb8:	9806      	ldr	r0, [sp, #24]
   83eba:	9902      	ldr	r1, [sp, #8]
   83ebc:	aa13      	add	r2, sp, #76	; 0x4c
   83ebe:	f7ff fb63 	bl	83588 <__sprint_r.part.0>
   83ec2:	2800      	cmp	r0, #0
   83ec4:	d1ef      	bne.n	83ea6 <_vfiprintf_r+0x8a6>
   83ec6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83ec8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83eca:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83ece:	9d04      	ldr	r5, [sp, #16]
   83ed0:	45ab      	cmp	fp, r5
   83ed2:	bfac      	ite	ge
   83ed4:	445c      	addge	r4, fp
   83ed6:	1964      	addlt	r4, r4, r5
   83ed8:	9409      	str	r4, [sp, #36]	; 0x24
   83eda:	b132      	cbz	r2, 83eea <_vfiprintf_r+0x8ea>
   83edc:	9806      	ldr	r0, [sp, #24]
   83ede:	9902      	ldr	r1, [sp, #8]
   83ee0:	aa13      	add	r2, sp, #76	; 0x4c
   83ee2:	f7ff fb51 	bl	83588 <__sprint_r.part.0>
   83ee6:	2800      	cmp	r0, #0
   83ee8:	d1dd      	bne.n	83ea6 <_vfiprintf_r+0x8a6>
   83eea:	2000      	movs	r0, #0
   83eec:	9014      	str	r0, [sp, #80]	; 0x50
   83eee:	464e      	mov	r6, r9
   83ef0:	f7ff bbb9 	b.w	83666 <_vfiprintf_r+0x66>
   83ef4:	4650      	mov	r0, sl
   83ef6:	4659      	mov	r1, fp
   83ef8:	aa13      	add	r2, sp, #76	; 0x4c
   83efa:	f7ff fb45 	bl	83588 <__sprint_r.part.0>
   83efe:	2800      	cmp	r0, #0
   83f00:	d1d1      	bne.n	83ea6 <_vfiprintf_r+0x8a6>
   83f02:	9914      	ldr	r1, [sp, #80]	; 0x50
   83f04:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83f06:	1c48      	adds	r0, r1, #1
   83f08:	464e      	mov	r6, r9
   83f0a:	e768      	b.n	83dde <_vfiprintf_r+0x7de>
   83f0c:	2a00      	cmp	r2, #0
   83f0e:	f040 80f7 	bne.w	84100 <_vfiprintf_r+0xb00>
   83f12:	9c05      	ldr	r4, [sp, #20]
   83f14:	2301      	movs	r3, #1
   83f16:	9720      	str	r7, [sp, #128]	; 0x80
   83f18:	9421      	str	r4, [sp, #132]	; 0x84
   83f1a:	9415      	str	r4, [sp, #84]	; 0x54
   83f1c:	4622      	mov	r2, r4
   83f1e:	9314      	str	r3, [sp, #80]	; 0x50
   83f20:	464e      	mov	r6, r9
   83f22:	3608      	adds	r6, #8
   83f24:	e741      	b.n	83daa <_vfiprintf_r+0x7aa>
   83f26:	9d04      	ldr	r5, [sp, #16]
   83f28:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f2c:	ebcb 0405 	rsb	r4, fp, r5
   83f30:	2c00      	cmp	r4, #0
   83f32:	f77f aef7 	ble.w	83d24 <_vfiprintf_r+0x724>
   83f36:	2c10      	cmp	r4, #16
   83f38:	4da6      	ldr	r5, [pc, #664]	; (841d4 <_vfiprintf_r+0xbd4>)
   83f3a:	f340 8170 	ble.w	8421e <_vfiprintf_r+0xc1e>
   83f3e:	4629      	mov	r1, r5
   83f40:	f04f 0b10 	mov.w	fp, #16
   83f44:	4625      	mov	r5, r4
   83f46:	4664      	mov	r4, ip
   83f48:	46b4      	mov	ip, r6
   83f4a:	460e      	mov	r6, r1
   83f4c:	e006      	b.n	83f5c <_vfiprintf_r+0x95c>
   83f4e:	1c98      	adds	r0, r3, #2
   83f50:	f10c 0c08 	add.w	ip, ip, #8
   83f54:	460b      	mov	r3, r1
   83f56:	3d10      	subs	r5, #16
   83f58:	2d10      	cmp	r5, #16
   83f5a:	dd0f      	ble.n	83f7c <_vfiprintf_r+0x97c>
   83f5c:	1c59      	adds	r1, r3, #1
   83f5e:	3210      	adds	r2, #16
   83f60:	2907      	cmp	r1, #7
   83f62:	9215      	str	r2, [sp, #84]	; 0x54
   83f64:	e88c 0840 	stmia.w	ip, {r6, fp}
   83f68:	9114      	str	r1, [sp, #80]	; 0x50
   83f6a:	ddf0      	ble.n	83f4e <_vfiprintf_r+0x94e>
   83f6c:	b9ba      	cbnz	r2, 83f9e <_vfiprintf_r+0x99e>
   83f6e:	3d10      	subs	r5, #16
   83f70:	2d10      	cmp	r5, #16
   83f72:	f04f 0001 	mov.w	r0, #1
   83f76:	4613      	mov	r3, r2
   83f78:	46cc      	mov	ip, r9
   83f7a:	dcef      	bgt.n	83f5c <_vfiprintf_r+0x95c>
   83f7c:	4633      	mov	r3, r6
   83f7e:	4666      	mov	r6, ip
   83f80:	46a4      	mov	ip, r4
   83f82:	462c      	mov	r4, r5
   83f84:	461d      	mov	r5, r3
   83f86:	4422      	add	r2, r4
   83f88:	2807      	cmp	r0, #7
   83f8a:	9215      	str	r2, [sp, #84]	; 0x54
   83f8c:	6035      	str	r5, [r6, #0]
   83f8e:	6074      	str	r4, [r6, #4]
   83f90:	9014      	str	r0, [sp, #80]	; 0x50
   83f92:	f300 80af 	bgt.w	840f4 <_vfiprintf_r+0xaf4>
   83f96:	3608      	adds	r6, #8
   83f98:	1c41      	adds	r1, r0, #1
   83f9a:	4603      	mov	r3, r0
   83f9c:	e6c2      	b.n	83d24 <_vfiprintf_r+0x724>
   83f9e:	9806      	ldr	r0, [sp, #24]
   83fa0:	9902      	ldr	r1, [sp, #8]
   83fa2:	aa13      	add	r2, sp, #76	; 0x4c
   83fa4:	f7ff faf0 	bl	83588 <__sprint_r.part.0>
   83fa8:	2800      	cmp	r0, #0
   83faa:	f47f af7c 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   83fae:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83fb0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83fb2:	1c58      	adds	r0, r3, #1
   83fb4:	46cc      	mov	ip, r9
   83fb6:	e7ce      	b.n	83f56 <_vfiprintf_r+0x956>
   83fb8:	2a00      	cmp	r2, #0
   83fba:	d179      	bne.n	840b0 <_vfiprintf_r+0xab0>
   83fbc:	4619      	mov	r1, r3
   83fbe:	464e      	mov	r6, r9
   83fc0:	4613      	mov	r3, r2
   83fc2:	e69c      	b.n	83cfe <_vfiprintf_r+0x6fe>
   83fc4:	2a00      	cmp	r2, #0
   83fc6:	f040 8084 	bne.w	840d2 <_vfiprintf_r+0xad2>
   83fca:	2101      	movs	r1, #1
   83fcc:	4613      	mov	r3, r2
   83fce:	464e      	mov	r6, r9
   83fd0:	e6a4      	b.n	83d1c <_vfiprintf_r+0x71c>
   83fd2:	464f      	mov	r7, r9
   83fd4:	e448      	b.n	83868 <_vfiprintf_r+0x268>
   83fd6:	2d00      	cmp	r5, #0
   83fd8:	bf08      	it	eq
   83fda:	2c0a      	cmpeq	r4, #10
   83fdc:	d246      	bcs.n	8406c <_vfiprintf_r+0xa6c>
   83fde:	3430      	adds	r4, #48	; 0x30
   83fe0:	af30      	add	r7, sp, #192	; 0xc0
   83fe2:	f807 4d41 	strb.w	r4, [r7, #-65]!
   83fe6:	ebc7 0309 	rsb	r3, r7, r9
   83fea:	9305      	str	r3, [sp, #20]
   83fec:	e43c      	b.n	83868 <_vfiprintf_r+0x268>
   83fee:	2302      	movs	r3, #2
   83ff0:	e417      	b.n	83822 <_vfiprintf_r+0x222>
   83ff2:	2a00      	cmp	r2, #0
   83ff4:	f040 80af 	bne.w	84156 <_vfiprintf_r+0xb56>
   83ff8:	4613      	mov	r3, r2
   83ffa:	2101      	movs	r1, #1
   83ffc:	464e      	mov	r6, r9
   83ffe:	e66d      	b.n	83cdc <_vfiprintf_r+0x6dc>
   84000:	4644      	mov	r4, r8
   84002:	f7ff bb58 	b.w	836b6 <_vfiprintf_r+0xb6>
   84006:	9806      	ldr	r0, [sp, #24]
   84008:	9902      	ldr	r1, [sp, #8]
   8400a:	aa13      	add	r2, sp, #76	; 0x4c
   8400c:	f7ff fabc 	bl	83588 <__sprint_r.part.0>
   84010:	2800      	cmp	r0, #0
   84012:	f47f af48 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   84016:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84018:	464e      	mov	r6, r9
   8401a:	e6c6      	b.n	83daa <_vfiprintf_r+0x7aa>
   8401c:	9d08      	ldr	r5, [sp, #32]
   8401e:	682c      	ldr	r4, [r5, #0]
   84020:	3504      	adds	r5, #4
   84022:	9508      	str	r5, [sp, #32]
   84024:	2500      	movs	r5, #0
   84026:	f7ff bbfc 	b.w	83822 <_vfiprintf_r+0x222>
   8402a:	9d08      	ldr	r5, [sp, #32]
   8402c:	2301      	movs	r3, #1
   8402e:	682c      	ldr	r4, [r5, #0]
   84030:	3504      	adds	r5, #4
   84032:	9508      	str	r5, [sp, #32]
   84034:	2500      	movs	r5, #0
   84036:	f7ff bbf4 	b.w	83822 <_vfiprintf_r+0x222>
   8403a:	9d08      	ldr	r5, [sp, #32]
   8403c:	682c      	ldr	r4, [r5, #0]
   8403e:	3504      	adds	r5, #4
   84040:	9508      	str	r5, [sp, #32]
   84042:	2500      	movs	r5, #0
   84044:	e525      	b.n	83a92 <_vfiprintf_r+0x492>
   84046:	9d08      	ldr	r5, [sp, #32]
   84048:	682c      	ldr	r4, [r5, #0]
   8404a:	3504      	adds	r5, #4
   8404c:	9508      	str	r5, [sp, #32]
   8404e:	17e5      	asrs	r5, r4, #31
   84050:	4622      	mov	r2, r4
   84052:	462b      	mov	r3, r5
   84054:	e48e      	b.n	83974 <_vfiprintf_r+0x374>
   84056:	9806      	ldr	r0, [sp, #24]
   84058:	9902      	ldr	r1, [sp, #8]
   8405a:	aa13      	add	r2, sp, #76	; 0x4c
   8405c:	f7ff fa94 	bl	83588 <__sprint_r.part.0>
   84060:	2800      	cmp	r0, #0
   84062:	f47f af20 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   84066:	464e      	mov	r6, r9
   84068:	f7ff bb9a 	b.w	837a0 <_vfiprintf_r+0x1a0>
   8406c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84070:	9603      	str	r6, [sp, #12]
   84072:	465e      	mov	r6, fp
   84074:	46e3      	mov	fp, ip
   84076:	4620      	mov	r0, r4
   84078:	4629      	mov	r1, r5
   8407a:	220a      	movs	r2, #10
   8407c:	2300      	movs	r3, #0
   8407e:	f001 fdb9 	bl	85bf4 <__aeabi_uldivmod>
   84082:	3230      	adds	r2, #48	; 0x30
   84084:	7032      	strb	r2, [r6, #0]
   84086:	4620      	mov	r0, r4
   84088:	4629      	mov	r1, r5
   8408a:	220a      	movs	r2, #10
   8408c:	2300      	movs	r3, #0
   8408e:	f001 fdb1 	bl	85bf4 <__aeabi_uldivmod>
   84092:	4604      	mov	r4, r0
   84094:	460d      	mov	r5, r1
   84096:	ea54 0005 	orrs.w	r0, r4, r5
   8409a:	4637      	mov	r7, r6
   8409c:	f106 36ff 	add.w	r6, r6, #4294967295
   840a0:	d1e9      	bne.n	84076 <_vfiprintf_r+0xa76>
   840a2:	ebc7 0309 	rsb	r3, r7, r9
   840a6:	46dc      	mov	ip, fp
   840a8:	9e03      	ldr	r6, [sp, #12]
   840aa:	9305      	str	r3, [sp, #20]
   840ac:	f7ff bbdc 	b.w	83868 <_vfiprintf_r+0x268>
   840b0:	9806      	ldr	r0, [sp, #24]
   840b2:	9902      	ldr	r1, [sp, #8]
   840b4:	aa13      	add	r2, sp, #76	; 0x4c
   840b6:	f8cd c004 	str.w	ip, [sp, #4]
   840ba:	f7ff fa65 	bl	83588 <__sprint_r.part.0>
   840be:	f8dd c004 	ldr.w	ip, [sp, #4]
   840c2:	2800      	cmp	r0, #0
   840c4:	f47f aeef 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   840c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   840ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
   840cc:	1c59      	adds	r1, r3, #1
   840ce:	464e      	mov	r6, r9
   840d0:	e615      	b.n	83cfe <_vfiprintf_r+0x6fe>
   840d2:	9806      	ldr	r0, [sp, #24]
   840d4:	9902      	ldr	r1, [sp, #8]
   840d6:	aa13      	add	r2, sp, #76	; 0x4c
   840d8:	f8cd c004 	str.w	ip, [sp, #4]
   840dc:	f7ff fa54 	bl	83588 <__sprint_r.part.0>
   840e0:	f8dd c004 	ldr.w	ip, [sp, #4]
   840e4:	2800      	cmp	r0, #0
   840e6:	f47f aede 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   840ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   840ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   840ee:	1c59      	adds	r1, r3, #1
   840f0:	464e      	mov	r6, r9
   840f2:	e613      	b.n	83d1c <_vfiprintf_r+0x71c>
   840f4:	2a00      	cmp	r2, #0
   840f6:	d156      	bne.n	841a6 <_vfiprintf_r+0xba6>
   840f8:	2101      	movs	r1, #1
   840fa:	4613      	mov	r3, r2
   840fc:	464e      	mov	r6, r9
   840fe:	e611      	b.n	83d24 <_vfiprintf_r+0x724>
   84100:	9806      	ldr	r0, [sp, #24]
   84102:	9902      	ldr	r1, [sp, #8]
   84104:	aa13      	add	r2, sp, #76	; 0x4c
   84106:	f7ff fa3f 	bl	83588 <__sprint_r.part.0>
   8410a:	2800      	cmp	r0, #0
   8410c:	f47f aecb 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   84110:	9914      	ldr	r1, [sp, #80]	; 0x50
   84112:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84114:	3101      	adds	r1, #1
   84116:	464e      	mov	r6, r9
   84118:	e639      	b.n	83d8e <_vfiprintf_r+0x78e>
   8411a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8411e:	4264      	negs	r4, r4
   84120:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84124:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84128:	f8cd b01c 	str.w	fp, [sp, #28]
   8412c:	f8cd c014 	str.w	ip, [sp, #20]
   84130:	2301      	movs	r3, #1
   84132:	f7ff bb7e 	b.w	83832 <_vfiprintf_r+0x232>
   84136:	f01a 0f10 	tst.w	sl, #16
   8413a:	d11d      	bne.n	84178 <_vfiprintf_r+0xb78>
   8413c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84140:	d058      	beq.n	841f4 <_vfiprintf_r+0xbf4>
   84142:	9d08      	ldr	r5, [sp, #32]
   84144:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84148:	682b      	ldr	r3, [r5, #0]
   8414a:	3504      	adds	r5, #4
   8414c:	9508      	str	r5, [sp, #32]
   8414e:	f8a3 b000 	strh.w	fp, [r3]
   84152:	f7ff ba88 	b.w	83666 <_vfiprintf_r+0x66>
   84156:	9806      	ldr	r0, [sp, #24]
   84158:	9902      	ldr	r1, [sp, #8]
   8415a:	aa13      	add	r2, sp, #76	; 0x4c
   8415c:	f8cd c004 	str.w	ip, [sp, #4]
   84160:	f7ff fa12 	bl	83588 <__sprint_r.part.0>
   84164:	f8dd c004 	ldr.w	ip, [sp, #4]
   84168:	2800      	cmp	r0, #0
   8416a:	f47f ae9c 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   8416e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84170:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84172:	1c59      	adds	r1, r3, #1
   84174:	464e      	mov	r6, r9
   84176:	e5b1      	b.n	83cdc <_vfiprintf_r+0x6dc>
   84178:	f8dd b020 	ldr.w	fp, [sp, #32]
   8417c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8417e:	f8db 3000 	ldr.w	r3, [fp]
   84182:	f10b 0b04 	add.w	fp, fp, #4
   84186:	f8cd b020 	str.w	fp, [sp, #32]
   8418a:	601c      	str	r4, [r3, #0]
   8418c:	f7ff ba6b 	b.w	83666 <_vfiprintf_r+0x66>
   84190:	9408      	str	r4, [sp, #32]
   84192:	f7ff f997 	bl	834c4 <strlen>
   84196:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   8419a:	9005      	str	r0, [sp, #20]
   8419c:	9407      	str	r4, [sp, #28]
   8419e:	f04f 0c00 	mov.w	ip, #0
   841a2:	f7ff bb61 	b.w	83868 <_vfiprintf_r+0x268>
   841a6:	9806      	ldr	r0, [sp, #24]
   841a8:	9902      	ldr	r1, [sp, #8]
   841aa:	aa13      	add	r2, sp, #76	; 0x4c
   841ac:	f8cd c004 	str.w	ip, [sp, #4]
   841b0:	f7ff f9ea 	bl	83588 <__sprint_r.part.0>
   841b4:	f8dd c004 	ldr.w	ip, [sp, #4]
   841b8:	2800      	cmp	r0, #0
   841ba:	f47f ae74 	bne.w	83ea6 <_vfiprintf_r+0x8a6>
   841be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841c2:	1c59      	adds	r1, r3, #1
   841c4:	464e      	mov	r6, r9
   841c6:	e5ad      	b.n	83d24 <_vfiprintf_r+0x724>
   841c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841cc:	3301      	adds	r3, #1
   841ce:	4d02      	ldr	r5, [pc, #8]	; (841d8 <_vfiprintf_r+0xbd8>)
   841d0:	f7ff bb9a 	b.w	83908 <_vfiprintf_r+0x308>
   841d4:	000862ac 	.word	0x000862ac
   841d8:	000862bc 	.word	0x000862bc
   841dc:	f1bc 0f06 	cmp.w	ip, #6
   841e0:	bf34      	ite	cc
   841e2:	4663      	movcc	r3, ip
   841e4:	2306      	movcs	r3, #6
   841e6:	9408      	str	r4, [sp, #32]
   841e8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   841ec:	9305      	str	r3, [sp, #20]
   841ee:	9403      	str	r4, [sp, #12]
   841f0:	4f16      	ldr	r7, [pc, #88]	; (8424c <_vfiprintf_r+0xc4c>)
   841f2:	e472      	b.n	83ada <_vfiprintf_r+0x4da>
   841f4:	9c08      	ldr	r4, [sp, #32]
   841f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
   841f8:	6823      	ldr	r3, [r4, #0]
   841fa:	3404      	adds	r4, #4
   841fc:	9408      	str	r4, [sp, #32]
   841fe:	601d      	str	r5, [r3, #0]
   84200:	f7ff ba31 	b.w	83666 <_vfiprintf_r+0x66>
   84204:	9814      	ldr	r0, [sp, #80]	; 0x50
   84206:	4d12      	ldr	r5, [pc, #72]	; (84250 <_vfiprintf_r+0xc50>)
   84208:	3001      	adds	r0, #1
   8420a:	e5fc      	b.n	83e06 <_vfiprintf_r+0x806>
   8420c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84210:	f8cd c014 	str.w	ip, [sp, #20]
   84214:	9507      	str	r5, [sp, #28]
   84216:	9408      	str	r4, [sp, #32]
   84218:	4684      	mov	ip, r0
   8421a:	f7ff bb25 	b.w	83868 <_vfiprintf_r+0x268>
   8421e:	4608      	mov	r0, r1
   84220:	e6b1      	b.n	83f86 <_vfiprintf_r+0x986>
   84222:	46a0      	mov	r8, r4
   84224:	2500      	movs	r5, #0
   84226:	f7ff ba5a 	b.w	836de <_vfiprintf_r+0xde>
   8422a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8422e:	f898 3001 	ldrb.w	r3, [r8, #1]
   84232:	f8db 5000 	ldr.w	r5, [fp]
   84236:	f10b 0204 	add.w	r2, fp, #4
   8423a:	2d00      	cmp	r5, #0
   8423c:	9208      	str	r2, [sp, #32]
   8423e:	46a0      	mov	r8, r4
   84240:	f6bf aa4b 	bge.w	836da <_vfiprintf_r+0xda>
   84244:	f04f 35ff 	mov.w	r5, #4294967295
   84248:	f7ff ba47 	b.w	836da <_vfiprintf_r+0xda>
   8424c:	000862a4 	.word	0x000862a4
   84250:	000862bc 	.word	0x000862bc

00084254 <__sbprintf>:
   84254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84258:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   8425a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   8425e:	4688      	mov	r8, r1
   84260:	9719      	str	r7, [sp, #100]	; 0x64
   84262:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84266:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   8426a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   8426e:	9707      	str	r7, [sp, #28]
   84270:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84274:	ac1a      	add	r4, sp, #104	; 0x68
   84276:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8427a:	f02a 0a02 	bic.w	sl, sl, #2
   8427e:	2600      	movs	r6, #0
   84280:	4669      	mov	r1, sp
   84282:	9400      	str	r4, [sp, #0]
   84284:	9404      	str	r4, [sp, #16]
   84286:	9502      	str	r5, [sp, #8]
   84288:	9505      	str	r5, [sp, #20]
   8428a:	f8ad a00c 	strh.w	sl, [sp, #12]
   8428e:	f8ad 900e 	strh.w	r9, [sp, #14]
   84292:	9709      	str	r7, [sp, #36]	; 0x24
   84294:	9606      	str	r6, [sp, #24]
   84296:	4605      	mov	r5, r0
   84298:	f7ff f9b2 	bl	83600 <_vfiprintf_r>
   8429c:	1e04      	subs	r4, r0, #0
   8429e:	db07      	blt.n	842b0 <__sbprintf+0x5c>
   842a0:	4628      	mov	r0, r5
   842a2:	4669      	mov	r1, sp
   842a4:	f000 f92a 	bl	844fc <_fflush_r>
   842a8:	42b0      	cmp	r0, r6
   842aa:	bf18      	it	ne
   842ac:	f04f 34ff 	movne.w	r4, #4294967295
   842b0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   842b4:	065b      	lsls	r3, r3, #25
   842b6:	d505      	bpl.n	842c4 <__sbprintf+0x70>
   842b8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   842bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   842c0:	f8a8 300c 	strh.w	r3, [r8, #12]
   842c4:	4620      	mov	r0, r4
   842c6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   842ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842ce:	bf00      	nop

000842d0 <__swsetup_r>:
   842d0:	4b2f      	ldr	r3, [pc, #188]	; (84390 <__swsetup_r+0xc0>)
   842d2:	b570      	push	{r4, r5, r6, lr}
   842d4:	4606      	mov	r6, r0
   842d6:	6818      	ldr	r0, [r3, #0]
   842d8:	460c      	mov	r4, r1
   842da:	b110      	cbz	r0, 842e2 <__swsetup_r+0x12>
   842dc:	6b82      	ldr	r2, [r0, #56]	; 0x38
   842de:	2a00      	cmp	r2, #0
   842e0:	d036      	beq.n	84350 <__swsetup_r+0x80>
   842e2:	89a5      	ldrh	r5, [r4, #12]
   842e4:	b2ab      	uxth	r3, r5
   842e6:	0719      	lsls	r1, r3, #28
   842e8:	d50c      	bpl.n	84304 <__swsetup_r+0x34>
   842ea:	6922      	ldr	r2, [r4, #16]
   842ec:	b1aa      	cbz	r2, 8431a <__swsetup_r+0x4a>
   842ee:	f013 0101 	ands.w	r1, r3, #1
   842f2:	d01e      	beq.n	84332 <__swsetup_r+0x62>
   842f4:	6963      	ldr	r3, [r4, #20]
   842f6:	2100      	movs	r1, #0
   842f8:	425b      	negs	r3, r3
   842fa:	61a3      	str	r3, [r4, #24]
   842fc:	60a1      	str	r1, [r4, #8]
   842fe:	b1f2      	cbz	r2, 8433e <__swsetup_r+0x6e>
   84300:	2000      	movs	r0, #0
   84302:	bd70      	pop	{r4, r5, r6, pc}
   84304:	06da      	lsls	r2, r3, #27
   84306:	d53a      	bpl.n	8437e <__swsetup_r+0xae>
   84308:	075b      	lsls	r3, r3, #29
   8430a:	d424      	bmi.n	84356 <__swsetup_r+0x86>
   8430c:	6922      	ldr	r2, [r4, #16]
   8430e:	f045 0308 	orr.w	r3, r5, #8
   84312:	81a3      	strh	r3, [r4, #12]
   84314:	b29b      	uxth	r3, r3
   84316:	2a00      	cmp	r2, #0
   84318:	d1e9      	bne.n	842ee <__swsetup_r+0x1e>
   8431a:	f403 7120 	and.w	r1, r3, #640	; 0x280
   8431e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84322:	d0e4      	beq.n	842ee <__swsetup_r+0x1e>
   84324:	4630      	mov	r0, r6
   84326:	4621      	mov	r1, r4
   84328:	f000 fcce 	bl	84cc8 <__smakebuf_r>
   8432c:	89a3      	ldrh	r3, [r4, #12]
   8432e:	6922      	ldr	r2, [r4, #16]
   84330:	e7dd      	b.n	842ee <__swsetup_r+0x1e>
   84332:	0798      	lsls	r0, r3, #30
   84334:	bf58      	it	pl
   84336:	6961      	ldrpl	r1, [r4, #20]
   84338:	60a1      	str	r1, [r4, #8]
   8433a:	2a00      	cmp	r2, #0
   8433c:	d1e0      	bne.n	84300 <__swsetup_r+0x30>
   8433e:	89a3      	ldrh	r3, [r4, #12]
   84340:	061a      	lsls	r2, r3, #24
   84342:	d5dd      	bpl.n	84300 <__swsetup_r+0x30>
   84344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84348:	81a3      	strh	r3, [r4, #12]
   8434a:	f04f 30ff 	mov.w	r0, #4294967295
   8434e:	bd70      	pop	{r4, r5, r6, pc}
   84350:	f000 f8f0 	bl	84534 <__sinit>
   84354:	e7c5      	b.n	842e2 <__swsetup_r+0x12>
   84356:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84358:	b149      	cbz	r1, 8436e <__swsetup_r+0x9e>
   8435a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8435e:	4299      	cmp	r1, r3
   84360:	d003      	beq.n	8436a <__swsetup_r+0x9a>
   84362:	4630      	mov	r0, r6
   84364:	f000 fa2a 	bl	847bc <_free_r>
   84368:	89a5      	ldrh	r5, [r4, #12]
   8436a:	2300      	movs	r3, #0
   8436c:	6323      	str	r3, [r4, #48]	; 0x30
   8436e:	6922      	ldr	r2, [r4, #16]
   84370:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84374:	2100      	movs	r1, #0
   84376:	b2ad      	uxth	r5, r5
   84378:	6022      	str	r2, [r4, #0]
   8437a:	6061      	str	r1, [r4, #4]
   8437c:	e7c7      	b.n	8430e <__swsetup_r+0x3e>
   8437e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   84382:	2309      	movs	r3, #9
   84384:	6033      	str	r3, [r6, #0]
   84386:	f04f 30ff 	mov.w	r0, #4294967295
   8438a:	81a5      	strh	r5, [r4, #12]
   8438c:	bd70      	pop	{r4, r5, r6, pc}
   8438e:	bf00      	nop
   84390:	20070438 	.word	0x20070438

00084394 <register_fini>:
   84394:	4b02      	ldr	r3, [pc, #8]	; (843a0 <register_fini+0xc>)
   84396:	b113      	cbz	r3, 8439e <register_fini+0xa>
   84398:	4802      	ldr	r0, [pc, #8]	; (843a4 <register_fini+0x10>)
   8439a:	f000 b805 	b.w	843a8 <atexit>
   8439e:	4770      	bx	lr
   843a0:	00000000 	.word	0x00000000
   843a4:	00084631 	.word	0x00084631

000843a8 <atexit>:
   843a8:	4601      	mov	r1, r0
   843aa:	2000      	movs	r0, #0
   843ac:	4602      	mov	r2, r0
   843ae:	4603      	mov	r3, r0
   843b0:	f001 bb24 	b.w	859fc <__register_exitproc>

000843b4 <__sflush_r>:
   843b4:	898b      	ldrh	r3, [r1, #12]
   843b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   843ba:	b29a      	uxth	r2, r3
   843bc:	460d      	mov	r5, r1
   843be:	0711      	lsls	r1, r2, #28
   843c0:	4680      	mov	r8, r0
   843c2:	d43c      	bmi.n	8443e <__sflush_r+0x8a>
   843c4:	686a      	ldr	r2, [r5, #4]
   843c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   843ca:	2a00      	cmp	r2, #0
   843cc:	81ab      	strh	r3, [r5, #12]
   843ce:	dd59      	ble.n	84484 <__sflush_r+0xd0>
   843d0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   843d2:	2c00      	cmp	r4, #0
   843d4:	d04b      	beq.n	8446e <__sflush_r+0xba>
   843d6:	b29b      	uxth	r3, r3
   843d8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   843dc:	2100      	movs	r1, #0
   843de:	b292      	uxth	r2, r2
   843e0:	f8d8 6000 	ldr.w	r6, [r8]
   843e4:	f8c8 1000 	str.w	r1, [r8]
   843e8:	2a00      	cmp	r2, #0
   843ea:	d04f      	beq.n	8448c <__sflush_r+0xd8>
   843ec:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   843ee:	075f      	lsls	r7, r3, #29
   843f0:	d505      	bpl.n	843fe <__sflush_r+0x4a>
   843f2:	6869      	ldr	r1, [r5, #4]
   843f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   843f6:	1a52      	subs	r2, r2, r1
   843f8:	b10b      	cbz	r3, 843fe <__sflush_r+0x4a>
   843fa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   843fc:	1ad2      	subs	r2, r2, r3
   843fe:	4640      	mov	r0, r8
   84400:	69e9      	ldr	r1, [r5, #28]
   84402:	2300      	movs	r3, #0
   84404:	47a0      	blx	r4
   84406:	1c44      	adds	r4, r0, #1
   84408:	d04a      	beq.n	844a0 <__sflush_r+0xec>
   8440a:	89ab      	ldrh	r3, [r5, #12]
   8440c:	692a      	ldr	r2, [r5, #16]
   8440e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84412:	b29b      	uxth	r3, r3
   84414:	2100      	movs	r1, #0
   84416:	602a      	str	r2, [r5, #0]
   84418:	04da      	lsls	r2, r3, #19
   8441a:	81ab      	strh	r3, [r5, #12]
   8441c:	6069      	str	r1, [r5, #4]
   8441e:	d44c      	bmi.n	844ba <__sflush_r+0x106>
   84420:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84422:	f8c8 6000 	str.w	r6, [r8]
   84426:	b311      	cbz	r1, 8446e <__sflush_r+0xba>
   84428:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8442c:	4299      	cmp	r1, r3
   8442e:	d002      	beq.n	84436 <__sflush_r+0x82>
   84430:	4640      	mov	r0, r8
   84432:	f000 f9c3 	bl	847bc <_free_r>
   84436:	2000      	movs	r0, #0
   84438:	6328      	str	r0, [r5, #48]	; 0x30
   8443a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8443e:	692e      	ldr	r6, [r5, #16]
   84440:	b1ae      	cbz	r6, 8446e <__sflush_r+0xba>
   84442:	0791      	lsls	r1, r2, #30
   84444:	682c      	ldr	r4, [r5, #0]
   84446:	bf0c      	ite	eq
   84448:	696b      	ldreq	r3, [r5, #20]
   8444a:	2300      	movne	r3, #0
   8444c:	602e      	str	r6, [r5, #0]
   8444e:	1ba4      	subs	r4, r4, r6
   84450:	60ab      	str	r3, [r5, #8]
   84452:	e00a      	b.n	8446a <__sflush_r+0xb6>
   84454:	4632      	mov	r2, r6
   84456:	4623      	mov	r3, r4
   84458:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8445a:	4640      	mov	r0, r8
   8445c:	69e9      	ldr	r1, [r5, #28]
   8445e:	47b8      	blx	r7
   84460:	2800      	cmp	r0, #0
   84462:	ebc0 0404 	rsb	r4, r0, r4
   84466:	4406      	add	r6, r0
   84468:	dd04      	ble.n	84474 <__sflush_r+0xc0>
   8446a:	2c00      	cmp	r4, #0
   8446c:	dcf2      	bgt.n	84454 <__sflush_r+0xa0>
   8446e:	2000      	movs	r0, #0
   84470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84474:	89ab      	ldrh	r3, [r5, #12]
   84476:	f04f 30ff 	mov.w	r0, #4294967295
   8447a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8447e:	81ab      	strh	r3, [r5, #12]
   84480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84484:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84486:	2a00      	cmp	r2, #0
   84488:	dca2      	bgt.n	843d0 <__sflush_r+0x1c>
   8448a:	e7f0      	b.n	8446e <__sflush_r+0xba>
   8448c:	2301      	movs	r3, #1
   8448e:	4640      	mov	r0, r8
   84490:	69e9      	ldr	r1, [r5, #28]
   84492:	47a0      	blx	r4
   84494:	1c43      	adds	r3, r0, #1
   84496:	4602      	mov	r2, r0
   84498:	d01e      	beq.n	844d8 <__sflush_r+0x124>
   8449a:	89ab      	ldrh	r3, [r5, #12]
   8449c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8449e:	e7a6      	b.n	843ee <__sflush_r+0x3a>
   844a0:	f8d8 3000 	ldr.w	r3, [r8]
   844a4:	b95b      	cbnz	r3, 844be <__sflush_r+0x10a>
   844a6:	89aa      	ldrh	r2, [r5, #12]
   844a8:	6929      	ldr	r1, [r5, #16]
   844aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   844ae:	b292      	uxth	r2, r2
   844b0:	606b      	str	r3, [r5, #4]
   844b2:	04d3      	lsls	r3, r2, #19
   844b4:	81aa      	strh	r2, [r5, #12]
   844b6:	6029      	str	r1, [r5, #0]
   844b8:	d5b2      	bpl.n	84420 <__sflush_r+0x6c>
   844ba:	6528      	str	r0, [r5, #80]	; 0x50
   844bc:	e7b0      	b.n	84420 <__sflush_r+0x6c>
   844be:	2b1d      	cmp	r3, #29
   844c0:	d001      	beq.n	844c6 <__sflush_r+0x112>
   844c2:	2b16      	cmp	r3, #22
   844c4:	d113      	bne.n	844ee <__sflush_r+0x13a>
   844c6:	89a9      	ldrh	r1, [r5, #12]
   844c8:	692b      	ldr	r3, [r5, #16]
   844ca:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   844ce:	2200      	movs	r2, #0
   844d0:	81a9      	strh	r1, [r5, #12]
   844d2:	602b      	str	r3, [r5, #0]
   844d4:	606a      	str	r2, [r5, #4]
   844d6:	e7a3      	b.n	84420 <__sflush_r+0x6c>
   844d8:	f8d8 3000 	ldr.w	r3, [r8]
   844dc:	2b00      	cmp	r3, #0
   844de:	d0dc      	beq.n	8449a <__sflush_r+0xe6>
   844e0:	2b1d      	cmp	r3, #29
   844e2:	d001      	beq.n	844e8 <__sflush_r+0x134>
   844e4:	2b16      	cmp	r3, #22
   844e6:	d1c5      	bne.n	84474 <__sflush_r+0xc0>
   844e8:	f8c8 6000 	str.w	r6, [r8]
   844ec:	e7bf      	b.n	8446e <__sflush_r+0xba>
   844ee:	89ab      	ldrh	r3, [r5, #12]
   844f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   844f4:	81ab      	strh	r3, [r5, #12]
   844f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   844fa:	bf00      	nop

000844fc <_fflush_r>:
   844fc:	b510      	push	{r4, lr}
   844fe:	4604      	mov	r4, r0
   84500:	b082      	sub	sp, #8
   84502:	b108      	cbz	r0, 84508 <_fflush_r+0xc>
   84504:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84506:	b153      	cbz	r3, 8451e <_fflush_r+0x22>
   84508:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8450c:	b908      	cbnz	r0, 84512 <_fflush_r+0x16>
   8450e:	b002      	add	sp, #8
   84510:	bd10      	pop	{r4, pc}
   84512:	4620      	mov	r0, r4
   84514:	b002      	add	sp, #8
   84516:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8451a:	f7ff bf4b 	b.w	843b4 <__sflush_r>
   8451e:	9101      	str	r1, [sp, #4]
   84520:	f000 f808 	bl	84534 <__sinit>
   84524:	9901      	ldr	r1, [sp, #4]
   84526:	e7ef      	b.n	84508 <_fflush_r+0xc>

00084528 <_cleanup_r>:
   84528:	4901      	ldr	r1, [pc, #4]	; (84530 <_cleanup_r+0x8>)
   8452a:	f000 bb9f 	b.w	84c6c <_fwalk>
   8452e:	bf00      	nop
   84530:	00085b49 	.word	0x00085b49

00084534 <__sinit>:
   84534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84538:	6b84      	ldr	r4, [r0, #56]	; 0x38
   8453a:	b083      	sub	sp, #12
   8453c:	4607      	mov	r7, r0
   8453e:	2c00      	cmp	r4, #0
   84540:	d165      	bne.n	8460e <__sinit+0xda>
   84542:	687d      	ldr	r5, [r7, #4]
   84544:	4833      	ldr	r0, [pc, #204]	; (84614 <__sinit+0xe0>)
   84546:	2304      	movs	r3, #4
   84548:	2103      	movs	r1, #3
   8454a:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   8454e:	63f8      	str	r0, [r7, #60]	; 0x3c
   84550:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84554:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84558:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   8455c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84560:	81ab      	strh	r3, [r5, #12]
   84562:	602c      	str	r4, [r5, #0]
   84564:	606c      	str	r4, [r5, #4]
   84566:	60ac      	str	r4, [r5, #8]
   84568:	666c      	str	r4, [r5, #100]	; 0x64
   8456a:	81ec      	strh	r4, [r5, #14]
   8456c:	612c      	str	r4, [r5, #16]
   8456e:	616c      	str	r4, [r5, #20]
   84570:	61ac      	str	r4, [r5, #24]
   84572:	4621      	mov	r1, r4
   84574:	2208      	movs	r2, #8
   84576:	f7fe fed3 	bl	83320 <memset>
   8457a:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84618 <__sinit+0xe4>
   8457e:	68be      	ldr	r6, [r7, #8]
   84580:	f8df a098 	ldr.w	sl, [pc, #152]	; 8461c <__sinit+0xe8>
   84584:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84620 <__sinit+0xec>
   84588:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84624 <__sinit+0xf0>
   8458c:	2301      	movs	r3, #1
   8458e:	2209      	movs	r2, #9
   84590:	61ed      	str	r5, [r5, #28]
   84592:	f8c5 b020 	str.w	fp, [r5, #32]
   84596:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8459a:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8459e:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   845a2:	4621      	mov	r1, r4
   845a4:	81f3      	strh	r3, [r6, #14]
   845a6:	81b2      	strh	r2, [r6, #12]
   845a8:	6034      	str	r4, [r6, #0]
   845aa:	6074      	str	r4, [r6, #4]
   845ac:	60b4      	str	r4, [r6, #8]
   845ae:	6674      	str	r4, [r6, #100]	; 0x64
   845b0:	6134      	str	r4, [r6, #16]
   845b2:	6174      	str	r4, [r6, #20]
   845b4:	61b4      	str	r4, [r6, #24]
   845b6:	2208      	movs	r2, #8
   845b8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   845bc:	9301      	str	r3, [sp, #4]
   845be:	f7fe feaf 	bl	83320 <memset>
   845c2:	68fd      	ldr	r5, [r7, #12]
   845c4:	2012      	movs	r0, #18
   845c6:	2202      	movs	r2, #2
   845c8:	61f6      	str	r6, [r6, #28]
   845ca:	f8c6 b020 	str.w	fp, [r6, #32]
   845ce:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   845d2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   845d6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   845da:	4621      	mov	r1, r4
   845dc:	81a8      	strh	r0, [r5, #12]
   845de:	81ea      	strh	r2, [r5, #14]
   845e0:	602c      	str	r4, [r5, #0]
   845e2:	606c      	str	r4, [r5, #4]
   845e4:	60ac      	str	r4, [r5, #8]
   845e6:	666c      	str	r4, [r5, #100]	; 0x64
   845e8:	612c      	str	r4, [r5, #16]
   845ea:	616c      	str	r4, [r5, #20]
   845ec:	61ac      	str	r4, [r5, #24]
   845ee:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   845f2:	2208      	movs	r2, #8
   845f4:	f7fe fe94 	bl	83320 <memset>
   845f8:	9b01      	ldr	r3, [sp, #4]
   845fa:	61ed      	str	r5, [r5, #28]
   845fc:	f8c5 b020 	str.w	fp, [r5, #32]
   84600:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84604:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84608:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8460c:	63bb      	str	r3, [r7, #56]	; 0x38
   8460e:	b003      	add	sp, #12
   84610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84614:	00084529 	.word	0x00084529
   84618:	0008583d 	.word	0x0008583d
   8461c:	00085861 	.word	0x00085861
   84620:	00085899 	.word	0x00085899
   84624:	000858b9 	.word	0x000858b9

00084628 <__sfp_lock_acquire>:
   84628:	4770      	bx	lr
   8462a:	bf00      	nop

0008462c <__sfp_lock_release>:
   8462c:	4770      	bx	lr
   8462e:	bf00      	nop

00084630 <__libc_fini_array>:
   84630:	b538      	push	{r3, r4, r5, lr}
   84632:	4d09      	ldr	r5, [pc, #36]	; (84658 <__libc_fini_array+0x28>)
   84634:	4c09      	ldr	r4, [pc, #36]	; (8465c <__libc_fini_array+0x2c>)
   84636:	1b64      	subs	r4, r4, r5
   84638:	10a4      	asrs	r4, r4, #2
   8463a:	bf18      	it	ne
   8463c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84640:	d005      	beq.n	8464e <__libc_fini_array+0x1e>
   84642:	3c01      	subs	r4, #1
   84644:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84648:	4798      	blx	r3
   8464a:	2c00      	cmp	r4, #0
   8464c:	d1f9      	bne.n	84642 <__libc_fini_array+0x12>
   8464e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84652:	f001 be45 	b.w	862e0 <_fini>
   84656:	bf00      	nop
   84658:	000862ec 	.word	0x000862ec
   8465c:	000862f0 	.word	0x000862f0

00084660 <_fputwc_r>:
   84660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84664:	8993      	ldrh	r3, [r2, #12]
   84666:	460f      	mov	r7, r1
   84668:	0499      	lsls	r1, r3, #18
   8466a:	b082      	sub	sp, #8
   8466c:	4614      	mov	r4, r2
   8466e:	4680      	mov	r8, r0
   84670:	d406      	bmi.n	84680 <_fputwc_r+0x20>
   84672:	6e52      	ldr	r2, [r2, #100]	; 0x64
   84674:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8467c:	81a3      	strh	r3, [r4, #12]
   8467e:	6662      	str	r2, [r4, #100]	; 0x64
   84680:	f000 fb1c 	bl	84cbc <__locale_mb_cur_max>
   84684:	2801      	cmp	r0, #1
   84686:	d03e      	beq.n	84706 <_fputwc_r+0xa6>
   84688:	463a      	mov	r2, r7
   8468a:	4640      	mov	r0, r8
   8468c:	a901      	add	r1, sp, #4
   8468e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84692:	f001 f969 	bl	85968 <_wcrtomb_r>
   84696:	1c42      	adds	r2, r0, #1
   84698:	4606      	mov	r6, r0
   8469a:	d02d      	beq.n	846f8 <_fputwc_r+0x98>
   8469c:	2800      	cmp	r0, #0
   8469e:	d03a      	beq.n	84716 <_fputwc_r+0xb6>
   846a0:	f89d 1004 	ldrb.w	r1, [sp, #4]
   846a4:	2500      	movs	r5, #0
   846a6:	e009      	b.n	846bc <_fputwc_r+0x5c>
   846a8:	6823      	ldr	r3, [r4, #0]
   846aa:	7019      	strb	r1, [r3, #0]
   846ac:	6823      	ldr	r3, [r4, #0]
   846ae:	3301      	adds	r3, #1
   846b0:	6023      	str	r3, [r4, #0]
   846b2:	3501      	adds	r5, #1
   846b4:	42b5      	cmp	r5, r6
   846b6:	d22e      	bcs.n	84716 <_fputwc_r+0xb6>
   846b8:	ab01      	add	r3, sp, #4
   846ba:	5ce9      	ldrb	r1, [r5, r3]
   846bc:	68a3      	ldr	r3, [r4, #8]
   846be:	3b01      	subs	r3, #1
   846c0:	2b00      	cmp	r3, #0
   846c2:	60a3      	str	r3, [r4, #8]
   846c4:	daf0      	bge.n	846a8 <_fputwc_r+0x48>
   846c6:	69a2      	ldr	r2, [r4, #24]
   846c8:	4293      	cmp	r3, r2
   846ca:	db06      	blt.n	846da <_fputwc_r+0x7a>
   846cc:	6823      	ldr	r3, [r4, #0]
   846ce:	7019      	strb	r1, [r3, #0]
   846d0:	6823      	ldr	r3, [r4, #0]
   846d2:	7819      	ldrb	r1, [r3, #0]
   846d4:	3301      	adds	r3, #1
   846d6:	290a      	cmp	r1, #10
   846d8:	d1ea      	bne.n	846b0 <_fputwc_r+0x50>
   846da:	4640      	mov	r0, r8
   846dc:	4622      	mov	r2, r4
   846de:	f001 f8ef 	bl	858c0 <__swbuf_r>
   846e2:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   846e6:	4258      	negs	r0, r3
   846e8:	4158      	adcs	r0, r3
   846ea:	2800      	cmp	r0, #0
   846ec:	d0e1      	beq.n	846b2 <_fputwc_r+0x52>
   846ee:	f04f 30ff 	mov.w	r0, #4294967295
   846f2:	b002      	add	sp, #8
   846f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   846f8:	89a3      	ldrh	r3, [r4, #12]
   846fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   846fe:	81a3      	strh	r3, [r4, #12]
   84700:	b002      	add	sp, #8
   84702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84706:	1e7b      	subs	r3, r7, #1
   84708:	2bfe      	cmp	r3, #254	; 0xfe
   8470a:	d8bd      	bhi.n	84688 <_fputwc_r+0x28>
   8470c:	b2f9      	uxtb	r1, r7
   8470e:	4606      	mov	r6, r0
   84710:	f88d 1004 	strb.w	r1, [sp, #4]
   84714:	e7c6      	b.n	846a4 <_fputwc_r+0x44>
   84716:	4638      	mov	r0, r7
   84718:	b002      	add	sp, #8
   8471a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8471e:	bf00      	nop

00084720 <_malloc_trim_r>:
   84720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84722:	4d23      	ldr	r5, [pc, #140]	; (847b0 <_malloc_trim_r+0x90>)
   84724:	460f      	mov	r7, r1
   84726:	4604      	mov	r4, r0
   84728:	f000 fe92 	bl	85450 <__malloc_lock>
   8472c:	68ab      	ldr	r3, [r5, #8]
   8472e:	685e      	ldr	r6, [r3, #4]
   84730:	f026 0603 	bic.w	r6, r6, #3
   84734:	1bf1      	subs	r1, r6, r7
   84736:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8473a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8473e:	f021 010f 	bic.w	r1, r1, #15
   84742:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84746:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8474a:	db07      	blt.n	8475c <_malloc_trim_r+0x3c>
   8474c:	4620      	mov	r0, r4
   8474e:	2100      	movs	r1, #0
   84750:	f001 f862 	bl	85818 <_sbrk_r>
   84754:	68ab      	ldr	r3, [r5, #8]
   84756:	4433      	add	r3, r6
   84758:	4298      	cmp	r0, r3
   8475a:	d004      	beq.n	84766 <_malloc_trim_r+0x46>
   8475c:	4620      	mov	r0, r4
   8475e:	f000 fe79 	bl	85454 <__malloc_unlock>
   84762:	2000      	movs	r0, #0
   84764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84766:	4620      	mov	r0, r4
   84768:	4279      	negs	r1, r7
   8476a:	f001 f855 	bl	85818 <_sbrk_r>
   8476e:	3001      	adds	r0, #1
   84770:	d00d      	beq.n	8478e <_malloc_trim_r+0x6e>
   84772:	4b10      	ldr	r3, [pc, #64]	; (847b4 <_malloc_trim_r+0x94>)
   84774:	68aa      	ldr	r2, [r5, #8]
   84776:	6819      	ldr	r1, [r3, #0]
   84778:	1bf6      	subs	r6, r6, r7
   8477a:	f046 0601 	orr.w	r6, r6, #1
   8477e:	4620      	mov	r0, r4
   84780:	1bc9      	subs	r1, r1, r7
   84782:	6056      	str	r6, [r2, #4]
   84784:	6019      	str	r1, [r3, #0]
   84786:	f000 fe65 	bl	85454 <__malloc_unlock>
   8478a:	2001      	movs	r0, #1
   8478c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8478e:	4620      	mov	r0, r4
   84790:	2100      	movs	r1, #0
   84792:	f001 f841 	bl	85818 <_sbrk_r>
   84796:	68ab      	ldr	r3, [r5, #8]
   84798:	1ac2      	subs	r2, r0, r3
   8479a:	2a0f      	cmp	r2, #15
   8479c:	ddde      	ble.n	8475c <_malloc_trim_r+0x3c>
   8479e:	4d06      	ldr	r5, [pc, #24]	; (847b8 <_malloc_trim_r+0x98>)
   847a0:	4904      	ldr	r1, [pc, #16]	; (847b4 <_malloc_trim_r+0x94>)
   847a2:	682d      	ldr	r5, [r5, #0]
   847a4:	f042 0201 	orr.w	r2, r2, #1
   847a8:	1b40      	subs	r0, r0, r5
   847aa:	605a      	str	r2, [r3, #4]
   847ac:	6008      	str	r0, [r1, #0]
   847ae:	e7d5      	b.n	8475c <_malloc_trim_r+0x3c>
   847b0:	20070460 	.word	0x20070460
   847b4:	2007ab6c 	.word	0x2007ab6c
   847b8:	2007086c 	.word	0x2007086c

000847bc <_free_r>:
   847bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   847c0:	460d      	mov	r5, r1
   847c2:	4606      	mov	r6, r0
   847c4:	2900      	cmp	r1, #0
   847c6:	d055      	beq.n	84874 <_free_r+0xb8>
   847c8:	f000 fe42 	bl	85450 <__malloc_lock>
   847cc:	f855 1c04 	ldr.w	r1, [r5, #-4]
   847d0:	f8df c170 	ldr.w	ip, [pc, #368]	; 84944 <_free_r+0x188>
   847d4:	f1a5 0408 	sub.w	r4, r5, #8
   847d8:	f021 0301 	bic.w	r3, r1, #1
   847dc:	18e2      	adds	r2, r4, r3
   847de:	f8dc 0008 	ldr.w	r0, [ip, #8]
   847e2:	6857      	ldr	r7, [r2, #4]
   847e4:	4290      	cmp	r0, r2
   847e6:	f027 0703 	bic.w	r7, r7, #3
   847ea:	d068      	beq.n	848be <_free_r+0x102>
   847ec:	f011 0101 	ands.w	r1, r1, #1
   847f0:	6057      	str	r7, [r2, #4]
   847f2:	d032      	beq.n	8485a <_free_r+0x9e>
   847f4:	2100      	movs	r1, #0
   847f6:	19d0      	adds	r0, r2, r7
   847f8:	6840      	ldr	r0, [r0, #4]
   847fa:	07c0      	lsls	r0, r0, #31
   847fc:	d406      	bmi.n	8480c <_free_r+0x50>
   847fe:	443b      	add	r3, r7
   84800:	6890      	ldr	r0, [r2, #8]
   84802:	2900      	cmp	r1, #0
   84804:	d04d      	beq.n	848a2 <_free_r+0xe6>
   84806:	68d2      	ldr	r2, [r2, #12]
   84808:	60c2      	str	r2, [r0, #12]
   8480a:	6090      	str	r0, [r2, #8]
   8480c:	f043 0201 	orr.w	r2, r3, #1
   84810:	6062      	str	r2, [r4, #4]
   84812:	50e3      	str	r3, [r4, r3]
   84814:	b9e1      	cbnz	r1, 84850 <_free_r+0x94>
   84816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8481a:	d32d      	bcc.n	84878 <_free_r+0xbc>
   8481c:	0a5a      	lsrs	r2, r3, #9
   8481e:	2a04      	cmp	r2, #4
   84820:	d869      	bhi.n	848f6 <_free_r+0x13a>
   84822:	0998      	lsrs	r0, r3, #6
   84824:	3038      	adds	r0, #56	; 0x38
   84826:	0041      	lsls	r1, r0, #1
   84828:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   8482c:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84830:	4944      	ldr	r1, [pc, #272]	; (84944 <_free_r+0x188>)
   84832:	4562      	cmp	r2, ip
   84834:	d065      	beq.n	84902 <_free_r+0x146>
   84836:	6851      	ldr	r1, [r2, #4]
   84838:	f021 0103 	bic.w	r1, r1, #3
   8483c:	428b      	cmp	r3, r1
   8483e:	d202      	bcs.n	84846 <_free_r+0x8a>
   84840:	6892      	ldr	r2, [r2, #8]
   84842:	4594      	cmp	ip, r2
   84844:	d1f7      	bne.n	84836 <_free_r+0x7a>
   84846:	68d3      	ldr	r3, [r2, #12]
   84848:	60e3      	str	r3, [r4, #12]
   8484a:	60a2      	str	r2, [r4, #8]
   8484c:	609c      	str	r4, [r3, #8]
   8484e:	60d4      	str	r4, [r2, #12]
   84850:	4630      	mov	r0, r6
   84852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84856:	f000 bdfd 	b.w	85454 <__malloc_unlock>
   8485a:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8485e:	f10c 0808 	add.w	r8, ip, #8
   84862:	1b64      	subs	r4, r4, r5
   84864:	68a0      	ldr	r0, [r4, #8]
   84866:	442b      	add	r3, r5
   84868:	4540      	cmp	r0, r8
   8486a:	d042      	beq.n	848f2 <_free_r+0x136>
   8486c:	68e5      	ldr	r5, [r4, #12]
   8486e:	60c5      	str	r5, [r0, #12]
   84870:	60a8      	str	r0, [r5, #8]
   84872:	e7c0      	b.n	847f6 <_free_r+0x3a>
   84874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84878:	08db      	lsrs	r3, r3, #3
   8487a:	109a      	asrs	r2, r3, #2
   8487c:	2001      	movs	r0, #1
   8487e:	4090      	lsls	r0, r2
   84880:	f8dc 1004 	ldr.w	r1, [ip, #4]
   84884:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   84888:	689a      	ldr	r2, [r3, #8]
   8488a:	4301      	orrs	r1, r0
   8488c:	60a2      	str	r2, [r4, #8]
   8488e:	60e3      	str	r3, [r4, #12]
   84890:	f8cc 1004 	str.w	r1, [ip, #4]
   84894:	4630      	mov	r0, r6
   84896:	609c      	str	r4, [r3, #8]
   84898:	60d4      	str	r4, [r2, #12]
   8489a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8489e:	f000 bdd9 	b.w	85454 <__malloc_unlock>
   848a2:	4d29      	ldr	r5, [pc, #164]	; (84948 <_free_r+0x18c>)
   848a4:	42a8      	cmp	r0, r5
   848a6:	d1ae      	bne.n	84806 <_free_r+0x4a>
   848a8:	f043 0201 	orr.w	r2, r3, #1
   848ac:	f8cc 4014 	str.w	r4, [ip, #20]
   848b0:	f8cc 4010 	str.w	r4, [ip, #16]
   848b4:	60e0      	str	r0, [r4, #12]
   848b6:	60a0      	str	r0, [r4, #8]
   848b8:	6062      	str	r2, [r4, #4]
   848ba:	50e3      	str	r3, [r4, r3]
   848bc:	e7c8      	b.n	84850 <_free_r+0x94>
   848be:	441f      	add	r7, r3
   848c0:	07cb      	lsls	r3, r1, #31
   848c2:	d407      	bmi.n	848d4 <_free_r+0x118>
   848c4:	f855 1c08 	ldr.w	r1, [r5, #-8]
   848c8:	1a64      	subs	r4, r4, r1
   848ca:	68e3      	ldr	r3, [r4, #12]
   848cc:	68a2      	ldr	r2, [r4, #8]
   848ce:	440f      	add	r7, r1
   848d0:	60d3      	str	r3, [r2, #12]
   848d2:	609a      	str	r2, [r3, #8]
   848d4:	4b1d      	ldr	r3, [pc, #116]	; (8494c <_free_r+0x190>)
   848d6:	f047 0201 	orr.w	r2, r7, #1
   848da:	681b      	ldr	r3, [r3, #0]
   848dc:	6062      	str	r2, [r4, #4]
   848de:	429f      	cmp	r7, r3
   848e0:	f8cc 4008 	str.w	r4, [ip, #8]
   848e4:	d3b4      	bcc.n	84850 <_free_r+0x94>
   848e6:	4b1a      	ldr	r3, [pc, #104]	; (84950 <_free_r+0x194>)
   848e8:	4630      	mov	r0, r6
   848ea:	6819      	ldr	r1, [r3, #0]
   848ec:	f7ff ff18 	bl	84720 <_malloc_trim_r>
   848f0:	e7ae      	b.n	84850 <_free_r+0x94>
   848f2:	2101      	movs	r1, #1
   848f4:	e77f      	b.n	847f6 <_free_r+0x3a>
   848f6:	2a14      	cmp	r2, #20
   848f8:	d80b      	bhi.n	84912 <_free_r+0x156>
   848fa:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   848fe:	0041      	lsls	r1, r0, #1
   84900:	e792      	b.n	84828 <_free_r+0x6c>
   84902:	1080      	asrs	r0, r0, #2
   84904:	2501      	movs	r5, #1
   84906:	4085      	lsls	r5, r0
   84908:	6848      	ldr	r0, [r1, #4]
   8490a:	4613      	mov	r3, r2
   8490c:	4328      	orrs	r0, r5
   8490e:	6048      	str	r0, [r1, #4]
   84910:	e79a      	b.n	84848 <_free_r+0x8c>
   84912:	2a54      	cmp	r2, #84	; 0x54
   84914:	d803      	bhi.n	8491e <_free_r+0x162>
   84916:	0b18      	lsrs	r0, r3, #12
   84918:	306e      	adds	r0, #110	; 0x6e
   8491a:	0041      	lsls	r1, r0, #1
   8491c:	e784      	b.n	84828 <_free_r+0x6c>
   8491e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84922:	d803      	bhi.n	8492c <_free_r+0x170>
   84924:	0bd8      	lsrs	r0, r3, #15
   84926:	3077      	adds	r0, #119	; 0x77
   84928:	0041      	lsls	r1, r0, #1
   8492a:	e77d      	b.n	84828 <_free_r+0x6c>
   8492c:	f240 5154 	movw	r1, #1364	; 0x554
   84930:	428a      	cmp	r2, r1
   84932:	d803      	bhi.n	8493c <_free_r+0x180>
   84934:	0c98      	lsrs	r0, r3, #18
   84936:	307c      	adds	r0, #124	; 0x7c
   84938:	0041      	lsls	r1, r0, #1
   8493a:	e775      	b.n	84828 <_free_r+0x6c>
   8493c:	21fc      	movs	r1, #252	; 0xfc
   8493e:	207e      	movs	r0, #126	; 0x7e
   84940:	e772      	b.n	84828 <_free_r+0x6c>
   84942:	bf00      	nop
   84944:	20070460 	.word	0x20070460
   84948:	20070468 	.word	0x20070468
   8494c:	20070868 	.word	0x20070868
   84950:	2007ab68 	.word	0x2007ab68

00084954 <__sfvwrite_r>:
   84954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84958:	6893      	ldr	r3, [r2, #8]
   8495a:	b083      	sub	sp, #12
   8495c:	4616      	mov	r6, r2
   8495e:	4681      	mov	r9, r0
   84960:	460c      	mov	r4, r1
   84962:	b32b      	cbz	r3, 849b0 <__sfvwrite_r+0x5c>
   84964:	898b      	ldrh	r3, [r1, #12]
   84966:	0719      	lsls	r1, r3, #28
   84968:	d526      	bpl.n	849b8 <__sfvwrite_r+0x64>
   8496a:	6922      	ldr	r2, [r4, #16]
   8496c:	b322      	cbz	r2, 849b8 <__sfvwrite_r+0x64>
   8496e:	f003 0202 	and.w	r2, r3, #2
   84972:	b292      	uxth	r2, r2
   84974:	6835      	ldr	r5, [r6, #0]
   84976:	2a00      	cmp	r2, #0
   84978:	d02c      	beq.n	849d4 <__sfvwrite_r+0x80>
   8497a:	f04f 0a00 	mov.w	sl, #0
   8497e:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 84c68 <__sfvwrite_r+0x314>
   84982:	46d0      	mov	r8, sl
   84984:	45d8      	cmp	r8, fp
   84986:	bf34      	ite	cc
   84988:	4643      	movcc	r3, r8
   8498a:	465b      	movcs	r3, fp
   8498c:	4652      	mov	r2, sl
   8498e:	4648      	mov	r0, r9
   84990:	f1b8 0f00 	cmp.w	r8, #0
   84994:	d04f      	beq.n	84a36 <__sfvwrite_r+0xe2>
   84996:	69e1      	ldr	r1, [r4, #28]
   84998:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8499a:	47b8      	blx	r7
   8499c:	2800      	cmp	r0, #0
   8499e:	dd56      	ble.n	84a4e <__sfvwrite_r+0xfa>
   849a0:	68b3      	ldr	r3, [r6, #8]
   849a2:	4482      	add	sl, r0
   849a4:	1a1b      	subs	r3, r3, r0
   849a6:	ebc0 0808 	rsb	r8, r0, r8
   849aa:	60b3      	str	r3, [r6, #8]
   849ac:	2b00      	cmp	r3, #0
   849ae:	d1e9      	bne.n	84984 <__sfvwrite_r+0x30>
   849b0:	2000      	movs	r0, #0
   849b2:	b003      	add	sp, #12
   849b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849b8:	4648      	mov	r0, r9
   849ba:	4621      	mov	r1, r4
   849bc:	f7ff fc88 	bl	842d0 <__swsetup_r>
   849c0:	2800      	cmp	r0, #0
   849c2:	f040 8148 	bne.w	84c56 <__sfvwrite_r+0x302>
   849c6:	89a3      	ldrh	r3, [r4, #12]
   849c8:	6835      	ldr	r5, [r6, #0]
   849ca:	f003 0202 	and.w	r2, r3, #2
   849ce:	b292      	uxth	r2, r2
   849d0:	2a00      	cmp	r2, #0
   849d2:	d1d2      	bne.n	8497a <__sfvwrite_r+0x26>
   849d4:	f013 0a01 	ands.w	sl, r3, #1
   849d8:	d142      	bne.n	84a60 <__sfvwrite_r+0x10c>
   849da:	46d0      	mov	r8, sl
   849dc:	f1b8 0f00 	cmp.w	r8, #0
   849e0:	d023      	beq.n	84a2a <__sfvwrite_r+0xd6>
   849e2:	059a      	lsls	r2, r3, #22
   849e4:	68a7      	ldr	r7, [r4, #8]
   849e6:	d576      	bpl.n	84ad6 <__sfvwrite_r+0x182>
   849e8:	45b8      	cmp	r8, r7
   849ea:	f0c0 80a4 	bcc.w	84b36 <__sfvwrite_r+0x1e2>
   849ee:	f413 6f90 	tst.w	r3, #1152	; 0x480
   849f2:	f040 80b2 	bne.w	84b5a <__sfvwrite_r+0x206>
   849f6:	6820      	ldr	r0, [r4, #0]
   849f8:	46bb      	mov	fp, r7
   849fa:	4651      	mov	r1, sl
   849fc:	465a      	mov	r2, fp
   849fe:	f000 fcc1 	bl	85384 <memmove>
   84a02:	68a2      	ldr	r2, [r4, #8]
   84a04:	6821      	ldr	r1, [r4, #0]
   84a06:	1bd2      	subs	r2, r2, r7
   84a08:	eb01 030b 	add.w	r3, r1, fp
   84a0c:	60a2      	str	r2, [r4, #8]
   84a0e:	6023      	str	r3, [r4, #0]
   84a10:	4642      	mov	r2, r8
   84a12:	68b3      	ldr	r3, [r6, #8]
   84a14:	4492      	add	sl, r2
   84a16:	1a9b      	subs	r3, r3, r2
   84a18:	ebc2 0808 	rsb	r8, r2, r8
   84a1c:	60b3      	str	r3, [r6, #8]
   84a1e:	2b00      	cmp	r3, #0
   84a20:	d0c6      	beq.n	849b0 <__sfvwrite_r+0x5c>
   84a22:	89a3      	ldrh	r3, [r4, #12]
   84a24:	f1b8 0f00 	cmp.w	r8, #0
   84a28:	d1db      	bne.n	849e2 <__sfvwrite_r+0x8e>
   84a2a:	f8d5 a000 	ldr.w	sl, [r5]
   84a2e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84a32:	3508      	adds	r5, #8
   84a34:	e7d2      	b.n	849dc <__sfvwrite_r+0x88>
   84a36:	f8d5 a000 	ldr.w	sl, [r5]
   84a3a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84a3e:	3508      	adds	r5, #8
   84a40:	e7a0      	b.n	84984 <__sfvwrite_r+0x30>
   84a42:	4648      	mov	r0, r9
   84a44:	4621      	mov	r1, r4
   84a46:	f7ff fd59 	bl	844fc <_fflush_r>
   84a4a:	2800      	cmp	r0, #0
   84a4c:	d059      	beq.n	84b02 <__sfvwrite_r+0x1ae>
   84a4e:	89a3      	ldrh	r3, [r4, #12]
   84a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84a54:	f04f 30ff 	mov.w	r0, #4294967295
   84a58:	81a3      	strh	r3, [r4, #12]
   84a5a:	b003      	add	sp, #12
   84a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a60:	4692      	mov	sl, r2
   84a62:	9201      	str	r2, [sp, #4]
   84a64:	4693      	mov	fp, r2
   84a66:	4690      	mov	r8, r2
   84a68:	f1b8 0f00 	cmp.w	r8, #0
   84a6c:	d02b      	beq.n	84ac6 <__sfvwrite_r+0x172>
   84a6e:	9f01      	ldr	r7, [sp, #4]
   84a70:	2f00      	cmp	r7, #0
   84a72:	d064      	beq.n	84b3e <__sfvwrite_r+0x1ea>
   84a74:	6820      	ldr	r0, [r4, #0]
   84a76:	6921      	ldr	r1, [r4, #16]
   84a78:	45c2      	cmp	sl, r8
   84a7a:	bf34      	ite	cc
   84a7c:	4653      	movcc	r3, sl
   84a7e:	4643      	movcs	r3, r8
   84a80:	4288      	cmp	r0, r1
   84a82:	461f      	mov	r7, r3
   84a84:	f8d4 c008 	ldr.w	ip, [r4, #8]
   84a88:	6962      	ldr	r2, [r4, #20]
   84a8a:	d903      	bls.n	84a94 <__sfvwrite_r+0x140>
   84a8c:	4494      	add	ip, r2
   84a8e:	4563      	cmp	r3, ip
   84a90:	f300 80ae 	bgt.w	84bf0 <__sfvwrite_r+0x29c>
   84a94:	4293      	cmp	r3, r2
   84a96:	db36      	blt.n	84b06 <__sfvwrite_r+0x1b2>
   84a98:	4613      	mov	r3, r2
   84a9a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84a9c:	4648      	mov	r0, r9
   84a9e:	69e1      	ldr	r1, [r4, #28]
   84aa0:	465a      	mov	r2, fp
   84aa2:	47b8      	blx	r7
   84aa4:	1e07      	subs	r7, r0, #0
   84aa6:	ddd2      	ble.n	84a4e <__sfvwrite_r+0xfa>
   84aa8:	ebba 0a07 	subs.w	sl, sl, r7
   84aac:	d03a      	beq.n	84b24 <__sfvwrite_r+0x1d0>
   84aae:	68b3      	ldr	r3, [r6, #8]
   84ab0:	44bb      	add	fp, r7
   84ab2:	1bdb      	subs	r3, r3, r7
   84ab4:	ebc7 0808 	rsb	r8, r7, r8
   84ab8:	60b3      	str	r3, [r6, #8]
   84aba:	2b00      	cmp	r3, #0
   84abc:	f43f af78 	beq.w	849b0 <__sfvwrite_r+0x5c>
   84ac0:	f1b8 0f00 	cmp.w	r8, #0
   84ac4:	d1d3      	bne.n	84a6e <__sfvwrite_r+0x11a>
   84ac6:	2700      	movs	r7, #0
   84ac8:	f8d5 b000 	ldr.w	fp, [r5]
   84acc:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84ad0:	9701      	str	r7, [sp, #4]
   84ad2:	3508      	adds	r5, #8
   84ad4:	e7c8      	b.n	84a68 <__sfvwrite_r+0x114>
   84ad6:	6820      	ldr	r0, [r4, #0]
   84ad8:	6923      	ldr	r3, [r4, #16]
   84ada:	4298      	cmp	r0, r3
   84adc:	d802      	bhi.n	84ae4 <__sfvwrite_r+0x190>
   84ade:	6963      	ldr	r3, [r4, #20]
   84ae0:	4598      	cmp	r8, r3
   84ae2:	d272      	bcs.n	84bca <__sfvwrite_r+0x276>
   84ae4:	45b8      	cmp	r8, r7
   84ae6:	bf38      	it	cc
   84ae8:	4647      	movcc	r7, r8
   84aea:	463a      	mov	r2, r7
   84aec:	4651      	mov	r1, sl
   84aee:	f000 fc49 	bl	85384 <memmove>
   84af2:	68a3      	ldr	r3, [r4, #8]
   84af4:	6822      	ldr	r2, [r4, #0]
   84af6:	1bdb      	subs	r3, r3, r7
   84af8:	443a      	add	r2, r7
   84afa:	60a3      	str	r3, [r4, #8]
   84afc:	6022      	str	r2, [r4, #0]
   84afe:	2b00      	cmp	r3, #0
   84b00:	d09f      	beq.n	84a42 <__sfvwrite_r+0xee>
   84b02:	463a      	mov	r2, r7
   84b04:	e785      	b.n	84a12 <__sfvwrite_r+0xbe>
   84b06:	461a      	mov	r2, r3
   84b08:	4659      	mov	r1, fp
   84b0a:	9300      	str	r3, [sp, #0]
   84b0c:	f000 fc3a 	bl	85384 <memmove>
   84b10:	9b00      	ldr	r3, [sp, #0]
   84b12:	68a1      	ldr	r1, [r4, #8]
   84b14:	6822      	ldr	r2, [r4, #0]
   84b16:	1ac9      	subs	r1, r1, r3
   84b18:	ebba 0a07 	subs.w	sl, sl, r7
   84b1c:	4413      	add	r3, r2
   84b1e:	60a1      	str	r1, [r4, #8]
   84b20:	6023      	str	r3, [r4, #0]
   84b22:	d1c4      	bne.n	84aae <__sfvwrite_r+0x15a>
   84b24:	4648      	mov	r0, r9
   84b26:	4621      	mov	r1, r4
   84b28:	f7ff fce8 	bl	844fc <_fflush_r>
   84b2c:	2800      	cmp	r0, #0
   84b2e:	d18e      	bne.n	84a4e <__sfvwrite_r+0xfa>
   84b30:	f8cd a004 	str.w	sl, [sp, #4]
   84b34:	e7bb      	b.n	84aae <__sfvwrite_r+0x15a>
   84b36:	6820      	ldr	r0, [r4, #0]
   84b38:	4647      	mov	r7, r8
   84b3a:	46c3      	mov	fp, r8
   84b3c:	e75d      	b.n	849fa <__sfvwrite_r+0xa6>
   84b3e:	4658      	mov	r0, fp
   84b40:	210a      	movs	r1, #10
   84b42:	4642      	mov	r2, r8
   84b44:	f000 fbd4 	bl	852f0 <memchr>
   84b48:	2800      	cmp	r0, #0
   84b4a:	d07f      	beq.n	84c4c <__sfvwrite_r+0x2f8>
   84b4c:	f100 0a01 	add.w	sl, r0, #1
   84b50:	2701      	movs	r7, #1
   84b52:	ebcb 0a0a 	rsb	sl, fp, sl
   84b56:	9701      	str	r7, [sp, #4]
   84b58:	e78c      	b.n	84a74 <__sfvwrite_r+0x120>
   84b5a:	6822      	ldr	r2, [r4, #0]
   84b5c:	6921      	ldr	r1, [r4, #16]
   84b5e:	6967      	ldr	r7, [r4, #20]
   84b60:	ebc1 0c02 	rsb	ip, r1, r2
   84b64:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84b68:	f10c 0201 	add.w	r2, ip, #1
   84b6c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   84b70:	4442      	add	r2, r8
   84b72:	107f      	asrs	r7, r7, #1
   84b74:	4297      	cmp	r7, r2
   84b76:	bf34      	ite	cc
   84b78:	4617      	movcc	r7, r2
   84b7a:	463a      	movcs	r2, r7
   84b7c:	055b      	lsls	r3, r3, #21
   84b7e:	d54f      	bpl.n	84c20 <__sfvwrite_r+0x2cc>
   84b80:	4611      	mov	r1, r2
   84b82:	4648      	mov	r0, r9
   84b84:	f8cd c000 	str.w	ip, [sp]
   84b88:	f000 f916 	bl	84db8 <_malloc_r>
   84b8c:	f8dd c000 	ldr.w	ip, [sp]
   84b90:	4683      	mov	fp, r0
   84b92:	2800      	cmp	r0, #0
   84b94:	d062      	beq.n	84c5c <__sfvwrite_r+0x308>
   84b96:	4662      	mov	r2, ip
   84b98:	6921      	ldr	r1, [r4, #16]
   84b9a:	f8cd c000 	str.w	ip, [sp]
   84b9e:	f7fe fb49 	bl	83234 <memcpy>
   84ba2:	89a2      	ldrh	r2, [r4, #12]
   84ba4:	f8dd c000 	ldr.w	ip, [sp]
   84ba8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   84bac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   84bb0:	81a2      	strh	r2, [r4, #12]
   84bb2:	eb0b 000c 	add.w	r0, fp, ip
   84bb6:	ebcc 0207 	rsb	r2, ip, r7
   84bba:	f8c4 b010 	str.w	fp, [r4, #16]
   84bbe:	6167      	str	r7, [r4, #20]
   84bc0:	6020      	str	r0, [r4, #0]
   84bc2:	60a2      	str	r2, [r4, #8]
   84bc4:	4647      	mov	r7, r8
   84bc6:	46c3      	mov	fp, r8
   84bc8:	e717      	b.n	849fa <__sfvwrite_r+0xa6>
   84bca:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   84bce:	4590      	cmp	r8, r2
   84bd0:	bf38      	it	cc
   84bd2:	4642      	movcc	r2, r8
   84bd4:	fb92 f2f3 	sdiv	r2, r2, r3
   84bd8:	fb02 f303 	mul.w	r3, r2, r3
   84bdc:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84bde:	4648      	mov	r0, r9
   84be0:	69e1      	ldr	r1, [r4, #28]
   84be2:	4652      	mov	r2, sl
   84be4:	47b8      	blx	r7
   84be6:	2800      	cmp	r0, #0
   84be8:	f77f af31 	ble.w	84a4e <__sfvwrite_r+0xfa>
   84bec:	4602      	mov	r2, r0
   84bee:	e710      	b.n	84a12 <__sfvwrite_r+0xbe>
   84bf0:	4662      	mov	r2, ip
   84bf2:	4659      	mov	r1, fp
   84bf4:	f8cd c000 	str.w	ip, [sp]
   84bf8:	f000 fbc4 	bl	85384 <memmove>
   84bfc:	f8dd c000 	ldr.w	ip, [sp]
   84c00:	6823      	ldr	r3, [r4, #0]
   84c02:	4648      	mov	r0, r9
   84c04:	4463      	add	r3, ip
   84c06:	6023      	str	r3, [r4, #0]
   84c08:	4621      	mov	r1, r4
   84c0a:	f8cd c000 	str.w	ip, [sp]
   84c0e:	f7ff fc75 	bl	844fc <_fflush_r>
   84c12:	f8dd c000 	ldr.w	ip, [sp]
   84c16:	2800      	cmp	r0, #0
   84c18:	f47f af19 	bne.w	84a4e <__sfvwrite_r+0xfa>
   84c1c:	4667      	mov	r7, ip
   84c1e:	e743      	b.n	84aa8 <__sfvwrite_r+0x154>
   84c20:	4648      	mov	r0, r9
   84c22:	f8cd c000 	str.w	ip, [sp]
   84c26:	f000 fc17 	bl	85458 <_realloc_r>
   84c2a:	f8dd c000 	ldr.w	ip, [sp]
   84c2e:	4683      	mov	fp, r0
   84c30:	2800      	cmp	r0, #0
   84c32:	d1be      	bne.n	84bb2 <__sfvwrite_r+0x25e>
   84c34:	4648      	mov	r0, r9
   84c36:	6921      	ldr	r1, [r4, #16]
   84c38:	f7ff fdc0 	bl	847bc <_free_r>
   84c3c:	89a3      	ldrh	r3, [r4, #12]
   84c3e:	220c      	movs	r2, #12
   84c40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84c44:	b29b      	uxth	r3, r3
   84c46:	f8c9 2000 	str.w	r2, [r9]
   84c4a:	e701      	b.n	84a50 <__sfvwrite_r+0xfc>
   84c4c:	2701      	movs	r7, #1
   84c4e:	f108 0a01 	add.w	sl, r8, #1
   84c52:	9701      	str	r7, [sp, #4]
   84c54:	e70e      	b.n	84a74 <__sfvwrite_r+0x120>
   84c56:	f04f 30ff 	mov.w	r0, #4294967295
   84c5a:	e6aa      	b.n	849b2 <__sfvwrite_r+0x5e>
   84c5c:	230c      	movs	r3, #12
   84c5e:	f8c9 3000 	str.w	r3, [r9]
   84c62:	89a3      	ldrh	r3, [r4, #12]
   84c64:	e6f4      	b.n	84a50 <__sfvwrite_r+0xfc>
   84c66:	bf00      	nop
   84c68:	7ffffc00 	.word	0x7ffffc00

00084c6c <_fwalk>:
   84c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84c70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   84c74:	4688      	mov	r8, r1
   84c76:	d019      	beq.n	84cac <_fwalk+0x40>
   84c78:	2600      	movs	r6, #0
   84c7a:	687d      	ldr	r5, [r7, #4]
   84c7c:	68bc      	ldr	r4, [r7, #8]
   84c7e:	3d01      	subs	r5, #1
   84c80:	d40e      	bmi.n	84ca0 <_fwalk+0x34>
   84c82:	89a3      	ldrh	r3, [r4, #12]
   84c84:	3d01      	subs	r5, #1
   84c86:	2b01      	cmp	r3, #1
   84c88:	d906      	bls.n	84c98 <_fwalk+0x2c>
   84c8a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   84c8e:	4620      	mov	r0, r4
   84c90:	3301      	adds	r3, #1
   84c92:	d001      	beq.n	84c98 <_fwalk+0x2c>
   84c94:	47c0      	blx	r8
   84c96:	4306      	orrs	r6, r0
   84c98:	1c6b      	adds	r3, r5, #1
   84c9a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   84c9e:	d1f0      	bne.n	84c82 <_fwalk+0x16>
   84ca0:	683f      	ldr	r7, [r7, #0]
   84ca2:	2f00      	cmp	r7, #0
   84ca4:	d1e9      	bne.n	84c7a <_fwalk+0xe>
   84ca6:	4630      	mov	r0, r6
   84ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84cac:	463e      	mov	r6, r7
   84cae:	4630      	mov	r0, r6
   84cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00084cb4 <__locale_charset>:
   84cb4:	4800      	ldr	r0, [pc, #0]	; (84cb8 <__locale_charset+0x4>)
   84cb6:	4770      	bx	lr
   84cb8:	2007043c 	.word	0x2007043c

00084cbc <__locale_mb_cur_max>:
   84cbc:	4b01      	ldr	r3, [pc, #4]	; (84cc4 <__locale_mb_cur_max+0x8>)
   84cbe:	6818      	ldr	r0, [r3, #0]
   84cc0:	4770      	bx	lr
   84cc2:	bf00      	nop
   84cc4:	2007045c 	.word	0x2007045c

00084cc8 <__smakebuf_r>:
   84cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
   84cca:	898b      	ldrh	r3, [r1, #12]
   84ccc:	b091      	sub	sp, #68	; 0x44
   84cce:	b29a      	uxth	r2, r3
   84cd0:	0796      	lsls	r6, r2, #30
   84cd2:	460c      	mov	r4, r1
   84cd4:	4605      	mov	r5, r0
   84cd6:	d437      	bmi.n	84d48 <__smakebuf_r+0x80>
   84cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84cdc:	2900      	cmp	r1, #0
   84cde:	db17      	blt.n	84d10 <__smakebuf_r+0x48>
   84ce0:	aa01      	add	r2, sp, #4
   84ce2:	f000 ff39 	bl	85b58 <_fstat_r>
   84ce6:	2800      	cmp	r0, #0
   84ce8:	db10      	blt.n	84d0c <__smakebuf_r+0x44>
   84cea:	9b02      	ldr	r3, [sp, #8]
   84cec:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84cf0:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   84cf4:	424f      	negs	r7, r1
   84cf6:	414f      	adcs	r7, r1
   84cf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84cfc:	d02c      	beq.n	84d58 <__smakebuf_r+0x90>
   84cfe:	89a3      	ldrh	r3, [r4, #12]
   84d00:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84d04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84d08:	81a3      	strh	r3, [r4, #12]
   84d0a:	e00b      	b.n	84d24 <__smakebuf_r+0x5c>
   84d0c:	89a3      	ldrh	r3, [r4, #12]
   84d0e:	b29a      	uxth	r2, r3
   84d10:	f012 0f80 	tst.w	r2, #128	; 0x80
   84d14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84d18:	81a3      	strh	r3, [r4, #12]
   84d1a:	bf14      	ite	ne
   84d1c:	2640      	movne	r6, #64	; 0x40
   84d1e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   84d22:	2700      	movs	r7, #0
   84d24:	4628      	mov	r0, r5
   84d26:	4631      	mov	r1, r6
   84d28:	f000 f846 	bl	84db8 <_malloc_r>
   84d2c:	89a3      	ldrh	r3, [r4, #12]
   84d2e:	2800      	cmp	r0, #0
   84d30:	d029      	beq.n	84d86 <__smakebuf_r+0xbe>
   84d32:	4a1b      	ldr	r2, [pc, #108]	; (84da0 <__smakebuf_r+0xd8>)
   84d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84d38:	63ea      	str	r2, [r5, #60]	; 0x3c
   84d3a:	81a3      	strh	r3, [r4, #12]
   84d3c:	6020      	str	r0, [r4, #0]
   84d3e:	6120      	str	r0, [r4, #16]
   84d40:	6166      	str	r6, [r4, #20]
   84d42:	b9a7      	cbnz	r7, 84d6e <__smakebuf_r+0xa6>
   84d44:	b011      	add	sp, #68	; 0x44
   84d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84d48:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84d4c:	2201      	movs	r2, #1
   84d4e:	600b      	str	r3, [r1, #0]
   84d50:	610b      	str	r3, [r1, #16]
   84d52:	614a      	str	r2, [r1, #20]
   84d54:	b011      	add	sp, #68	; 0x44
   84d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84d58:	4a12      	ldr	r2, [pc, #72]	; (84da4 <__smakebuf_r+0xdc>)
   84d5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   84d5c:	4293      	cmp	r3, r2
   84d5e:	d1ce      	bne.n	84cfe <__smakebuf_r+0x36>
   84d60:	89a3      	ldrh	r3, [r4, #12]
   84d62:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84d66:	4333      	orrs	r3, r6
   84d68:	81a3      	strh	r3, [r4, #12]
   84d6a:	64e6      	str	r6, [r4, #76]	; 0x4c
   84d6c:	e7da      	b.n	84d24 <__smakebuf_r+0x5c>
   84d6e:	4628      	mov	r0, r5
   84d70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84d74:	f000 ff04 	bl	85b80 <_isatty_r>
   84d78:	2800      	cmp	r0, #0
   84d7a:	d0e3      	beq.n	84d44 <__smakebuf_r+0x7c>
   84d7c:	89a3      	ldrh	r3, [r4, #12]
   84d7e:	f043 0301 	orr.w	r3, r3, #1
   84d82:	81a3      	strh	r3, [r4, #12]
   84d84:	e7de      	b.n	84d44 <__smakebuf_r+0x7c>
   84d86:	059a      	lsls	r2, r3, #22
   84d88:	d4dc      	bmi.n	84d44 <__smakebuf_r+0x7c>
   84d8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84d8e:	f043 0302 	orr.w	r3, r3, #2
   84d92:	2101      	movs	r1, #1
   84d94:	81a3      	strh	r3, [r4, #12]
   84d96:	6022      	str	r2, [r4, #0]
   84d98:	6122      	str	r2, [r4, #16]
   84d9a:	6161      	str	r1, [r4, #20]
   84d9c:	e7d2      	b.n	84d44 <__smakebuf_r+0x7c>
   84d9e:	bf00      	nop
   84da0:	00084529 	.word	0x00084529
   84da4:	00085899 	.word	0x00085899

00084da8 <malloc>:
   84da8:	4b02      	ldr	r3, [pc, #8]	; (84db4 <malloc+0xc>)
   84daa:	4601      	mov	r1, r0
   84dac:	6818      	ldr	r0, [r3, #0]
   84dae:	f000 b803 	b.w	84db8 <_malloc_r>
   84db2:	bf00      	nop
   84db4:	20070438 	.word	0x20070438

00084db8 <_malloc_r>:
   84db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84dbc:	f101 050b 	add.w	r5, r1, #11
   84dc0:	2d16      	cmp	r5, #22
   84dc2:	b083      	sub	sp, #12
   84dc4:	4606      	mov	r6, r0
   84dc6:	d927      	bls.n	84e18 <_malloc_r+0x60>
   84dc8:	f035 0507 	bics.w	r5, r5, #7
   84dcc:	d427      	bmi.n	84e1e <_malloc_r+0x66>
   84dce:	42a9      	cmp	r1, r5
   84dd0:	d825      	bhi.n	84e1e <_malloc_r+0x66>
   84dd2:	4630      	mov	r0, r6
   84dd4:	f000 fb3c 	bl	85450 <__malloc_lock>
   84dd8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84ddc:	d226      	bcs.n	84e2c <_malloc_r+0x74>
   84dde:	4fc1      	ldr	r7, [pc, #772]	; (850e4 <_malloc_r+0x32c>)
   84de0:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   84de4:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84de8:	68dc      	ldr	r4, [r3, #12]
   84dea:	429c      	cmp	r4, r3
   84dec:	f000 81d2 	beq.w	85194 <_malloc_r+0x3dc>
   84df0:	6863      	ldr	r3, [r4, #4]
   84df2:	68e2      	ldr	r2, [r4, #12]
   84df4:	f023 0303 	bic.w	r3, r3, #3
   84df8:	4423      	add	r3, r4
   84dfa:	6858      	ldr	r0, [r3, #4]
   84dfc:	68a1      	ldr	r1, [r4, #8]
   84dfe:	f040 0501 	orr.w	r5, r0, #1
   84e02:	60ca      	str	r2, [r1, #12]
   84e04:	4630      	mov	r0, r6
   84e06:	6091      	str	r1, [r2, #8]
   84e08:	605d      	str	r5, [r3, #4]
   84e0a:	f000 fb23 	bl	85454 <__malloc_unlock>
   84e0e:	3408      	adds	r4, #8
   84e10:	4620      	mov	r0, r4
   84e12:	b003      	add	sp, #12
   84e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e18:	2510      	movs	r5, #16
   84e1a:	42a9      	cmp	r1, r5
   84e1c:	d9d9      	bls.n	84dd2 <_malloc_r+0x1a>
   84e1e:	2400      	movs	r4, #0
   84e20:	230c      	movs	r3, #12
   84e22:	4620      	mov	r0, r4
   84e24:	6033      	str	r3, [r6, #0]
   84e26:	b003      	add	sp, #12
   84e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e2c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84e30:	f000 8089 	beq.w	84f46 <_malloc_r+0x18e>
   84e34:	f1bc 0f04 	cmp.w	ip, #4
   84e38:	f200 8160 	bhi.w	850fc <_malloc_r+0x344>
   84e3c:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84e40:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   84e44:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84e48:	4fa6      	ldr	r7, [pc, #664]	; (850e4 <_malloc_r+0x32c>)
   84e4a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84e4e:	68cc      	ldr	r4, [r1, #12]
   84e50:	42a1      	cmp	r1, r4
   84e52:	d105      	bne.n	84e60 <_malloc_r+0xa8>
   84e54:	e00c      	b.n	84e70 <_malloc_r+0xb8>
   84e56:	2b00      	cmp	r3, #0
   84e58:	da79      	bge.n	84f4e <_malloc_r+0x196>
   84e5a:	68e4      	ldr	r4, [r4, #12]
   84e5c:	42a1      	cmp	r1, r4
   84e5e:	d007      	beq.n	84e70 <_malloc_r+0xb8>
   84e60:	6862      	ldr	r2, [r4, #4]
   84e62:	f022 0203 	bic.w	r2, r2, #3
   84e66:	1b53      	subs	r3, r2, r5
   84e68:	2b0f      	cmp	r3, #15
   84e6a:	ddf4      	ble.n	84e56 <_malloc_r+0x9e>
   84e6c:	f10c 3cff 	add.w	ip, ip, #4294967295
   84e70:	f10c 0c01 	add.w	ip, ip, #1
   84e74:	4b9b      	ldr	r3, [pc, #620]	; (850e4 <_malloc_r+0x32c>)
   84e76:	693c      	ldr	r4, [r7, #16]
   84e78:	f103 0e08 	add.w	lr, r3, #8
   84e7c:	4574      	cmp	r4, lr
   84e7e:	f000 817e 	beq.w	8517e <_malloc_r+0x3c6>
   84e82:	6861      	ldr	r1, [r4, #4]
   84e84:	f021 0103 	bic.w	r1, r1, #3
   84e88:	1b4a      	subs	r2, r1, r5
   84e8a:	2a0f      	cmp	r2, #15
   84e8c:	f300 8164 	bgt.w	85158 <_malloc_r+0x3a0>
   84e90:	2a00      	cmp	r2, #0
   84e92:	f8c3 e014 	str.w	lr, [r3, #20]
   84e96:	f8c3 e010 	str.w	lr, [r3, #16]
   84e9a:	da69      	bge.n	84f70 <_malloc_r+0x1b8>
   84e9c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84ea0:	f080 813a 	bcs.w	85118 <_malloc_r+0x360>
   84ea4:	08c9      	lsrs	r1, r1, #3
   84ea6:	108a      	asrs	r2, r1, #2
   84ea8:	f04f 0801 	mov.w	r8, #1
   84eac:	fa08 f802 	lsl.w	r8, r8, r2
   84eb0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   84eb4:	685a      	ldr	r2, [r3, #4]
   84eb6:	6888      	ldr	r0, [r1, #8]
   84eb8:	ea48 0202 	orr.w	r2, r8, r2
   84ebc:	60a0      	str	r0, [r4, #8]
   84ebe:	60e1      	str	r1, [r4, #12]
   84ec0:	605a      	str	r2, [r3, #4]
   84ec2:	608c      	str	r4, [r1, #8]
   84ec4:	60c4      	str	r4, [r0, #12]
   84ec6:	ea4f 03ac 	mov.w	r3, ip, asr #2
   84eca:	2001      	movs	r0, #1
   84ecc:	4098      	lsls	r0, r3
   84ece:	4290      	cmp	r0, r2
   84ed0:	d85b      	bhi.n	84f8a <_malloc_r+0x1d2>
   84ed2:	4202      	tst	r2, r0
   84ed4:	d106      	bne.n	84ee4 <_malloc_r+0x12c>
   84ed6:	f02c 0c03 	bic.w	ip, ip, #3
   84eda:	0040      	lsls	r0, r0, #1
   84edc:	4202      	tst	r2, r0
   84ede:	f10c 0c04 	add.w	ip, ip, #4
   84ee2:	d0fa      	beq.n	84eda <_malloc_r+0x122>
   84ee4:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84ee8:	4644      	mov	r4, r8
   84eea:	46e1      	mov	r9, ip
   84eec:	68e3      	ldr	r3, [r4, #12]
   84eee:	429c      	cmp	r4, r3
   84ef0:	d107      	bne.n	84f02 <_malloc_r+0x14a>
   84ef2:	e146      	b.n	85182 <_malloc_r+0x3ca>
   84ef4:	2a00      	cmp	r2, #0
   84ef6:	f280 8157 	bge.w	851a8 <_malloc_r+0x3f0>
   84efa:	68db      	ldr	r3, [r3, #12]
   84efc:	429c      	cmp	r4, r3
   84efe:	f000 8140 	beq.w	85182 <_malloc_r+0x3ca>
   84f02:	6859      	ldr	r1, [r3, #4]
   84f04:	f021 0103 	bic.w	r1, r1, #3
   84f08:	1b4a      	subs	r2, r1, r5
   84f0a:	2a0f      	cmp	r2, #15
   84f0c:	ddf2      	ble.n	84ef4 <_malloc_r+0x13c>
   84f0e:	461c      	mov	r4, r3
   84f10:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84f14:	68d9      	ldr	r1, [r3, #12]
   84f16:	f045 0901 	orr.w	r9, r5, #1
   84f1a:	f042 0801 	orr.w	r8, r2, #1
   84f1e:	441d      	add	r5, r3
   84f20:	f8c3 9004 	str.w	r9, [r3, #4]
   84f24:	4630      	mov	r0, r6
   84f26:	f8cc 100c 	str.w	r1, [ip, #12]
   84f2a:	f8c1 c008 	str.w	ip, [r1, #8]
   84f2e:	617d      	str	r5, [r7, #20]
   84f30:	613d      	str	r5, [r7, #16]
   84f32:	f8c5 e00c 	str.w	lr, [r5, #12]
   84f36:	f8c5 e008 	str.w	lr, [r5, #8]
   84f3a:	f8c5 8004 	str.w	r8, [r5, #4]
   84f3e:	50aa      	str	r2, [r5, r2]
   84f40:	f000 fa88 	bl	85454 <__malloc_unlock>
   84f44:	e764      	b.n	84e10 <_malloc_r+0x58>
   84f46:	217e      	movs	r1, #126	; 0x7e
   84f48:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84f4c:	e77c      	b.n	84e48 <_malloc_r+0x90>
   84f4e:	4422      	add	r2, r4
   84f50:	6850      	ldr	r0, [r2, #4]
   84f52:	68e3      	ldr	r3, [r4, #12]
   84f54:	68a1      	ldr	r1, [r4, #8]
   84f56:	f040 0501 	orr.w	r5, r0, #1
   84f5a:	60cb      	str	r3, [r1, #12]
   84f5c:	4630      	mov	r0, r6
   84f5e:	6099      	str	r1, [r3, #8]
   84f60:	6055      	str	r5, [r2, #4]
   84f62:	f000 fa77 	bl	85454 <__malloc_unlock>
   84f66:	3408      	adds	r4, #8
   84f68:	4620      	mov	r0, r4
   84f6a:	b003      	add	sp, #12
   84f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f70:	4421      	add	r1, r4
   84f72:	684b      	ldr	r3, [r1, #4]
   84f74:	4630      	mov	r0, r6
   84f76:	f043 0301 	orr.w	r3, r3, #1
   84f7a:	604b      	str	r3, [r1, #4]
   84f7c:	f000 fa6a 	bl	85454 <__malloc_unlock>
   84f80:	3408      	adds	r4, #8
   84f82:	4620      	mov	r0, r4
   84f84:	b003      	add	sp, #12
   84f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f8a:	68bc      	ldr	r4, [r7, #8]
   84f8c:	6863      	ldr	r3, [r4, #4]
   84f8e:	f023 0903 	bic.w	r9, r3, #3
   84f92:	45a9      	cmp	r9, r5
   84f94:	d304      	bcc.n	84fa0 <_malloc_r+0x1e8>
   84f96:	ebc5 0309 	rsb	r3, r5, r9
   84f9a:	2b0f      	cmp	r3, #15
   84f9c:	f300 8091 	bgt.w	850c2 <_malloc_r+0x30a>
   84fa0:	4b51      	ldr	r3, [pc, #324]	; (850e8 <_malloc_r+0x330>)
   84fa2:	4a52      	ldr	r2, [pc, #328]	; (850ec <_malloc_r+0x334>)
   84fa4:	6819      	ldr	r1, [r3, #0]
   84fa6:	6813      	ldr	r3, [r2, #0]
   84fa8:	eb05 0a01 	add.w	sl, r5, r1
   84fac:	3301      	adds	r3, #1
   84fae:	eb04 0b09 	add.w	fp, r4, r9
   84fb2:	f000 8161 	beq.w	85278 <_malloc_r+0x4c0>
   84fb6:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   84fba:	f10a 0a0f 	add.w	sl, sl, #15
   84fbe:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   84fc2:	f02a 0a0f 	bic.w	sl, sl, #15
   84fc6:	4630      	mov	r0, r6
   84fc8:	4651      	mov	r1, sl
   84fca:	9201      	str	r2, [sp, #4]
   84fcc:	f000 fc24 	bl	85818 <_sbrk_r>
   84fd0:	f1b0 3fff 	cmp.w	r0, #4294967295
   84fd4:	4680      	mov	r8, r0
   84fd6:	9a01      	ldr	r2, [sp, #4]
   84fd8:	f000 8101 	beq.w	851de <_malloc_r+0x426>
   84fdc:	4583      	cmp	fp, r0
   84fde:	f200 80fb 	bhi.w	851d8 <_malloc_r+0x420>
   84fe2:	f8df c114 	ldr.w	ip, [pc, #276]	; 850f8 <_malloc_r+0x340>
   84fe6:	45c3      	cmp	fp, r8
   84fe8:	f8dc 3000 	ldr.w	r3, [ip]
   84fec:	4453      	add	r3, sl
   84fee:	f8cc 3000 	str.w	r3, [ip]
   84ff2:	f000 814a 	beq.w	8528a <_malloc_r+0x4d2>
   84ff6:	6812      	ldr	r2, [r2, #0]
   84ff8:	493c      	ldr	r1, [pc, #240]	; (850ec <_malloc_r+0x334>)
   84ffa:	3201      	adds	r2, #1
   84ffc:	bf1b      	ittet	ne
   84ffe:	ebcb 0b08 	rsbne	fp, fp, r8
   85002:	445b      	addne	r3, fp
   85004:	f8c1 8000 	streq.w	r8, [r1]
   85008:	f8cc 3000 	strne.w	r3, [ip]
   8500c:	f018 0307 	ands.w	r3, r8, #7
   85010:	f000 8114 	beq.w	8523c <_malloc_r+0x484>
   85014:	f1c3 0208 	rsb	r2, r3, #8
   85018:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   8501c:	4490      	add	r8, r2
   8501e:	3308      	adds	r3, #8
   85020:	44c2      	add	sl, r8
   85022:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   85026:	ebca 0a03 	rsb	sl, sl, r3
   8502a:	4651      	mov	r1, sl
   8502c:	4630      	mov	r0, r6
   8502e:	f8cd c004 	str.w	ip, [sp, #4]
   85032:	f000 fbf1 	bl	85818 <_sbrk_r>
   85036:	1c43      	adds	r3, r0, #1
   85038:	f8dd c004 	ldr.w	ip, [sp, #4]
   8503c:	f000 8135 	beq.w	852aa <_malloc_r+0x4f2>
   85040:	ebc8 0200 	rsb	r2, r8, r0
   85044:	4452      	add	r2, sl
   85046:	f042 0201 	orr.w	r2, r2, #1
   8504a:	f8dc 3000 	ldr.w	r3, [ip]
   8504e:	42bc      	cmp	r4, r7
   85050:	4453      	add	r3, sl
   85052:	f8c7 8008 	str.w	r8, [r7, #8]
   85056:	f8cc 3000 	str.w	r3, [ip]
   8505a:	f8c8 2004 	str.w	r2, [r8, #4]
   8505e:	f8df a098 	ldr.w	sl, [pc, #152]	; 850f8 <_malloc_r+0x340>
   85062:	d015      	beq.n	85090 <_malloc_r+0x2d8>
   85064:	f1b9 0f0f 	cmp.w	r9, #15
   85068:	f240 80eb 	bls.w	85242 <_malloc_r+0x48a>
   8506c:	6861      	ldr	r1, [r4, #4]
   8506e:	f1a9 020c 	sub.w	r2, r9, #12
   85072:	f022 0207 	bic.w	r2, r2, #7
   85076:	f001 0101 	and.w	r1, r1, #1
   8507a:	ea42 0e01 	orr.w	lr, r2, r1
   8507e:	2005      	movs	r0, #5
   85080:	18a1      	adds	r1, r4, r2
   85082:	2a0f      	cmp	r2, #15
   85084:	f8c4 e004 	str.w	lr, [r4, #4]
   85088:	6048      	str	r0, [r1, #4]
   8508a:	6088      	str	r0, [r1, #8]
   8508c:	f200 8111 	bhi.w	852b2 <_malloc_r+0x4fa>
   85090:	4a17      	ldr	r2, [pc, #92]	; (850f0 <_malloc_r+0x338>)
   85092:	68bc      	ldr	r4, [r7, #8]
   85094:	6811      	ldr	r1, [r2, #0]
   85096:	428b      	cmp	r3, r1
   85098:	bf88      	it	hi
   8509a:	6013      	strhi	r3, [r2, #0]
   8509c:	4a15      	ldr	r2, [pc, #84]	; (850f4 <_malloc_r+0x33c>)
   8509e:	6811      	ldr	r1, [r2, #0]
   850a0:	428b      	cmp	r3, r1
   850a2:	bf88      	it	hi
   850a4:	6013      	strhi	r3, [r2, #0]
   850a6:	6862      	ldr	r2, [r4, #4]
   850a8:	f022 0203 	bic.w	r2, r2, #3
   850ac:	4295      	cmp	r5, r2
   850ae:	ebc5 0302 	rsb	r3, r5, r2
   850b2:	d801      	bhi.n	850b8 <_malloc_r+0x300>
   850b4:	2b0f      	cmp	r3, #15
   850b6:	dc04      	bgt.n	850c2 <_malloc_r+0x30a>
   850b8:	4630      	mov	r0, r6
   850ba:	f000 f9cb 	bl	85454 <__malloc_unlock>
   850be:	2400      	movs	r4, #0
   850c0:	e6a6      	b.n	84e10 <_malloc_r+0x58>
   850c2:	f045 0201 	orr.w	r2, r5, #1
   850c6:	f043 0301 	orr.w	r3, r3, #1
   850ca:	4425      	add	r5, r4
   850cc:	6062      	str	r2, [r4, #4]
   850ce:	4630      	mov	r0, r6
   850d0:	60bd      	str	r5, [r7, #8]
   850d2:	606b      	str	r3, [r5, #4]
   850d4:	f000 f9be 	bl	85454 <__malloc_unlock>
   850d8:	3408      	adds	r4, #8
   850da:	4620      	mov	r0, r4
   850dc:	b003      	add	sp, #12
   850de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850e2:	bf00      	nop
   850e4:	20070460 	.word	0x20070460
   850e8:	2007ab68 	.word	0x2007ab68
   850ec:	2007086c 	.word	0x2007086c
   850f0:	2007ab64 	.word	0x2007ab64
   850f4:	2007ab60 	.word	0x2007ab60
   850f8:	2007ab6c 	.word	0x2007ab6c
   850fc:	f1bc 0f14 	cmp.w	ip, #20
   85100:	d961      	bls.n	851c6 <_malloc_r+0x40e>
   85102:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   85106:	f200 808f 	bhi.w	85228 <_malloc_r+0x470>
   8510a:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8510e:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   85112:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85116:	e697      	b.n	84e48 <_malloc_r+0x90>
   85118:	0a4b      	lsrs	r3, r1, #9
   8511a:	2b04      	cmp	r3, #4
   8511c:	d958      	bls.n	851d0 <_malloc_r+0x418>
   8511e:	2b14      	cmp	r3, #20
   85120:	f200 80ad 	bhi.w	8527e <_malloc_r+0x4c6>
   85124:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   85128:	0050      	lsls	r0, r2, #1
   8512a:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8512e:	6883      	ldr	r3, [r0, #8]
   85130:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 852ec <_malloc_r+0x534>
   85134:	4283      	cmp	r3, r0
   85136:	f000 808a 	beq.w	8524e <_malloc_r+0x496>
   8513a:	685a      	ldr	r2, [r3, #4]
   8513c:	f022 0203 	bic.w	r2, r2, #3
   85140:	4291      	cmp	r1, r2
   85142:	d202      	bcs.n	8514a <_malloc_r+0x392>
   85144:	689b      	ldr	r3, [r3, #8]
   85146:	4298      	cmp	r0, r3
   85148:	d1f7      	bne.n	8513a <_malloc_r+0x382>
   8514a:	68d9      	ldr	r1, [r3, #12]
   8514c:	687a      	ldr	r2, [r7, #4]
   8514e:	60e1      	str	r1, [r4, #12]
   85150:	60a3      	str	r3, [r4, #8]
   85152:	608c      	str	r4, [r1, #8]
   85154:	60dc      	str	r4, [r3, #12]
   85156:	e6b6      	b.n	84ec6 <_malloc_r+0x10e>
   85158:	f045 0701 	orr.w	r7, r5, #1
   8515c:	f042 0101 	orr.w	r1, r2, #1
   85160:	4425      	add	r5, r4
   85162:	6067      	str	r7, [r4, #4]
   85164:	4630      	mov	r0, r6
   85166:	615d      	str	r5, [r3, #20]
   85168:	611d      	str	r5, [r3, #16]
   8516a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8516e:	f8c5 e008 	str.w	lr, [r5, #8]
   85172:	6069      	str	r1, [r5, #4]
   85174:	50aa      	str	r2, [r5, r2]
   85176:	3408      	adds	r4, #8
   85178:	f000 f96c 	bl	85454 <__malloc_unlock>
   8517c:	e648      	b.n	84e10 <_malloc_r+0x58>
   8517e:	685a      	ldr	r2, [r3, #4]
   85180:	e6a1      	b.n	84ec6 <_malloc_r+0x10e>
   85182:	f109 0901 	add.w	r9, r9, #1
   85186:	f019 0f03 	tst.w	r9, #3
   8518a:	f104 0408 	add.w	r4, r4, #8
   8518e:	f47f aead 	bne.w	84eec <_malloc_r+0x134>
   85192:	e02d      	b.n	851f0 <_malloc_r+0x438>
   85194:	f104 0308 	add.w	r3, r4, #8
   85198:	6964      	ldr	r4, [r4, #20]
   8519a:	42a3      	cmp	r3, r4
   8519c:	bf08      	it	eq
   8519e:	f10c 0c02 	addeq.w	ip, ip, #2
   851a2:	f43f ae67 	beq.w	84e74 <_malloc_r+0xbc>
   851a6:	e623      	b.n	84df0 <_malloc_r+0x38>
   851a8:	4419      	add	r1, r3
   851aa:	6848      	ldr	r0, [r1, #4]
   851ac:	461c      	mov	r4, r3
   851ae:	f854 2f08 	ldr.w	r2, [r4, #8]!
   851b2:	68db      	ldr	r3, [r3, #12]
   851b4:	f040 0501 	orr.w	r5, r0, #1
   851b8:	604d      	str	r5, [r1, #4]
   851ba:	4630      	mov	r0, r6
   851bc:	60d3      	str	r3, [r2, #12]
   851be:	609a      	str	r2, [r3, #8]
   851c0:	f000 f948 	bl	85454 <__malloc_unlock>
   851c4:	e624      	b.n	84e10 <_malloc_r+0x58>
   851c6:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   851ca:	ea4f 014c 	mov.w	r1, ip, lsl #1
   851ce:	e63b      	b.n	84e48 <_malloc_r+0x90>
   851d0:	098a      	lsrs	r2, r1, #6
   851d2:	3238      	adds	r2, #56	; 0x38
   851d4:	0050      	lsls	r0, r2, #1
   851d6:	e7a8      	b.n	8512a <_malloc_r+0x372>
   851d8:	42bc      	cmp	r4, r7
   851da:	f43f af02 	beq.w	84fe2 <_malloc_r+0x22a>
   851de:	68bc      	ldr	r4, [r7, #8]
   851e0:	6862      	ldr	r2, [r4, #4]
   851e2:	f022 0203 	bic.w	r2, r2, #3
   851e6:	e761      	b.n	850ac <_malloc_r+0x2f4>
   851e8:	f8d8 8000 	ldr.w	r8, [r8]
   851ec:	4598      	cmp	r8, r3
   851ee:	d17a      	bne.n	852e6 <_malloc_r+0x52e>
   851f0:	f01c 0f03 	tst.w	ip, #3
   851f4:	f1a8 0308 	sub.w	r3, r8, #8
   851f8:	f10c 3cff 	add.w	ip, ip, #4294967295
   851fc:	d1f4      	bne.n	851e8 <_malloc_r+0x430>
   851fe:	687b      	ldr	r3, [r7, #4]
   85200:	ea23 0300 	bic.w	r3, r3, r0
   85204:	607b      	str	r3, [r7, #4]
   85206:	0040      	lsls	r0, r0, #1
   85208:	4298      	cmp	r0, r3
   8520a:	f63f aebe 	bhi.w	84f8a <_malloc_r+0x1d2>
   8520e:	2800      	cmp	r0, #0
   85210:	f43f aebb 	beq.w	84f8a <_malloc_r+0x1d2>
   85214:	4203      	tst	r3, r0
   85216:	46cc      	mov	ip, r9
   85218:	f47f ae64 	bne.w	84ee4 <_malloc_r+0x12c>
   8521c:	0040      	lsls	r0, r0, #1
   8521e:	4203      	tst	r3, r0
   85220:	f10c 0c04 	add.w	ip, ip, #4
   85224:	d0fa      	beq.n	8521c <_malloc_r+0x464>
   85226:	e65d      	b.n	84ee4 <_malloc_r+0x12c>
   85228:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   8522c:	d819      	bhi.n	85262 <_malloc_r+0x4aa>
   8522e:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   85232:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   85236:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8523a:	e605      	b.n	84e48 <_malloc_r+0x90>
   8523c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   85240:	e6ee      	b.n	85020 <_malloc_r+0x268>
   85242:	2301      	movs	r3, #1
   85244:	f8c8 3004 	str.w	r3, [r8, #4]
   85248:	4644      	mov	r4, r8
   8524a:	2200      	movs	r2, #0
   8524c:	e72e      	b.n	850ac <_malloc_r+0x2f4>
   8524e:	1092      	asrs	r2, r2, #2
   85250:	2001      	movs	r0, #1
   85252:	4090      	lsls	r0, r2
   85254:	f8d8 2004 	ldr.w	r2, [r8, #4]
   85258:	4619      	mov	r1, r3
   8525a:	4302      	orrs	r2, r0
   8525c:	f8c8 2004 	str.w	r2, [r8, #4]
   85260:	e775      	b.n	8514e <_malloc_r+0x396>
   85262:	f240 5354 	movw	r3, #1364	; 0x554
   85266:	459c      	cmp	ip, r3
   85268:	d81b      	bhi.n	852a2 <_malloc_r+0x4ea>
   8526a:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   8526e:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   85272:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85276:	e5e7      	b.n	84e48 <_malloc_r+0x90>
   85278:	f10a 0a10 	add.w	sl, sl, #16
   8527c:	e6a3      	b.n	84fc6 <_malloc_r+0x20e>
   8527e:	2b54      	cmp	r3, #84	; 0x54
   85280:	d81f      	bhi.n	852c2 <_malloc_r+0x50a>
   85282:	0b0a      	lsrs	r2, r1, #12
   85284:	326e      	adds	r2, #110	; 0x6e
   85286:	0050      	lsls	r0, r2, #1
   85288:	e74f      	b.n	8512a <_malloc_r+0x372>
   8528a:	f3cb 010b 	ubfx	r1, fp, #0, #12
   8528e:	2900      	cmp	r1, #0
   85290:	f47f aeb1 	bne.w	84ff6 <_malloc_r+0x23e>
   85294:	eb0a 0109 	add.w	r1, sl, r9
   85298:	68ba      	ldr	r2, [r7, #8]
   8529a:	f041 0101 	orr.w	r1, r1, #1
   8529e:	6051      	str	r1, [r2, #4]
   852a0:	e6f6      	b.n	85090 <_malloc_r+0x2d8>
   852a2:	21fc      	movs	r1, #252	; 0xfc
   852a4:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   852a8:	e5ce      	b.n	84e48 <_malloc_r+0x90>
   852aa:	2201      	movs	r2, #1
   852ac:	f04f 0a00 	mov.w	sl, #0
   852b0:	e6cb      	b.n	8504a <_malloc_r+0x292>
   852b2:	f104 0108 	add.w	r1, r4, #8
   852b6:	4630      	mov	r0, r6
   852b8:	f7ff fa80 	bl	847bc <_free_r>
   852bc:	f8da 3000 	ldr.w	r3, [sl]
   852c0:	e6e6      	b.n	85090 <_malloc_r+0x2d8>
   852c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   852c6:	d803      	bhi.n	852d0 <_malloc_r+0x518>
   852c8:	0bca      	lsrs	r2, r1, #15
   852ca:	3277      	adds	r2, #119	; 0x77
   852cc:	0050      	lsls	r0, r2, #1
   852ce:	e72c      	b.n	8512a <_malloc_r+0x372>
   852d0:	f240 5254 	movw	r2, #1364	; 0x554
   852d4:	4293      	cmp	r3, r2
   852d6:	d803      	bhi.n	852e0 <_malloc_r+0x528>
   852d8:	0c8a      	lsrs	r2, r1, #18
   852da:	327c      	adds	r2, #124	; 0x7c
   852dc:	0050      	lsls	r0, r2, #1
   852de:	e724      	b.n	8512a <_malloc_r+0x372>
   852e0:	20fc      	movs	r0, #252	; 0xfc
   852e2:	227e      	movs	r2, #126	; 0x7e
   852e4:	e721      	b.n	8512a <_malloc_r+0x372>
   852e6:	687b      	ldr	r3, [r7, #4]
   852e8:	e78d      	b.n	85206 <_malloc_r+0x44e>
   852ea:	bf00      	nop
   852ec:	20070460 	.word	0x20070460

000852f0 <memchr>:
   852f0:	0783      	lsls	r3, r0, #30
   852f2:	b470      	push	{r4, r5, r6}
   852f4:	b2c9      	uxtb	r1, r1
   852f6:	d040      	beq.n	8537a <memchr+0x8a>
   852f8:	1e54      	subs	r4, r2, #1
   852fa:	b32a      	cbz	r2, 85348 <memchr+0x58>
   852fc:	7803      	ldrb	r3, [r0, #0]
   852fe:	428b      	cmp	r3, r1
   85300:	d023      	beq.n	8534a <memchr+0x5a>
   85302:	1c43      	adds	r3, r0, #1
   85304:	e004      	b.n	85310 <memchr+0x20>
   85306:	b1fc      	cbz	r4, 85348 <memchr+0x58>
   85308:	7805      	ldrb	r5, [r0, #0]
   8530a:	4614      	mov	r4, r2
   8530c:	428d      	cmp	r5, r1
   8530e:	d01c      	beq.n	8534a <memchr+0x5a>
   85310:	f013 0f03 	tst.w	r3, #3
   85314:	4618      	mov	r0, r3
   85316:	f104 32ff 	add.w	r2, r4, #4294967295
   8531a:	f103 0301 	add.w	r3, r3, #1
   8531e:	d1f2      	bne.n	85306 <memchr+0x16>
   85320:	2c03      	cmp	r4, #3
   85322:	d814      	bhi.n	8534e <memchr+0x5e>
   85324:	1e65      	subs	r5, r4, #1
   85326:	b354      	cbz	r4, 8537e <memchr+0x8e>
   85328:	7803      	ldrb	r3, [r0, #0]
   8532a:	428b      	cmp	r3, r1
   8532c:	d00d      	beq.n	8534a <memchr+0x5a>
   8532e:	1c42      	adds	r2, r0, #1
   85330:	2300      	movs	r3, #0
   85332:	e002      	b.n	8533a <memchr+0x4a>
   85334:	7804      	ldrb	r4, [r0, #0]
   85336:	428c      	cmp	r4, r1
   85338:	d007      	beq.n	8534a <memchr+0x5a>
   8533a:	42ab      	cmp	r3, r5
   8533c:	4610      	mov	r0, r2
   8533e:	f103 0301 	add.w	r3, r3, #1
   85342:	f102 0201 	add.w	r2, r2, #1
   85346:	d1f5      	bne.n	85334 <memchr+0x44>
   85348:	2000      	movs	r0, #0
   8534a:	bc70      	pop	{r4, r5, r6}
   8534c:	4770      	bx	lr
   8534e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85352:	4603      	mov	r3, r0
   85354:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85358:	681a      	ldr	r2, [r3, #0]
   8535a:	4618      	mov	r0, r3
   8535c:	4072      	eors	r2, r6
   8535e:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   85362:	ea25 0202 	bic.w	r2, r5, r2
   85366:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   8536a:	f103 0304 	add.w	r3, r3, #4
   8536e:	d1d9      	bne.n	85324 <memchr+0x34>
   85370:	3c04      	subs	r4, #4
   85372:	2c03      	cmp	r4, #3
   85374:	4618      	mov	r0, r3
   85376:	d8ef      	bhi.n	85358 <memchr+0x68>
   85378:	e7d4      	b.n	85324 <memchr+0x34>
   8537a:	4614      	mov	r4, r2
   8537c:	e7d0      	b.n	85320 <memchr+0x30>
   8537e:	4620      	mov	r0, r4
   85380:	e7e3      	b.n	8534a <memchr+0x5a>
   85382:	bf00      	nop

00085384 <memmove>:
   85384:	4288      	cmp	r0, r1
   85386:	b4f0      	push	{r4, r5, r6, r7}
   85388:	d910      	bls.n	853ac <memmove+0x28>
   8538a:	188c      	adds	r4, r1, r2
   8538c:	42a0      	cmp	r0, r4
   8538e:	d20d      	bcs.n	853ac <memmove+0x28>
   85390:	1885      	adds	r5, r0, r2
   85392:	1e53      	subs	r3, r2, #1
   85394:	b142      	cbz	r2, 853a8 <memmove+0x24>
   85396:	4621      	mov	r1, r4
   85398:	462a      	mov	r2, r5
   8539a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8539e:	3b01      	subs	r3, #1
   853a0:	f802 4d01 	strb.w	r4, [r2, #-1]!
   853a4:	1c5c      	adds	r4, r3, #1
   853a6:	d1f8      	bne.n	8539a <memmove+0x16>
   853a8:	bcf0      	pop	{r4, r5, r6, r7}
   853aa:	4770      	bx	lr
   853ac:	2a0f      	cmp	r2, #15
   853ae:	d944      	bls.n	8543a <memmove+0xb6>
   853b0:	ea40 0301 	orr.w	r3, r0, r1
   853b4:	079b      	lsls	r3, r3, #30
   853b6:	d144      	bne.n	85442 <memmove+0xbe>
   853b8:	f1a2 0710 	sub.w	r7, r2, #16
   853bc:	093f      	lsrs	r7, r7, #4
   853be:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   853c2:	3610      	adds	r6, #16
   853c4:	460c      	mov	r4, r1
   853c6:	4603      	mov	r3, r0
   853c8:	6825      	ldr	r5, [r4, #0]
   853ca:	3310      	adds	r3, #16
   853cc:	f843 5c10 	str.w	r5, [r3, #-16]
   853d0:	6865      	ldr	r5, [r4, #4]
   853d2:	3410      	adds	r4, #16
   853d4:	f843 5c0c 	str.w	r5, [r3, #-12]
   853d8:	f854 5c08 	ldr.w	r5, [r4, #-8]
   853dc:	f843 5c08 	str.w	r5, [r3, #-8]
   853e0:	f854 5c04 	ldr.w	r5, [r4, #-4]
   853e4:	f843 5c04 	str.w	r5, [r3, #-4]
   853e8:	42b3      	cmp	r3, r6
   853ea:	d1ed      	bne.n	853c8 <memmove+0x44>
   853ec:	1c7b      	adds	r3, r7, #1
   853ee:	f002 0c0f 	and.w	ip, r2, #15
   853f2:	011b      	lsls	r3, r3, #4
   853f4:	f1bc 0f03 	cmp.w	ip, #3
   853f8:	4419      	add	r1, r3
   853fa:	4403      	add	r3, r0
   853fc:	d923      	bls.n	85446 <memmove+0xc2>
   853fe:	460e      	mov	r6, r1
   85400:	461d      	mov	r5, r3
   85402:	4664      	mov	r4, ip
   85404:	f856 7b04 	ldr.w	r7, [r6], #4
   85408:	3c04      	subs	r4, #4
   8540a:	2c03      	cmp	r4, #3
   8540c:	f845 7b04 	str.w	r7, [r5], #4
   85410:	d8f8      	bhi.n	85404 <memmove+0x80>
   85412:	f1ac 0404 	sub.w	r4, ip, #4
   85416:	f024 0403 	bic.w	r4, r4, #3
   8541a:	3404      	adds	r4, #4
   8541c:	f002 0203 	and.w	r2, r2, #3
   85420:	4423      	add	r3, r4
   85422:	4421      	add	r1, r4
   85424:	2a00      	cmp	r2, #0
   85426:	d0bf      	beq.n	853a8 <memmove+0x24>
   85428:	441a      	add	r2, r3
   8542a:	f811 4b01 	ldrb.w	r4, [r1], #1
   8542e:	f803 4b01 	strb.w	r4, [r3], #1
   85432:	4293      	cmp	r3, r2
   85434:	d1f9      	bne.n	8542a <memmove+0xa6>
   85436:	bcf0      	pop	{r4, r5, r6, r7}
   85438:	4770      	bx	lr
   8543a:	4603      	mov	r3, r0
   8543c:	2a00      	cmp	r2, #0
   8543e:	d1f3      	bne.n	85428 <memmove+0xa4>
   85440:	e7b2      	b.n	853a8 <memmove+0x24>
   85442:	4603      	mov	r3, r0
   85444:	e7f0      	b.n	85428 <memmove+0xa4>
   85446:	4662      	mov	r2, ip
   85448:	2a00      	cmp	r2, #0
   8544a:	d1ed      	bne.n	85428 <memmove+0xa4>
   8544c:	e7ac      	b.n	853a8 <memmove+0x24>
   8544e:	bf00      	nop

00085450 <__malloc_lock>:
   85450:	4770      	bx	lr
   85452:	bf00      	nop

00085454 <__malloc_unlock>:
   85454:	4770      	bx	lr
   85456:	bf00      	nop

00085458 <_realloc_r>:
   85458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8545c:	460c      	mov	r4, r1
   8545e:	b083      	sub	sp, #12
   85460:	4690      	mov	r8, r2
   85462:	4681      	mov	r9, r0
   85464:	2900      	cmp	r1, #0
   85466:	f000 80ba 	beq.w	855de <_realloc_r+0x186>
   8546a:	f7ff fff1 	bl	85450 <__malloc_lock>
   8546e:	f108 060b 	add.w	r6, r8, #11
   85472:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85476:	2e16      	cmp	r6, #22
   85478:	f023 0503 	bic.w	r5, r3, #3
   8547c:	f1a4 0708 	sub.w	r7, r4, #8
   85480:	d84b      	bhi.n	8551a <_realloc_r+0xc2>
   85482:	2110      	movs	r1, #16
   85484:	460e      	mov	r6, r1
   85486:	45b0      	cmp	r8, r6
   85488:	d84c      	bhi.n	85524 <_realloc_r+0xcc>
   8548a:	428d      	cmp	r5, r1
   8548c:	da51      	bge.n	85532 <_realloc_r+0xda>
   8548e:	f8df b384 	ldr.w	fp, [pc, #900]	; 85814 <_realloc_r+0x3bc>
   85492:	1978      	adds	r0, r7, r5
   85494:	f8db e008 	ldr.w	lr, [fp, #8]
   85498:	4586      	cmp	lr, r0
   8549a:	f000 80a6 	beq.w	855ea <_realloc_r+0x192>
   8549e:	6842      	ldr	r2, [r0, #4]
   854a0:	f022 0c01 	bic.w	ip, r2, #1
   854a4:	4484      	add	ip, r0
   854a6:	f8dc c004 	ldr.w	ip, [ip, #4]
   854aa:	f01c 0f01 	tst.w	ip, #1
   854ae:	d054      	beq.n	8555a <_realloc_r+0x102>
   854b0:	2200      	movs	r2, #0
   854b2:	4610      	mov	r0, r2
   854b4:	07db      	lsls	r3, r3, #31
   854b6:	d46f      	bmi.n	85598 <_realloc_r+0x140>
   854b8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   854bc:	ebc3 0a07 	rsb	sl, r3, r7
   854c0:	f8da 3004 	ldr.w	r3, [sl, #4]
   854c4:	f023 0303 	bic.w	r3, r3, #3
   854c8:	442b      	add	r3, r5
   854ca:	2800      	cmp	r0, #0
   854cc:	d062      	beq.n	85594 <_realloc_r+0x13c>
   854ce:	4570      	cmp	r0, lr
   854d0:	f000 80e9 	beq.w	856a6 <_realloc_r+0x24e>
   854d4:	eb02 0e03 	add.w	lr, r2, r3
   854d8:	458e      	cmp	lr, r1
   854da:	db5b      	blt.n	85594 <_realloc_r+0x13c>
   854dc:	68c3      	ldr	r3, [r0, #12]
   854de:	6882      	ldr	r2, [r0, #8]
   854e0:	46d0      	mov	r8, sl
   854e2:	60d3      	str	r3, [r2, #12]
   854e4:	609a      	str	r2, [r3, #8]
   854e6:	f858 1f08 	ldr.w	r1, [r8, #8]!
   854ea:	f8da 300c 	ldr.w	r3, [sl, #12]
   854ee:	1f2a      	subs	r2, r5, #4
   854f0:	2a24      	cmp	r2, #36	; 0x24
   854f2:	60cb      	str	r3, [r1, #12]
   854f4:	6099      	str	r1, [r3, #8]
   854f6:	f200 8123 	bhi.w	85740 <_realloc_r+0x2e8>
   854fa:	2a13      	cmp	r2, #19
   854fc:	f240 80b0 	bls.w	85660 <_realloc_r+0x208>
   85500:	6823      	ldr	r3, [r4, #0]
   85502:	2a1b      	cmp	r2, #27
   85504:	f8ca 3008 	str.w	r3, [sl, #8]
   85508:	6863      	ldr	r3, [r4, #4]
   8550a:	f8ca 300c 	str.w	r3, [sl, #12]
   8550e:	f200 812b 	bhi.w	85768 <_realloc_r+0x310>
   85512:	3408      	adds	r4, #8
   85514:	f10a 0310 	add.w	r3, sl, #16
   85518:	e0a3      	b.n	85662 <_realloc_r+0x20a>
   8551a:	f026 0607 	bic.w	r6, r6, #7
   8551e:	2e00      	cmp	r6, #0
   85520:	4631      	mov	r1, r6
   85522:	dab0      	bge.n	85486 <_realloc_r+0x2e>
   85524:	230c      	movs	r3, #12
   85526:	2000      	movs	r0, #0
   85528:	f8c9 3000 	str.w	r3, [r9]
   8552c:	b003      	add	sp, #12
   8552e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85532:	46a0      	mov	r8, r4
   85534:	1baa      	subs	r2, r5, r6
   85536:	2a0f      	cmp	r2, #15
   85538:	f003 0301 	and.w	r3, r3, #1
   8553c:	d81a      	bhi.n	85574 <_realloc_r+0x11c>
   8553e:	432b      	orrs	r3, r5
   85540:	607b      	str	r3, [r7, #4]
   85542:	443d      	add	r5, r7
   85544:	686b      	ldr	r3, [r5, #4]
   85546:	f043 0301 	orr.w	r3, r3, #1
   8554a:	606b      	str	r3, [r5, #4]
   8554c:	4648      	mov	r0, r9
   8554e:	f7ff ff81 	bl	85454 <__malloc_unlock>
   85552:	4640      	mov	r0, r8
   85554:	b003      	add	sp, #12
   85556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8555a:	f022 0203 	bic.w	r2, r2, #3
   8555e:	eb02 0c05 	add.w	ip, r2, r5
   85562:	458c      	cmp	ip, r1
   85564:	dba6      	blt.n	854b4 <_realloc_r+0x5c>
   85566:	68c2      	ldr	r2, [r0, #12]
   85568:	6881      	ldr	r1, [r0, #8]
   8556a:	46a0      	mov	r8, r4
   8556c:	60ca      	str	r2, [r1, #12]
   8556e:	4665      	mov	r5, ip
   85570:	6091      	str	r1, [r2, #8]
   85572:	e7df      	b.n	85534 <_realloc_r+0xdc>
   85574:	19b9      	adds	r1, r7, r6
   85576:	4333      	orrs	r3, r6
   85578:	f042 0001 	orr.w	r0, r2, #1
   8557c:	607b      	str	r3, [r7, #4]
   8557e:	440a      	add	r2, r1
   85580:	6048      	str	r0, [r1, #4]
   85582:	6853      	ldr	r3, [r2, #4]
   85584:	3108      	adds	r1, #8
   85586:	f043 0301 	orr.w	r3, r3, #1
   8558a:	6053      	str	r3, [r2, #4]
   8558c:	4648      	mov	r0, r9
   8558e:	f7ff f915 	bl	847bc <_free_r>
   85592:	e7db      	b.n	8554c <_realloc_r+0xf4>
   85594:	428b      	cmp	r3, r1
   85596:	da33      	bge.n	85600 <_realloc_r+0x1a8>
   85598:	4641      	mov	r1, r8
   8559a:	4648      	mov	r0, r9
   8559c:	f7ff fc0c 	bl	84db8 <_malloc_r>
   855a0:	4680      	mov	r8, r0
   855a2:	2800      	cmp	r0, #0
   855a4:	d0d2      	beq.n	8554c <_realloc_r+0xf4>
   855a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   855aa:	f1a0 0108 	sub.w	r1, r0, #8
   855ae:	f023 0201 	bic.w	r2, r3, #1
   855b2:	443a      	add	r2, r7
   855b4:	4291      	cmp	r1, r2
   855b6:	f000 80bc 	beq.w	85732 <_realloc_r+0x2da>
   855ba:	1f2a      	subs	r2, r5, #4
   855bc:	2a24      	cmp	r2, #36	; 0x24
   855be:	d86e      	bhi.n	8569e <_realloc_r+0x246>
   855c0:	2a13      	cmp	r2, #19
   855c2:	d842      	bhi.n	8564a <_realloc_r+0x1f2>
   855c4:	4603      	mov	r3, r0
   855c6:	4622      	mov	r2, r4
   855c8:	6811      	ldr	r1, [r2, #0]
   855ca:	6019      	str	r1, [r3, #0]
   855cc:	6851      	ldr	r1, [r2, #4]
   855ce:	6059      	str	r1, [r3, #4]
   855d0:	6892      	ldr	r2, [r2, #8]
   855d2:	609a      	str	r2, [r3, #8]
   855d4:	4621      	mov	r1, r4
   855d6:	4648      	mov	r0, r9
   855d8:	f7ff f8f0 	bl	847bc <_free_r>
   855dc:	e7b6      	b.n	8554c <_realloc_r+0xf4>
   855de:	4611      	mov	r1, r2
   855e0:	b003      	add	sp, #12
   855e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855e6:	f7ff bbe7 	b.w	84db8 <_malloc_r>
   855ea:	f8de 2004 	ldr.w	r2, [lr, #4]
   855ee:	f106 0c10 	add.w	ip, r6, #16
   855f2:	f022 0203 	bic.w	r2, r2, #3
   855f6:	1950      	adds	r0, r2, r5
   855f8:	4560      	cmp	r0, ip
   855fa:	da3d      	bge.n	85678 <_realloc_r+0x220>
   855fc:	4670      	mov	r0, lr
   855fe:	e759      	b.n	854b4 <_realloc_r+0x5c>
   85600:	46d0      	mov	r8, sl
   85602:	f858 0f08 	ldr.w	r0, [r8, #8]!
   85606:	f8da 100c 	ldr.w	r1, [sl, #12]
   8560a:	1f2a      	subs	r2, r5, #4
   8560c:	2a24      	cmp	r2, #36	; 0x24
   8560e:	60c1      	str	r1, [r0, #12]
   85610:	6088      	str	r0, [r1, #8]
   85612:	f200 80a0 	bhi.w	85756 <_realloc_r+0x2fe>
   85616:	2a13      	cmp	r2, #19
   85618:	f240 809b 	bls.w	85752 <_realloc_r+0x2fa>
   8561c:	6821      	ldr	r1, [r4, #0]
   8561e:	2a1b      	cmp	r2, #27
   85620:	f8ca 1008 	str.w	r1, [sl, #8]
   85624:	6861      	ldr	r1, [r4, #4]
   85626:	f8ca 100c 	str.w	r1, [sl, #12]
   8562a:	f200 80b2 	bhi.w	85792 <_realloc_r+0x33a>
   8562e:	3408      	adds	r4, #8
   85630:	f10a 0210 	add.w	r2, sl, #16
   85634:	6821      	ldr	r1, [r4, #0]
   85636:	461d      	mov	r5, r3
   85638:	6011      	str	r1, [r2, #0]
   8563a:	6861      	ldr	r1, [r4, #4]
   8563c:	4657      	mov	r7, sl
   8563e:	6051      	str	r1, [r2, #4]
   85640:	68a3      	ldr	r3, [r4, #8]
   85642:	6093      	str	r3, [r2, #8]
   85644:	f8da 3004 	ldr.w	r3, [sl, #4]
   85648:	e774      	b.n	85534 <_realloc_r+0xdc>
   8564a:	6823      	ldr	r3, [r4, #0]
   8564c:	2a1b      	cmp	r2, #27
   8564e:	6003      	str	r3, [r0, #0]
   85650:	6863      	ldr	r3, [r4, #4]
   85652:	6043      	str	r3, [r0, #4]
   85654:	d862      	bhi.n	8571c <_realloc_r+0x2c4>
   85656:	f100 0308 	add.w	r3, r0, #8
   8565a:	f104 0208 	add.w	r2, r4, #8
   8565e:	e7b3      	b.n	855c8 <_realloc_r+0x170>
   85660:	4643      	mov	r3, r8
   85662:	6822      	ldr	r2, [r4, #0]
   85664:	4675      	mov	r5, lr
   85666:	601a      	str	r2, [r3, #0]
   85668:	6862      	ldr	r2, [r4, #4]
   8566a:	4657      	mov	r7, sl
   8566c:	605a      	str	r2, [r3, #4]
   8566e:	68a2      	ldr	r2, [r4, #8]
   85670:	609a      	str	r2, [r3, #8]
   85672:	f8da 3004 	ldr.w	r3, [sl, #4]
   85676:	e75d      	b.n	85534 <_realloc_r+0xdc>
   85678:	1b83      	subs	r3, r0, r6
   8567a:	4437      	add	r7, r6
   8567c:	f043 0301 	orr.w	r3, r3, #1
   85680:	f8cb 7008 	str.w	r7, [fp, #8]
   85684:	607b      	str	r3, [r7, #4]
   85686:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8568a:	4648      	mov	r0, r9
   8568c:	f003 0301 	and.w	r3, r3, #1
   85690:	431e      	orrs	r6, r3
   85692:	f844 6c04 	str.w	r6, [r4, #-4]
   85696:	f7ff fedd 	bl	85454 <__malloc_unlock>
   8569a:	4620      	mov	r0, r4
   8569c:	e75a      	b.n	85554 <_realloc_r+0xfc>
   8569e:	4621      	mov	r1, r4
   856a0:	f7ff fe70 	bl	85384 <memmove>
   856a4:	e796      	b.n	855d4 <_realloc_r+0x17c>
   856a6:	eb02 0c03 	add.w	ip, r2, r3
   856aa:	f106 0210 	add.w	r2, r6, #16
   856ae:	4594      	cmp	ip, r2
   856b0:	f6ff af70 	blt.w	85594 <_realloc_r+0x13c>
   856b4:	4657      	mov	r7, sl
   856b6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   856ba:	f8da 300c 	ldr.w	r3, [sl, #12]
   856be:	1f2a      	subs	r2, r5, #4
   856c0:	2a24      	cmp	r2, #36	; 0x24
   856c2:	60cb      	str	r3, [r1, #12]
   856c4:	6099      	str	r1, [r3, #8]
   856c6:	f200 8086 	bhi.w	857d6 <_realloc_r+0x37e>
   856ca:	2a13      	cmp	r2, #19
   856cc:	d977      	bls.n	857be <_realloc_r+0x366>
   856ce:	6823      	ldr	r3, [r4, #0]
   856d0:	2a1b      	cmp	r2, #27
   856d2:	f8ca 3008 	str.w	r3, [sl, #8]
   856d6:	6863      	ldr	r3, [r4, #4]
   856d8:	f8ca 300c 	str.w	r3, [sl, #12]
   856dc:	f200 8084 	bhi.w	857e8 <_realloc_r+0x390>
   856e0:	3408      	adds	r4, #8
   856e2:	f10a 0310 	add.w	r3, sl, #16
   856e6:	6822      	ldr	r2, [r4, #0]
   856e8:	601a      	str	r2, [r3, #0]
   856ea:	6862      	ldr	r2, [r4, #4]
   856ec:	605a      	str	r2, [r3, #4]
   856ee:	68a2      	ldr	r2, [r4, #8]
   856f0:	609a      	str	r2, [r3, #8]
   856f2:	ebc6 020c 	rsb	r2, r6, ip
   856f6:	eb0a 0306 	add.w	r3, sl, r6
   856fa:	f042 0201 	orr.w	r2, r2, #1
   856fe:	f8cb 3008 	str.w	r3, [fp, #8]
   85702:	605a      	str	r2, [r3, #4]
   85704:	f8da 3004 	ldr.w	r3, [sl, #4]
   85708:	4648      	mov	r0, r9
   8570a:	f003 0301 	and.w	r3, r3, #1
   8570e:	431e      	orrs	r6, r3
   85710:	f8ca 6004 	str.w	r6, [sl, #4]
   85714:	f7ff fe9e 	bl	85454 <__malloc_unlock>
   85718:	4638      	mov	r0, r7
   8571a:	e71b      	b.n	85554 <_realloc_r+0xfc>
   8571c:	68a3      	ldr	r3, [r4, #8]
   8571e:	2a24      	cmp	r2, #36	; 0x24
   85720:	6083      	str	r3, [r0, #8]
   85722:	68e3      	ldr	r3, [r4, #12]
   85724:	60c3      	str	r3, [r0, #12]
   85726:	d02b      	beq.n	85780 <_realloc_r+0x328>
   85728:	f100 0310 	add.w	r3, r0, #16
   8572c:	f104 0210 	add.w	r2, r4, #16
   85730:	e74a      	b.n	855c8 <_realloc_r+0x170>
   85732:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85736:	46a0      	mov	r8, r4
   85738:	f022 0203 	bic.w	r2, r2, #3
   8573c:	4415      	add	r5, r2
   8573e:	e6f9      	b.n	85534 <_realloc_r+0xdc>
   85740:	4621      	mov	r1, r4
   85742:	4640      	mov	r0, r8
   85744:	4675      	mov	r5, lr
   85746:	4657      	mov	r7, sl
   85748:	f7ff fe1c 	bl	85384 <memmove>
   8574c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85750:	e6f0      	b.n	85534 <_realloc_r+0xdc>
   85752:	4642      	mov	r2, r8
   85754:	e76e      	b.n	85634 <_realloc_r+0x1dc>
   85756:	4621      	mov	r1, r4
   85758:	4640      	mov	r0, r8
   8575a:	461d      	mov	r5, r3
   8575c:	4657      	mov	r7, sl
   8575e:	f7ff fe11 	bl	85384 <memmove>
   85762:	f8da 3004 	ldr.w	r3, [sl, #4]
   85766:	e6e5      	b.n	85534 <_realloc_r+0xdc>
   85768:	68a3      	ldr	r3, [r4, #8]
   8576a:	2a24      	cmp	r2, #36	; 0x24
   8576c:	f8ca 3010 	str.w	r3, [sl, #16]
   85770:	68e3      	ldr	r3, [r4, #12]
   85772:	f8ca 3014 	str.w	r3, [sl, #20]
   85776:	d018      	beq.n	857aa <_realloc_r+0x352>
   85778:	3410      	adds	r4, #16
   8577a:	f10a 0318 	add.w	r3, sl, #24
   8577e:	e770      	b.n	85662 <_realloc_r+0x20a>
   85780:	6922      	ldr	r2, [r4, #16]
   85782:	f100 0318 	add.w	r3, r0, #24
   85786:	6102      	str	r2, [r0, #16]
   85788:	6961      	ldr	r1, [r4, #20]
   8578a:	f104 0218 	add.w	r2, r4, #24
   8578e:	6141      	str	r1, [r0, #20]
   85790:	e71a      	b.n	855c8 <_realloc_r+0x170>
   85792:	68a1      	ldr	r1, [r4, #8]
   85794:	2a24      	cmp	r2, #36	; 0x24
   85796:	f8ca 1010 	str.w	r1, [sl, #16]
   8579a:	68e1      	ldr	r1, [r4, #12]
   8579c:	f8ca 1014 	str.w	r1, [sl, #20]
   857a0:	d00f      	beq.n	857c2 <_realloc_r+0x36a>
   857a2:	3410      	adds	r4, #16
   857a4:	f10a 0218 	add.w	r2, sl, #24
   857a8:	e744      	b.n	85634 <_realloc_r+0x1dc>
   857aa:	6922      	ldr	r2, [r4, #16]
   857ac:	f10a 0320 	add.w	r3, sl, #32
   857b0:	f8ca 2018 	str.w	r2, [sl, #24]
   857b4:	6962      	ldr	r2, [r4, #20]
   857b6:	3418      	adds	r4, #24
   857b8:	f8ca 201c 	str.w	r2, [sl, #28]
   857bc:	e751      	b.n	85662 <_realloc_r+0x20a>
   857be:	463b      	mov	r3, r7
   857c0:	e791      	b.n	856e6 <_realloc_r+0x28e>
   857c2:	6921      	ldr	r1, [r4, #16]
   857c4:	f10a 0220 	add.w	r2, sl, #32
   857c8:	f8ca 1018 	str.w	r1, [sl, #24]
   857cc:	6961      	ldr	r1, [r4, #20]
   857ce:	3418      	adds	r4, #24
   857d0:	f8ca 101c 	str.w	r1, [sl, #28]
   857d4:	e72e      	b.n	85634 <_realloc_r+0x1dc>
   857d6:	4621      	mov	r1, r4
   857d8:	4638      	mov	r0, r7
   857da:	f8cd c004 	str.w	ip, [sp, #4]
   857de:	f7ff fdd1 	bl	85384 <memmove>
   857e2:	f8dd c004 	ldr.w	ip, [sp, #4]
   857e6:	e784      	b.n	856f2 <_realloc_r+0x29a>
   857e8:	68a3      	ldr	r3, [r4, #8]
   857ea:	2a24      	cmp	r2, #36	; 0x24
   857ec:	f8ca 3010 	str.w	r3, [sl, #16]
   857f0:	68e3      	ldr	r3, [r4, #12]
   857f2:	f8ca 3014 	str.w	r3, [sl, #20]
   857f6:	d003      	beq.n	85800 <_realloc_r+0x3a8>
   857f8:	3410      	adds	r4, #16
   857fa:	f10a 0318 	add.w	r3, sl, #24
   857fe:	e772      	b.n	856e6 <_realloc_r+0x28e>
   85800:	6922      	ldr	r2, [r4, #16]
   85802:	f10a 0320 	add.w	r3, sl, #32
   85806:	f8ca 2018 	str.w	r2, [sl, #24]
   8580a:	6962      	ldr	r2, [r4, #20]
   8580c:	3418      	adds	r4, #24
   8580e:	f8ca 201c 	str.w	r2, [sl, #28]
   85812:	e768      	b.n	856e6 <_realloc_r+0x28e>
   85814:	20070460 	.word	0x20070460

00085818 <_sbrk_r>:
   85818:	b538      	push	{r3, r4, r5, lr}
   8581a:	4c07      	ldr	r4, [pc, #28]	; (85838 <_sbrk_r+0x20>)
   8581c:	2300      	movs	r3, #0
   8581e:	4605      	mov	r5, r0
   85820:	4608      	mov	r0, r1
   85822:	6023      	str	r3, [r4, #0]
   85824:	f7fc ff72 	bl	8270c <_sbrk>
   85828:	1c43      	adds	r3, r0, #1
   8582a:	d000      	beq.n	8582e <_sbrk_r+0x16>
   8582c:	bd38      	pop	{r3, r4, r5, pc}
   8582e:	6823      	ldr	r3, [r4, #0]
   85830:	2b00      	cmp	r3, #0
   85832:	d0fb      	beq.n	8582c <_sbrk_r+0x14>
   85834:	602b      	str	r3, [r5, #0]
   85836:	bd38      	pop	{r3, r4, r5, pc}
   85838:	2007abc8 	.word	0x2007abc8

0008583c <__sread>:
   8583c:	b510      	push	{r4, lr}
   8583e:	460c      	mov	r4, r1
   85840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85844:	f000 f9c2 	bl	85bcc <_read_r>
   85848:	2800      	cmp	r0, #0
   8584a:	db03      	blt.n	85854 <__sread+0x18>
   8584c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8584e:	4403      	add	r3, r0
   85850:	6523      	str	r3, [r4, #80]	; 0x50
   85852:	bd10      	pop	{r4, pc}
   85854:	89a3      	ldrh	r3, [r4, #12]
   85856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8585a:	81a3      	strh	r3, [r4, #12]
   8585c:	bd10      	pop	{r4, pc}
   8585e:	bf00      	nop

00085860 <__swrite>:
   85860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85864:	460c      	mov	r4, r1
   85866:	8989      	ldrh	r1, [r1, #12]
   85868:	461d      	mov	r5, r3
   8586a:	05cb      	lsls	r3, r1, #23
   8586c:	4616      	mov	r6, r2
   8586e:	4607      	mov	r7, r0
   85870:	d506      	bpl.n	85880 <__swrite+0x20>
   85872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85876:	2200      	movs	r2, #0
   85878:	2302      	movs	r3, #2
   8587a:	f000 f993 	bl	85ba4 <_lseek_r>
   8587e:	89a1      	ldrh	r1, [r4, #12]
   85880:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   85884:	81a1      	strh	r1, [r4, #12]
   85886:	4638      	mov	r0, r7
   85888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8588c:	4632      	mov	r2, r6
   8588e:	462b      	mov	r3, r5
   85890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85894:	f000 b89e 	b.w	859d4 <_write_r>

00085898 <__sseek>:
   85898:	b510      	push	{r4, lr}
   8589a:	460c      	mov	r4, r1
   8589c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   858a0:	f000 f980 	bl	85ba4 <_lseek_r>
   858a4:	89a3      	ldrh	r3, [r4, #12]
   858a6:	1c42      	adds	r2, r0, #1
   858a8:	bf0e      	itee	eq
   858aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   858ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   858b2:	6520      	strne	r0, [r4, #80]	; 0x50
   858b4:	81a3      	strh	r3, [r4, #12]
   858b6:	bd10      	pop	{r4, pc}

000858b8 <__sclose>:
   858b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   858bc:	f000 b8f2 	b.w	85aa4 <_close_r>

000858c0 <__swbuf_r>:
   858c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   858c2:	460d      	mov	r5, r1
   858c4:	4614      	mov	r4, r2
   858c6:	4607      	mov	r7, r0
   858c8:	b110      	cbz	r0, 858d0 <__swbuf_r+0x10>
   858ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
   858cc:	2b00      	cmp	r3, #0
   858ce:	d048      	beq.n	85962 <__swbuf_r+0xa2>
   858d0:	89a2      	ldrh	r2, [r4, #12]
   858d2:	69a0      	ldr	r0, [r4, #24]
   858d4:	b293      	uxth	r3, r2
   858d6:	60a0      	str	r0, [r4, #8]
   858d8:	0718      	lsls	r0, r3, #28
   858da:	d538      	bpl.n	8594e <__swbuf_r+0x8e>
   858dc:	6926      	ldr	r6, [r4, #16]
   858de:	2e00      	cmp	r6, #0
   858e0:	d035      	beq.n	8594e <__swbuf_r+0x8e>
   858e2:	0499      	lsls	r1, r3, #18
   858e4:	b2ed      	uxtb	r5, r5
   858e6:	d515      	bpl.n	85914 <__swbuf_r+0x54>
   858e8:	6823      	ldr	r3, [r4, #0]
   858ea:	6962      	ldr	r2, [r4, #20]
   858ec:	1b9e      	subs	r6, r3, r6
   858ee:	4296      	cmp	r6, r2
   858f0:	da1c      	bge.n	8592c <__swbuf_r+0x6c>
   858f2:	3601      	adds	r6, #1
   858f4:	68a2      	ldr	r2, [r4, #8]
   858f6:	1c59      	adds	r1, r3, #1
   858f8:	3a01      	subs	r2, #1
   858fa:	60a2      	str	r2, [r4, #8]
   858fc:	6021      	str	r1, [r4, #0]
   858fe:	701d      	strb	r5, [r3, #0]
   85900:	6963      	ldr	r3, [r4, #20]
   85902:	42b3      	cmp	r3, r6
   85904:	d01a      	beq.n	8593c <__swbuf_r+0x7c>
   85906:	89a3      	ldrh	r3, [r4, #12]
   85908:	07db      	lsls	r3, r3, #31
   8590a:	d501      	bpl.n	85910 <__swbuf_r+0x50>
   8590c:	2d0a      	cmp	r5, #10
   8590e:	d015      	beq.n	8593c <__swbuf_r+0x7c>
   85910:	4628      	mov	r0, r5
   85912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85914:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85916:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8591a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8591e:	6663      	str	r3, [r4, #100]	; 0x64
   85920:	6823      	ldr	r3, [r4, #0]
   85922:	81a2      	strh	r2, [r4, #12]
   85924:	6962      	ldr	r2, [r4, #20]
   85926:	1b9e      	subs	r6, r3, r6
   85928:	4296      	cmp	r6, r2
   8592a:	dbe2      	blt.n	858f2 <__swbuf_r+0x32>
   8592c:	4638      	mov	r0, r7
   8592e:	4621      	mov	r1, r4
   85930:	f7fe fde4 	bl	844fc <_fflush_r>
   85934:	b940      	cbnz	r0, 85948 <__swbuf_r+0x88>
   85936:	6823      	ldr	r3, [r4, #0]
   85938:	2601      	movs	r6, #1
   8593a:	e7db      	b.n	858f4 <__swbuf_r+0x34>
   8593c:	4638      	mov	r0, r7
   8593e:	4621      	mov	r1, r4
   85940:	f7fe fddc 	bl	844fc <_fflush_r>
   85944:	2800      	cmp	r0, #0
   85946:	d0e3      	beq.n	85910 <__swbuf_r+0x50>
   85948:	f04f 30ff 	mov.w	r0, #4294967295
   8594c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8594e:	4638      	mov	r0, r7
   85950:	4621      	mov	r1, r4
   85952:	f7fe fcbd 	bl	842d0 <__swsetup_r>
   85956:	2800      	cmp	r0, #0
   85958:	d1f6      	bne.n	85948 <__swbuf_r+0x88>
   8595a:	89a2      	ldrh	r2, [r4, #12]
   8595c:	6926      	ldr	r6, [r4, #16]
   8595e:	b293      	uxth	r3, r2
   85960:	e7bf      	b.n	858e2 <__swbuf_r+0x22>
   85962:	f7fe fde7 	bl	84534 <__sinit>
   85966:	e7b3      	b.n	858d0 <__swbuf_r+0x10>

00085968 <_wcrtomb_r>:
   85968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8596c:	461e      	mov	r6, r3
   8596e:	b086      	sub	sp, #24
   85970:	460c      	mov	r4, r1
   85972:	4605      	mov	r5, r0
   85974:	4617      	mov	r7, r2
   85976:	4b0f      	ldr	r3, [pc, #60]	; (859b4 <_wcrtomb_r+0x4c>)
   85978:	b191      	cbz	r1, 859a0 <_wcrtomb_r+0x38>
   8597a:	f8d3 8000 	ldr.w	r8, [r3]
   8597e:	f7ff f999 	bl	84cb4 <__locale_charset>
   85982:	9600      	str	r6, [sp, #0]
   85984:	4603      	mov	r3, r0
   85986:	4621      	mov	r1, r4
   85988:	463a      	mov	r2, r7
   8598a:	4628      	mov	r0, r5
   8598c:	47c0      	blx	r8
   8598e:	1c43      	adds	r3, r0, #1
   85990:	d103      	bne.n	8599a <_wcrtomb_r+0x32>
   85992:	2200      	movs	r2, #0
   85994:	238a      	movs	r3, #138	; 0x8a
   85996:	6032      	str	r2, [r6, #0]
   85998:	602b      	str	r3, [r5, #0]
   8599a:	b006      	add	sp, #24
   8599c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   859a0:	681f      	ldr	r7, [r3, #0]
   859a2:	f7ff f987 	bl	84cb4 <__locale_charset>
   859a6:	9600      	str	r6, [sp, #0]
   859a8:	4603      	mov	r3, r0
   859aa:	4622      	mov	r2, r4
   859ac:	4628      	mov	r0, r5
   859ae:	a903      	add	r1, sp, #12
   859b0:	47b8      	blx	r7
   859b2:	e7ec      	b.n	8598e <_wcrtomb_r+0x26>
   859b4:	20070870 	.word	0x20070870

000859b8 <__ascii_wctomb>:
   859b8:	b121      	cbz	r1, 859c4 <__ascii_wctomb+0xc>
   859ba:	2aff      	cmp	r2, #255	; 0xff
   859bc:	d804      	bhi.n	859c8 <__ascii_wctomb+0x10>
   859be:	700a      	strb	r2, [r1, #0]
   859c0:	2001      	movs	r0, #1
   859c2:	4770      	bx	lr
   859c4:	4608      	mov	r0, r1
   859c6:	4770      	bx	lr
   859c8:	238a      	movs	r3, #138	; 0x8a
   859ca:	6003      	str	r3, [r0, #0]
   859cc:	f04f 30ff 	mov.w	r0, #4294967295
   859d0:	4770      	bx	lr
   859d2:	bf00      	nop

000859d4 <_write_r>:
   859d4:	b570      	push	{r4, r5, r6, lr}
   859d6:	4c08      	ldr	r4, [pc, #32]	; (859f8 <_write_r+0x24>)
   859d8:	4606      	mov	r6, r0
   859da:	2500      	movs	r5, #0
   859dc:	4608      	mov	r0, r1
   859de:	4611      	mov	r1, r2
   859e0:	461a      	mov	r2, r3
   859e2:	6025      	str	r5, [r4, #0]
   859e4:	f7fc f95e 	bl	81ca4 <_write>
   859e8:	1c43      	adds	r3, r0, #1
   859ea:	d000      	beq.n	859ee <_write_r+0x1a>
   859ec:	bd70      	pop	{r4, r5, r6, pc}
   859ee:	6823      	ldr	r3, [r4, #0]
   859f0:	2b00      	cmp	r3, #0
   859f2:	d0fb      	beq.n	859ec <_write_r+0x18>
   859f4:	6033      	str	r3, [r6, #0]
   859f6:	bd70      	pop	{r4, r5, r6, pc}
   859f8:	2007abc8 	.word	0x2007abc8

000859fc <__register_exitproc>:
   859fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   859fe:	4c27      	ldr	r4, [pc, #156]	; (85a9c <__register_exitproc+0xa0>)
   85a00:	b085      	sub	sp, #20
   85a02:	6826      	ldr	r6, [r4, #0]
   85a04:	4607      	mov	r7, r0
   85a06:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85a0a:	2c00      	cmp	r4, #0
   85a0c:	d040      	beq.n	85a90 <__register_exitproc+0x94>
   85a0e:	6865      	ldr	r5, [r4, #4]
   85a10:	2d1f      	cmp	r5, #31
   85a12:	dd1e      	ble.n	85a52 <__register_exitproc+0x56>
   85a14:	4822      	ldr	r0, [pc, #136]	; (85aa0 <__register_exitproc+0xa4>)
   85a16:	b918      	cbnz	r0, 85a20 <__register_exitproc+0x24>
   85a18:	f04f 30ff 	mov.w	r0, #4294967295
   85a1c:	b005      	add	sp, #20
   85a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85a20:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85a24:	9103      	str	r1, [sp, #12]
   85a26:	9202      	str	r2, [sp, #8]
   85a28:	9301      	str	r3, [sp, #4]
   85a2a:	f7ff f9bd 	bl	84da8 <malloc>
   85a2e:	9903      	ldr	r1, [sp, #12]
   85a30:	4604      	mov	r4, r0
   85a32:	9a02      	ldr	r2, [sp, #8]
   85a34:	9b01      	ldr	r3, [sp, #4]
   85a36:	2800      	cmp	r0, #0
   85a38:	d0ee      	beq.n	85a18 <__register_exitproc+0x1c>
   85a3a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   85a3e:	2000      	movs	r0, #0
   85a40:	6025      	str	r5, [r4, #0]
   85a42:	6060      	str	r0, [r4, #4]
   85a44:	4605      	mov	r5, r0
   85a46:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85a4a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   85a4e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   85a52:	b93f      	cbnz	r7, 85a64 <__register_exitproc+0x68>
   85a54:	1c6b      	adds	r3, r5, #1
   85a56:	2000      	movs	r0, #0
   85a58:	3502      	adds	r5, #2
   85a5a:	6063      	str	r3, [r4, #4]
   85a5c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   85a60:	b005      	add	sp, #20
   85a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85a64:	2601      	movs	r6, #1
   85a66:	40ae      	lsls	r6, r5
   85a68:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   85a6c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   85a70:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   85a74:	2f02      	cmp	r7, #2
   85a76:	ea42 0206 	orr.w	r2, r2, r6
   85a7a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   85a7e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   85a82:	d1e7      	bne.n	85a54 <__register_exitproc+0x58>
   85a84:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   85a88:	431e      	orrs	r6, r3
   85a8a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   85a8e:	e7e1      	b.n	85a54 <__register_exitproc+0x58>
   85a90:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   85a94:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85a98:	e7b9      	b.n	85a0e <__register_exitproc+0x12>
   85a9a:	bf00      	nop
   85a9c:	00086278 	.word	0x00086278
   85aa0:	00084da9 	.word	0x00084da9

00085aa4 <_close_r>:
   85aa4:	b538      	push	{r3, r4, r5, lr}
   85aa6:	4c07      	ldr	r4, [pc, #28]	; (85ac4 <_close_r+0x20>)
   85aa8:	2300      	movs	r3, #0
   85aaa:	4605      	mov	r5, r0
   85aac:	4608      	mov	r0, r1
   85aae:	6023      	str	r3, [r4, #0]
   85ab0:	f7fc fe46 	bl	82740 <_close>
   85ab4:	1c43      	adds	r3, r0, #1
   85ab6:	d000      	beq.n	85aba <_close_r+0x16>
   85ab8:	bd38      	pop	{r3, r4, r5, pc}
   85aba:	6823      	ldr	r3, [r4, #0]
   85abc:	2b00      	cmp	r3, #0
   85abe:	d0fb      	beq.n	85ab8 <_close_r+0x14>
   85ac0:	602b      	str	r3, [r5, #0]
   85ac2:	bd38      	pop	{r3, r4, r5, pc}
   85ac4:	2007abc8 	.word	0x2007abc8

00085ac8 <_fclose_r>:
   85ac8:	b570      	push	{r4, r5, r6, lr}
   85aca:	460c      	mov	r4, r1
   85acc:	4605      	mov	r5, r0
   85ace:	b131      	cbz	r1, 85ade <_fclose_r+0x16>
   85ad0:	b110      	cbz	r0, 85ad8 <_fclose_r+0x10>
   85ad2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85ad4:	2b00      	cmp	r3, #0
   85ad6:	d02f      	beq.n	85b38 <_fclose_r+0x70>
   85ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85adc:	b90b      	cbnz	r3, 85ae2 <_fclose_r+0x1a>
   85ade:	2000      	movs	r0, #0
   85ae0:	bd70      	pop	{r4, r5, r6, pc}
   85ae2:	4628      	mov	r0, r5
   85ae4:	4621      	mov	r1, r4
   85ae6:	f7fe fd09 	bl	844fc <_fflush_r>
   85aea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85aec:	4606      	mov	r6, r0
   85aee:	b133      	cbz	r3, 85afe <_fclose_r+0x36>
   85af0:	4628      	mov	r0, r5
   85af2:	69e1      	ldr	r1, [r4, #28]
   85af4:	4798      	blx	r3
   85af6:	2800      	cmp	r0, #0
   85af8:	bfb8      	it	lt
   85afa:	f04f 36ff 	movlt.w	r6, #4294967295
   85afe:	89a3      	ldrh	r3, [r4, #12]
   85b00:	061b      	lsls	r3, r3, #24
   85b02:	d41c      	bmi.n	85b3e <_fclose_r+0x76>
   85b04:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85b06:	b141      	cbz	r1, 85b1a <_fclose_r+0x52>
   85b08:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85b0c:	4299      	cmp	r1, r3
   85b0e:	d002      	beq.n	85b16 <_fclose_r+0x4e>
   85b10:	4628      	mov	r0, r5
   85b12:	f7fe fe53 	bl	847bc <_free_r>
   85b16:	2300      	movs	r3, #0
   85b18:	6323      	str	r3, [r4, #48]	; 0x30
   85b1a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85b1c:	b121      	cbz	r1, 85b28 <_fclose_r+0x60>
   85b1e:	4628      	mov	r0, r5
   85b20:	f7fe fe4c 	bl	847bc <_free_r>
   85b24:	2300      	movs	r3, #0
   85b26:	6463      	str	r3, [r4, #68]	; 0x44
   85b28:	f7fe fd7e 	bl	84628 <__sfp_lock_acquire>
   85b2c:	2300      	movs	r3, #0
   85b2e:	81a3      	strh	r3, [r4, #12]
   85b30:	f7fe fd7c 	bl	8462c <__sfp_lock_release>
   85b34:	4630      	mov	r0, r6
   85b36:	bd70      	pop	{r4, r5, r6, pc}
   85b38:	f7fe fcfc 	bl	84534 <__sinit>
   85b3c:	e7cc      	b.n	85ad8 <_fclose_r+0x10>
   85b3e:	4628      	mov	r0, r5
   85b40:	6921      	ldr	r1, [r4, #16]
   85b42:	f7fe fe3b 	bl	847bc <_free_r>
   85b46:	e7dd      	b.n	85b04 <_fclose_r+0x3c>

00085b48 <fclose>:
   85b48:	4b02      	ldr	r3, [pc, #8]	; (85b54 <fclose+0xc>)
   85b4a:	4601      	mov	r1, r0
   85b4c:	6818      	ldr	r0, [r3, #0]
   85b4e:	f7ff bfbb 	b.w	85ac8 <_fclose_r>
   85b52:	bf00      	nop
   85b54:	20070438 	.word	0x20070438

00085b58 <_fstat_r>:
   85b58:	b538      	push	{r3, r4, r5, lr}
   85b5a:	4c08      	ldr	r4, [pc, #32]	; (85b7c <_fstat_r+0x24>)
   85b5c:	2300      	movs	r3, #0
   85b5e:	4605      	mov	r5, r0
   85b60:	4608      	mov	r0, r1
   85b62:	4611      	mov	r1, r2
   85b64:	6023      	str	r3, [r4, #0]
   85b66:	f7fc fdef 	bl	82748 <_fstat>
   85b6a:	1c43      	adds	r3, r0, #1
   85b6c:	d000      	beq.n	85b70 <_fstat_r+0x18>
   85b6e:	bd38      	pop	{r3, r4, r5, pc}
   85b70:	6823      	ldr	r3, [r4, #0]
   85b72:	2b00      	cmp	r3, #0
   85b74:	d0fb      	beq.n	85b6e <_fstat_r+0x16>
   85b76:	602b      	str	r3, [r5, #0]
   85b78:	bd38      	pop	{r3, r4, r5, pc}
   85b7a:	bf00      	nop
   85b7c:	2007abc8 	.word	0x2007abc8

00085b80 <_isatty_r>:
   85b80:	b538      	push	{r3, r4, r5, lr}
   85b82:	4c07      	ldr	r4, [pc, #28]	; (85ba0 <_isatty_r+0x20>)
   85b84:	2300      	movs	r3, #0
   85b86:	4605      	mov	r5, r0
   85b88:	4608      	mov	r0, r1
   85b8a:	6023      	str	r3, [r4, #0]
   85b8c:	f7fc fde2 	bl	82754 <_isatty>
   85b90:	1c43      	adds	r3, r0, #1
   85b92:	d000      	beq.n	85b96 <_isatty_r+0x16>
   85b94:	bd38      	pop	{r3, r4, r5, pc}
   85b96:	6823      	ldr	r3, [r4, #0]
   85b98:	2b00      	cmp	r3, #0
   85b9a:	d0fb      	beq.n	85b94 <_isatty_r+0x14>
   85b9c:	602b      	str	r3, [r5, #0]
   85b9e:	bd38      	pop	{r3, r4, r5, pc}
   85ba0:	2007abc8 	.word	0x2007abc8

00085ba4 <_lseek_r>:
   85ba4:	b570      	push	{r4, r5, r6, lr}
   85ba6:	4c08      	ldr	r4, [pc, #32]	; (85bc8 <_lseek_r+0x24>)
   85ba8:	4606      	mov	r6, r0
   85baa:	2500      	movs	r5, #0
   85bac:	4608      	mov	r0, r1
   85bae:	4611      	mov	r1, r2
   85bb0:	461a      	mov	r2, r3
   85bb2:	6025      	str	r5, [r4, #0]
   85bb4:	f7fc fdd0 	bl	82758 <_lseek>
   85bb8:	1c43      	adds	r3, r0, #1
   85bba:	d000      	beq.n	85bbe <_lseek_r+0x1a>
   85bbc:	bd70      	pop	{r4, r5, r6, pc}
   85bbe:	6823      	ldr	r3, [r4, #0]
   85bc0:	2b00      	cmp	r3, #0
   85bc2:	d0fb      	beq.n	85bbc <_lseek_r+0x18>
   85bc4:	6033      	str	r3, [r6, #0]
   85bc6:	bd70      	pop	{r4, r5, r6, pc}
   85bc8:	2007abc8 	.word	0x2007abc8

00085bcc <_read_r>:
   85bcc:	b570      	push	{r4, r5, r6, lr}
   85bce:	4c08      	ldr	r4, [pc, #32]	; (85bf0 <_read_r+0x24>)
   85bd0:	4606      	mov	r6, r0
   85bd2:	2500      	movs	r5, #0
   85bd4:	4608      	mov	r0, r1
   85bd6:	4611      	mov	r1, r2
   85bd8:	461a      	mov	r2, r3
   85bda:	6025      	str	r5, [r4, #0]
   85bdc:	f7fa faf6 	bl	801cc <_read>
   85be0:	1c43      	adds	r3, r0, #1
   85be2:	d000      	beq.n	85be6 <_read_r+0x1a>
   85be4:	bd70      	pop	{r4, r5, r6, pc}
   85be6:	6823      	ldr	r3, [r4, #0]
   85be8:	2b00      	cmp	r3, #0
   85bea:	d0fb      	beq.n	85be4 <_read_r+0x18>
   85bec:	6033      	str	r3, [r6, #0]
   85bee:	bd70      	pop	{r4, r5, r6, pc}
   85bf0:	2007abc8 	.word	0x2007abc8

00085bf4 <__aeabi_uldivmod>:
   85bf4:	b94b      	cbnz	r3, 85c0a <__aeabi_uldivmod+0x16>
   85bf6:	b942      	cbnz	r2, 85c0a <__aeabi_uldivmod+0x16>
   85bf8:	2900      	cmp	r1, #0
   85bfa:	bf08      	it	eq
   85bfc:	2800      	cmpeq	r0, #0
   85bfe:	d002      	beq.n	85c06 <__aeabi_uldivmod+0x12>
   85c00:	f04f 31ff 	mov.w	r1, #4294967295
   85c04:	4608      	mov	r0, r1
   85c06:	f000 b83b 	b.w	85c80 <__aeabi_idiv0>
   85c0a:	b082      	sub	sp, #8
   85c0c:	46ec      	mov	ip, sp
   85c0e:	e92d 5000 	stmdb	sp!, {ip, lr}
   85c12:	f000 f81d 	bl	85c50 <__gnu_uldivmod_helper>
   85c16:	f8dd e004 	ldr.w	lr, [sp, #4]
   85c1a:	b002      	add	sp, #8
   85c1c:	bc0c      	pop	{r2, r3}
   85c1e:	4770      	bx	lr

00085c20 <__gnu_ldivmod_helper>:
   85c20:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85c24:	9e08      	ldr	r6, [sp, #32]
   85c26:	4614      	mov	r4, r2
   85c28:	461d      	mov	r5, r3
   85c2a:	4680      	mov	r8, r0
   85c2c:	4689      	mov	r9, r1
   85c2e:	f000 f829 	bl	85c84 <__divdi3>
   85c32:	fb04 f301 	mul.w	r3, r4, r1
   85c36:	fba4 ab00 	umull	sl, fp, r4, r0
   85c3a:	fb00 3205 	mla	r2, r0, r5, r3
   85c3e:	4493      	add	fp, r2
   85c40:	ebb8 080a 	subs.w	r8, r8, sl
   85c44:	eb69 090b 	sbc.w	r9, r9, fp
   85c48:	e9c6 8900 	strd	r8, r9, [r6]
   85c4c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085c50 <__gnu_uldivmod_helper>:
   85c50:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85c54:	9e08      	ldr	r6, [sp, #32]
   85c56:	4614      	mov	r4, r2
   85c58:	461d      	mov	r5, r3
   85c5a:	4680      	mov	r8, r0
   85c5c:	4689      	mov	r9, r1
   85c5e:	f000 f961 	bl	85f24 <__udivdi3>
   85c62:	fb00 f505 	mul.w	r5, r0, r5
   85c66:	fba0 ab04 	umull	sl, fp, r0, r4
   85c6a:	fb04 5401 	mla	r4, r4, r1, r5
   85c6e:	44a3      	add	fp, r4
   85c70:	ebb8 080a 	subs.w	r8, r8, sl
   85c74:	eb69 090b 	sbc.w	r9, r9, fp
   85c78:	e9c6 8900 	strd	r8, r9, [r6]
   85c7c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085c80 <__aeabi_idiv0>:
   85c80:	4770      	bx	lr
   85c82:	bf00      	nop

00085c84 <__divdi3>:
   85c84:	2900      	cmp	r1, #0
   85c86:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85c8a:	f2c0 80a1 	blt.w	85dd0 <__divdi3+0x14c>
   85c8e:	2400      	movs	r4, #0
   85c90:	2b00      	cmp	r3, #0
   85c92:	f2c0 8098 	blt.w	85dc6 <__divdi3+0x142>
   85c96:	4615      	mov	r5, r2
   85c98:	4606      	mov	r6, r0
   85c9a:	460f      	mov	r7, r1
   85c9c:	2b00      	cmp	r3, #0
   85c9e:	d13f      	bne.n	85d20 <__divdi3+0x9c>
   85ca0:	428a      	cmp	r2, r1
   85ca2:	d958      	bls.n	85d56 <__divdi3+0xd2>
   85ca4:	fab2 f382 	clz	r3, r2
   85ca8:	b14b      	cbz	r3, 85cbe <__divdi3+0x3a>
   85caa:	f1c3 0220 	rsb	r2, r3, #32
   85cae:	fa01 f703 	lsl.w	r7, r1, r3
   85cb2:	fa20 f202 	lsr.w	r2, r0, r2
   85cb6:	409d      	lsls	r5, r3
   85cb8:	fa00 f603 	lsl.w	r6, r0, r3
   85cbc:	4317      	orrs	r7, r2
   85cbe:	0c29      	lsrs	r1, r5, #16
   85cc0:	fbb7 f2f1 	udiv	r2, r7, r1
   85cc4:	fb01 7712 	mls	r7, r1, r2, r7
   85cc8:	b2a8      	uxth	r0, r5
   85cca:	fb00 f302 	mul.w	r3, r0, r2
   85cce:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   85cd2:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   85cd6:	42bb      	cmp	r3, r7
   85cd8:	d909      	bls.n	85cee <__divdi3+0x6a>
   85cda:	197f      	adds	r7, r7, r5
   85cdc:	f102 3cff 	add.w	ip, r2, #4294967295
   85ce0:	f080 8105 	bcs.w	85eee <__divdi3+0x26a>
   85ce4:	42bb      	cmp	r3, r7
   85ce6:	f240 8102 	bls.w	85eee <__divdi3+0x26a>
   85cea:	3a02      	subs	r2, #2
   85cec:	442f      	add	r7, r5
   85cee:	1aff      	subs	r7, r7, r3
   85cf0:	fbb7 f3f1 	udiv	r3, r7, r1
   85cf4:	fb01 7113 	mls	r1, r1, r3, r7
   85cf8:	fb00 f003 	mul.w	r0, r0, r3
   85cfc:	b2b6      	uxth	r6, r6
   85cfe:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   85d02:	4288      	cmp	r0, r1
   85d04:	d908      	bls.n	85d18 <__divdi3+0x94>
   85d06:	1949      	adds	r1, r1, r5
   85d08:	f103 37ff 	add.w	r7, r3, #4294967295
   85d0c:	f080 80f1 	bcs.w	85ef2 <__divdi3+0x26e>
   85d10:	4288      	cmp	r0, r1
   85d12:	f240 80ee 	bls.w	85ef2 <__divdi3+0x26e>
   85d16:	3b02      	subs	r3, #2
   85d18:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85d1c:	2300      	movs	r3, #0
   85d1e:	e003      	b.n	85d28 <__divdi3+0xa4>
   85d20:	428b      	cmp	r3, r1
   85d22:	d90a      	bls.n	85d3a <__divdi3+0xb6>
   85d24:	2300      	movs	r3, #0
   85d26:	461a      	mov	r2, r3
   85d28:	4610      	mov	r0, r2
   85d2a:	4619      	mov	r1, r3
   85d2c:	b114      	cbz	r4, 85d34 <__divdi3+0xb0>
   85d2e:	4240      	negs	r0, r0
   85d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85d34:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85d38:	4770      	bx	lr
   85d3a:	fab3 f883 	clz	r8, r3
   85d3e:	f1b8 0f00 	cmp.w	r8, #0
   85d42:	f040 8088 	bne.w	85e56 <__divdi3+0x1d2>
   85d46:	428b      	cmp	r3, r1
   85d48:	d302      	bcc.n	85d50 <__divdi3+0xcc>
   85d4a:	4282      	cmp	r2, r0
   85d4c:	f200 80e2 	bhi.w	85f14 <__divdi3+0x290>
   85d50:	2300      	movs	r3, #0
   85d52:	2201      	movs	r2, #1
   85d54:	e7e8      	b.n	85d28 <__divdi3+0xa4>
   85d56:	b912      	cbnz	r2, 85d5e <__divdi3+0xda>
   85d58:	2301      	movs	r3, #1
   85d5a:	fbb3 f5f2 	udiv	r5, r3, r2
   85d5e:	fab5 f285 	clz	r2, r5
   85d62:	2a00      	cmp	r2, #0
   85d64:	d13a      	bne.n	85ddc <__divdi3+0x158>
   85d66:	1b7f      	subs	r7, r7, r5
   85d68:	0c28      	lsrs	r0, r5, #16
   85d6a:	fa1f fc85 	uxth.w	ip, r5
   85d6e:	2301      	movs	r3, #1
   85d70:	fbb7 f1f0 	udiv	r1, r7, r0
   85d74:	fb00 7711 	mls	r7, r0, r1, r7
   85d78:	fb0c f201 	mul.w	r2, ip, r1
   85d7c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   85d80:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   85d84:	42ba      	cmp	r2, r7
   85d86:	d907      	bls.n	85d98 <__divdi3+0x114>
   85d88:	197f      	adds	r7, r7, r5
   85d8a:	f101 38ff 	add.w	r8, r1, #4294967295
   85d8e:	d202      	bcs.n	85d96 <__divdi3+0x112>
   85d90:	42ba      	cmp	r2, r7
   85d92:	f200 80c4 	bhi.w	85f1e <__divdi3+0x29a>
   85d96:	4641      	mov	r1, r8
   85d98:	1abf      	subs	r7, r7, r2
   85d9a:	fbb7 f2f0 	udiv	r2, r7, r0
   85d9e:	fb00 7012 	mls	r0, r0, r2, r7
   85da2:	fb0c fc02 	mul.w	ip, ip, r2
   85da6:	b2b6      	uxth	r6, r6
   85da8:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   85dac:	4584      	cmp	ip, r0
   85dae:	d907      	bls.n	85dc0 <__divdi3+0x13c>
   85db0:	1940      	adds	r0, r0, r5
   85db2:	f102 37ff 	add.w	r7, r2, #4294967295
   85db6:	d202      	bcs.n	85dbe <__divdi3+0x13a>
   85db8:	4584      	cmp	ip, r0
   85dba:	f200 80ae 	bhi.w	85f1a <__divdi3+0x296>
   85dbe:	463a      	mov	r2, r7
   85dc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   85dc4:	e7b0      	b.n	85d28 <__divdi3+0xa4>
   85dc6:	43e4      	mvns	r4, r4
   85dc8:	4252      	negs	r2, r2
   85dca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85dce:	e762      	b.n	85c96 <__divdi3+0x12>
   85dd0:	4240      	negs	r0, r0
   85dd2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85dd6:	f04f 34ff 	mov.w	r4, #4294967295
   85dda:	e759      	b.n	85c90 <__divdi3+0xc>
   85ddc:	4095      	lsls	r5, r2
   85dde:	f1c2 0920 	rsb	r9, r2, #32
   85de2:	fa27 f109 	lsr.w	r1, r7, r9
   85de6:	fa26 f909 	lsr.w	r9, r6, r9
   85dea:	4097      	lsls	r7, r2
   85dec:	0c28      	lsrs	r0, r5, #16
   85dee:	fbb1 f8f0 	udiv	r8, r1, r0
   85df2:	fb00 1118 	mls	r1, r0, r8, r1
   85df6:	fa1f fc85 	uxth.w	ip, r5
   85dfa:	fb0c f308 	mul.w	r3, ip, r8
   85dfe:	ea49 0907 	orr.w	r9, r9, r7
   85e02:	ea4f 4719 	mov.w	r7, r9, lsr #16
   85e06:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   85e0a:	428b      	cmp	r3, r1
   85e0c:	fa06 f602 	lsl.w	r6, r6, r2
   85e10:	d908      	bls.n	85e24 <__divdi3+0x1a0>
   85e12:	1949      	adds	r1, r1, r5
   85e14:	f108 32ff 	add.w	r2, r8, #4294967295
   85e18:	d27a      	bcs.n	85f10 <__divdi3+0x28c>
   85e1a:	428b      	cmp	r3, r1
   85e1c:	d978      	bls.n	85f10 <__divdi3+0x28c>
   85e1e:	f1a8 0802 	sub.w	r8, r8, #2
   85e22:	4429      	add	r1, r5
   85e24:	1ac9      	subs	r1, r1, r3
   85e26:	fbb1 f3f0 	udiv	r3, r1, r0
   85e2a:	fb00 1713 	mls	r7, r0, r3, r1
   85e2e:	fb0c f203 	mul.w	r2, ip, r3
   85e32:	fa1f f989 	uxth.w	r9, r9
   85e36:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   85e3a:	42ba      	cmp	r2, r7
   85e3c:	d907      	bls.n	85e4e <__divdi3+0x1ca>
   85e3e:	197f      	adds	r7, r7, r5
   85e40:	f103 31ff 	add.w	r1, r3, #4294967295
   85e44:	d260      	bcs.n	85f08 <__divdi3+0x284>
   85e46:	42ba      	cmp	r2, r7
   85e48:	d95e      	bls.n	85f08 <__divdi3+0x284>
   85e4a:	3b02      	subs	r3, #2
   85e4c:	442f      	add	r7, r5
   85e4e:	1abf      	subs	r7, r7, r2
   85e50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85e54:	e78c      	b.n	85d70 <__divdi3+0xec>
   85e56:	f1c8 0220 	rsb	r2, r8, #32
   85e5a:	fa25 f102 	lsr.w	r1, r5, r2
   85e5e:	fa03 fc08 	lsl.w	ip, r3, r8
   85e62:	fa27 f302 	lsr.w	r3, r7, r2
   85e66:	fa20 f202 	lsr.w	r2, r0, r2
   85e6a:	fa07 f708 	lsl.w	r7, r7, r8
   85e6e:	ea41 0c0c 	orr.w	ip, r1, ip
   85e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
   85e76:	fbb3 f1f9 	udiv	r1, r3, r9
   85e7a:	fb09 3311 	mls	r3, r9, r1, r3
   85e7e:	fa1f fa8c 	uxth.w	sl, ip
   85e82:	fb0a fb01 	mul.w	fp, sl, r1
   85e86:	4317      	orrs	r7, r2
   85e88:	0c3a      	lsrs	r2, r7, #16
   85e8a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   85e8e:	459b      	cmp	fp, r3
   85e90:	fa05 f008 	lsl.w	r0, r5, r8
   85e94:	d908      	bls.n	85ea8 <__divdi3+0x224>
   85e96:	eb13 030c 	adds.w	r3, r3, ip
   85e9a:	f101 32ff 	add.w	r2, r1, #4294967295
   85e9e:	d235      	bcs.n	85f0c <__divdi3+0x288>
   85ea0:	459b      	cmp	fp, r3
   85ea2:	d933      	bls.n	85f0c <__divdi3+0x288>
   85ea4:	3902      	subs	r1, #2
   85ea6:	4463      	add	r3, ip
   85ea8:	ebcb 0303 	rsb	r3, fp, r3
   85eac:	fbb3 f2f9 	udiv	r2, r3, r9
   85eb0:	fb09 3312 	mls	r3, r9, r2, r3
   85eb4:	fb0a fa02 	mul.w	sl, sl, r2
   85eb8:	b2bf      	uxth	r7, r7
   85eba:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   85ebe:	45ba      	cmp	sl, r7
   85ec0:	d908      	bls.n	85ed4 <__divdi3+0x250>
   85ec2:	eb17 070c 	adds.w	r7, r7, ip
   85ec6:	f102 33ff 	add.w	r3, r2, #4294967295
   85eca:	d21b      	bcs.n	85f04 <__divdi3+0x280>
   85ecc:	45ba      	cmp	sl, r7
   85ece:	d919      	bls.n	85f04 <__divdi3+0x280>
   85ed0:	3a02      	subs	r2, #2
   85ed2:	4467      	add	r7, ip
   85ed4:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   85ed8:	fba5 0100 	umull	r0, r1, r5, r0
   85edc:	ebca 0707 	rsb	r7, sl, r7
   85ee0:	428f      	cmp	r7, r1
   85ee2:	f04f 0300 	mov.w	r3, #0
   85ee6:	d30a      	bcc.n	85efe <__divdi3+0x27a>
   85ee8:	d005      	beq.n	85ef6 <__divdi3+0x272>
   85eea:	462a      	mov	r2, r5
   85eec:	e71c      	b.n	85d28 <__divdi3+0xa4>
   85eee:	4662      	mov	r2, ip
   85ef0:	e6fd      	b.n	85cee <__divdi3+0x6a>
   85ef2:	463b      	mov	r3, r7
   85ef4:	e710      	b.n	85d18 <__divdi3+0x94>
   85ef6:	fa06 f608 	lsl.w	r6, r6, r8
   85efa:	4286      	cmp	r6, r0
   85efc:	d2f5      	bcs.n	85eea <__divdi3+0x266>
   85efe:	1e6a      	subs	r2, r5, #1
   85f00:	2300      	movs	r3, #0
   85f02:	e711      	b.n	85d28 <__divdi3+0xa4>
   85f04:	461a      	mov	r2, r3
   85f06:	e7e5      	b.n	85ed4 <__divdi3+0x250>
   85f08:	460b      	mov	r3, r1
   85f0a:	e7a0      	b.n	85e4e <__divdi3+0x1ca>
   85f0c:	4611      	mov	r1, r2
   85f0e:	e7cb      	b.n	85ea8 <__divdi3+0x224>
   85f10:	4690      	mov	r8, r2
   85f12:	e787      	b.n	85e24 <__divdi3+0x1a0>
   85f14:	4643      	mov	r3, r8
   85f16:	4642      	mov	r2, r8
   85f18:	e706      	b.n	85d28 <__divdi3+0xa4>
   85f1a:	3a02      	subs	r2, #2
   85f1c:	e750      	b.n	85dc0 <__divdi3+0x13c>
   85f1e:	3902      	subs	r1, #2
   85f20:	442f      	add	r7, r5
   85f22:	e739      	b.n	85d98 <__divdi3+0x114>

00085f24 <__udivdi3>:
   85f24:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85f28:	4614      	mov	r4, r2
   85f2a:	4605      	mov	r5, r0
   85f2c:	460e      	mov	r6, r1
   85f2e:	2b00      	cmp	r3, #0
   85f30:	d143      	bne.n	85fba <__udivdi3+0x96>
   85f32:	428a      	cmp	r2, r1
   85f34:	d953      	bls.n	85fde <__udivdi3+0xba>
   85f36:	fab2 f782 	clz	r7, r2
   85f3a:	b157      	cbz	r7, 85f52 <__udivdi3+0x2e>
   85f3c:	f1c7 0620 	rsb	r6, r7, #32
   85f40:	fa20 f606 	lsr.w	r6, r0, r6
   85f44:	fa01 f307 	lsl.w	r3, r1, r7
   85f48:	fa02 f407 	lsl.w	r4, r2, r7
   85f4c:	fa00 f507 	lsl.w	r5, r0, r7
   85f50:	431e      	orrs	r6, r3
   85f52:	0c21      	lsrs	r1, r4, #16
   85f54:	fbb6 f2f1 	udiv	r2, r6, r1
   85f58:	fb01 6612 	mls	r6, r1, r2, r6
   85f5c:	b2a0      	uxth	r0, r4
   85f5e:	fb00 f302 	mul.w	r3, r0, r2
   85f62:	0c2f      	lsrs	r7, r5, #16
   85f64:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   85f68:	42b3      	cmp	r3, r6
   85f6a:	d909      	bls.n	85f80 <__udivdi3+0x5c>
   85f6c:	1936      	adds	r6, r6, r4
   85f6e:	f102 37ff 	add.w	r7, r2, #4294967295
   85f72:	f080 80fd 	bcs.w	86170 <__udivdi3+0x24c>
   85f76:	42b3      	cmp	r3, r6
   85f78:	f240 80fa 	bls.w	86170 <__udivdi3+0x24c>
   85f7c:	3a02      	subs	r2, #2
   85f7e:	4426      	add	r6, r4
   85f80:	1af6      	subs	r6, r6, r3
   85f82:	fbb6 f3f1 	udiv	r3, r6, r1
   85f86:	fb01 6113 	mls	r1, r1, r3, r6
   85f8a:	fb00 f003 	mul.w	r0, r0, r3
   85f8e:	b2ad      	uxth	r5, r5
   85f90:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   85f94:	4288      	cmp	r0, r1
   85f96:	d908      	bls.n	85faa <__udivdi3+0x86>
   85f98:	1909      	adds	r1, r1, r4
   85f9a:	f103 36ff 	add.w	r6, r3, #4294967295
   85f9e:	f080 80e9 	bcs.w	86174 <__udivdi3+0x250>
   85fa2:	4288      	cmp	r0, r1
   85fa4:	f240 80e6 	bls.w	86174 <__udivdi3+0x250>
   85fa8:	3b02      	subs	r3, #2
   85faa:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85fae:	2300      	movs	r3, #0
   85fb0:	4610      	mov	r0, r2
   85fb2:	4619      	mov	r1, r3
   85fb4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85fb8:	4770      	bx	lr
   85fba:	428b      	cmp	r3, r1
   85fbc:	d84c      	bhi.n	86058 <__udivdi3+0x134>
   85fbe:	fab3 f683 	clz	r6, r3
   85fc2:	2e00      	cmp	r6, #0
   85fc4:	d14f      	bne.n	86066 <__udivdi3+0x142>
   85fc6:	428b      	cmp	r3, r1
   85fc8:	d302      	bcc.n	85fd0 <__udivdi3+0xac>
   85fca:	4282      	cmp	r2, r0
   85fcc:	f200 80dd 	bhi.w	8618a <__udivdi3+0x266>
   85fd0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85fd4:	2300      	movs	r3, #0
   85fd6:	2201      	movs	r2, #1
   85fd8:	4610      	mov	r0, r2
   85fda:	4619      	mov	r1, r3
   85fdc:	4770      	bx	lr
   85fde:	b912      	cbnz	r2, 85fe6 <__udivdi3+0xc2>
   85fe0:	2401      	movs	r4, #1
   85fe2:	fbb4 f4f2 	udiv	r4, r4, r2
   85fe6:	fab4 f284 	clz	r2, r4
   85fea:	2a00      	cmp	r2, #0
   85fec:	f040 8082 	bne.w	860f4 <__udivdi3+0x1d0>
   85ff0:	1b09      	subs	r1, r1, r4
   85ff2:	0c26      	lsrs	r6, r4, #16
   85ff4:	b2a7      	uxth	r7, r4
   85ff6:	2301      	movs	r3, #1
   85ff8:	fbb1 f0f6 	udiv	r0, r1, r6
   85ffc:	fb06 1110 	mls	r1, r6, r0, r1
   86000:	fb07 f200 	mul.w	r2, r7, r0
   86004:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86008:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   8600c:	428a      	cmp	r2, r1
   8600e:	d907      	bls.n	86020 <__udivdi3+0xfc>
   86010:	1909      	adds	r1, r1, r4
   86012:	f100 3cff 	add.w	ip, r0, #4294967295
   86016:	d202      	bcs.n	8601e <__udivdi3+0xfa>
   86018:	428a      	cmp	r2, r1
   8601a:	f200 80c8 	bhi.w	861ae <__udivdi3+0x28a>
   8601e:	4660      	mov	r0, ip
   86020:	1a89      	subs	r1, r1, r2
   86022:	fbb1 f2f6 	udiv	r2, r1, r6
   86026:	fb06 1112 	mls	r1, r6, r2, r1
   8602a:	fb07 f702 	mul.w	r7, r7, r2
   8602e:	b2ad      	uxth	r5, r5
   86030:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86034:	42af      	cmp	r7, r5
   86036:	d908      	bls.n	8604a <__udivdi3+0x126>
   86038:	192c      	adds	r4, r5, r4
   8603a:	f102 31ff 	add.w	r1, r2, #4294967295
   8603e:	f080 809b 	bcs.w	86178 <__udivdi3+0x254>
   86042:	42a7      	cmp	r7, r4
   86044:	f240 8098 	bls.w	86178 <__udivdi3+0x254>
   86048:	3a02      	subs	r2, #2
   8604a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   8604e:	4610      	mov	r0, r2
   86050:	4619      	mov	r1, r3
   86052:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86056:	4770      	bx	lr
   86058:	2300      	movs	r3, #0
   8605a:	461a      	mov	r2, r3
   8605c:	4610      	mov	r0, r2
   8605e:	4619      	mov	r1, r3
   86060:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86064:	4770      	bx	lr
   86066:	f1c6 0520 	rsb	r5, r6, #32
   8606a:	fa22 f705 	lsr.w	r7, r2, r5
   8606e:	fa03 f406 	lsl.w	r4, r3, r6
   86072:	fa21 f305 	lsr.w	r3, r1, r5
   86076:	fa01 fb06 	lsl.w	fp, r1, r6
   8607a:	fa20 f505 	lsr.w	r5, r0, r5
   8607e:	433c      	orrs	r4, r7
   86080:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86084:	fbb3 fcf8 	udiv	ip, r3, r8
   86088:	fb08 331c 	mls	r3, r8, ip, r3
   8608c:	fa1f f984 	uxth.w	r9, r4
   86090:	fb09 fa0c 	mul.w	sl, r9, ip
   86094:	ea45 0b0b 	orr.w	fp, r5, fp
   86098:	ea4f 451b 	mov.w	r5, fp, lsr #16
   8609c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   860a0:	459a      	cmp	sl, r3
   860a2:	fa02 f206 	lsl.w	r2, r2, r6
   860a6:	d904      	bls.n	860b2 <__udivdi3+0x18e>
   860a8:	191b      	adds	r3, r3, r4
   860aa:	f10c 35ff 	add.w	r5, ip, #4294967295
   860ae:	d36f      	bcc.n	86190 <__udivdi3+0x26c>
   860b0:	46ac      	mov	ip, r5
   860b2:	ebca 0303 	rsb	r3, sl, r3
   860b6:	fbb3 f5f8 	udiv	r5, r3, r8
   860ba:	fb08 3315 	mls	r3, r8, r5, r3
   860be:	fb09 f905 	mul.w	r9, r9, r5
   860c2:	fa1f fb8b 	uxth.w	fp, fp
   860c6:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   860ca:	45b9      	cmp	r9, r7
   860cc:	d904      	bls.n	860d8 <__udivdi3+0x1b4>
   860ce:	193f      	adds	r7, r7, r4
   860d0:	f105 33ff 	add.w	r3, r5, #4294967295
   860d4:	d362      	bcc.n	8619c <__udivdi3+0x278>
   860d6:	461d      	mov	r5, r3
   860d8:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   860dc:	fbac 2302 	umull	r2, r3, ip, r2
   860e0:	ebc9 0707 	rsb	r7, r9, r7
   860e4:	429f      	cmp	r7, r3
   860e6:	f04f 0500 	mov.w	r5, #0
   860ea:	d34a      	bcc.n	86182 <__udivdi3+0x25e>
   860ec:	d046      	beq.n	8617c <__udivdi3+0x258>
   860ee:	4662      	mov	r2, ip
   860f0:	462b      	mov	r3, r5
   860f2:	e75d      	b.n	85fb0 <__udivdi3+0x8c>
   860f4:	4094      	lsls	r4, r2
   860f6:	f1c2 0920 	rsb	r9, r2, #32
   860fa:	fa21 fc09 	lsr.w	ip, r1, r9
   860fe:	4091      	lsls	r1, r2
   86100:	fa20 f909 	lsr.w	r9, r0, r9
   86104:	0c26      	lsrs	r6, r4, #16
   86106:	fbbc f8f6 	udiv	r8, ip, r6
   8610a:	fb06 cc18 	mls	ip, r6, r8, ip
   8610e:	b2a7      	uxth	r7, r4
   86110:	fb07 f308 	mul.w	r3, r7, r8
   86114:	ea49 0901 	orr.w	r9, r9, r1
   86118:	ea4f 4119 	mov.w	r1, r9, lsr #16
   8611c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86120:	4563      	cmp	r3, ip
   86122:	fa00 f502 	lsl.w	r5, r0, r2
   86126:	d909      	bls.n	8613c <__udivdi3+0x218>
   86128:	eb1c 0c04 	adds.w	ip, ip, r4
   8612c:	f108 32ff 	add.w	r2, r8, #4294967295
   86130:	d23b      	bcs.n	861aa <__udivdi3+0x286>
   86132:	4563      	cmp	r3, ip
   86134:	d939      	bls.n	861aa <__udivdi3+0x286>
   86136:	f1a8 0802 	sub.w	r8, r8, #2
   8613a:	44a4      	add	ip, r4
   8613c:	ebc3 0c0c 	rsb	ip, r3, ip
   86140:	fbbc f3f6 	udiv	r3, ip, r6
   86144:	fb06 c113 	mls	r1, r6, r3, ip
   86148:	fb07 f203 	mul.w	r2, r7, r3
   8614c:	fa1f f989 	uxth.w	r9, r9
   86150:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86154:	428a      	cmp	r2, r1
   86156:	d907      	bls.n	86168 <__udivdi3+0x244>
   86158:	1909      	adds	r1, r1, r4
   8615a:	f103 30ff 	add.w	r0, r3, #4294967295
   8615e:	d222      	bcs.n	861a6 <__udivdi3+0x282>
   86160:	428a      	cmp	r2, r1
   86162:	d920      	bls.n	861a6 <__udivdi3+0x282>
   86164:	3b02      	subs	r3, #2
   86166:	4421      	add	r1, r4
   86168:	1a89      	subs	r1, r1, r2
   8616a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8616e:	e743      	b.n	85ff8 <__udivdi3+0xd4>
   86170:	463a      	mov	r2, r7
   86172:	e705      	b.n	85f80 <__udivdi3+0x5c>
   86174:	4633      	mov	r3, r6
   86176:	e718      	b.n	85faa <__udivdi3+0x86>
   86178:	460a      	mov	r2, r1
   8617a:	e766      	b.n	8604a <__udivdi3+0x126>
   8617c:	40b0      	lsls	r0, r6
   8617e:	4290      	cmp	r0, r2
   86180:	d2b5      	bcs.n	860ee <__udivdi3+0x1ca>
   86182:	f10c 32ff 	add.w	r2, ip, #4294967295
   86186:	2300      	movs	r3, #0
   86188:	e712      	b.n	85fb0 <__udivdi3+0x8c>
   8618a:	4633      	mov	r3, r6
   8618c:	4632      	mov	r2, r6
   8618e:	e70f      	b.n	85fb0 <__udivdi3+0x8c>
   86190:	459a      	cmp	sl, r3
   86192:	d98d      	bls.n	860b0 <__udivdi3+0x18c>
   86194:	f1ac 0c02 	sub.w	ip, ip, #2
   86198:	4423      	add	r3, r4
   8619a:	e78a      	b.n	860b2 <__udivdi3+0x18e>
   8619c:	45b9      	cmp	r9, r7
   8619e:	d99a      	bls.n	860d6 <__udivdi3+0x1b2>
   861a0:	3d02      	subs	r5, #2
   861a2:	4427      	add	r7, r4
   861a4:	e798      	b.n	860d8 <__udivdi3+0x1b4>
   861a6:	4603      	mov	r3, r0
   861a8:	e7de      	b.n	86168 <__udivdi3+0x244>
   861aa:	4690      	mov	r8, r2
   861ac:	e7c6      	b.n	8613c <__udivdi3+0x218>
   861ae:	3802      	subs	r0, #2
   861b0:	4421      	add	r1, r4
   861b2:	e735      	b.n	86020 <__udivdi3+0xfc>
   861b4:	000a6425 	.word	0x000a6425
   861b8:	09097325 	.word	0x09097325
   861bc:	25096325 	.word	0x25096325
   861c0:	75250975 	.word	0x75250975
   861c4:	0d752509 	.word	0x0d752509
   861c8:	0000000a 	.word	0x0000000a
   861cc:	454c4449 	.word	0x454c4449
   861d0:	00000000 	.word	0x00000000
   861d4:	00000a0d 	.word	0x00000a0d
   861d8:	20726d54 	.word	0x20726d54
   861dc:	00637653 	.word	0x00637653
   861e0:	00000001 	.word	0x00000001
   861e4:	00000002 	.word	0x00000002
   861e8:	00000004 	.word	0x00000004
   861ec:	00000008 	.word	0x00000008
   861f0:	00000010 	.word	0x00000010
   861f4:	00000020 	.word	0x00000020
   861f8:	00000040 	.word	0x00000040
   861fc:	00000080 	.word	0x00000080
   86200:	00000100 	.word	0x00000100
   86204:	00000200 	.word	0x00000200
   86208:	00000400 	.word	0x00000400
   8620c:	6b736174 	.word	0x6b736174
   86210:	75646f4d 	.word	0x75646f4d
   86214:	6574616c 	.word	0x6574616c
   86218:	00000000 	.word	0x00000000
   8621c:	6c696146 	.word	0x6c696146
   86220:	74206465 	.word	0x74206465
   86224:	7263206f 	.word	0x7263206f
   86228:	65746165 	.word	0x65746165
   8622c:	73617420 	.word	0x73617420
   86230:	646f4d6b 	.word	0x646f4d6b
   86234:	74616c75 	.word	0x74616c75
   86238:	00000a65 	.word	0x00000a65
   8623c:	6b736174 	.word	0x6b736174
   86240:	646e6553 	.word	0x646e6553
   86244:	614d6f54 	.word	0x614d6f54
   86248:	62616c74 	.word	0x62616c74
   8624c:	00000000 	.word	0x00000000
   86250:	6c696146 	.word	0x6c696146
   86254:	74206465 	.word	0x74206465
   86258:	7263206f 	.word	0x7263206f
   8625c:	65746165 	.word	0x65746165
   86260:	73617420 	.word	0x73617420
   86264:	6e65536b 	.word	0x6e65536b
   86268:	4d6f5464 	.word	0x4d6f5464
   8626c:	616c7461 	.word	0x616c7461
   86270:	00000a62 	.word	0x00000a62
   86274:	00000043 	.word	0x00000043

00086278 <_global_impure_ptr>:
   86278:	20070010 33323130 37363534 42413938     ... 0123456789AB
   86288:	46454443 00000000 33323130 37363534     CDEF....01234567
   86298:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   862a8:	0000296c                                l)..

000862ac <zeroes.6721>:
   862ac:	30303030 30303030 30303030 30303030     0000000000000000

000862bc <blanks.6720>:
   862bc:	20202020 20202020 20202020 20202020                     

000862cc <_init>:
   862cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   862ce:	bf00      	nop
   862d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   862d2:	bc08      	pop	{r3}
   862d4:	469e      	mov	lr, r3
   862d6:	4770      	bx	lr

000862d8 <__init_array_start>:
   862d8:	00084395 	.word	0x00084395

000862dc <__frame_dummy_init_array_entry>:
   862dc:	00080119                                ....

000862e0 <_fini>:
   862e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   862e2:	bf00      	nop
   862e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   862e6:	bc08      	pop	{r3}
   862e8:	469e      	mov	lr, r3
   862ea:	4770      	bx	lr

000862ec <__fini_array_start>:
   862ec:	000800f5 	.word	0x000800f5
