---
vendor: RealThread
dvendor: STMicroelectronics
name: STM32L4
version: 1.0.0
type: Chip_Support_Package
family_name: STM32
series:
  description: |-
    ST has built a new architecture to reach best-in-class ultra-low-power figures thanks to its high flexibility.
    STM32L4 MCUs have scored 176.7 in the standardized EEMBC ULPBench tests that compare the efficiency of ultra-low-power microcontrollers.
    Moreover, the STM32L4 series shatters performance limits in the ultra-low-power world.
    It delivers 100 DMIPS based on its ARM Cortex-M4 core with FPU and ST ART Accelerator at 80 MHz.

    STM32L4 microcontrollers offer dynamic voltage scaling to balance power consumption with processing demand, low-power peripherals (LP UART, LP timers) available in Stop mode, safety and security features, smart and numerous peripherals, advanced and low-power analog peripherals such as op amps, comparators, LCD, 12-bit DACs and 16-bit ADCs (hardware oversampling).
  ui:
    uart:
      default_value: UART1
      prompt_message_en: select one uart as console output interface
      prompt_message_zh: 选择一个串口作为控制台信息输出接口
    tx_pin:
      default_value: PA9
      prompt_message_en: 'set the tx pin name of the console device interface, the
        value should be with a format"P+[port name][pin number]",eg. PA2,PB6 '
      prompt_message_zh: 设置控制台设备的数据发送引脚的名称, 名称应该具有以下格式“P+[端口名称][端口编号]”, 比如：PA2, PB6
    rx_pin:
      default_value: PA10
      prompt_message_en: 'set the rx pin name of the console device interface, the
        value should be with a format"P+[port name][pin number]", eg. PA3, PB7 '
      prompt_message_zh: 设置控制台设备的数据发送引脚的名称，名称应该具有以下格式“P+[端口名称][端口编号]”, 比如：PA2, PB6
  cpu_info:
    core: Cortex-M4
    fpu: SP_FPU
    mpu: MPU
    endian: Little-endian
  peripheral:
    WDT: '2'
    RTC: '32768'
    I2S: '2'
    Temp: "-40"
  sub_series:
  - sub_series_name: STM32L412
    marco:
    - STM32L412xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L412C8Tx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412C8Tx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412C8Ux
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412C8Ux\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412K8Tx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412K8Tx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412K8Ux
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412K8Ux\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412K8Ix
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412K8Ix\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412T8Yx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '36'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412T8Yx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00010000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412CBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412CBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412CBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412CBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412KBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412KBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412KBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412KBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412KBIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412KBIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L412TBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '36'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L412TBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l412xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L412.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/RM0394.pdf
    - documents/DS12469.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '4'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L422
    marco:
    - STM32L422xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L422CBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422CBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L422CBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422CBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L422KBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422KBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L422KBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422KBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L422KBIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422KBIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L422TBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '36'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L422TBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l422xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00008000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00002000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L412.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/RM0394.pdf
    - documents/DS12470.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '4'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L431
    marco:
    - STM32L431xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L431CCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431CCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431CCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431KCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431KCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431VCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431VCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431CBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431CBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431CBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431CBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431KBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431KBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L431RBIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L431RBIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l431xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x1.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00257211.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '1'
      I2C: '3'
      USART: '4'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L432
    marco:
    - STM32L432xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L432KCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L432KCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l432xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L432KBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L432KBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l432xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x2.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00257205.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '2'
      ComOther: '1'
      I2C: '2'
      USART: '3'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L433
    marco:
    - STM32L433xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L433CCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433CCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433CCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433VCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433VCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433CBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433CBUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CBUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433CBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433CBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433RBTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433RBTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433RBYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433RBYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L433RBIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L433RBIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l433xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00020000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x3.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00257192.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '4'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L442
    marco:
    - STM32L442xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L442KCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '32'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L442KCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l442xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x2.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00257195.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '4'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L443
    marco:
    - STM32L443xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L443CCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443CCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443CCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443CCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443CCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443CCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443RCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443RCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443RCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443RCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L443VCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L443VCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l443xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x0000C000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x3.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00254865.pdf
    peripheral:
      Timer: '1'
      ADC: '1'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '4'
      USBD: '1'
      CAN: '1'
      VCC: '1.71'
  - sub_series_name: STM32L471
    marco:
    - STM32L471xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L471RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471RCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471RCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471JEYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471JEYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471QEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471QEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471ZETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471ZETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471RGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471RGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471JGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471JGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L471ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L471ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l471xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x1.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00149427.pdf
    - documents/DM00149404.pdf
    peripheral:
      Timer: '2'
      ADC: '2'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '6'
      USBOTG: '2'
      CAN: '1'
      VCC: '1.80'
  - sub_series_name: STM32L475
    marco:
    - STM32L475xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L475RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475JEYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475JEYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475QEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475QEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475ZETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475ZETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475JGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475JGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L475ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L475ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l475xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x5.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    - documents/DM00172872.pdf
    peripheral:
      Timer: '2'
      ADC: '2'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '6'
      USBOTG: '2'
      CAN: '1'
      VCC: '1.80'
  - sub_series_name: STM32L476
    marco:
    - STM32L476xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L476RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476JEYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476JEYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476MEYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '81'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476MEYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476QEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476QEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476ZETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476ZETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476JGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476JGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476MGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '81'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476MGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L476QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L476QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l476xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x6.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    - documents/DM00108832.pdf
    peripheral:
      Timer: '2'
      ADC: '3'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '6'
      USBOTG: '1'
      CAN: '1'
      VCC: '1.80'
  - sub_series_name: STM32L485
    marco:
    - STM32L485xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L485JCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L485JCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l485xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x5.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    peripheral:
      Timer: '2'
      ADC: '2'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '6'
      USBOTG: '2'
      CAN: '1'
      VCC: '1.80'
  - sub_series_name: STM32L486
    marco:
    - STM32L486xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L486RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L486RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l486xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L486JGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '72'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L486JGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l486xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L486VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L486VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l486xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L486QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L486QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l486xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L486ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L486ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l486xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00018000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x6.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    - documents/DM00108833.pdf
    peripheral:
      Timer: '2'
      ADC: '3'
      DAC: '2'
      SPI: '3'
      ComOther: '2'
      I2C: '3'
      USART: '6'
      USBOTG: '1'
      CAN: '1'
      VCC: '1.80'
  - sub_series_name: STM32L451
    marco:
    - STM32L451xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L451RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451REYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451REYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451REIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451REIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451CEUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451CEUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451VEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451VEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451RCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451RCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451RCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451RCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451CCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451CCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L451VCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L451VCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l451xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x1.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00340475.pdf
    peripheral: {}
  - sub_series_name: STM32L452
    marco:
    - STM32L452xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L452RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452REYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452REYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452REIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452REIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452CEUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452CEUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452VEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452VEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452RCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452RCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452RCYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452RCYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452RCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452RCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452CCUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452CCUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452VCTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452VCTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L452VCIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L452VCIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l452xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00040000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x2.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00340549.pdf
    peripheral: {}
  - sub_series_name: STM32L462
    marco:
    - STM32L462xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L462RETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462RETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L462REYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462REYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L462REIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462REIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L462CEUx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFN: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462CEUx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L462VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L462VEIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L462VEIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l462xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00020000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00008000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x2.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00151940.pdf
    - documents/DM00340637.pdf
    peripheral: {}
  - sub_series_name: STM32L496
    marco:
    - STM32L496xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L496RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496VGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496VGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496ZGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496ZGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496AGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496AGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496VETx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496VETx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L496VEYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L496VEYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l496xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00080000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x6.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    - documents/DM00284211.pdf
    peripheral: {}
  - sub_series_name: STM32L4A6
    marco:
    - STM32L4A6xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4A6RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6VGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6VGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6ZGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6ZGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4A6AGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4A6AGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4a6xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x00040000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00010000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4x6.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DM00083560.pdf
    - documents/DM00284211.pdf
    peripheral: {}
  - sub_series_name: STM32L4R5
    marco:
    - STM32L4R5xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4R5AGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5AGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5QGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5QGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5ZGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5ZGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5QIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5QIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5VITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5VITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5ZIYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5ZIYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R5AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R5AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4R5.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/RM0432.pdf
    - documents/DS12023.pdf
    peripheral: {}
  - sub_series_name: STM32L4R7
    marco:
    - STM32L4R7xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4R7VITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R7VITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R7ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R7ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R7AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R7AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4R7.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/RM0432.pdf
    - documents/DS12023.pdf
    peripheral: {}
  - sub_series_name: STM32L4R9
    marco:
    - STM32L4R9xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4R9AGIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9AGIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZGJx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZGJx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZGYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZGYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9VITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9VITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZIJx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZIJx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4R9ZIYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4R9ZIYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4r9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4R9.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/RM0432.pdf
    - documents/DS12023.pdf
    peripheral: {}
  - sub_series_name: STM32L4S5
    marco:
    - STM32L4S5xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4S5AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S5AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S5QIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S5QIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S5VITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S5VITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S5ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S5ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S5ZIYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S5ZIYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4S5.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/DS12024.pdf
    - documents/RM0432.pdf
    peripheral: {}
  - sub_series_name: STM32L4S7
    marco:
    - STM32L4S7xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4S7AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S7AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S7VITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S7VITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S7ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S7ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s7xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4S7.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/DS12024.pdf
    - documents/RM0432.pdf
    peripheral: {}
  - sub_series_name: STM32L4S9
    marco:
    - STM32L4S9xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4S9AIIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S9AIIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S9ZJIx
      marco: []
      source_files: []
      docs: []
      peripheral:
        BGA: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S9ZJIx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S9ZITx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S9ZITx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4S9ZIYx
      marco: []
      source_files: []
      docs: []
      peripheral:
        CSP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4S9ZIYx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4s9xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x000A0000'
          IROM1:
            addr: '0x08000000'
            size: '0x00200000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4S9.svd
    cpu_info:
      max_clock: '120000000'
    docs:
    - documents/DS12024.pdf
    - documents/RM0432.pdf
    peripheral: {}
  - sub_series_name: STM32L4Q5
    marco:
    - STM32L4Q5xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4Q5CGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5CGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4Q5RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4Q5VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4Q5QGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5QGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4Q5ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4Q5AGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4Q5AGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4q5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
          IRAM2:
            addr: '0x10000000'
            size: '0x00004000'
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
        default_ram: IRAM1
        default_rom: IROM1
        start_up: IROM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4Q5.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DS12902.pdf
    peripheral: {}
  - sub_series_name: STM32L4P5
    marco:
    - STM32L4P5xx
    source_files:
    - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h
    compiler:
      gcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      armcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
      iarcc:
        entry_point: none
        link_script: none
        marco: []
        files: []
    debug:
      jlink:
        files: []
      stlink:
        files: []
    project_type:
      bare_metal:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          sysTick: none
        marco: []
        source_files: []
      rtt_nano:
        function_map:
          clk_init: none
          uart_init: none
          putc: none
          getc: none
          sysTick: none
          heap_init: none
        marco: []
        source_files: []
      rtt:
        function_map:
          rt_hw_board_init;: none
          rt_hw_serial_register: none
          rt_hw_pin_register: none
          heap_init: none
        marco: []
        source_files: []
    chips:
    - chip_name: STM32L4P5CGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '48'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5CGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4P5RGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '64'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5RGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4P5VGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '100'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5VGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4P5QGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '132'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5QGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4P5ZGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '144'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5ZGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    - chip_name: STM32L4P5AGTx
      marco: []
      source_files: []
      docs: []
      peripheral:
        QFP: '169'
      compiler:
        gcc:
          entry_point: entry
          link_script: chips\STM32L4P5AGTx\link.lds
          marco: []
          files:
          - src\Drivers\CMSIS\Device\ST\STM32L4xx\Source\Templates\gcc\startup_stm32l4p5xx.S
        armcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
        iarcc:
          entry_point: none
          link_script: none
          marco: []
          files: []
      debug:
        jlink:
          files: []
        stlink:
          files: []
      memory:
        memory_list:
          IROM1:
            addr: '0x08000000'
            size: '0x100000'
          IRAM1:
            addr: '0x20000000'
            size: '0x20000'
        default_rom: IROM1
        start_up: IROM1
        default_ram: IRAM1
      project_type:
        bare_metal:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            sysTick: none
          marco: []
          source_files: []
        rtt_nano:
          function_map:
            clk_init: none
            uart_init: none
            putc: none
            getc: none
            sysTick: none
            heap_init: none
          marco: []
          source_files: []
        rtt:
          function_map:
            rt_hw_board_init;: none
            rt_hw_serial_register: none
            rt_hw_pin_register: none
            heap_init: none
          marco: []
          source_files: []
    svd: debug/svd/STM32L4P5.svd
    cpu_info:
      max_clock: '80000000'
    docs:
    - documents/DS12903.pdf
    peripheral: {}
  series_name: STM32L4xx
  docs:
  - documents/dui0553a_cortex_m4_dgug.pdf
  source_files:
  - src/Drivers/STM32L4xx_HAL_Driver
  - src/Drivers/CMSIS/Include
  - src/Drivers/CMSIS/RTOS
  - src/Drivers/CMSIS/Device/ST/STM32L4xx/Include
  - src/Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c
  compiler:
    gcc:
      entry_point: ''
      link_script: ''
      marco: []
      files:
      - src/Drivers/CMSIS/Lib/GCC
    armcc:
      entry_point: none
      link_script: none
      marco:
      - none
      files:
      - none
    iarcc:
      entry_point: none
      link_script: none
      marco:
      - none
      files:
      - none
  debug:
    jlink:
      files: []
    stlink:
      files: []
  project_type:
    bare_metal:
      function_map:
        clk_init: none
        uart_init: none
        putc: none
        sysTick: none
      marco:
      - SOC_FAMILY_STM32
      - SOC_SERIES_STM32L4
      - USE_HAL_DRIVER
      source_files:
      - src/baremetal-port
    rtt_nano:
      function_map:
        clk_init: none
        uart_init: none
        putc: none
        getc: none
        sysTick: none
        heap_init: none
      marco:
      - SOC_FAMILY_STM32
      - SOC_SERIES_STM32L4
      - USE_HAL_DRIVER
      source_files:
      - src/nano-port
    rtt:
      function_map:
        rt_hw_board_init;: none
        rt_hw_serial_register: none
        rt_hw_pin_register: none
        heap_init: none
      marco:
      - SOC_FAMILY_STM32
      - SOC_SERIES_STM32L4
      - USE_HAL_DRIVER
      source_files:
      - src/rtt-port
  marco: []
