
---------- Begin Simulation Statistics ----------
final_tick                                 1274850800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191265                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   339920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.78                       # Real time elapsed on the host
host_tick_rate                               92495554                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2636164                       # Number of instructions simulated
sim_ops                                       4685057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001275                       # Number of seconds simulated
sim_ticks                                  1274850800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               540471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            570365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             297218                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540471                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243253                       # Number of indirect misses.
system.cpu.branchPred.lookups                  614942                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20429                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12684                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3005543                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2309360                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25952                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     461835                       # Number of branches committed
system.cpu.commit.bw_lim_events                769712                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          932454                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2636164                       # Number of instructions committed
system.cpu.commit.committedOps                4685057                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2767737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.692739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1205467     43.55%     43.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       271977      9.83%     53.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       227511      8.22%     61.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       293070     10.59%     72.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       769712     27.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2767737                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     111167                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18326                       # Number of function calls committed.
system.cpu.commit.int_insts                   4598262                       # Number of committed integer instructions.
system.cpu.commit.loads                        621649                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24545      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3667053     78.27%     78.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7563      0.16%     78.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37714      0.80%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4425      0.09%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.13%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17397      0.37%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18360      0.39%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20396      0.44%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.02%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          598283     12.77%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         244180      5.21%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23366      0.50%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13135      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4685057                       # Class of committed instruction
system.cpu.commit.refs                         878964                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2636164                       # Number of Instructions Simulated
system.cpu.committedOps                       4685057                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.209002                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.209002                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8159                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32466                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47487                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4409                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1035140                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5847423                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   401648                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1466563                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26041                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 92070                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      709823                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2110                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277810                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      614942                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    340639                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2562144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4849                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3443123                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           707                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52082                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192945                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             432423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             317647                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.080322                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3021462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.028536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1341481     44.40%     44.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115507      3.82%     48.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    73281      2.43%     50.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    97698      3.23%     53.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1393495     46.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3021462                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    185006                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    99660                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    274790800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    274790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    274790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    274790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    274790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    274790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9794400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9794000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       725600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       725200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       725200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7263600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      7198800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7130000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6984000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    100341600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    100245600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    100326000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    100232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2100955600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30710                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   495194                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.646147                       # Inst execution rate
system.cpu.iew.exec_refs                       989143                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277575                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  698365                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                744822                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               580                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               289456                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5617450                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                711568                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36878                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5246480                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3262                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26041                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14631                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            49165                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123171                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32140                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21803                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8907                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7054225                       # num instructions consuming a value
system.cpu.iew.wb_count                       5223488                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577295                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4072372                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.638933                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5230827                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8074961                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4430494                       # number of integer regfile writes
system.cpu.ipc                               0.827128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.827128                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             30969      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4121858     78.02%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7585      0.14%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41386      0.78%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6001      0.11%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.02%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6942      0.13%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21039      0.40%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20182      0.38%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               21002      0.40%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2276      0.04%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               693285     13.12%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              265697      5.03%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29308      0.55%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14577      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5283361                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  128212                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              257820                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       124688                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             168661                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5124180                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13350483                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5098800                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6381269                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5616323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5283361                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1127                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          932382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1381171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3021462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.748611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.655473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1213664     40.17%     40.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              243040      8.04%     48.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              385472     12.76%     60.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              447767     14.82%     75.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              731519     24.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3021462                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.657718                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      340756                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13723                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4751                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               744822                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              289456                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2020073                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3187128                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  845324                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6183233                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   454141                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4695                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15005879                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5768403                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7640404                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1497378                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75830                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26041                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178904                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1457148                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            219853                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9066210                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19674                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212838                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            933                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7615536                       # The number of ROB reads
system.cpu.rob.rob_writes                    11489683                       # The number of ROB writes
system.cpu.timesIdled                            1619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38464                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              440                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          710                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            710                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              126                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8228                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12212                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13696                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13696                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11483415                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29727885                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17626                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4168                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24079                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                993                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2246                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2246                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17626                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8353                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49981                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58334                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1452480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10652                       # Total snoops (count)
system.l2bus.snoopTraffic                       86080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30522                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014842                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120921                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30069     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30522                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20401999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19089421                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3445200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       337068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           337068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       337068                       # number of overall hits
system.cpu.icache.overall_hits::total          337068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3570                       # number of overall misses
system.cpu.icache.overall_misses::total          3570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178097200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178097200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178097200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178097200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       340638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       340638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       340638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       340638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010480                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010480                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010480                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010480                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49887.170868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49887.170868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49887.170868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49887.170868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          699                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          699                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2871                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144680000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144680000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50393.591083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50393.591083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50393.591083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50393.591083                       # average overall mshr miss latency
system.cpu.icache.replacements                   2614                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       337068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          337068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178097200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178097200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       340638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       340638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49887.170868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49887.170868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50393.591083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50393.591083                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.820561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              275880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.499044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.820561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            684147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           684147                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       882238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           882238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       882238                       # number of overall hits
system.cpu.dcache.overall_hits::total          882238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34698                       # number of overall misses
system.cpu.dcache.overall_misses::total         34698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684251600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684251600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684251600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684251600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       916936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       916936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       916936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       916936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48540.307799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48540.307799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48540.307799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48540.307799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.549660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1755                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2826                       # number of writebacks
system.cpu.dcache.writebacks::total              2826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583459200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583459200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583459200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250008495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833467695                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013765                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018542                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46225.574394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46225.574394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46225.574394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57079.565068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49021.744207                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       626970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          626970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570133600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570133600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       659387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       659387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48435.499892                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48435.499892                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45524.819277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45524.819277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114118000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114118000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50029.811486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50029.811486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111139200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111139200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49461.148198                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49461.148198                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4380                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4380                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250008495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250008495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57079.565068                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57079.565068                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.027598                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              662921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.492208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.582747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.444851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          740                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1850873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1850873                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             897                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          926                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6729                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            897                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4906                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          926                       # number of overall hits
system.l2cache.overall_hits::total               6729                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1971                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7715                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3454                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13140                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1971                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7715                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3454                       # number of overall misses
system.l2cache.overall_misses::total            13140                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133667200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526724000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239802397                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    900193597                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133667200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526724000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239802397                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    900193597                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2868                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12621                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4380                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19869                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2868                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12621                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4380                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19869                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687238                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.788584                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661332                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687238                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.788584                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661332                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67816.945713                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68272.715489                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69427.445570                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68507.884094                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67816.945713                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68272.715489                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69427.445570                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68507.884094                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7703                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3436                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13110                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7703                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3436                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          586                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13696                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117899200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464540400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211349614                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793789214                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117899200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464540400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211349614                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36390223                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830179437                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687238                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610332                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.784475                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659822                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687238                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610332                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.784475                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689315                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59816.945713                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60306.426068                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61510.364959                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60548.376354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59816.945713                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60306.426068                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61510.364959                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62099.356655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60614.736930                       # average overall mshr miss latency
system.l2cache.replacements                      9656                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36390223                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36390223                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62099.356655                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62099.356655                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    101941600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    101941600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.662511                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.662511                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68509.139785                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68509.139785                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     89991600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     89991600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660730                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660730                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60641.239892                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60641.239892                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          897                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4148                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5971                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1971                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6227                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3454                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11652                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133667200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424782400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239802397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798251997                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2868                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10375                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4380                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687238                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600193                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.788584                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661181                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67816.945713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68216.219688                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69427.445570                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68507.723738                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1971                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6219                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3436                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11626                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117899200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374548800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211349614                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703797614                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687238                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599422                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.784475                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59816.945713                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60226.531597                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61510.364959                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60536.522794                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3769.477759                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26625                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9656                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.757353                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.934053                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   388.321403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2298.411780                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   920.850788                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.959736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003646                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.094805                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.561136                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035879                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2715                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321368                       # Number of tag accesses
system.l2cache.tags.data_accesses              321368                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1274850800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              876544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7703                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3436                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13696                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98948049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          386705644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    172493911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29418344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              687565949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98948049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98948049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67371021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67371021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67371021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98948049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         386705644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    172493911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29418344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             754936970                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1733148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 799217                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                  1318362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.34                       # Real time elapsed on the host
host_tick_rate                               85876431                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4265128                       # Number of instructions simulated
sim_ops                                       7035693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000458                       # Number of seconds simulated
sim_ticks                                   458297200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               228039                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14009                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            297754                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             225140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          228039                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  298396                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          332                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1384569                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   984920                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14009                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     262657                       # Number of branches committed
system.cpu.commit.bw_lim_events                373637                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          198841                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1628964                       # Number of instructions committed
system.cpu.commit.committedOps                2350636                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1091449                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.153684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.665356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       288712     26.45%     26.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       202764     18.58%     45.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25684      2.35%     47.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       200652     18.38%     65.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       373637     34.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1091449                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   2349902                       # Number of committed integer instructions.
system.cpu.commit.loads                        261939                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          573      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1961075     83.43%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          261817     11.14%     94.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         126706      5.39%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2350636                       # Class of committed instruction
system.cpu.commit.refs                         388717                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1628964                       # Number of Instructions Simulated
system.cpu.committedOps                       2350636                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.703357                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.703357                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 41296                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2650285                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289471                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    784487                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14014                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 15032                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      271998                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      140322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      298396                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    303521                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        824422                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5281                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1860261                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   28028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.260439                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             305864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             225485                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.623629                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1144300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.353605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.793174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   322389     28.17%     28.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   144993     12.67%     40.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    79313      6.93%     47.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      809      0.07%     47.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   596796     52.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1144300                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       745                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      451                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    140450000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    140450400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    140450400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    140450400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    140450400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    140450000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     41861600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     41862000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     41862800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     41863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1010316800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14212                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   276428                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.181425                       # Inst execution rate
system.cpu.iew.exec_refs                       412317                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     140322                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   40220                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                284275                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               141160                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2549477                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                271995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27070                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2499352                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14014                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    30                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            64397                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          534                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22336                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14383                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7279                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6933                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2215357                       # num instructions consuming a value
system.cpu.iew.wb_count                       2490473                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.718604                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1591964                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.173675                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2491957                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3722893                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2074290                       # number of integer regfile writes
system.cpu.ipc                               1.421753                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.421753                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               630      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2106755     83.39%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   69      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   84      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 42      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               278080     11.01%     94.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              140276      5.55%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             190      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2526422                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     621                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1246                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          587                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1094                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2525171                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6196229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2489886                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2747231                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2549456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2526422                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          198841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               331                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       123844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1144300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.207832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.206802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              111897      9.78%      9.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              191696     16.75%     26.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              399073     34.87%     61.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              229956     20.10%     81.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              211678     18.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1144300                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.205051                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      303521                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10210                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            69934                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               284275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141160                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  966163                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1145743                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   40678                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2877247                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     84                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   302783                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6346132                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2597972                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3179937                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    779424                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14014                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7057                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   302689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1128                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3902898                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     27427                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3267289                       # The number of ROB reads
system.cpu.rob.rob_writes                     5151818                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            58                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              62200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                75                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 93                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032258                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.177642                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       90     96.77%     96.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   93                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                61998                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       458297200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       303495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           303495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       303495                       # number of overall hits
system.cpu.icache.overall_hits::total          303495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1062800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1062800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1062800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1062800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       303521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       303521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       303521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       303521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40876.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40876.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40876.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40876.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1040800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1040800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1040800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1040800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41632                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       303495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          303495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1062800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1062800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       303521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       303521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40876.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40876.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1040800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1040800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41632                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.320000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            607067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           607067                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       334311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           334311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       334311                       # number of overall hits
system.cpu.dcache.overall_hits::total          334311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           66                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2378400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2378400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2378400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2378400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       334377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       334377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       334377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       334377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36036.363636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36036.363636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36036.363636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36036.363636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1247596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35882.352941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35882.352941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35882.352941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33718.810811                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       207533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          207533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2378400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2378400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       207599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       207599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36036.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36036.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35882.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35882.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       126778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         126778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       126778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.486486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.998956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.001044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            668791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           668791                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       918400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1019600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1938000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       918400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1019600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1938000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.441176                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.467742                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.441176                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.467742                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67973.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66827.586207                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67973.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66827.586207                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       806400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       899600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1706000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       806400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       899600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1706000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.441176                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.467742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.441176                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.467742                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57600                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59973.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58827.586207                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57600                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59973.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58827.586207                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       918400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1019600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1938000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.441176                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.467742                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67973.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66827.586207                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       806400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       899600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1706000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.441176                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.467742                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57600                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59973.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58827.586207                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     82                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.645161                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.001230                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.937764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1926.047773                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   948.013232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.470227                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231449                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034912                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2705                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266846                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733154                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1023                       # Number of tag accesses
system.l2cache.tags.data_accesses                1023                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    458297200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1955063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2094711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4049774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1955063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1955063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          418942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                418942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          418942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1955063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2094711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4468716                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1949586800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1651510                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  2779230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.94                       # Real time elapsed on the host
host_tick_rate                               73509355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4862538                       # Number of instructions simulated
sim_ops                                       8183046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000216                       # Number of seconds simulated
sim_ticks                                   216438800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               123258                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4831                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            122698                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              55806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          123258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            67452                       # Number of indirect misses.
system.cpu.branchPred.lookups                  141352                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9180                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4334                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    670236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   389080                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4868                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     122302                       # Number of branches committed
system.cpu.commit.bw_lim_events                185001                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           80398                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               597410                       # Number of instructions committed
system.cpu.commit.committedOps                1147353                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       494631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.319614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.566983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        91489     18.50%     18.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        94017     19.01%     37.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        59040     11.94%     49.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65084     13.16%     62.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       185001     37.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       494631                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      40145                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8930                       # Number of function calls committed.
system.cpu.commit.int_insts                   1114374                       # Number of committed integer instructions.
system.cpu.commit.loads                        138679                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4432      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           878845     76.60%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6303      0.55%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              241      0.02%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1684      0.15%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.02%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.01%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6351      0.55%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6432      0.56%     78.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14060      1.23%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          133748     11.66%     91.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          88298      7.70%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4931      0.43%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1580      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1147353                       # Class of committed instruction
system.cpu.commit.refs                         228557                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      597410                       # Number of Instructions Simulated
system.cpu.committedOps                       1147353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.905738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.905738                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           60                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          143                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          258                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            18                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33702                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1264089                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   121480                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    351417                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4889                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6370                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      145764                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       93664                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      141352                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    103983                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        394608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   524                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         667703                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           248                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9778                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.261232                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             118065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              64986                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.233980                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             517858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.487155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.809953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   150814     29.12%     29.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    42979      8.30%     37.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15302      2.95%     40.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20642      3.99%     44.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   288121     55.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               517858                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     68094                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    35773                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     61306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     61306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     61306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     61306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     61306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     61306800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1318400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1318000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       202000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       202000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       202400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       202400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2595200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2801600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2802400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     24282000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     24261600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     24289600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     24275200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      479392400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6241                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   126062                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.209351                       # Inst execution rate
system.cpu.iew.exec_refs                       239207                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      93454                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23308                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                150087                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                34                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                98037                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1227731                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                145753                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8930                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1195473                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   644                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4889                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   706                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7943                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11410                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8159                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1350968                       # num instructions consuming a value
system.cpu.iew.wb_count                       1192092                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621255                       # average fanout of values written-back
system.cpu.iew.wb_producers                    839295                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.203102                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1193628                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1791450                       # number of integer regfile reads
system.cpu.int_regfile_writes                  940886                       # number of integer regfile writes
system.cpu.ipc                               1.104072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.104072                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5922      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                919595     76.35%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6304      0.52%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   287      0.02%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1778      0.15%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.02%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.01%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6517      0.54%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6531      0.54%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14094      1.17%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                217      0.02%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               142463     11.83%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               93346      7.75%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5248      0.44%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1713      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1204400                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41155                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82348                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40938                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              43239                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1157323                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2847936                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1151154                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1264905                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1227420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1204400                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           80388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3623                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       102728                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        517858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.325734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.479899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94573     18.26%     18.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68229     13.18%     31.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               87260     16.85%     48.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109533     21.15%     69.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              158263     30.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          517858                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.225849                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      104025                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            72                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5020                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1065                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               150087                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               98037                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  498312                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           541097                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   26071                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1321241                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1719                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   124670                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    382                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3197107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1255362                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1424963                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    353535                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4889                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6235                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   103746                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             69822                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1883787                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2458                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8911                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1537381                       # The number of ROB reads
system.cpu.rob.rob_writes                     2478970                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1905                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              376                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               431                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 431                       # Request fanout histogram
system.membus.reqLayer2.occupancy              382834                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             929966                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 894                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           180                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1212                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 58                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                58                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            895                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1762                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1095                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2857                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    70528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               440                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1393                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033022                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178759                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1347     96.70%     96.70% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      3.30%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1393                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              438000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               896357                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              704799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       216438800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       103272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           103272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       103272                       # number of overall hits
system.cpu.icache.overall_hits::total          103272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          711                       # number of overall misses
system.cpu.icache.overall_misses::total           711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26276400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26276400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26276400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26276400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       103983                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       103983                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       103983                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       103983                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006838                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006838                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36956.962025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36956.962025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36956.962025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36956.962025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20860400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20860400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20860400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20860400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005655                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35476.870748                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35476.870748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35476.870748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35476.870748                       # average overall mshr miss latency
system.cpu.icache.replacements                    587                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       103272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          103272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26276400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26276400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       103983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       103983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36956.962025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36956.962025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20860400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20860400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35476.870748                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35476.870748                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              467230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            554.246738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            208553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           208553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       227299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           227299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       227299                       # number of overall hits
system.cpu.dcache.overall_hits::total          227299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          562                       # number of overall misses
system.cpu.dcache.overall_misses::total           562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20713200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20713200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20713200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20713200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       227861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       227861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       227861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       227861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002466                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36856.227758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36856.227758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36856.227758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36856.227758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          150                       # number of writebacks
system.cpu.dcache.writebacks::total               150                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11247600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11247600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11247600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2470757                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13718357                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34822.291022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34822.291022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34822.291022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58827.547619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37584.539726                       # average overall mshr miss latency
system.cpu.dcache.replacements                    365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       137269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          137269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18900000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18900000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       137773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       137773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        37500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        37500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9480800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9480800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35776.603774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35776.603774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           58                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1813200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1813200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31262.068966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31262.068966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1766800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1766800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30462.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30462.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2470757                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2470757                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58827.547619                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58827.547619                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              789248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            568.213103                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.611654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   178.388346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          876                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.144531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            456087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           456087                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             329                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             185                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 521                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            329                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            185                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                521                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           259                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           138                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               432                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          259                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          138                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              432                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17388000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9265200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2390365                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29043565                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17388000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9265200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2390365                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29043565                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          588                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          323                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             953                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          588                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          323                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           42                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            953                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.440476                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.427245                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.453305                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.440476                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.427245                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.453305                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67135.135135                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67139.130435                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68296.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67230.474537                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67135.135135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67139.130435                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68296.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67230.474537                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          259                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          259                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15324000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8161200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2110365                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25595565                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15324000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8161200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2110365                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25595565                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.440476                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.427245                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.453305                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.440476                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.427245                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.453305                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59166.023166                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59139.130435                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60296.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59248.993056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59166.023166                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59139.130435                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60296.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59248.993056                       # average overall mshr miss latency
system.l2cache.replacements                       440                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           38                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               38                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           20                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1346800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1346800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           58                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.344828                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.344828                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67340                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67340                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1186800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1186800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.344828                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59340                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59340                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          329                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          147                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          483                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17388000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7918400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2390365                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27696765                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          588                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          895                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.440476                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.445283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.460335                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67135.135135                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67105.084746                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68296.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67225.157767                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          259                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15324000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6974400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2110365                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24408765                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.440476                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.445283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.460335                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59166.023166                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59105.084746                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60296.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59244.575243                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13962                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4536                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.078042                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.906303                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1115.049365                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1893.137051                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.269179                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   135.638102                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009499                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462192                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033115                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          975                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          446                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          517                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1788                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1056                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238037                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761963                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15680                       # Number of tag accesses
system.l2cache.tags.data_accesses               15680                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    216438800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              138                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  431                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           76289464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           40805992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10349346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              127444802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      76289464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          76289464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8870868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8870868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8870868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          76289464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          40805992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10349346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             136315670                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
