{
    "DESIGN_NAME": "eFPGA_top",
    "VERILOG_FILES": [
        "dir::./src/*.v",
        "dir::./src/Tile/*.v"
    ],
    "FP_TAP_VERTICAL_HALO": 50,  "//": "no cell placed between IPs",
    "FP_TAP_HORIZONTAL_HALO": 50, "//": "no cell placed between IPs",
    "PL_TARGET_DENSITY":0.35,
    
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 1.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 1.4,
    "GRT_ALLOW_CONGESTION":1,
     "RUN_KLAYOUT_XOR":                      0, "//": "WARNING: Disabled just to speed things up",
    "RUN_KLAYOUT_DRC":                      0, "//": "WARNING: Disabled just to speed things up",
    "RUN_MAGIC_DRC":                        0, "//": "WARNING: Disabled just to speed things up",
    "RUN_IRDROP_REPORT":                    0,
    "MAGIC_GENERATE_MAGLEF": 0,
    "RUN_KLAYOUT":0,
    "ROUTING_CORES": 12,
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "CLK",
    "CLOCK_NET": "CLK",
"SYNTH_STRATEGY": "DELAY 4",
    "FP_PDN_MACRO_HOOKS": [
        "eFPGA_inst.Tile_X1Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y0_N_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y0_N_term_RAM_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y1_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y1_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y1_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y2_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y2_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y2_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y3_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y3_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y3_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y4_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y4_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y4_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y5_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y5_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y5_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X0Y6_W_IO  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y6_LUT4AB  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y6_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X1Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X2Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X3Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X4Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X5Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X6Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X7Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X8Y7_S_term_single  vccd1 vssd1 vccd1 vssd1,",
        "eFPGA_inst.Tile_X9Y7_S_term_RAM_IO   vccd1 vssd1 vccd1 vssd1,",
        "Inst_BlockRAM_0.memory_cell vccd1 vssd1 vccd1 vssd1,",
        "Inst_BlockRAM_1.memory_cell vccd1 vssd1 vccd1 vssd1,",
        "Inst_BlockRAM_2.memory_cell vccd1 vssd1 vccd1 vssd1"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/black_box_modules/*.v",
        "dir::../../verilog/rtl/Tile/N_term_single/*.v",
        "dir::../../verilog/rtl/Tile/N_term_RAM_IO/*.v",
        "dir::../../verilog/rtl/Tile/LUT4AB/*.v",
        "dir::../../verilog/rtl/Tile/RAM_IO/*.v",
        "dir::../../verilog/rtl/Tile/S_term_single/*.v",
        "dir::../../verilog/rtl/Tile/S_term_RAM_IO/*.v",
        "dir::../../verilog/rtl/Tile/W_IO/*.v"
    ],

    "EXTRA_LEFS": "dir::./macros/lef/*.lef",
    "EXTRA_GDS_FILES": "dir::./macros/gds/*.gds",
    "EXTRA_LIBS": "dir::./macros/lib/*.lib",
    "BASE_SDC_FILE": "dir::summer_school.sdc",
    "IO_SYNC": 0,
     



    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 0,
    "PL_RANDOM_GLB_PLACEMENT": 0,                    "//": "our design is not small",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,            "//": "seems important",
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,            "//": "seems important",
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,           "//": "seems important",
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,           "//": "seems important",
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "FP_PDN_VPITCH": 90,                               "//": "some macros wont get powered otherwise",
    "FP_PDN_HPITCH": 90,                                "//": "some macros wont get powered otherwise",
    "RUN_CTS": 1,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(3.5 * $FP_PDN_CORE_RING_VWIDTH)",          "//": "some macros wont get powered otherwise",
    "FP_PDN_HSPACING": "expr::(3.5 * $FP_PDN_CORE_RING_HWIDTH)",          "//": "some macros wont get powered otherwise",
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "FP_PDN_MULTILAYER": true,
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 1854",
        "FP_CORE_UTIL": 30,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 40
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    }

}
