---
- register:
    name: CR1
    displayName: CR1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: CEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: UDIS
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - name: UDIS
            usage: read-write
            values:
              - name: Enabled
                value: 0
              - name: Disabled
                value: 1
      - name: URS
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - name: URS
            usage: read-write
            values:
              - name: AnyEvent
                value: 0
              - name: CounterOnly
                value: 1
      - name: OPM
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - name: OPM
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: ARPE
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - name: ARPE
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: CKD
        bitOffset: 8
        bitWidth: 2
        enumeratedValues:
          - name: CKD
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div4
                value: 2
- register:
    name: SMCR
    displayName: SMCR
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMS
        bitOffset: 0
        bitWidth: 3
      - name: TS
        bitOffset: 4
        bitWidth: 3
      - name: MSM
        bitOffset: 7
        bitWidth: 1
- register:
    name: DIER
    displayName: DIER
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: UIE
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: UIE
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: CC1IE
        bitOffset: 1
        bitWidth: 1
      - name: CC2IE
        bitOffset: 2
        bitWidth: 1
      - name: TIE
        bitOffset: 6
        bitWidth: 1
- register:
    name: SR
    displayName: SR
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: UIF
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: UIF
            usage: read-write
            values:
              - name: Clear
                value: 0
              - name: UpdatePending
                value: 1
      - name: CC1IF
        bitOffset: 1
        bitWidth: 1
      - name: CC2IF
        bitOffset: 2
        bitWidth: 1
      - name: TIF
        bitOffset: 6
        bitWidth: 1
      - name: CC1OF
        bitOffset: 9
        bitWidth: 1
      - name: CC2OF
        bitOffset: 10
        bitWidth: 1
- register:
    name: EGR
    displayName: EGR
    addressOffset: 20
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: UG
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: UG
            usage: read-write
            values:
              - name: Update
                value: 1
      - name: CC1G
        bitOffset: 1
        bitWidth: 1
      - name: CC2G
        bitOffset: 2
        bitWidth: 1
      - name: TG
        bitOffset: 6
        bitWidth: 1
- register:
    name: CCMR1_Output
    displayName: CCMR1_Output
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1S
        bitOffset: 0
        bitWidth: 2
      - name: OC1FE
        bitOffset: 2
        bitWidth: 1
      - name: OC1PE
        bitOffset: 3
        bitWidth: 1
      - name: OC1M
        bitOffset: 4
        bitWidth: 3
        enumeratedValues:
          - name: OC1M
            usage: read-write
            values:
              - name: Frozen
                value: 0
              - name: ActiveOnMatch
                value: 1
              - name: InactiveOnMatch
                value: 2
              - name: Toggle
                value: 3
              - name: ForceInactive
                value: 4
              - name: ForceActive
                value: 5
              - name: PwmMode1
                value: 6
              - name: PwmMode2
                value: 7
      - name: CC2S
        bitOffset: 8
        bitWidth: 2
      - name: OC2FE
        bitOffset: 10
        bitWidth: 1
      - name: OC2PE
        bitOffset: 11
        bitWidth: 1
      - name: OC2M
        bitOffset: 12
        bitWidth: 3
        enumeratedValues:
          - derived_from: OC1M
            values: []
      - name: OC1M_3
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - name: OC1M_3
            usage: read-write
            values:
              - name: Normal
                value: 0
              - name: Extended
                value: 1
      - name: OC2M_3
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: OC1M_3
            values: []
- register:
    name: CCMR1_Input
    displayName: CCMR1_Input
    alternateRegister: CCMR1_Output
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1S
        bitOffset: 0
        bitWidth: 2
      - name: IC1PSC
        bitOffset: 2
        bitWidth: 2
      - name: IC1F
        bitOffset: 4
        bitWidth: 3
      - name: CC2S
        bitOffset: 8
        bitWidth: 2
      - name: IC2PSC
        bitOffset: 10
        bitWidth: 2
      - name: IC2F
        bitOffset: 12
        bitWidth: 4
- register:
    name: CCER
    displayName: CCER
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1E
        bitOffset: 0
        bitWidth: 1
      - name: CC1P
        bitOffset: 1
        bitWidth: 1
      - name: CC1NP
        bitOffset: 3
        bitWidth: 1
      - name: CC2E
        bitOffset: 4
        bitWidth: 1
      - name: CC2P
        bitOffset: 5
        bitWidth: 1
      - name: CC2NP
        bitOffset: 7
        bitWidth: 1
- register:
    name: CNT
    displayName: CNT
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CNT
        bitOffset: 0
        bitWidth: 16
- register:
    name: PSC
    displayName: PSC
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PSC
        bitOffset: 0
        bitWidth: 16
        writeConstraint:
          Range:
            minimum: 0
            maximum: 65535
- register:
    name: ARR
    displayName: ARR
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ARR
        bitOffset: 0
        bitWidth: 16
- register:
    dim: 2
    dimIncrement: 4
    dimIndex:
      - "1"
      - "2"
    name: CCR%s
    displayName: CCR1
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCR
        bitOffset: 0
        bitWidth: 16
