GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f756f500000,65536
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2105
gpu_sim_insn = 311296
gpu_ipc =     147.8841
gpu_tot_sim_cycle = 2105
gpu_tot_sim_insn = 311296
gpu_tot_ipc =     147.8841
gpu_tot_issued_cta = 64
gpu_occupancy = 35.5879% 
gpu_tot_occupancy = 35.5879% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3195
partiton_level_parallism =       0.9919
partiton_level_parallism_total  =       0.9919
partiton_level_parallism_util =       4.4237
partiton_level_parallism_util_total  =       4.4237
L2_BW  =      94.0185 GB/Sec
L2_BW_total  =      94.0185 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5120
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5120

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 311296
gpgpu_n_tot_w_icount = 9728
gpgpu_n_stall_shd_mem = 1185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457	W0_Idle:47674	W0_Scoreboard:17506	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:4352	WS1:4354	
dual_issue_nums: WS0:256	WS1:255	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 848 
max_icnt2mem_latency = 33 
maxmrqlatency = 589 
max_icnt2sh_latency = 46 
averagemflatency = 438 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 11 
mrq_lat_table:101 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35 	1460 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	729 	866 	485 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1120 	376 	485 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2050/66 = 31.060606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4104
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        132       176       202       221       134       131       129       144    none      none      none      none      none      none      none      none  
dram[1]:        138       171       196       218       136       120       133       138    none      none      none      none      none      none      none      none  
dram[2]:        137       175       198       216       132       129       128       142    none      none      none      none      none      none      none      none  
dram[3]:        140       173       195       219       136       121       133       138    none      none      none      none      none      none      none      none  
dram[4]:        138       183       197       227       130       129       128       150    none      none      none      none      none      none      none      none  
dram[5]:        139       164       196       223       127       131       135       146    none      none      none      none      none      none      none      none  
dram[6]:        142       179       199       223       130       129       128       150    none      none      none      none      none      none      none      none  
dram[7]:        141       170       192       218       127       130       135       146    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2813 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.431
n_activity=2077 dram_eff=0.7472
bk0: 68a 3441i bk1: 68a 3309i bk2: 64a 3268i bk3: 64a 3142i bk4: 64a 2424i bk5: 64a 2433i bk6: 64a 2417i bk7: 64a 2540i bk8: 0a 3597i bk9: 0a 3598i bk10: 0a 3598i bk11: 0a 3599i bk12: 0a 3600i bk13: 0a 3601i bk14: 0a 3602i bk15: 0a 3603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.430991 
total_CMD = 3601 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 1573 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 3601 
n_nop = 2813 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.003332 
CoL_Bus_Util = 0.215496 
Either_Row_CoL_Bus_Util = 0.218828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.487364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=1966 dram_eff=0.7813
bk0: 64a 3472i bk1: 64a 3336i bk2: 64a 3289i bk3: 64a 3172i bk4: 64a 2382i bk5: 64a 2389i bk6: 64a 2446i bk7: 64a 2513i bk8: 0a 3597i bk9: 0a 3597i bk10: 0a 3599i bk11: 0a 3600i bk12: 0a 3600i bk13: 0a 3601i bk14: 0a 3602i bk15: 0a 3604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.097137
Bank_Level_Parallism_Col = 3.093606
Bank_Level_Parallism_Ready = 2.282552
write_to_read_ratio_blp_rw_average = 0.410997
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 1644 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.475145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=1985 dram_eff=0.7738
bk0: 64a 3471i bk1: 64a 3340i bk2: 64a 3279i bk3: 64a 3154i bk4: 64a 2428i bk5: 64a 2443i bk6: 64a 2426i bk7: 64a 2551i bk8: 0a 3596i bk9: 0a 3598i bk10: 0a 3598i bk11: 0a 3599i bk12: 0a 3600i bk13: 0a 3601i bk14: 0a 3601i bk15: 0a 3603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 1625 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.065260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=1966 dram_eff=0.7813
bk0: 64a 3471i bk1: 64a 3335i bk2: 64a 3290i bk3: 64a 3172i bk4: 64a 2379i bk5: 64a 2386i bk6: 64a 2443i bk7: 64a 2510i bk8: 0a 3597i bk9: 0a 3597i bk10: 0a 3599i bk11: 0a 3600i bk12: 0a 3600i bk13: 0a 3600i bk14: 0a 3602i bk15: 0a 3604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 1644 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.551235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.5512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=2004 dram_eff=0.7665
bk0: 64a 3478i bk1: 64a 3347i bk2: 64a 3253i bk3: 64a 3184i bk4: 64a 2450i bk5: 64a 2431i bk6: 64a 2442i bk7: 64a 2596i bk8: 0a 3596i bk9: 0a 3598i bk10: 0a 3598i bk11: 0a 3599i bk12: 0a 3600i bk13: 0a 3601i bk14: 0a 3601i bk15: 0a 3603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 1606 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.214384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=2010 dram_eff=0.7642
bk0: 64a 3480i bk1: 64a 3351i bk2: 64a 3281i bk3: 64a 3182i bk4: 64a 2452i bk5: 64a 2440i bk6: 64a 2449i bk7: 64a 2573i bk8: 0a 3596i bk9: 0a 3597i bk10: 0a 3599i bk11: 0a 3600i bk12: 0a 3601i bk13: 0a 3601i bk14: 0a 3601i bk15: 0a 3602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 1600 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.074146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0741
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=2004 dram_eff=0.7665
bk0: 64a 3478i bk1: 64a 3348i bk2: 64a 3254i bk3: 64a 3184i bk4: 64a 2450i bk5: 64a 2428i bk6: 64a 2440i bk7: 64a 2581i bk8: 0a 3596i bk9: 0a 3598i bk10: 0a 3598i bk11: 0a 3599i bk12: 0a 3600i bk13: 0a 3601i bk14: 0a 3601i bk15: 0a 3603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 1606 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.250763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3601 n_nop=2825 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4265
n_activity=2008 dram_eff=0.7649
bk0: 64a 3482i bk1: 64a 3352i bk2: 64a 3281i bk3: 64a 3182i bk4: 64a 2451i bk5: 64a 2441i bk6: 64a 2448i bk7: 64a 2573i bk8: 0a 3596i bk9: 0a 3597i bk10: 0a 3599i bk11: 0a 3599i bk12: 0a 3601i bk13: 0a 3601i bk14: 0a 3601i bk15: 0a 3601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.426548 
total_CMD = 3601 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 1602 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 3601 
n_nop = 2825 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.213274 
Either_Row_CoL_Bus_Util = 0.215496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.076645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 65, Miss_rate = 0.439, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 65, Miss_rate = 0.439, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 2088
L2_total_cache_misses = 1026
L2_total_cache_miss_rate = 0.4914
L2_total_cache_pending_hits = 1062
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=4296
icnt_total_pkts_simt_to_mem=4136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.1597
	minimum = 6
	maximum = 82
Network latency average = 14.4636
	minimum = 6
	maximum = 58
Slowest packet = 19
Flit latency average = 13.4484
	minimum = 6
	maximum = 56
Slowest flit = 2554
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0215313
	minimum = 0 (at node 36)
	maximum = 0.0381542 (at node 20)
Accepted packet rate average = 0.0215313
	minimum = 0 (at node 36)
	maximum = 0.0381542 (at node 20)
Injected flit rate average = 0.0434751
	minimum = 0 (at node 36)
	maximum = 0.0917762 (at node 20)
Accepted flit rate average= 0.0434751
	minimum = 0 (at node 36)
	maximum = 0.0711524 (at node 20)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1597 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Network latency average = 14.4636 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 13.4484 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0215313 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0381542 (1 samples)
Accepted packet rate average = 0.0215313 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0381542 (1 samples)
Injected flit rate average = 0.0434751 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0917762 (1 samples)
Accepted flit rate average = 0.0434751 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0711524 (1 samples)
Injected packet size average = 2.01916 (1 samples)
Accepted packet size average = 2.01916 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 2105 (cycle/sec)
gpgpu_silicon_slowdown = 763420x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 740
gpu_sim_insn = 311296
gpu_ipc =     420.6703
gpu_tot_sim_cycle = 2845
gpu_tot_sim_insn = 622592
gpu_tot_ipc =     218.8373
gpu_tot_issued_cta = 128
gpu_occupancy = 35.7108% 
gpu_tot_occupancy = 35.6206% 
max_total_param_size = 0
gpu_stall_dramfull = 1732
gpu_stall_icnt2sh    = 6155
partiton_level_parallism =       2.7676
partiton_level_parallism_total  =       1.4538
partiton_level_parallism_util =       7.2367
partiton_level_parallism_util_total  =       5.4781
L2_BW  =     262.3211 GB/Sec
L2_BW_total  =     137.7949 GB/Sec
gpu_total_sim_rate=622592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10240
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 622592
gpgpu_n_tot_w_icount = 19456
gpgpu_n_stall_shd_mem = 5177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1947	W0_Idle:56682	W0_Scoreboard:24915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8704	WS1:8708	
dual_issue_nums: WS0:512	WS1:510	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 147456 {72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 848 
max_icnt2mem_latency = 101 
maxmrqlatency = 589 
max_icnt2sh_latency = 61 
averagemflatency = 360 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 14 
mrq_lat_table:101 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2081 	1462 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1099 	1612 	1168 	85 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2208 	1036 	647 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2050/66 = 31.060606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4104
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        206       250       291       311       181       178       165       181    none      none      none      none      none      none      none      none  
dram[1]:        219       253       286       310       180       164       169       174    none      none      none      none      none      none      none      none  
dram[2]:        215       253       289       308       179       177       165       180    none      none      none      none      none      none      none      none  
dram[3]:        219       251       283       306       182       166       169       175    none      none      none      none      none      none      none      none  
dram[4]:        219       265       294       325       172       171       163       185    none      none      none      none      none      none      none      none  
dram[5]:        225       250       294       322       168       173       171       182    none      none      none      none      none      none      none      none  
dram[6]:        220       258       290       318       174       174       163       185    none      none      none      none      none      none      none      none  
dram[7]:        220       250       279       307       167       172       171       182    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4079 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3189
n_activity=2077 dram_eff=0.7472
bk0: 68a 4707i bk1: 68a 4575i bk2: 64a 4534i bk3: 64a 4408i bk4: 64a 3690i bk5: 64a 3699i bk6: 64a 3683i bk7: 64a 3806i bk8: 0a 4863i bk9: 0a 4864i bk10: 0a 4864i bk11: 0a 4865i bk12: 0a 4866i bk13: 0a 4867i bk14: 0a 4868i bk15: 0a 4869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.318882 
total_CMD = 4867 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 2839 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 4867 
n_nop = 4079 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.002466 
CoL_Bus_Util = 0.159441 
Either_Row_CoL_Bus_Util = 0.161907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.637970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.638
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=1966 dram_eff=0.7813
bk0: 64a 4738i bk1: 64a 4602i bk2: 64a 4555i bk3: 64a 4438i bk4: 64a 3648i bk5: 64a 3655i bk6: 64a 3712i bk7: 64a 3779i bk8: 0a 4863i bk9: 0a 4863i bk10: 0a 4865i bk11: 0a 4866i bk12: 0a 4866i bk13: 0a 4867i bk14: 0a 4868i bk15: 0a 4870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.097137
Bank_Level_Parallism_Col = 3.093606
Bank_Level_Parallism_Ready = 2.282552
write_to_read_ratio_blp_rw_average = 0.410997
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 2910 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.889049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=1985 dram_eff=0.7738
bk0: 64a 4737i bk1: 64a 4606i bk2: 64a 4545i bk3: 64a 4420i bk4: 64a 3694i bk5: 64a 3709i bk6: 64a 3692i bk7: 64a 3817i bk8: 0a 4862i bk9: 0a 4864i bk10: 0a 4864i bk11: 0a 4865i bk12: 0a 4866i bk13: 0a 4867i bk14: 0a 4867i bk15: 0a 4869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 2891 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.325663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=1966 dram_eff=0.7813
bk0: 64a 4737i bk1: 64a 4601i bk2: 64a 4556i bk3: 64a 4438i bk4: 64a 3645i bk5: 64a 3652i bk6: 64a 3709i bk7: 64a 3776i bk8: 0a 4863i bk9: 0a 4863i bk10: 0a 4865i bk11: 0a 4866i bk12: 0a 4866i bk13: 0a 4866i bk14: 0a 4868i bk15: 0a 4870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 2910 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.945346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=2004 dram_eff=0.7665
bk0: 64a 4744i bk1: 64a 4613i bk2: 64a 4519i bk3: 64a 4450i bk4: 64a 3716i bk5: 64a 3697i bk6: 64a 3708i bk7: 64a 3862i bk8: 0a 4862i bk9: 0a 4864i bk10: 0a 4864i bk11: 0a 4865i bk12: 0a 4866i bk13: 0a 4867i bk14: 0a 4867i bk15: 0a 4869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 2872 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.435997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=2010 dram_eff=0.7642
bk0: 64a 4746i bk1: 64a 4617i bk2: 64a 4547i bk3: 64a 4448i bk4: 64a 3718i bk5: 64a 3706i bk6: 64a 3715i bk7: 64a 3839i bk8: 0a 4862i bk9: 0a 4863i bk10: 0a 4865i bk11: 0a 4866i bk12: 0a 4867i bk13: 0a 4867i bk14: 0a 4867i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 2866 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.332237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=2004 dram_eff=0.7665
bk0: 64a 4744i bk1: 64a 4614i bk2: 64a 4520i bk3: 64a 4450i bk4: 64a 3716i bk5: 64a 3694i bk6: 64a 3706i bk7: 64a 3847i bk8: 0a 4862i bk9: 0a 4864i bk10: 0a 4864i bk11: 0a 4865i bk12: 0a 4866i bk13: 0a 4867i bk14: 0a 4867i bk15: 0a 4869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 2872 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.462914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4867 n_nop=4091 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.3156
n_activity=2008 dram_eff=0.7649
bk0: 64a 4748i bk1: 64a 4618i bk2: 64a 4547i bk3: 64a 4448i bk4: 64a 3717i bk5: 64a 3707i bk6: 64a 3714i bk7: 64a 3839i bk8: 0a 4862i bk9: 0a 4863i bk10: 0a 4865i bk11: 0a 4865i bk12: 0a 4867i bk13: 0a 4867i bk14: 0a 4867i bk15: 0a 4867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.315595 
total_CMD = 4867 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 2868 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 4867 
n_nop = 4091 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001644 
CoL_Bus_Util = 0.157797 
Either_Row_CoL_Bus_Util = 0.159441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.334087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3341

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 65, Miss_rate = 0.236, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 276, Miss = 65, Miss_rate = 0.236, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 4136
L2_total_cache_misses = 1026
L2_total_cache_miss_rate = 0.2481
L2_total_cache_pending_hits = 1062
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=8392
icnt_total_pkts_simt_to_mem=8232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.0612
	minimum = 6
	maximum = 185
Network latency average = 16.4098
	minimum = 6
	maximum = 182
Slowest packet = 5707
Flit latency average = 16.0676
	minimum = 6
	maximum = 180
Slowest flit = 10977
Fragmentation average = 0.131649
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0315545
	minimum = 0 (at node 36)
	maximum = 0.0526416 (at node 20)
Accepted packet rate average = 0.0315545
	minimum = 0 (at node 36)
	maximum = 0.0526416 (at node 20)
Injected flit rate average = 0.0634141
	minimum = 0 (at node 36)
	maximum = 0.116727 (at node 20)
Accepted flit rate average= 0.0634141
	minimum = 0 (at node 36)
	maximum = 0.101469 (at node 20)
Injected packet length average = 2.00967
Accepted packet length average = 2.00967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6104 (2 samples)
	minimum = 6 (2 samples)
	maximum = 133.5 (2 samples)
Network latency average = 15.4367 (2 samples)
	minimum = 6 (2 samples)
	maximum = 120 (2 samples)
Flit latency average = 14.758 (2 samples)
	minimum = 6 (2 samples)
	maximum = 118 (2 samples)
Fragmentation average = 0.0658245 (2 samples)
	minimum = 0 (2 samples)
	maximum = 63 (2 samples)
Injected packet rate average = 0.0265429 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0453979 (2 samples)
Accepted packet rate average = 0.0265429 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0453979 (2 samples)
Injected flit rate average = 0.0534446 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.104252 (2 samples)
Accepted flit rate average = 0.0534446 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0863105 (2 samples)
Injected packet size average = 2.01352 (2 samples)
Accepted packet size average = 2.01352 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 622592 (inst/sec)
gpgpu_simulation_rate = 2845 (cycle/sec)
gpgpu_silicon_slowdown = 564850x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1120
gpu_sim_insn = 573440
gpu_ipc =     512.0000
gpu_tot_sim_cycle = 3965
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =     301.6474
gpu_tot_issued_cta = 192
gpu_occupancy = 37.2608% 
gpu_tot_occupancy = 36.0951% 
max_total_param_size = 0
gpu_stall_dramfull = 2806
gpu_stall_icnt2sh    = 10313
partiton_level_parallism =       1.8464
partiton_level_parallism_total  =       1.5647
partiton_level_parallism_util =       5.3854
partiton_level_parallism_util_total  =       5.4469
L2_BW  =     175.0119 GB/Sec
L2_BW_total  =     148.3077 GB/Sec
gpu_total_sim_rate=598016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19456
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19456

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
79, 79, 79, 79, 79, 79, 79, 80, 79, 79, 79, 79, 79, 79, 79, 80, 79, 79, 79, 79, 79, 79, 79, 80, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1212416
gpgpu_n_tot_w_icount = 37888
gpgpu_n_stall_shd_mem = 7987
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4618	W0_Idle:70955	W0_Scoreboard:33165	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:16330	WS1:16322	
dual_issue_nums: WS0:1307	WS1:1311	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221184 {72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 101 
maxmrqlatency = 589 
max_icnt2sh_latency = 63 
averagemflatency = 264 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 11 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4125 	1466 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1738 	2559 	1620 	115 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3268 	1488 	1096 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        282       327       381       406       216       214       201       217    none      none      none      none      none      none      none      none  
dram[1]:        287       343       379       403       215       199       204       209    none      none      none      none      none      none      none      none  
dram[2]:        293       332       374       399       215       213       202       217    none      none      none      none      none      none      none      none  
dram[3]:        301       333       372       393       218       202       205       211    none      none      none      none      none      none      none      none  
dram[4]:        303       346       388       418       207       207       198       221    none      none      none      none      none      none      none      none  
dram[5]:        315       336       389       409       203       208       205       217    none      none      none      none      none      none      none      none  
dram[6]:        300       333       379       402       209       210       199       222    none      none      none      none      none      none      none      none  
dram[7]:        304       329       365       385       203       208       206       217    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=5996 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2288
n_activity=2077 dram_eff=0.7472
bk0: 68a 6624i bk1: 68a 6492i bk2: 64a 6451i bk3: 64a 6325i bk4: 64a 5607i bk5: 64a 5616i bk6: 64a 5600i bk7: 64a 5723i bk8: 0a 6780i bk9: 0a 6781i bk10: 0a 6781i bk11: 0a 6782i bk12: 0a 6783i bk13: 0a 6784i bk14: 0a 6785i bk15: 0a 6786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.228774 
total_CMD = 6784 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 4756 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 6784 
n_nop = 5996 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.001769 
CoL_Bus_Util = 0.114387 
Either_Row_CoL_Bus_Util = 0.116156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.936468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6002 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2276
n_activity=2018 dram_eff=0.7651
bk0: 68a 6625i bk1: 64a 6518i bk2: 64a 6471i bk3: 64a 6355i bk4: 64a 5565i bk5: 64a 5572i bk6: 64a 5629i bk7: 64a 5696i bk8: 0a 6780i bk9: 0a 6780i bk10: 0a 6782i bk11: 0a 6783i bk12: 0a 6783i bk13: 0a 6784i bk14: 0a 6785i bk15: 0a 6788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.227594 
total_CMD = 6784 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 4795 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 6784 
n_nop = 6002 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.113797 
Either_Row_CoL_Bus_Util = 0.115271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.399175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=1985 dram_eff=0.7738
bk0: 64a 6654i bk1: 64a 6523i bk2: 64a 6462i bk3: 64a 6337i bk4: 64a 5611i bk5: 64a 5626i bk6: 64a 5609i bk7: 64a 5734i bk8: 0a 6779i bk9: 0a 6781i bk10: 0a 6781i bk11: 0a 6782i bk12: 0a 6783i bk13: 0a 6784i bk14: 0a 6784i bk15: 0a 6786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 4808 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.712412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=1966 dram_eff=0.7813
bk0: 64a 6654i bk1: 64a 6518i bk2: 64a 6473i bk3: 64a 6355i bk4: 64a 5562i bk5: 64a 5569i bk6: 64a 5626i bk7: 64a 5693i bk8: 0a 6780i bk9: 0a 6780i bk10: 0a 6782i bk11: 0a 6783i bk12: 0a 6783i bk13: 0a 6783i bk14: 0a 6785i bk15: 0a 6787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 4827 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.439564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=2004 dram_eff=0.7665
bk0: 64a 6661i bk1: 64a 6530i bk2: 64a 6436i bk3: 64a 6367i bk4: 64a 5633i bk5: 64a 5614i bk6: 64a 5625i bk7: 64a 5779i bk8: 0a 6779i bk9: 0a 6781i bk10: 0a 6781i bk11: 0a 6782i bk12: 0a 6783i bk13: 0a 6784i bk14: 0a 6784i bk15: 0a 6786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 4789 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.791569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=2010 dram_eff=0.7642
bk0: 64a 6663i bk1: 64a 6534i bk2: 64a 6464i bk3: 64a 6365i bk4: 64a 5635i bk5: 64a 5623i bk6: 64a 5632i bk7: 64a 5756i bk8: 0a 6779i bk9: 0a 6780i bk10: 0a 6782i bk11: 0a 6783i bk12: 0a 6784i bk13: 0a 6784i bk14: 0a 6784i bk15: 0a 6785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 4783 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.717129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7171
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=2004 dram_eff=0.7665
bk0: 64a 6661i bk1: 64a 6531i bk2: 64a 6437i bk3: 64a 6367i bk4: 64a 5633i bk5: 64a 5611i bk6: 64a 5623i bk7: 64a 5764i bk8: 0a 6779i bk9: 0a 6781i bk10: 0a 6781i bk11: 0a 6782i bk12: 0a 6783i bk13: 0a 6784i bk14: 0a 6784i bk15: 0a 6786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 4789 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.810879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6784 n_nop=6008 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2264
n_activity=2008 dram_eff=0.7649
bk0: 64a 6665i bk1: 64a 6535i bk2: 64a 6464i bk3: 64a 6365i bk4: 64a 5634i bk5: 64a 5624i bk6: 64a 5631i bk7: 64a 5756i bk8: 0a 6779i bk9: 0a 6780i bk10: 0a 6782i bk11: 0a 6782i bk12: 0a 6784i bk13: 0a 6784i bk14: 0a 6784i bk15: 0a 6784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.226415 
total_CMD = 6784 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 4785 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 6784 
n_nop = 6008 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.113208 
Either_Row_CoL_Bus_Util = 0.114387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.718455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 6204
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.1655
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=12588
icnt_total_pkts_simt_to_mem=12348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2566
	minimum = 6
	maximum = 185
Network latency average = 15.7138
	minimum = 6
	maximum = 182
Slowest packet = 5707
Flit latency average = 15.6087
	minimum = 6
	maximum = 180
Slowest flit = 10977
Fragmentation average = 0.087766
	minimum = 0
	maximum = 126
Injected packet rate average = 0.033962
	minimum = 0 (at node 36)
	maximum = 0.0552894 (at node 20)
Accepted packet rate average = 0.033962
	minimum = 0 (at node 36)
	maximum = 0.0552894 (at node 20)
Injected flit rate average = 0.0682524
	minimum = 0 (at node 36)
	maximum = 0.11879 (at node 20)
Accepted flit rate average= 0.0682524
	minimum = 0 (at node 36)
	maximum = 0.107842 (at node 20)
Injected packet length average = 2.00967
Accepted packet length average = 2.00967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8258 (3 samples)
	minimum = 6 (3 samples)
	maximum = 150.667 (3 samples)
Network latency average = 15.5291 (3 samples)
	minimum = 6 (3 samples)
	maximum = 140.667 (3 samples)
Flit latency average = 15.0416 (3 samples)
	minimum = 6 (3 samples)
	maximum = 138.667 (3 samples)
Fragmentation average = 0.0731383 (3 samples)
	minimum = 0 (3 samples)
	maximum = 84 (3 samples)
Injected packet rate average = 0.0290159 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0486951 (3 samples)
Accepted packet rate average = 0.0290159 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0486951 (3 samples)
Injected flit rate average = 0.0583805 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.109098 (3 samples)
Accepted flit rate average = 0.0583805 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0934876 (3 samples)
Injected packet size average = 2.01202 (3 samples)
Accepted packet size average = 2.01202 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 598016 (inst/sec)
gpgpu_simulation_rate = 1982 (cycle/sec)
gpgpu_silicon_slowdown = 810797x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 867
gpu_sim_insn = 573440
gpu_ipc =     661.4072
gpu_tot_sim_cycle = 4832
gpu_tot_sim_insn = 1769472
gpu_tot_ipc =     366.1987
gpu_tot_issued_cta = 256
gpu_occupancy = 35.8262% 
gpu_tot_occupancy = 36.0495% 
max_total_param_size = 0
gpu_stall_dramfull = 3869
gpu_stall_icnt2sh    = 14677
partiton_level_parallism =       2.3622
partiton_level_parallism_total  =       1.7078
partiton_level_parallism_util =       4.3948
partiton_level_parallism_util_total  =       5.1414
L2_BW  =     223.8958 GB/Sec
L2_BW_total  =     161.8704 GB/Sec
gpu_total_sim_rate=884736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28672
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0536
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
118, 118, 118, 118, 118, 118, 118, 120, 118, 118, 118, 118, 118, 118, 118, 120, 118, 118, 118, 118, 118, 118, 118, 120, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1802240
gpgpu_n_tot_w_icount = 56320
gpgpu_n_stall_shd_mem = 9512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5487	W0_Idle:77472	W0_Scoreboard:38772	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55296
single_issue_nums: WS0:23986	WS1:23908	
dual_issue_nums: WS0:2087	WS1:2126	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294912 {72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 101 
maxmrqlatency = 589 
max_icnt2sh_latency = 63 
averagemflatency = 246 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 13 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6171 	1468 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2561 	3391 	1944 	182 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4238 	1979 	1576 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        356       403       469       493       252       249       236       252    none      none      none      none      none      none      none      none  
dram[1]:        366       427       468       494       250       236       238       243    none      none      none      none      none      none      none      none  
dram[2]:        369       409       458       482       249       248       236       252    none      none      none      none      none      none      none      none  
dram[3]:        381       415       456       481       252       238       239       245    none      none      none      none      none      none      none      none  
dram[4]:        389       430       489       514       246       246       234       257    none      none      none      none      none      none      none      none  
dram[5]:        402       424       479       502       240       247       240       251    none      none      none      none      none      none      none      none  
dram[6]:        383       414       478       493       247       247       234       256    none      none      none      none      none      none      none      none  
dram[7]:        393       411       457       470       240       244       240       251    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7480 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1877
n_activity=2077 dram_eff=0.7472
bk0: 68a 8108i bk1: 68a 7976i bk2: 64a 7935i bk3: 64a 7809i bk4: 64a 7091i bk5: 64a 7100i bk6: 64a 7084i bk7: 64a 7207i bk8: 0a 8264i bk9: 0a 8265i bk10: 0a 8265i bk11: 0a 8266i bk12: 0a 8267i bk13: 0a 8268i bk14: 0a 8269i bk15: 0a 8270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.187712 
total_CMD = 8268 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 6240 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 8268 
n_nop = 7480 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.001451 
CoL_Bus_Util = 0.093856 
Either_Row_CoL_Bus_Util = 0.095307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.794025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.79403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7486 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1867
n_activity=2018 dram_eff=0.7651
bk0: 68a 8109i bk1: 64a 8002i bk2: 64a 7955i bk3: 64a 7839i bk4: 64a 7049i bk5: 64a 7056i bk6: 64a 7113i bk7: 64a 7180i bk8: 0a 8264i bk9: 0a 8264i bk10: 0a 8266i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8268i bk14: 0a 8269i bk15: 0a 8272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.186744 
total_CMD = 8268 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 6279 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 8268 
n_nop = 7486 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.001209 
CoL_Bus_Util = 0.093372 
Either_Row_CoL_Bus_Util = 0.094582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.353168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.35317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=1985 dram_eff=0.7738
bk0: 64a 8138i bk1: 64a 8007i bk2: 64a 7946i bk3: 64a 7821i bk4: 64a 7095i bk5: 64a 7110i bk6: 64a 7093i bk7: 64a 7218i bk8: 0a 8263i bk9: 0a 8265i bk10: 0a 8265i bk11: 0a 8266i bk12: 0a 8267i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 6292 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.610184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.61018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=1966 dram_eff=0.7813
bk0: 64a 8138i bk1: 64a 8002i bk2: 64a 7957i bk3: 64a 7839i bk4: 64a 7046i bk5: 64a 7053i bk6: 64a 7110i bk7: 64a 7177i bk8: 0a 8264i bk9: 0a 8264i bk10: 0a 8266i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8267i bk14: 0a 8269i bk15: 0a 8271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 6311 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.386309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.38631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=2004 dram_eff=0.7665
bk0: 64a 8145i bk1: 64a 8014i bk2: 64a 7920i bk3: 64a 7851i bk4: 64a 7117i bk5: 64a 7098i bk6: 64a 7109i bk7: 64a 7263i bk8: 0a 8263i bk9: 0a 8265i bk10: 0a 8265i bk11: 0a 8266i bk12: 0a 8267i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 6273 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.675133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.67513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=2010 dram_eff=0.7642
bk0: 64a 8147i bk1: 64a 8018i bk2: 64a 7948i bk3: 64a 7849i bk4: 64a 7119i bk5: 64a 7107i bk6: 64a 7116i bk7: 64a 7240i bk8: 0a 8263i bk9: 0a 8264i bk10: 0a 8266i bk11: 0a 8267i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 6267 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.614054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.61405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=2004 dram_eff=0.7665
bk0: 64a 8145i bk1: 64a 8015i bk2: 64a 7921i bk3: 64a 7851i bk4: 64a 7117i bk5: 64a 7095i bk6: 64a 7107i bk7: 64a 7248i bk8: 0a 8263i bk9: 0a 8265i bk10: 0a 8265i bk11: 0a 8266i bk12: 0a 8267i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 6273 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.690977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.69098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=7492 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1858
n_activity=2008 dram_eff=0.7649
bk0: 64a 8149i bk1: 64a 8019i bk2: 64a 7948i bk3: 64a 7849i bk4: 64a 7118i bk5: 64a 7108i bk6: 64a 7115i bk7: 64a 7240i bk8: 0a 8263i bk9: 0a 8264i bk10: 0a 8266i bk11: 0a 8266i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185776 
total_CMD = 8268 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 6269 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 8268 
n_nop = 7492 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.092888 
Either_Row_CoL_Bus_Util = 0.093856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.615143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.61514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 8252
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.1245
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=16684
icnt_total_pkts_simt_to_mem=16444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.6583
	minimum = 6
	maximum = 185
Network latency average = 15.3536
	minimum = 6
	maximum = 182
Slowest packet = 5707
Flit latency average = 15.3438
	minimum = 6
	maximum = 180
Slowest flit = 10977
Fragmentation average = 0.0839796
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0370668
	minimum = 0 (at node 36)
	maximum = 0.0597417 (at node 20)
Accepted packet rate average = 0.0370668
	minimum = 0 (at node 36)
	maximum = 0.0597417 (at node 20)
Injected flit rate average = 0.0744031
	minimum = 0 (at node 36)
	maximum = 0.126221 (at node 20)
Accepted flit rate average= 0.0744031
	minimum = 0 (at node 36)
	maximum = 0.117238 (at node 20)
Injected packet length average = 2.00727
Accepted packet length average = 2.00727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7839 (4 samples)
	minimum = 6 (4 samples)
	maximum = 159.25 (4 samples)
Network latency average = 15.4852 (4 samples)
	minimum = 6 (4 samples)
	maximum = 151 (4 samples)
Flit latency average = 15.1171 (4 samples)
	minimum = 6 (4 samples)
	maximum = 149 (4 samples)
Fragmentation average = 0.0758486 (4 samples)
	minimum = 0 (4 samples)
	maximum = 94.5 (4 samples)
Injected packet rate average = 0.0310286 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0514567 (4 samples)
Accepted packet rate average = 0.0310286 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0514567 (4 samples)
Injected flit rate average = 0.0623862 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.113379 (4 samples)
Accepted flit rate average = 0.0623862 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0994251 (4 samples)
Injected packet size average = 2.0106 (4 samples)
Accepted packet size average = 2.0106 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 884736 (inst/sec)
gpgpu_simulation_rate = 2416 (cycle/sec)
gpgpu_silicon_slowdown = 665149x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 2186
gpu_sim_insn = 360448
gpu_ipc =     164.8893
gpu_tot_sim_cycle = 7018
gpu_tot_sim_insn = 2129920
gpu_tot_ipc =     303.4939
gpu_tot_issued_cta = 320
gpu_occupancy = 29.4893% 
gpu_tot_occupancy = 34.1094% 
max_total_param_size = 0
gpu_stall_dramfull = 5657
gpu_stall_icnt2sh    = 18377
partiton_level_parallism =       4.2159
partiton_level_parallism_total  =       2.4890
partiton_level_parallism_util =       6.7123
partiton_level_parallism_util_total  =       5.8657
L2_BW  =     399.6017 GB/Sec
L2_BW_total  =     235.9201 GB/Sec
gpu_total_sim_rate=709973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34304
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0448
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34304

Total_core_cache_fail_stats:
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
142, 142, 142, 142, 142, 142, 142, 144, 142, 142, 142, 142, 142, 142, 142, 144, 142, 142, 142, 142, 142, 142, 142, 144, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 2162688
gpgpu_n_tot_w_icount = 67584
gpgpu_n_stall_shd_mem = 36889
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37995	W0_Idle:102975	W0_Scoreboard:43027	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66560
single_issue_nums: WS0:28614	WS1:28568	
dual_issue_nums: WS0:2589	WS1:2612	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 622592 {40:8192,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {72:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 63 
averagemflatency = 194 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15272 	1583 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2791 	6808 	5147 	2282 	336 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12440 	2565 	1891 	512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        434       478       571       591       610       556       605       550    none      none      none      none      none      none      none      none  
dram[1]:        447       516       568       595       538       524       524       534    none      none      none      none      none      none      none      none  
dram[2]:        448       487       553       575       612       553       609       550    none      none      none      none      none      none      none      none  
dram[3]:        463       497       547       575       539       526       525       535    none      none      none      none      none      none      none      none  
dram[4]:        472       512       592       614       607       554       607       555    none      none      none      none      none      none      none      none  
dram[5]:        490       510       582       603       528       535       525       542    none      none      none      none      none      none      none      none  
dram[6]:        467       492       584       587       614       555       614       554    none      none      none      none      none      none      none      none  
dram[7]:        482       496       563       569       528       532       526       542    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11220 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1292
n_activity=2077 dram_eff=0.7472
bk0: 68a 11848i bk1: 68a 11716i bk2: 64a 11675i bk3: 64a 11549i bk4: 64a 10831i bk5: 64a 10840i bk6: 64a 10824i bk7: 64a 10947i bk8: 0a 12004i bk9: 0a 12005i bk10: 0a 12005i bk11: 0a 12006i bk12: 0a 12007i bk13: 0a 12008i bk14: 0a 12009i bk15: 0a 12010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.129247 
total_CMD = 12008 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 9980 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 12008 
n_nop = 11220 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000999 
CoL_Bus_Util = 0.064624 
Either_Row_CoL_Bus_Util = 0.065623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.743587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11226 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1286
n_activity=2018 dram_eff=0.7651
bk0: 68a 11849i bk1: 64a 11742i bk2: 64a 11695i bk3: 64a 11579i bk4: 64a 10789i bk5: 64a 10796i bk6: 64a 10853i bk7: 64a 10920i bk8: 0a 12004i bk9: 0a 12004i bk10: 0a 12006i bk11: 0a 12007i bk12: 0a 12007i bk13: 0a 12008i bk14: 0a 12009i bk15: 0a 12012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.128581 
total_CMD = 12008 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 10019 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 12008 
n_nop = 11226 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000833 
CoL_Bus_Util = 0.064290 
Either_Row_CoL_Bus_Util = 0.065123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.440040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.44004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=1985 dram_eff=0.7738
bk0: 64a 11878i bk1: 64a 11747i bk2: 64a 11686i bk3: 64a 11561i bk4: 64a 10835i bk5: 64a 10850i bk6: 64a 10833i bk7: 64a 10958i bk8: 0a 12003i bk9: 0a 12005i bk10: 0a 12005i bk11: 0a 12006i bk12: 0a 12007i bk13: 0a 12008i bk14: 0a 12008i bk15: 0a 12010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 10032 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.617005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.61701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=1966 dram_eff=0.7813
bk0: 64a 11878i bk1: 64a 11742i bk2: 64a 11697i bk3: 64a 11579i bk4: 64a 10786i bk5: 64a 10793i bk6: 64a 10850i bk7: 64a 10917i bk8: 0a 12004i bk9: 0a 12004i bk10: 0a 12006i bk11: 0a 12007i bk12: 0a 12007i bk13: 0a 12007i bk14: 0a 12009i bk15: 0a 12011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 10051 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.462858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.46286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=2004 dram_eff=0.7665
bk0: 64a 11885i bk1: 64a 11754i bk2: 64a 11660i bk3: 64a 11591i bk4: 64a 10857i bk5: 64a 10838i bk6: 64a 10849i bk7: 64a 11003i bk8: 0a 12003i bk9: 0a 12005i bk10: 0a 12005i bk11: 0a 12006i bk12: 0a 12007i bk13: 0a 12008i bk14: 0a 12008i bk15: 0a 12010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 10013 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.661726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=2010 dram_eff=0.7642
bk0: 64a 11887i bk1: 64a 11758i bk2: 64a 11688i bk3: 64a 11589i bk4: 64a 10859i bk5: 64a 10847i bk6: 64a 10856i bk7: 64a 10980i bk8: 0a 12003i bk9: 0a 12004i bk10: 0a 12006i bk11: 0a 12007i bk12: 0a 12008i bk13: 0a 12008i bk14: 0a 12008i bk15: 0a 12009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 10007 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.619670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.61967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=2004 dram_eff=0.7665
bk0: 64a 11885i bk1: 64a 11755i bk2: 64a 11661i bk3: 64a 11591i bk4: 64a 10857i bk5: 64a 10835i bk6: 64a 10847i bk7: 64a 10988i bk8: 0a 12003i bk9: 0a 12005i bk10: 0a 12005i bk11: 0a 12006i bk12: 0a 12007i bk13: 0a 12008i bk14: 0a 12008i bk15: 0a 12010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 10013 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.672635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.67264
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12008 n_nop=11232 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1279
n_activity=2008 dram_eff=0.7649
bk0: 64a 11889i bk1: 64a 11759i bk2: 64a 11688i bk3: 64a 11589i bk4: 64a 10858i bk5: 64a 10848i bk6: 64a 10855i bk7: 64a 10980i bk8: 0a 12003i bk9: 0a 12004i bk10: 0a 12006i bk11: 0a 12006i bk12: 0a 12008i bk13: 0a 12008i bk14: 0a 12008i bk15: 0a 12008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127915 
total_CMD = 12008 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 10009 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 12008 
n_nop = 11232 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.063957 
Either_Row_CoL_Bus_Util = 0.064624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.620420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.62042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 17468
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=27948
icnt_total_pkts_simt_to_mem=33852
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8771
	minimum = 6
	maximum = 351
Network latency average = 16.4398
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.293
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0396725
	minimum = 0
	maximum = 126
Injected packet rate average = 0.054022
	minimum = 0 (at node 36)
	maximum = 0.0856657 (at node 20)
Accepted packet rate average = 0.054022
	minimum = 0 (at node 36)
	maximum = 0.0856657 (at node 20)
Injected flit rate average = 0.0955621
	minimum = 0 (at node 36)
	maximum = 0.14373 (at node 16)
Accepted flit rate average= 0.0955621
	minimum = 0 (at node 36)
	maximum = 0.164837 (at node 20)
Injected packet length average = 1.76895
Accepted packet length average = 1.76895
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6026 (5 samples)
	minimum = 6 (5 samples)
	maximum = 197.6 (5 samples)
Network latency average = 15.6761 (5 samples)
	minimum = 6 (5 samples)
	maximum = 181.8 (5 samples)
Flit latency average = 15.5523 (5 samples)
	minimum = 6 (5 samples)
	maximum = 180 (5 samples)
Fragmentation average = 0.0686134 (5 samples)
	minimum = 0 (5 samples)
	maximum = 100.8 (5 samples)
Injected packet rate average = 0.0356273 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0582985 (5 samples)
Accepted packet rate average = 0.0356273 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0582985 (5 samples)
Injected flit rate average = 0.0690214 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.119449 (5 samples)
Accepted flit rate average = 0.0690214 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.112507 (5 samples)
Injected packet size average = 1.93732 (5 samples)
Accepted packet size average = 1.93732 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 709973 (inst/sec)
gpgpu_simulation_rate = 2339 (cycle/sec)
gpgpu_silicon_slowdown = 687045x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 2105
gpu_sim_insn = 360448
gpu_ipc =     171.2342
gpu_tot_sim_cycle = 9123
gpu_tot_sim_insn = 2490368
gpu_tot_ipc =     272.9769
gpu_tot_issued_cta = 384
gpu_occupancy = 29.2850% 
gpu_tot_occupancy = 33.0336% 
max_total_param_size = 0
gpu_stall_dramfull = 7219
gpu_stall_icnt2sh    = 21251
partiton_level_parallism =       4.3781
partiton_level_parallism_total  =       2.9249
partiton_level_parallism_util =       6.8827
partiton_level_parallism_util_total  =       6.1811
L2_BW  =     414.9783 GB/Sec
L2_BW_total  =     277.2351 GB/Sec
gpu_total_sim_rate=498073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 39936
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0385
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39936

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 166, 166, 166, 166, 166, 166, 168, 166, 166, 166, 166, 166, 166, 166, 168, 166, 165, 165, 165, 165, 165, 166, 168, 44, 43, 43, 43, 43, 43, 43, 44, 
gpgpu_n_tot_thrd_icount = 2523136
gpgpu_n_tot_w_icount = 78848
gpgpu_n_stall_shd_mem = 63258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 20480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68705	W0_Idle:128501	W0_Scoreboard:46915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:33232	WS1:33230	
dual_issue_nums: WS0:3096	WS1:3097	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 950272 {40:16384,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 442368 {72:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163840 {8:20480,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 63 
averagemflatency = 181 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 7 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24438 	1633 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2961 	10408 	8071 	4544 	552 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20330 	3581 	2069 	644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        506       552       665       684       960       866       962       851    none      none      none      none      none      none      none      none  
dram[1]:        523       600       657       692       823       812       808       824    none      none      none      none      none      none      none      none  
dram[2]:        523       565       644       669       965       862       969       852    none      none      none      none      none      none      none      none  
dram[3]:        543       579       637       669       825       814       809       826    none      none      none      none      none      none      none      none  
dram[4]:        552       596       691       722       966       875       974       856    none      none      none      none      none      none      none      none  
dram[5]:        574       599       678       708       813       822       810       832    none      none      none      none      none      none      none      none  
dram[6]:        545       571       679       684       966       867       974       857    none      none      none      none      none      none      none      none  
dram[7]:        564       576       655       663       813       820       810       832    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14823 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09942
n_activity=2077 dram_eff=0.7472
bk0: 68a 15451i bk1: 68a 15319i bk2: 64a 15278i bk3: 64a 15152i bk4: 64a 14434i bk5: 64a 14443i bk6: 64a 14427i bk7: 64a 14550i bk8: 0a 15607i bk9: 0a 15608i bk10: 0a 15608i bk11: 0a 15609i bk12: 0a 15610i bk13: 0a 15611i bk14: 0a 15612i bk15: 0a 15613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.099417 
total_CMD = 15611 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 13583 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 15611 
n_nop = 14823 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.049709 
Either_Row_CoL_Bus_Util = 0.050477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.187176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.18718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14829 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0989
n_activity=2018 dram_eff=0.7651
bk0: 68a 15452i bk1: 64a 15345i bk2: 64a 15298i bk3: 64a 15182i bk4: 64a 14392i bk5: 64a 14399i bk6: 64a 14456i bk7: 64a 14523i bk8: 0a 15607i bk9: 0a 15607i bk10: 0a 15609i bk11: 0a 15610i bk12: 0a 15610i bk13: 0a 15611i bk14: 0a 15612i bk15: 0a 15615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098905 
total_CMD = 15611 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 13622 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 15611 
n_nop = 14829 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.049452 
Either_Row_CoL_Bus_Util = 0.050093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.953687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=1985 dram_eff=0.7738
bk0: 64a 15481i bk1: 64a 15350i bk2: 64a 15289i bk3: 64a 15164i bk4: 64a 14438i bk5: 64a 14453i bk6: 64a 14436i bk7: 64a 14561i bk8: 0a 15606i bk9: 0a 15608i bk10: 0a 15608i bk11: 0a 15609i bk12: 0a 15610i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 13635 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.089808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=1966 dram_eff=0.7813
bk0: 64a 15481i bk1: 64a 15345i bk2: 64a 15300i bk3: 64a 15182i bk4: 64a 14389i bk5: 64a 14396i bk6: 64a 14453i bk7: 64a 14520i bk8: 0a 15607i bk9: 0a 15607i bk10: 0a 15609i bk11: 0a 15610i bk12: 0a 15610i bk13: 0a 15610i bk14: 0a 15612i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 13654 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.971238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.97124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=2004 dram_eff=0.7665
bk0: 64a 15488i bk1: 64a 15357i bk2: 64a 15263i bk3: 64a 15194i bk4: 64a 14460i bk5: 64a 14441i bk6: 64a 14452i bk7: 64a 14606i bk8: 0a 15606i bk9: 0a 15608i bk10: 0a 15608i bk11: 0a 15609i bk12: 0a 15610i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 13616 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.124207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=2010 dram_eff=0.7642
bk0: 64a 15490i bk1: 64a 15361i bk2: 64a 15291i bk3: 64a 15192i bk4: 64a 14462i bk5: 64a 14450i bk6: 64a 14459i bk7: 64a 14583i bk8: 0a 15606i bk9: 0a 15607i bk10: 0a 15609i bk11: 0a 15610i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 13610 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.091858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09186
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=2004 dram_eff=0.7665
bk0: 64a 15488i bk1: 64a 15358i bk2: 64a 15264i bk3: 64a 15194i bk4: 64a 14460i bk5: 64a 14438i bk6: 64a 14450i bk7: 64a 14591i bk8: 0a 15606i bk9: 0a 15608i bk10: 0a 15608i bk11: 0a 15609i bk12: 0a 15610i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 13616 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.132599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=14835 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09839
n_activity=2008 dram_eff=0.7649
bk0: 64a 15492i bk1: 64a 15362i bk2: 64a 15291i bk3: 64a 15192i bk4: 64a 14461i bk5: 64a 14451i bk6: 64a 14458i bk7: 64a 14583i bk8: 0a 15606i bk9: 0a 15607i bk10: 0a 15609i bk11: 0a 15609i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.098392 
total_CMD = 15611 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 13612 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 15611 
n_nop = 14835 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.049709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.092435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 26684
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0385
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=39212
icnt_total_pkts_simt_to_mem=51260
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.9575
	minimum = 6
	maximum = 351
Network latency average = 16.6806
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.8483
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0259706
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0634804
	minimum = 0 (at node 36)
	maximum = 0.100155 (at node 20)
Accepted packet rate average = 0.0634804
	minimum = 0 (at node 36)
	maximum = 0.100155 (at node 20)
Injected flit rate average = 0.107615
	minimum = 0 (at node 36)
	maximum = 0.1629 (at node 0)
Accepted flit rate average= 0.107615
	minimum = 0 (at node 36)
	maximum = 0.191507 (at node 20)
Injected packet length average = 1.69525
Accepted packet length average = 1.69525
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3284 (6 samples)
	minimum = 6 (6 samples)
	maximum = 223.167 (6 samples)
Network latency average = 15.8435 (6 samples)
	minimum = 6 (6 samples)
	maximum = 202.333 (6 samples)
Flit latency average = 15.935 (6 samples)
	minimum = 6 (6 samples)
	maximum = 200.667 (6 samples)
Fragmentation average = 0.0615063 (6 samples)
	minimum = 0 (6 samples)
	maximum = 105 (6 samples)
Injected packet rate average = 0.0402695 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0652745 (6 samples)
Accepted packet rate average = 0.0402695 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0652745 (6 samples)
Injected flit rate average = 0.0754536 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.126691 (6 samples)
Accepted flit rate average = 0.0754536 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.125674 (6 samples)
Injected packet size average = 1.87372 (6 samples)
Accepted packet size average = 1.87372 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 498073 (inst/sec)
gpgpu_simulation_rate = 1824 (cycle/sec)
gpgpu_silicon_slowdown = 881030x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 996
gpu_sim_insn = 557056
gpu_ipc =     559.2932
gpu_tot_sim_cycle = 10119
gpu_tot_sim_insn = 3047424
gpu_tot_ipc =     301.1586
gpu_tot_issued_cta = 448
gpu_occupancy = 33.4241% 
gpu_tot_occupancy = 33.0723% 
max_total_param_size = 0
gpu_stall_dramfull = 9098
gpu_stall_icnt2sh    = 26055
partiton_level_parallism =       2.0562
partiton_level_parallism_total  =       2.8394
partiton_level_parallism_util =       4.0960
partiton_level_parallism_util_total  =       5.9647
L2_BW  =     194.8972 GB/Sec
L2_BW_total  =     269.1307 GB/Sec
gpu_total_sim_rate=609484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48640
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48640

Total_core_cache_fail_stats:
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
203, 203, 203, 203, 202, 203, 203, 204, 203, 202, 203, 202, 203, 203, 203, 205, 203, 202, 202, 202, 202, 202, 203, 205, 44, 43, 43, 43, 43, 43, 43, 44, 
gpgpu_n_tot_thrd_icount = 3080192
gpgpu_n_tot_w_icount = 96256
gpgpu_n_stall_shd_mem = 68650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 21504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74998	W0_Idle:136182	W0_Scoreboard:51687	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:95232
single_issue_nums: WS0:40494	WS1:40572	
dual_issue_nums: WS0:3817	WS1:3778	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1024000 {40:16384,72:5120,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516096 {72:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172032 {8:21504,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 63 
averagemflatency = 181 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26432 	1687 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3708 	11243 	8452 	4596 	584 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21429 	3900 	2572 	771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        587       636       773       794       996       901      1000       885    none      none      none      none      none      none      none      none  
dram[1]:        602       692       751       799       856       847       843       859    none      none      none      none      none      none      none      none  
dram[2]:        605       654       747       783      1001       897      1007       885    none      none      none      none      none      none      none      none  
dram[3]:        626       666       733       769       858       850       843       860    none      none      none      none      none      none      none      none  
dram[4]:        638       683       796       823      1001       909      1011       890    none      none      none      none      none      none      none      none  
dram[5]:        668       691       783       815       847       858       844       867    none      none      none      none      none      none      none      none  
dram[6]:        626       664       775       799      1001       902      1010       891    none      none      none      none      none      none      none      none  
dram[7]:        653       660       756       760       847       856       844       867    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16527 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08963
n_activity=2077 dram_eff=0.7472
bk0: 68a 17155i bk1: 68a 17023i bk2: 64a 16982i bk3: 64a 16856i bk4: 64a 16138i bk5: 64a 16147i bk6: 64a 16131i bk7: 64a 16254i bk8: 0a 17311i bk9: 0a 17312i bk10: 0a 17312i bk11: 0a 17313i bk12: 0a 17314i bk13: 0a 17315i bk14: 0a 17316i bk15: 0a 17317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.089633 
total_CMD = 17315 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 15287 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 17315 
n_nop = 16527 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000693 
CoL_Bus_Util = 0.044817 
Either_Row_CoL_Bus_Util = 0.045510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.676696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6767
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16533 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08917
n_activity=2018 dram_eff=0.7651
bk0: 68a 17156i bk1: 64a 17049i bk2: 64a 17002i bk3: 64a 16886i bk4: 64a 16096i bk5: 64a 16103i bk6: 64a 16160i bk7: 64a 16227i bk8: 0a 17311i bk9: 0a 17311i bk10: 0a 17313i bk11: 0a 17314i bk12: 0a 17314i bk13: 0a 17315i bk14: 0a 17316i bk15: 0a 17319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.089171 
total_CMD = 17315 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 15326 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 17315 
n_nop = 16533 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000578 
CoL_Bus_Util = 0.044586 
Either_Row_CoL_Bus_Util = 0.045163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.466186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=1985 dram_eff=0.7738
bk0: 64a 17185i bk1: 64a 17054i bk2: 64a 16993i bk3: 64a 16868i bk4: 64a 16142i bk5: 64a 16157i bk6: 64a 16140i bk7: 64a 16265i bk8: 0a 17310i bk9: 0a 17312i bk10: 0a 17312i bk11: 0a 17313i bk12: 0a 17314i bk13: 0a 17315i bk14: 0a 17315i bk15: 0a 17317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 15339 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.588912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=1966 dram_eff=0.7813
bk0: 64a 17185i bk1: 64a 17049i bk2: 64a 17004i bk3: 64a 16886i bk4: 64a 16093i bk5: 64a 16100i bk6: 64a 16157i bk7: 64a 16224i bk8: 0a 17311i bk9: 0a 17311i bk10: 0a 17313i bk11: 0a 17314i bk12: 0a 17314i bk13: 0a 17314i bk14: 0a 17316i bk15: 0a 17318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 15358 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.482010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=2004 dram_eff=0.7665
bk0: 64a 17192i bk1: 64a 17061i bk2: 64a 16967i bk3: 64a 16898i bk4: 64a 16164i bk5: 64a 16145i bk6: 64a 16156i bk7: 64a 16310i bk8: 0a 17310i bk9: 0a 17312i bk10: 0a 17312i bk11: 0a 17313i bk12: 0a 17314i bk13: 0a 17315i bk14: 0a 17315i bk15: 0a 17317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 15320 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.619925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61993
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=2010 dram_eff=0.7642
bk0: 64a 17194i bk1: 64a 17065i bk2: 64a 16995i bk3: 64a 16896i bk4: 64a 16166i bk5: 64a 16154i bk6: 64a 16163i bk7: 64a 16287i bk8: 0a 17310i bk9: 0a 17311i bk10: 0a 17313i bk11: 0a 17314i bk12: 0a 17315i bk13: 0a 17315i bk14: 0a 17315i bk15: 0a 17316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 15314 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.590759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59076
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=2004 dram_eff=0.7665
bk0: 64a 17192i bk1: 64a 17062i bk2: 64a 16968i bk3: 64a 16898i bk4: 64a 16164i bk5: 64a 16142i bk6: 64a 16154i bk7: 64a 16295i bk8: 0a 17310i bk9: 0a 17312i bk10: 0a 17312i bk11: 0a 17313i bk12: 0a 17314i bk13: 0a 17315i bk14: 0a 17315i bk15: 0a 17317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 15320 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.627491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17315 n_nop=16539 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08871
n_activity=2008 dram_eff=0.7649
bk0: 64a 17196i bk1: 64a 17066i bk2: 64a 16995i bk3: 64a 16896i bk4: 64a 16165i bk5: 64a 16155i bk6: 64a 16162i bk7: 64a 16287i bk8: 0a 17310i bk9: 0a 17311i bk10: 0a 17313i bk11: 0a 17313i bk12: 0a 17315i bk13: 0a 17315i bk14: 0a 17315i bk15: 0a 17315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088709 
total_CMD = 17315 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 15316 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 17315 
n_nop = 16539 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044355 
Either_Row_CoL_Bus_Util = 0.044817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.591279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 28732
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0357
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21504
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=43308
icnt_total_pkts_simt_to_mem=55356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.5037
	minimum = 6
	maximum = 351
Network latency average = 16.5393
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.6101
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0241543
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0616236
	minimum = 0 (at node 36)
	maximum = 0.0971582 (at node 20)
Accepted packet rate average = 0.0616236
	minimum = 0 (at node 36)
	maximum = 0.0971582 (at node 20)
Injected flit rate average = 0.105806
	minimum = 0 (at node 36)
	maximum = 0.157158 (at node 0)
Accepted flit rate average= 0.105806
	minimum = 0 (at node 36)
	maximum = 0.186381 (at node 20)
Injected packet length average = 1.71697
Accepted packet length average = 1.71697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.782 (7 samples)
	minimum = 6 (7 samples)
	maximum = 241.429 (7 samples)
Network latency average = 15.9429 (7 samples)
	minimum = 6 (7 samples)
	maximum = 217 (7 samples)
Flit latency average = 16.1743 (7 samples)
	minimum = 6 (7 samples)
	maximum = 215.429 (7 samples)
Fragmentation average = 0.0561703 (7 samples)
	minimum = 0 (7 samples)
	maximum = 108 (7 samples)
Injected packet rate average = 0.0433201 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0698293 (7 samples)
Accepted packet rate average = 0.0433201 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0698293 (7 samples)
Injected flit rate average = 0.0797897 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.131043 (7 samples)
Accepted flit rate average = 0.0797897 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.134346 (7 samples)
Injected packet size average = 1.84186 (7 samples)
Accepted packet size average = 1.84186 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 609484 (inst/sec)
gpgpu_simulation_rate = 2023 (cycle/sec)
gpgpu_silicon_slowdown = 794364x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 993
gpu_sim_insn = 557056
gpu_ipc =     560.9829
gpu_tot_sim_cycle = 11112
gpu_tot_sim_insn = 3604480
gpu_tot_ipc =     324.3773
gpu_tot_issued_cta = 512
gpu_occupancy = 33.9568% 
gpu_tot_occupancy = 33.1514% 
max_total_param_size = 0
gpu_stall_dramfull = 10894
gpu_stall_icnt2sh    = 30277
partiton_level_parallism =       2.0624
partiton_level_parallism_total  =       2.7700
partiton_level_parallism_util =       4.2756
partiton_level_parallism_util_total  =       5.8119
L2_BW  =     195.4860 GB/Sec
L2_BW_total  =     262.5496 GB/Sec
gpu_total_sim_rate=600746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57344
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 55808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 57344

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
239, 240, 240, 240, 238, 240, 239, 241, 239, 238, 240, 238, 240, 240, 240, 242, 239, 239, 238, 239, 239, 238, 240, 242, 44, 43, 43, 43, 43, 43, 43, 44, 
gpgpu_n_tot_thrd_icount = 3637248
gpgpu_n_tot_w_icount = 113664
gpgpu_n_stall_shd_mem = 74038
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81912	W0_Idle:143812	W0_Scoreboard:55616	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112640
single_issue_nums: WS0:47728	WS1:47812	
dual_issue_nums: WS0:4552	WS1:4510	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1097728 {40:16384,72:6144,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589824 {72:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 65 
averagemflatency = 180 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28461 	1706 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4281 	12176 	8941 	4641 	592 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22518 	4428 	2878 	895 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        667       713       879       894      1030       935      1037       919    none      none      none      none      none      none      none      none  
dram[1]:        681       775       848       896       891       883       877       895    none      none      none      none      none      none      none      none  
dram[2]:        685       733       844       880      1036       931      1044       919    none      none      none      none      none      none      none      none  
dram[3]:        707       750       827       868       892       886       877       896    none      none      none      none      none      none      none      none  
dram[4]:        723       770       901       931      1037       943      1048       924    none      none      none      none      none      none      none      none  
dram[5]:        758       779       890       916       881       893       878       902    none      none      none      none      none      none      none      none  
dram[6]:        708       752       876       910      1036       936      1046       925    none      none      none      none      none      none      none      none  
dram[7]:        739       747       860       864       881       892       878       902    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18226 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08162
n_activity=2077 dram_eff=0.7472
bk0: 68a 18854i bk1: 68a 18722i bk2: 64a 18681i bk3: 64a 18555i bk4: 64a 17837i bk5: 64a 17846i bk6: 64a 17830i bk7: 64a 17953i bk8: 0a 19010i bk9: 0a 19011i bk10: 0a 19011i bk11: 0a 19012i bk12: 0a 19013i bk13: 0a 19014i bk14: 0a 19015i bk15: 0a 19016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.081624 
total_CMD = 19014 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 16986 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 19014 
n_nop = 18226 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000631 
CoL_Bus_Util = 0.040812 
Either_Row_CoL_Bus_Util = 0.041443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.258809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18232 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0812
n_activity=2018 dram_eff=0.7651
bk0: 68a 18855i bk1: 64a 18748i bk2: 64a 18701i bk3: 64a 18585i bk4: 64a 17795i bk5: 64a 17802i bk6: 64a 17859i bk7: 64a 17926i bk8: 0a 19010i bk9: 0a 19010i bk10: 0a 19012i bk11: 0a 19013i bk12: 0a 19013i bk13: 0a 19014i bk14: 0a 19015i bk15: 0a 19018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.081203 
total_CMD = 19014 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 17025 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 19014 
n_nop = 18232 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.040602 
Either_Row_CoL_Bus_Util = 0.041128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.067109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=1985 dram_eff=0.7738
bk0: 64a 18884i bk1: 64a 18753i bk2: 64a 18692i bk3: 64a 18567i bk4: 64a 17841i bk5: 64a 17856i bk6: 64a 17839i bk7: 64a 17964i bk8: 0a 19009i bk9: 0a 19011i bk10: 0a 19011i bk11: 0a 19012i bk12: 0a 19013i bk13: 0a 19014i bk14: 0a 19014i bk15: 0a 19016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 17038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.178868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=1966 dram_eff=0.7813
bk0: 64a 18884i bk1: 64a 18748i bk2: 64a 18703i bk3: 64a 18585i bk4: 64a 17792i bk5: 64a 17799i bk6: 64a 17856i bk7: 64a 17923i bk8: 0a 19010i bk9: 0a 19010i bk10: 0a 19012i bk11: 0a 19013i bk12: 0a 19013i bk13: 0a 19013i bk14: 0a 19015i bk15: 0a 19017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 17057 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.081519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=2004 dram_eff=0.7665
bk0: 64a 18891i bk1: 64a 18760i bk2: 64a 18666i bk3: 64a 18597i bk4: 64a 17863i bk5: 64a 17844i bk6: 64a 17855i bk7: 64a 18009i bk8: 0a 19009i bk9: 0a 19011i bk10: 0a 19011i bk11: 0a 19012i bk12: 0a 19013i bk13: 0a 19014i bk14: 0a 19014i bk15: 0a 19016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 17019 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.207110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=2010 dram_eff=0.7642
bk0: 64a 18893i bk1: 64a 18764i bk2: 64a 18694i bk3: 64a 18595i bk4: 64a 17865i bk5: 64a 17853i bk6: 64a 17862i bk7: 64a 17986i bk8: 0a 19009i bk9: 0a 19010i bk10: 0a 19012i bk11: 0a 19013i bk12: 0a 19014i bk13: 0a 19014i bk14: 0a 19014i bk15: 0a 19015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 17013 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.180551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18055
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=2004 dram_eff=0.7665
bk0: 64a 18891i bk1: 64a 18761i bk2: 64a 18667i bk3: 64a 18597i bk4: 64a 17863i bk5: 64a 17841i bk6: 64a 17853i bk7: 64a 17994i bk8: 0a 19009i bk9: 0a 19011i bk10: 0a 19011i bk11: 0a 19012i bk12: 0a 19013i bk13: 0a 19014i bk14: 0a 19014i bk15: 0a 19016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 17019 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.214000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19014 n_nop=18238 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08078
n_activity=2008 dram_eff=0.7649
bk0: 64a 18895i bk1: 64a 18765i bk2: 64a 18694i bk3: 64a 18595i bk4: 64a 17864i bk5: 64a 17854i bk6: 64a 17861i bk7: 64a 17986i bk8: 0a 19009i bk9: 0a 19010i bk10: 0a 19012i bk11: 0a 19012i bk12: 0a 19014i bk13: 0a 19014i bk14: 0a 19014i bk15: 0a 19014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080783 
total_CMD = 19014 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 17015 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 19014 
n_nop = 18238 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040391 
Either_Row_CoL_Bus_Util = 0.040812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.181025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 30780
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0334
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=47404
icnt_total_pkts_simt_to_mem=59452
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1554
	minimum = 6
	maximum = 351
Network latency average = 16.462
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.4221
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0225471
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0601172
	minimum = 0 (at node 36)
	maximum = 0.0947266 (at node 20)
Accepted packet rate average = 0.0601172
	minimum = 0 (at node 36)
	maximum = 0.0947266 (at node 20)
Injected flit rate average = 0.104352
	minimum = 0 (at node 36)
	maximum = 0.15249 (at node 0)
Accepted flit rate average= 0.104352
	minimum = 0 (at node 36)
	maximum = 0.182227 (at node 20)
Injected packet length average = 1.7358
Accepted packet length average = 1.7358
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0787 (8 samples)
	minimum = 6 (8 samples)
	maximum = 255.125 (8 samples)
Network latency average = 16.0078 (8 samples)
	minimum = 6 (8 samples)
	maximum = 228 (8 samples)
Flit latency average = 16.3302 (8 samples)
	minimum = 6 (8 samples)
	maximum = 226.5 (8 samples)
Fragmentation average = 0.0519674 (8 samples)
	minimum = 0 (8 samples)
	maximum = 110.25 (8 samples)
Injected packet rate average = 0.0454197 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0729415 (8 samples)
Accepted packet rate average = 0.0454197 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0729415 (8 samples)
Injected flit rate average = 0.0828599 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.133724 (8 samples)
Accepted flit rate average = 0.0828599 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.140331 (8 samples)
Injected packet size average = 1.82432 (8 samples)
Accepted packet size average = 1.82432 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 600746 (inst/sec)
gpgpu_simulation_rate = 1852 (cycle/sec)
gpgpu_silicon_slowdown = 867710x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 847
gpu_sim_insn = 589824
gpu_ipc =     696.3683
gpu_tot_sim_cycle = 11959
gpu_tot_sim_insn = 4194304
gpu_tot_ipc =     350.7236
gpu_tot_issued_cta = 576
gpu_occupancy = 35.1681% 
gpu_tot_occupancy = 33.2974% 
max_total_param_size = 0
gpu_stall_dramfull = 12658
gpu_stall_icnt2sh    = 34289
partiton_level_parallism =       2.4179
partiton_level_parallism_total  =       2.7450
partiton_level_parallism_util =       5.1200
partiton_level_parallism_util_total  =       5.7633
L2_BW  =     229.1826 GB/Sec
L2_BW_total  =     260.1864 GB/Sec
gpu_total_sim_rate=699050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66560
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66560

Total_core_cache_fail_stats:
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
278, 279, 279, 279, 277, 279, 278, 280, 277, 276, 278, 276, 279, 279, 279, 281, 278, 278, 277, 278, 278, 277, 279, 280, 44, 43, 43, 43, 43, 43, 43, 44, 
gpgpu_n_tot_thrd_icount = 4227072
gpgpu_n_tot_w_icount = 132096
gpgpu_n_stall_shd_mem = 77085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 23552
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84352	W0_Idle:151252	W0_Scoreboard:58792	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:131072
single_issue_nums: WS0:55502	WS1:55598	
dual_issue_nums: WS0:5273	WS1:5225	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1171456 {40:16384,72:7168,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 663552 {72:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188416 {8:23552,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 65 
averagemflatency = 178 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30491 	1724 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4744 	13073 	9572 	4678 	612 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23632 	4904 	3222 	1009 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        744       791       977       997      1066       969      1072       953    none      none      none      none      none      none      none      none  
dram[1]:        762       863       947       998       925       918       911       930    none      none      none      none      none      none      none      none  
dram[2]:        765       813       943       978      1071       965      1080       953    none      none      none      none      none      none      none      none  
dram[3]:        788       834       917       967       926       921       911       932    none      none      none      none      none      none      none      none  
dram[4]:        807       854      1008      1038      1073       978      1085       959    none      none      none      none      none      none      none      none  
dram[5]:        847       868       989      1022       916       928       913       937    none      none      none      none      none      none      none      none  
dram[6]:        791       834       985      1017      1076       971      1086       959    none      none      none      none      none      none      none      none  
dram[7]:        822       833       954       962       915       927       912       938    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19676 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07584
n_activity=2077 dram_eff=0.7472
bk0: 68a 20304i bk1: 68a 20172i bk2: 64a 20131i bk3: 64a 20005i bk4: 64a 19287i bk5: 64a 19296i bk6: 64a 19280i bk7: 64a 19403i bk8: 0a 20460i bk9: 0a 20461i bk10: 0a 20461i bk11: 0a 20462i bk12: 0a 20463i bk13: 0a 20464i bk14: 0a 20465i bk15: 0a 20466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075841 
total_CMD = 20464 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 18436 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 20464 
n_nop = 19676 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000586 
CoL_Bus_Util = 0.037920 
Either_Row_CoL_Bus_Util = 0.038507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.957047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19682 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07545
n_activity=2018 dram_eff=0.7651
bk0: 68a 20305i bk1: 64a 20198i bk2: 64a 20151i bk3: 64a 20035i bk4: 64a 19245i bk5: 64a 19252i bk6: 64a 19309i bk7: 64a 19376i bk8: 0a 20460i bk9: 0a 20460i bk10: 0a 20462i bk11: 0a 20463i bk12: 0a 20463i bk13: 0a 20464i bk14: 0a 20465i bk15: 0a 20468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075450 
total_CMD = 20464 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 18475 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 20464 
n_nop = 19682 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000489 
CoL_Bus_Util = 0.037725 
Either_Row_CoL_Bus_Util = 0.038213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.778929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77893
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=1985 dram_eff=0.7738
bk0: 64a 20334i bk1: 64a 20203i bk2: 64a 20142i bk3: 64a 20017i bk4: 64a 19291i bk5: 64a 19306i bk6: 64a 19289i bk7: 64a 19414i bk8: 0a 20459i bk9: 0a 20461i bk10: 0a 20461i bk11: 0a 20462i bk12: 0a 20463i bk13: 0a 20464i bk14: 0a 20464i bk15: 0a 20466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 18488 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.882770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=1966 dram_eff=0.7813
bk0: 64a 20334i bk1: 64a 20198i bk2: 64a 20153i bk3: 64a 20035i bk4: 64a 19242i bk5: 64a 19249i bk6: 64a 19306i bk7: 64a 19373i bk8: 0a 20460i bk9: 0a 20460i bk10: 0a 20462i bk11: 0a 20463i bk12: 0a 20463i bk13: 0a 20463i bk14: 0a 20465i bk15: 0a 20467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 18507 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.792318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=2004 dram_eff=0.7665
bk0: 64a 20341i bk1: 64a 20210i bk2: 64a 20116i bk3: 64a 20047i bk4: 64a 19313i bk5: 64a 19294i bk6: 64a 19305i bk7: 64a 19459i bk8: 0a 20459i bk9: 0a 20461i bk10: 0a 20461i bk11: 0a 20462i bk12: 0a 20463i bk13: 0a 20464i bk14: 0a 20464i bk15: 0a 20466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 18469 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.909011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=2010 dram_eff=0.7642
bk0: 64a 20343i bk1: 64a 20214i bk2: 64a 20144i bk3: 64a 20045i bk4: 64a 19315i bk5: 64a 19303i bk6: 64a 19312i bk7: 64a 19436i bk8: 0a 20459i bk9: 0a 20460i bk10: 0a 20462i bk11: 0a 20463i bk12: 0a 20464i bk13: 0a 20464i bk14: 0a 20464i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 18463 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.884333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=2004 dram_eff=0.7665
bk0: 64a 20341i bk1: 64a 20211i bk2: 64a 20117i bk3: 64a 20047i bk4: 64a 19313i bk5: 64a 19291i bk6: 64a 19303i bk7: 64a 19444i bk8: 0a 20459i bk9: 0a 20461i bk10: 0a 20461i bk11: 0a 20462i bk12: 0a 20463i bk13: 0a 20464i bk14: 0a 20464i bk15: 0a 20466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 18469 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.915412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20464 n_nop=19688 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07506
n_activity=2008 dram_eff=0.7649
bk0: 64a 20345i bk1: 64a 20215i bk2: 64a 20144i bk3: 64a 20045i bk4: 64a 19314i bk5: 64a 19304i bk6: 64a 19311i bk7: 64a 19436i bk8: 0a 20459i bk9: 0a 20460i bk10: 0a 20462i bk11: 0a 20462i bk12: 0a 20464i bk13: 0a 20464i bk14: 0a 20464i bk15: 0a 20464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.075059 
total_CMD = 20464 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 18465 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 20464 
n_nop = 19688 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.037529 
Either_Row_CoL_Bus_Util = 0.037920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.884773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 32828
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0313
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23552
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=51500
icnt_total_pkts_simt_to_mem=63548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.873
	minimum = 6
	maximum = 351
Network latency average = 16.4032
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.2691
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0211557
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0595762
	minimum = 0 (at node 36)
	maximum = 0.0938251 (at node 20)
Accepted packet rate average = 0.0595762
	minimum = 0 (at node 36)
	maximum = 0.0938251 (at node 20)
Injected flit rate average = 0.104395
	minimum = 0 (at node 36)
	maximum = 0.150402 (at node 0)
Accepted flit rate average= 0.104395
	minimum = 0 (at node 36)
	maximum = 0.180936 (at node 20)
Injected packet length average = 1.75228
Accepted packet length average = 1.75228
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.278 (9 samples)
	minimum = 6 (9 samples)
	maximum = 265.778 (9 samples)
Network latency average = 16.0517 (9 samples)
	minimum = 6 (9 samples)
	maximum = 236.556 (9 samples)
Flit latency average = 16.4346 (9 samples)
	minimum = 6 (9 samples)
	maximum = 235.111 (9 samples)
Fragmentation average = 0.0485439 (9 samples)
	minimum = 0 (9 samples)
	maximum = 112 (9 samples)
Injected packet rate average = 0.0469927 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0752619 (9 samples)
Accepted packet rate average = 0.0469927 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0752619 (9 samples)
Injected flit rate average = 0.0852527 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.135577 (9 samples)
Accepted flit rate average = 0.0852527 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.144843 (9 samples)
Injected packet size average = 1.81417 (9 samples)
Accepted packet size average = 1.81417 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 699050 (inst/sec)
gpgpu_simulation_rate = 1993 (cycle/sec)
gpgpu_silicon_slowdown = 806322x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 853
gpu_sim_insn = 589824
gpu_ipc =     691.4701
gpu_tot_sim_cycle = 12812
gpu_tot_sim_insn = 4784128
gpu_tot_ipc =     373.4099
gpu_tot_issued_cta = 640
gpu_occupancy = 35.1877% 
gpu_tot_occupancy = 33.4269% 
max_total_param_size = 0
gpu_stall_dramfull = 14566
gpu_stall_icnt2sh    = 38444
partiton_level_parallism =       2.4009
partiton_level_parallism_total  =       2.7221
partiton_level_parallism_util =       5.2513
partiton_level_parallism_util_total  =       5.7305
L2_BW  =     227.5705 GB/Sec
L2_BW_total  =     258.0149 GB/Sec
gpu_total_sim_rate=683446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75776
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75776

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
317, 318, 318, 318, 316, 318, 317, 319, 316, 315, 317, 315, 318, 318, 318, 320, 317, 317, 316, 317, 317, 316, 318, 319, 44, 43, 43, 43, 43, 43, 43, 44, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 80214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87074	W0_Idle:158369	W0_Scoreboard:62519	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149504
single_issue_nums: WS0:63272	WS1:63368	
dual_issue_nums: WS0:5996	WS1:5948	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245184 {40:16384,72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {72:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 65 
averagemflatency = 178 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32523 	1740 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5156 	13955 	10189 	4796 	631 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24714 	5305 	3699 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        827       869      1089      1100      1105      1004      1112       988    none      none      none      none      none      none      none      none  
dram[1]:        848       951      1056      1099       960       952       945       965    none      none      none      none      none      none      none      none  
dram[2]:        849       893      1048      1078      1109      1000      1120       988    none      none      none      none      none      none      none      none  
dram[3]:        873       923      1017      1070       961       955       946       967    none      none      none      none      none      none      none      none  
dram[4]:        896       944      1117      1147      1111      1013      1125       994    none      none      none      none      none      none      none      none  
dram[5]:        931       961      1093      1124       950       963       947       972    none      none      none      none      none      none      none      none  
dram[6]:        876       920      1087      1122      1113      1006      1123       994    none      none      none      none      none      none      none      none  
dram[7]:        904       924      1055      1063       950       962       947       972    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21135 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07079
n_activity=2077 dram_eff=0.7472
bk0: 68a 21763i bk1: 68a 21631i bk2: 64a 21590i bk3: 64a 21464i bk4: 64a 20746i bk5: 64a 20755i bk6: 64a 20739i bk7: 64a 20862i bk8: 0a 21919i bk9: 0a 21920i bk10: 0a 21920i bk11: 0a 21921i bk12: 0a 21922i bk13: 0a 21923i bk14: 0a 21924i bk15: 0a 21925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070793 
total_CMD = 21923 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 19895 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 21923 
n_nop = 21135 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000547 
CoL_Bus_Util = 0.035397 
Either_Row_CoL_Bus_Util = 0.035944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.693701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21141 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07043
n_activity=2018 dram_eff=0.7651
bk0: 68a 21764i bk1: 64a 21657i bk2: 64a 21610i bk3: 64a 21494i bk4: 64a 20704i bk5: 64a 20711i bk6: 64a 20768i bk7: 64a 20835i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21921i bk11: 0a 21922i bk12: 0a 21922i bk13: 0a 21923i bk14: 0a 21924i bk15: 0a 21927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070428 
total_CMD = 21923 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 19934 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 21923 
n_nop = 21141 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000456 
CoL_Bus_Util = 0.035214 
Either_Row_CoL_Bus_Util = 0.035670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.527437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=1985 dram_eff=0.7738
bk0: 64a 21793i bk1: 64a 21662i bk2: 64a 21601i bk3: 64a 21476i bk4: 64a 20750i bk5: 64a 20765i bk6: 64a 20748i bk7: 64a 20873i bk8: 0a 21918i bk9: 0a 21920i bk10: 0a 21920i bk11: 0a 21921i bk12: 0a 21922i bk13: 0a 21923i bk14: 0a 21923i bk15: 0a 21925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 19947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.624367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=1966 dram_eff=0.7813
bk0: 64a 21793i bk1: 64a 21657i bk2: 64a 21612i bk3: 64a 21494i bk4: 64a 20701i bk5: 64a 20708i bk6: 64a 20765i bk7: 64a 20832i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21921i bk11: 0a 21922i bk12: 0a 21922i bk13: 0a 21922i bk14: 0a 21924i bk15: 0a 21926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 19966 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.539935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=2004 dram_eff=0.7665
bk0: 64a 21800i bk1: 64a 21669i bk2: 64a 21575i bk3: 64a 21506i bk4: 64a 20772i bk5: 64a 20753i bk6: 64a 20764i bk7: 64a 20918i bk8: 0a 21918i bk9: 0a 21920i bk10: 0a 21920i bk11: 0a 21921i bk12: 0a 21922i bk13: 0a 21923i bk14: 0a 21923i bk15: 0a 21925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 19928 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.648862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=2010 dram_eff=0.7642
bk0: 64a 21802i bk1: 64a 21673i bk2: 64a 21603i bk3: 64a 21504i bk4: 64a 20774i bk5: 64a 20762i bk6: 64a 20771i bk7: 64a 20895i bk8: 0a 21918i bk9: 0a 21919i bk10: 0a 21921i bk11: 0a 21922i bk12: 0a 21923i bk13: 0a 21923i bk14: 0a 21923i bk15: 0a 21924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 19922 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.625827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=2004 dram_eff=0.7665
bk0: 64a 21800i bk1: 64a 21670i bk2: 64a 21576i bk3: 64a 21506i bk4: 64a 20772i bk5: 64a 20750i bk6: 64a 20762i bk7: 64a 20903i bk8: 0a 21918i bk9: 0a 21920i bk10: 0a 21920i bk11: 0a 21921i bk12: 0a 21922i bk13: 0a 21923i bk14: 0a 21923i bk15: 0a 21925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 19928 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.654837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21923 n_nop=21147 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07006
n_activity=2008 dram_eff=0.7649
bk0: 64a 21804i bk1: 64a 21674i bk2: 64a 21603i bk3: 64a 21504i bk4: 64a 20773i bk5: 64a 20763i bk6: 64a 20770i bk7: 64a 20895i bk8: 0a 21918i bk9: 0a 21919i bk10: 0a 21921i bk11: 0a 21921i bk12: 0a 21923i bk13: 0a 21923i bk14: 0a 21923i bk15: 0a 21923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.070063 
total_CMD = 21923 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 19924 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 21923 
n_nop = 21147 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.035032 
Either_Row_CoL_Bus_Util = 0.035397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.626237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62624

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 34876
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0294
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=55596
icnt_total_pkts_simt_to_mem=67644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.7091
	minimum = 6
	maximum = 351
Network latency average = 16.3917
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.1749
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0199421
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0590768
	minimum = 0 (at node 36)
	maximum = 0.0929957 (at node 20)
Accepted packet rate average = 0.0590768
	minimum = 0 (at node 36)
	maximum = 0.0929957 (at node 20)
Injected flit rate average = 0.104379
	minimum = 0 (at node 36)
	maximum = 0.150589 (at node 20)
Accepted flit rate average= 0.104379
	minimum = 0 (at node 36)
	maximum = 0.179724 (at node 20)
Injected packet length average = 1.76683
Accepted packet length average = 1.76683
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4211 (10 samples)
	minimum = 6 (10 samples)
	maximum = 274.3 (10 samples)
Network latency average = 16.0857 (10 samples)
	minimum = 6 (10 samples)
	maximum = 243.4 (10 samples)
Flit latency average = 16.5086 (10 samples)
	minimum = 6 (10 samples)
	maximum = 242 (10 samples)
Fragmentation average = 0.0456837 (10 samples)
	minimum = 0 (10 samples)
	maximum = 113.4 (10 samples)
Injected packet rate average = 0.0482011 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0770353 (10 samples)
Accepted packet rate average = 0.0482011 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0770353 (10 samples)
Injected flit rate average = 0.0871653 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.137078 (10 samples)
Accepted flit rate average = 0.0871653 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.148331 (10 samples)
Injected packet size average = 1.80837 (10 samples)
Accepted packet size average = 1.80837 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 683446 (inst/sec)
gpgpu_simulation_rate = 1830 (cycle/sec)
gpgpu_silicon_slowdown = 878142x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 851
gpu_sim_insn = 540672
gpu_ipc =     635.3373
gpu_tot_sim_cycle = 13663
gpu_tot_sim_insn = 5324800
gpu_tot_ipc =     389.7241
gpu_tot_issued_cta = 704
gpu_occupancy = 35.0943% 
gpu_tot_occupancy = 33.5342% 
max_total_param_size = 0
gpu_stall_dramfull = 16539
gpu_stall_icnt2sh    = 42980
partiton_level_parallism =       2.4066
partiton_level_parallism_total  =       2.7025
partiton_level_parallism_util =       5.1717
partiton_level_parallism_util_total  =       5.6964
L2_BW  =     228.1053 GB/Sec
L2_BW_total  =     256.1520 GB/Sec
gpu_total_sim_rate=760685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 84480
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84480

Total_core_cache_fail_stats:
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
351, 352, 352, 353, 350, 353, 352, 353, 351, 349, 352, 350, 353, 352, 352, 355, 351, 350, 350, 350, 351, 349, 352, 353, 78, 76, 77, 77, 77, 76, 77, 78, 
gpgpu_n_tot_thrd_icount = 5357568
gpgpu_n_tot_w_icount = 167424
gpgpu_n_stall_shd_mem = 83691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11264
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90423	W0_Idle:165929	W0_Scoreboard:65932	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:166400
single_issue_nums: WS0:71150	WS1:71250	
dual_issue_nums: WS0:6281	WS1:6231	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90112 {8:11264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1318912 {40:16384,72:9216,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 811008 {72:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 65 
averagemflatency = 177 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 8 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34512 	1799 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5507 	14780 	10914 	4915 	658 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25793 	5738 	4098 	1233 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        907       948      1195      1203      1143      1041      1152      1022    none      none      none      none      none      none      none      none  
dram[1]:        931      1040      1157      1205       994       988       980      1000    none      none      none      none      none      none      none      none  
dram[2]:        929       973      1147      1175      1147      1036      1160      1022    none      none      none      none      none      none      none      none  
dram[3]:        957      1012      1112      1178       995       990       980      1003    none      none      none      none      none      none      none      none  
dram[4]:        985      1031      1231      1256      1152      1052      1166      1029    none      none      none      none      none      none      none      none  
dram[5]:       1027      1052      1206      1234       985       997       981      1007    none      none      none      none      none      none      none      none  
dram[6]:        965      1003      1203      1225      1155      1042      1168      1029    none      none      none      none      none      none      none      none  
dram[7]:        996      1011      1165      1169       984       997       981      1007    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22592 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06638
n_activity=2077 dram_eff=0.7472
bk0: 68a 23220i bk1: 68a 23088i bk2: 64a 23047i bk3: 64a 22921i bk4: 64a 22203i bk5: 64a 22212i bk6: 64a 22196i bk7: 64a 22319i bk8: 0a 23376i bk9: 0a 23377i bk10: 0a 23377i bk11: 0a 23378i bk12: 0a 23379i bk13: 0a 23380i bk14: 0a 23381i bk15: 0a 23382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066382 
total_CMD = 23380 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 21352 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 23380 
n_nop = 22592 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.033191 
Either_Row_CoL_Bus_Util = 0.033704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.463516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.46352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22598 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06604
n_activity=2018 dram_eff=0.7651
bk0: 68a 23221i bk1: 64a 23114i bk2: 64a 23067i bk3: 64a 22951i bk4: 64a 22161i bk5: 64a 22168i bk6: 64a 22225i bk7: 64a 22292i bk8: 0a 23376i bk9: 0a 23376i bk10: 0a 23378i bk11: 0a 23379i bk12: 0a 23379i bk13: 0a 23380i bk14: 0a 23381i bk15: 0a 23384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066039 
total_CMD = 23380 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 21391 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 23380 
n_nop = 22598 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000428 
CoL_Bus_Util = 0.033020 
Either_Row_CoL_Bus_Util = 0.033447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.307613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=1985 dram_eff=0.7738
bk0: 64a 23250i bk1: 64a 23119i bk2: 64a 23058i bk3: 64a 22933i bk4: 64a 22207i bk5: 64a 22222i bk6: 64a 22205i bk7: 64a 22330i bk8: 0a 23375i bk9: 0a 23377i bk10: 0a 23377i bk11: 0a 23378i bk12: 0a 23379i bk13: 0a 23380i bk14: 0a 23380i bk15: 0a 23382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 21404 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.398503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=1966 dram_eff=0.7813
bk0: 64a 23250i bk1: 64a 23114i bk2: 64a 23069i bk3: 64a 22951i bk4: 64a 22158i bk5: 64a 22165i bk6: 64a 22222i bk7: 64a 22289i bk8: 0a 23376i bk9: 0a 23376i bk10: 0a 23378i bk11: 0a 23379i bk12: 0a 23379i bk13: 0a 23379i bk14: 0a 23381i bk15: 0a 23383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 21423 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.319333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=2004 dram_eff=0.7665
bk0: 64a 23257i bk1: 64a 23126i bk2: 64a 23032i bk3: 64a 22963i bk4: 64a 22229i bk5: 64a 22210i bk6: 64a 22221i bk7: 64a 22375i bk8: 0a 23375i bk9: 0a 23377i bk10: 0a 23377i bk11: 0a 23378i bk12: 0a 23379i bk13: 0a 23380i bk14: 0a 23380i bk15: 0a 23382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 21385 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.421471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=2010 dram_eff=0.7642
bk0: 64a 23259i bk1: 64a 23130i bk2: 64a 23060i bk3: 64a 22961i bk4: 64a 22231i bk5: 64a 22219i bk6: 64a 22228i bk7: 64a 22352i bk8: 0a 23375i bk9: 0a 23376i bk10: 0a 23378i bk11: 0a 23379i bk12: 0a 23380i bk13: 0a 23380i bk14: 0a 23380i bk15: 0a 23381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 21379 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.399872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39987
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=2004 dram_eff=0.7665
bk0: 64a 23257i bk1: 64a 23127i bk2: 64a 23033i bk3: 64a 22963i bk4: 64a 22229i bk5: 64a 22207i bk6: 64a 22219i bk7: 64a 22360i bk8: 0a 23375i bk9: 0a 23377i bk10: 0a 23377i bk11: 0a 23378i bk12: 0a 23379i bk13: 0a 23380i bk14: 0a 23380i bk15: 0a 23382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 21385 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.427074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23380 n_nop=22604 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0657
n_activity=2008 dram_eff=0.7649
bk0: 64a 23261i bk1: 64a 23131i bk2: 64a 23060i bk3: 64a 22961i bk4: 64a 22230i bk5: 64a 22220i bk6: 64a 22227i bk7: 64a 22352i bk8: 0a 23375i bk9: 0a 23376i bk10: 0a 23378i bk11: 0a 23378i bk12: 0a 23380i bk13: 0a 23380i bk14: 0a 23380i bk15: 0a 23380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065697 
total_CMD = 23380 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 21381 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 23380 
n_nop = 22604 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032849 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.400257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 36924
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=59692
icnt_total_pkts_simt_to_mem=71740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6453
	minimum = 6
	maximum = 351
Network latency average = 16.4377
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.1797
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0226682
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0586514
	minimum = 0 (at node 36)
	maximum = 0.0922881 (at node 20)
Accepted packet rate average = 0.0586514
	minimum = 0 (at node 36)
	maximum = 0.0922881 (at node 20)
Injected flit rate average = 0.104386
	minimum = 0 (at node 36)
	maximum = 0.151378 (at node 20)
Accepted flit rate average= 0.104386
	minimum = 0 (at node 36)
	maximum = 0.178699 (at node 20)
Injected packet length average = 1.77976
Accepted packet length average = 1.77976
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5324 (11 samples)
	minimum = 6 (11 samples)
	maximum = 281.273 (11 samples)
Network latency average = 16.1177 (11 samples)
	minimum = 6 (11 samples)
	maximum = 249 (11 samples)
Flit latency average = 16.5696 (11 samples)
	minimum = 6 (11 samples)
	maximum = 247.636 (11 samples)
Fragmentation average = 0.0435914 (11 samples)
	minimum = 0 (11 samples)
	maximum = 114.545 (11 samples)
Injected packet rate average = 0.0491511 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0784219 (11 samples)
Accepted packet rate average = 0.0491511 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0784219 (11 samples)
Injected flit rate average = 0.0887308 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.138378 (11 samples)
Accepted flit rate average = 0.0887308 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.151092 (11 samples)
Injected packet size average = 1.80526 (11 samples)
Accepted packet size average = 1.80526 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 760685 (inst/sec)
gpgpu_simulation_rate = 1951 (cycle/sec)
gpgpu_silicon_slowdown = 823680x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 863
gpu_sim_insn = 540672
gpu_ipc =     626.5029
gpu_tot_sim_cycle = 14526
gpu_tot_sim_insn = 5865472
gpu_tot_ipc =     403.7913
gpu_tot_issued_cta = 768
gpu_occupancy = 35.2064% 
gpu_tot_occupancy = 33.6348% 
max_total_param_size = 0
gpu_stall_dramfull = 18469
gpu_stall_icnt2sh    = 47562
partiton_level_parallism =       2.3731
partiton_level_parallism_total  =       2.6829
partiton_level_parallism_util =       4.8302
partiton_level_parallism_util_total  =       5.6432
L2_BW  =     224.9335 GB/Sec
L2_BW_total  =     254.2973 GB/Sec
gpu_total_sim_rate=733184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93184
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 91648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93184

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
386, 386, 386, 387, 385, 387, 388, 387, 385, 383, 386, 384, 387, 386, 386, 390, 386, 384, 384, 384, 385, 383, 386, 387, 78, 76, 77, 77, 77, 76, 77, 78, 
gpgpu_n_tot_thrd_icount = 5898240
gpgpu_n_tot_w_icount = 184320
gpgpu_n_stall_shd_mem = 87092
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93498	W0_Idle:173225	W0_Scoreboard:69694	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:183296
single_issue_nums: WS0:79092	WS1:79130	
dual_issue_nums: WS0:6534	WS1:6515	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:16384,72:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 884736 {72:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 70 
averagemflatency = 177 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 9 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36537 	1822 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6062 	15651 	11354 	5074 	680 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26876 	6141 	4547 	1344 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        990      1029      1304      1309      1184      1077      1197      1057    none      none      none      none      none      none      none      none  
dram[1]:       1010      1126      1249      1307      1028      1022      1014      1035    none      none      none      none      none      none      none      none  
dram[2]:       1012      1055      1251      1278      1188      1071      1204      1057    none      none      none      none      none      none      none      none  
dram[3]:       1037      1092      1199      1274      1029      1025      1014      1037    none      none      none      none      none      none      none      none  
dram[4]:       1072      1123      1335      1366      1190      1090      1207      1063    none      none      none      none      none      none      none      none  
dram[5]:       1119      1143      1312      1344      1020      1032      1016      1042    none      none      none      none      none      none      none      none  
dram[6]:       1050      1089      1308      1326      1194      1078      1210      1063    none      none      none      none      none      none      none      none  
dram[7]:       1085      1098      1268      1273      1020      1031      1016      1042    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24069 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06244
n_activity=2077 dram_eff=0.7472
bk0: 68a 24697i bk1: 68a 24565i bk2: 64a 24524i bk3: 64a 24398i bk4: 64a 23680i bk5: 64a 23689i bk6: 64a 23673i bk7: 64a 23796i bk8: 0a 24853i bk9: 0a 24854i bk10: 0a 24854i bk11: 0a 24855i bk12: 0a 24856i bk13: 0a 24857i bk14: 0a 24858i bk15: 0a 24859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062437 
total_CMD = 24857 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 22829 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 24857 
n_nop = 24069 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000483 
CoL_Bus_Util = 0.031219 
Either_Row_CoL_Bus_Util = 0.031701 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.257714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25771
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24075 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06212
n_activity=2018 dram_eff=0.7651
bk0: 68a 24698i bk1: 64a 24591i bk2: 64a 24544i bk3: 64a 24428i bk4: 64a 23638i bk5: 64a 23645i bk6: 64a 23702i bk7: 64a 23769i bk8: 0a 24853i bk9: 0a 24853i bk10: 0a 24855i bk11: 0a 24856i bk12: 0a 24856i bk13: 0a 24857i bk14: 0a 24858i bk15: 0a 24861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062115 
total_CMD = 24857 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 22868 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 24857 
n_nop = 24075 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.031058 
Either_Row_CoL_Bus_Util = 0.031460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.111075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=1985 dram_eff=0.7738
bk0: 64a 24727i bk1: 64a 24596i bk2: 64a 24535i bk3: 64a 24410i bk4: 64a 23684i bk5: 64a 23699i bk6: 64a 23682i bk7: 64a 23807i bk8: 0a 24852i bk9: 0a 24854i bk10: 0a 24854i bk11: 0a 24855i bk12: 0a 24856i bk13: 0a 24857i bk14: 0a 24857i bk15: 0a 24859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 22881 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.196564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19656
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=1966 dram_eff=0.7813
bk0: 64a 24727i bk1: 64a 24591i bk2: 64a 24546i bk3: 64a 24428i bk4: 64a 23635i bk5: 64a 23642i bk6: 64a 23699i bk7: 64a 23766i bk8: 0a 24853i bk9: 0a 24853i bk10: 0a 24855i bk11: 0a 24856i bk12: 0a 24856i bk13: 0a 24856i bk14: 0a 24858i bk15: 0a 24860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 22900 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.122098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=2004 dram_eff=0.7665
bk0: 64a 24734i bk1: 64a 24603i bk2: 64a 24509i bk3: 64a 24440i bk4: 64a 23706i bk5: 64a 23687i bk6: 64a 23698i bk7: 64a 23852i bk8: 0a 24852i bk9: 0a 24854i bk10: 0a 24854i bk11: 0a 24855i bk12: 0a 24856i bk13: 0a 24857i bk14: 0a 24857i bk15: 0a 24859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 22862 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.218168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=2010 dram_eff=0.7642
bk0: 64a 24736i bk1: 64a 24607i bk2: 64a 24537i bk3: 64a 24438i bk4: 64a 23708i bk5: 64a 23696i bk6: 64a 23705i bk7: 64a 23829i bk8: 0a 24852i bk9: 0a 24853i bk10: 0a 24855i bk11: 0a 24856i bk12: 0a 24857i bk13: 0a 24857i bk14: 0a 24857i bk15: 0a 24858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 22856 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.197852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=2004 dram_eff=0.7665
bk0: 64a 24734i bk1: 64a 24604i bk2: 64a 24510i bk3: 64a 24440i bk4: 64a 23706i bk5: 64a 23684i bk6: 64a 23696i bk7: 64a 23837i bk8: 0a 24852i bk9: 0a 24854i bk10: 0a 24854i bk11: 0a 24855i bk12: 0a 24856i bk13: 0a 24857i bk14: 0a 24857i bk15: 0a 24859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 22862 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.223438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24857 n_nop=24081 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06179
n_activity=2008 dram_eff=0.7649
bk0: 64a 24738i bk1: 64a 24608i bk2: 64a 24537i bk3: 64a 24438i bk4: 64a 23707i bk5: 64a 23697i bk6: 64a 23704i bk7: 64a 23829i bk8: 0a 24852i bk9: 0a 24853i bk10: 0a 24855i bk11: 0a 24855i bk12: 0a 24857i bk13: 0a 24857i bk14: 0a 24857i bk15: 0a 24857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061793 
total_CMD = 24857 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 22858 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 24857 
n_nop = 24081 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000322 
CoL_Bus_Util = 0.030897 
Either_Row_CoL_Bus_Util = 0.031219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.198214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 38972
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0264
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.247
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=63788
icnt_total_pkts_simt_to_mem=75836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4865
	minimum = 6
	maximum = 351
Network latency average = 16.4207
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 17.1431
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0229395
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0582258
	minimum = 0 (at node 36)
	maximum = 0.0915848 (at node 20)
Accepted packet rate average = 0.0582258
	minimum = 0 (at node 36)
	maximum = 0.0915848 (at node 20)
Injected flit rate average = 0.104302
	minimum = 0 (at node 36)
	maximum = 0.151944 (at node 20)
Accepted flit rate average= 0.104302
	minimum = 0 (at node 36)
	maximum = 0.177642 (at node 20)
Injected packet length average = 1.79134
Accepted packet length average = 1.79134
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6119 (12 samples)
	minimum = 6 (12 samples)
	maximum = 287.083 (12 samples)
Network latency average = 16.143 (12 samples)
	minimum = 6 (12 samples)
	maximum = 253.667 (12 samples)
Flit latency average = 16.6174 (12 samples)
	minimum = 6 (12 samples)
	maximum = 252.333 (12 samples)
Fragmentation average = 0.0418704 (12 samples)
	minimum = 0 (12 samples)
	maximum = 115.5 (12 samples)
Injected packet rate average = 0.0499073 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0795188 (12 samples)
Accepted packet rate average = 0.0499073 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0795188 (12 samples)
Injected flit rate average = 0.0900284 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.139509 (12 samples)
Accepted flit rate average = 0.0900284 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.153304 (12 samples)
Injected packet size average = 1.80391 (12 samples)
Accepted packet size average = 1.80391 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 733184 (inst/sec)
gpgpu_simulation_rate = 1815 (cycle/sec)
gpgpu_silicon_slowdown = 885399x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 810
gpu_sim_insn = 507904
gpu_ipc =     627.0420
gpu_tot_sim_cycle = 15336
gpu_tot_sim_insn = 6373376
gpu_tot_ipc =     415.5827
gpu_tot_issued_cta = 832
gpu_occupancy = 35.7049% 
gpu_tot_occupancy = 33.7427% 
max_total_param_size = 0
gpu_stall_dramfull = 19598
gpu_stall_icnt2sh    = 49893
partiton_level_parallism =       2.5284
partiton_level_parallism_total  =       2.6748
partiton_level_parallism_util =       5.1072
partiton_level_parallism_util_total  =       5.6138
L2_BW  =     239.6514 GB/Sec
L2_BW_total  =     253.5237 GB/Sec
gpu_total_sim_rate=796672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101376
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 101376

Total_core_cache_fail_stats:
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
418, 418, 418, 419, 417, 419, 420, 420, 417, 415, 418, 416, 419, 418, 418, 423, 418, 416, 416, 416, 417, 415, 418, 419, 78, 76, 77, 77, 77, 76, 77, 78, 
gpgpu_n_tot_thrd_icount = 6406144
gpgpu_n_tot_w_icount = 200192
gpgpu_n_stall_shd_mem = 89811
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13312
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:95959	W0_Idle:180237	W0_Scoreboard:72783	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199168
single_issue_nums: WS0:86510	WS1:86452	
dual_issue_nums: WS0:6793	WS1:6822	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106496 {8:13312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1466368 {40:16384,72:11264,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 958464 {72:13312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 70 
averagemflatency = 175 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 9 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38585 	1822 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6555 	16566 	11939 	5129 	680 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	28008 	6776 	4744 	1427 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:       1061      1100      1390      1394      1220      1112      1231      1091    none      none      none      none      none      none      none      none  
dram[1]:       1086      1207      1334      1393      1064      1058      1049      1070    none      none      none      none      none      none      none      none  
dram[2]:       1087      1130      1339      1364      1224      1107      1239      1091    none      none      none      none      none      none      none      none  
dram[3]:       1115      1171      1282      1357      1065      1061      1049      1072    none      none      none      none      none      none      none      none  
dram[4]:       1152      1203      1428      1459      1227      1127      1242      1097    none      none      none      none      none      none      none      none  
dram[5]:       1203      1227      1399      1433      1056      1067      1050      1076    none      none      none      none      none      none      none      none  
dram[6]:       1127      1166      1398      1416      1232      1116      1245      1097    none      none      none      none      none      none      none      none  
dram[7]:       1163      1176      1349      1353      1055      1066      1050      1077    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25455 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05914
n_activity=2077 dram_eff=0.7472
bk0: 68a 26083i bk1: 68a 25951i bk2: 64a 25910i bk3: 64a 25784i bk4: 64a 25066i bk5: 64a 25075i bk6: 64a 25059i bk7: 64a 25182i bk8: 0a 26239i bk9: 0a 26240i bk10: 0a 26240i bk11: 0a 26241i bk12: 0a 26242i bk13: 0a 26243i bk14: 0a 26244i bk15: 0a 26245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.059140 
total_CMD = 26243 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 24215 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 26243 
n_nop = 25455 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000457 
CoL_Bus_Util = 0.029570 
Either_Row_CoL_Bus_Util = 0.030027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.085661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25461 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05883
n_activity=2018 dram_eff=0.7651
bk0: 68a 26084i bk1: 64a 25977i bk2: 64a 25930i bk3: 64a 25814i bk4: 64a 25024i bk5: 64a 25031i bk6: 64a 25088i bk7: 64a 25155i bk8: 0a 26239i bk9: 0a 26239i bk10: 0a 26241i bk11: 0a 26242i bk12: 0a 26242i bk13: 0a 26243i bk14: 0a 26244i bk15: 0a 26247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058835 
total_CMD = 26243 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 24254 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 26243 
n_nop = 25461 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.029417 
Either_Row_CoL_Bus_Util = 0.029798 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.946767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=1985 dram_eff=0.7738
bk0: 64a 26113i bk1: 64a 25982i bk2: 64a 25921i bk3: 64a 25796i bk4: 64a 25070i bk5: 64a 25085i bk6: 64a 25068i bk7: 64a 25193i bk8: 0a 26238i bk9: 0a 26240i bk10: 0a 26240i bk11: 0a 26241i bk12: 0a 26242i bk13: 0a 26243i bk14: 0a 26243i bk15: 0a 26245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 24267 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.027741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=1966 dram_eff=0.7813
bk0: 64a 26113i bk1: 64a 25977i bk2: 64a 25932i bk3: 64a 25814i bk4: 64a 25021i bk5: 64a 25028i bk6: 64a 25085i bk7: 64a 25152i bk8: 0a 26239i bk9: 0a 26239i bk10: 0a 26241i bk11: 0a 26242i bk12: 0a 26242i bk13: 0a 26242i bk14: 0a 26244i bk15: 0a 26246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 24286 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.957208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=2004 dram_eff=0.7665
bk0: 64a 26120i bk1: 64a 25989i bk2: 64a 25895i bk3: 64a 25826i bk4: 64a 25092i bk5: 64a 25073i bk6: 64a 25084i bk7: 64a 25238i bk8: 0a 26238i bk9: 0a 26240i bk10: 0a 26240i bk11: 0a 26241i bk12: 0a 26242i bk13: 0a 26243i bk14: 0a 26243i bk15: 0a 26245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 24248 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.048203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=2010 dram_eff=0.7642
bk0: 64a 26122i bk1: 64a 25993i bk2: 64a 25923i bk3: 64a 25824i bk4: 64a 25094i bk5: 64a 25082i bk6: 64a 25091i bk7: 64a 25215i bk8: 0a 26238i bk9: 0a 26239i bk10: 0a 26241i bk11: 0a 26242i bk12: 0a 26243i bk13: 0a 26243i bk14: 0a 26243i bk15: 0a 26244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 24242 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.028960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02896
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=2004 dram_eff=0.7665
bk0: 64a 26120i bk1: 64a 25990i bk2: 64a 25896i bk3: 64a 25826i bk4: 64a 25092i bk5: 64a 25070i bk6: 64a 25082i bk7: 64a 25223i bk8: 0a 26238i bk9: 0a 26240i bk10: 0a 26240i bk11: 0a 26241i bk12: 0a 26242i bk13: 0a 26243i bk14: 0a 26243i bk15: 0a 26245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 24248 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.053195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0532
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26243 n_nop=25467 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05853
n_activity=2008 dram_eff=0.7649
bk0: 64a 26124i bk1: 64a 25994i bk2: 64a 25923i bk3: 64a 25824i bk4: 64a 25093i bk5: 64a 25083i bk6: 64a 25090i bk7: 64a 25215i bk8: 0a 26238i bk9: 0a 26239i bk10: 0a 26241i bk11: 0a 26241i bk12: 0a 26243i bk13: 0a 26243i bk14: 0a 26243i bk15: 0a 26243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058530 
total_CMD = 26243 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 24244 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 26243 
n_nop = 25467 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.029265 
Either_Row_CoL_Bus_Util = 0.029570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.029303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0293

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 41020
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0250
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.250
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=67884
icnt_total_pkts_simt_to_mem=79932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.224
	minimum = 6
	maximum = 351
Network latency average = 16.3522
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 16.9792
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0242321
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0580485
	minimum = 0 (at node 36)
	maximum = 0.0912757 (at node 20)
Accepted packet rate average = 0.0580485
	minimum = 0 (at node 36)
	maximum = 0.0912757 (at node 20)
Injected flit rate average = 0.104589
	minimum = 0 (at node 36)
	maximum = 0.152975 (at node 20)
Accepted flit rate average= 0.104589
	minimum = 0 (at node 36)
	maximum = 0.177316 (at node 20)
Injected packet length average = 1.80176
Accepted packet length average = 1.80176
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.659 (13 samples)
	minimum = 6 (13 samples)
	maximum = 292 (13 samples)
Network latency average = 16.1591 (13 samples)
	minimum = 6 (13 samples)
	maximum = 257.615 (13 samples)
Flit latency average = 16.6452 (13 samples)
	minimum = 6 (13 samples)
	maximum = 256.308 (13 samples)
Fragmentation average = 0.0405136 (13 samples)
	minimum = 0 (13 samples)
	maximum = 116.308 (13 samples)
Injected packet rate average = 0.0505336 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0804232 (13 samples)
Accepted packet rate average = 0.0505336 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0804232 (13 samples)
Injected flit rate average = 0.0911484 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.140545 (13 samples)
Accepted flit rate average = 0.0911484 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.155151 (13 samples)
Injected packet size average = 1.80372 (13 samples)
Accepted packet size average = 1.80372 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 796672 (inst/sec)
gpgpu_simulation_rate = 1917 (cycle/sec)
gpgpu_silicon_slowdown = 838288x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 833
gpu_sim_insn = 507904
gpu_ipc =     609.7287
gpu_tot_sim_cycle = 16169
gpu_tot_sim_insn = 6881280
gpu_tot_ipc =     425.5847
gpu_tot_issued_cta = 896
gpu_occupancy = 35.5205% 
gpu_tot_occupancy = 33.8349% 
max_total_param_size = 0
gpu_stall_dramfull = 21020
gpu_stall_icnt2sh    = 53679
partiton_level_parallism =       2.4586
partiton_level_parallism_total  =       2.6636
partiton_level_parallism_util =       4.6022
partiton_level_parallism_util_total  =       5.5557
L2_BW  =     233.0344 GB/Sec
L2_BW_total  =     252.4681 GB/Sec
gpu_total_sim_rate=764586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 109568
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 109568

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
450, 450, 450, 451, 449, 451, 452, 453, 449, 447, 450, 448, 451, 450, 450, 456, 450, 448, 448, 448, 449, 447, 450, 452, 78, 76, 77, 77, 77, 76, 77, 78, 
gpgpu_n_tot_thrd_icount = 6914048
gpgpu_n_tot_w_icount = 216064
gpgpu_n_stall_shd_mem = 92913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:98497	W0_Idle:187515	W0_Scoreboard:76920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:215040
single_issue_nums: WS0:93918	WS1:93790	
dual_issue_nums: WS0:7057	WS1:7121	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1540096 {40:16384,72:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1032192 {72:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 70 
averagemflatency = 175 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 181 
avg_icnt2sh_latency = 9 
mrq_lat_table:102 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40627 	1828 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7094 	17400 	12492 	5212 	719 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29084 	7248 	5182 	1487 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:       931       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/67 = 30.611940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:       1132      1181      1477      1500      1254      1149      1266      1126    none      none      none      none      none      none      none      none  
dram[1]:       1165      1293      1421      1486      1100      1096      1083      1105    none      none      none      none      none      none      none      none  
dram[2]:       1161      1209      1421      1458      1259      1142      1273      1126    none      none      none      none      none      none      none      none  
dram[3]:       1193      1257      1364      1455      1100      1099      1083      1107    none      none      none      none      none      none      none      none  
dram[4]:       1235      1285      1527      1558      1265      1164      1277      1132    none      none      none      none      none      none      none      none  
dram[5]:       1291      1316      1494      1532      1093      1108      1085      1112    none      none      none      none      none      none      none      none  
dram[6]:       1209      1251      1497      1522      1270      1154      1280      1132    none      none      none      none      none      none      none      none  
dram[7]:       1251      1266      1445      1455      1092      1110      1085      1114    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        293       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        313       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26880 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05609
n_activity=2077 dram_eff=0.7472
bk0: 68a 27508i bk1: 68a 27376i bk2: 64a 27335i bk3: 64a 27209i bk4: 64a 26491i bk5: 64a 26500i bk6: 64a 26484i bk7: 64a 26607i bk8: 0a 27664i bk9: 0a 27665i bk10: 0a 27665i bk11: 0a 27666i bk12: 0a 27667i bk13: 0a 27668i bk14: 0a 27669i bk15: 0a 27670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.056094 
total_CMD = 27668 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 25640 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 27668 
n_nop = 26880 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000434 
CoL_Bus_Util = 0.028047 
Either_Row_CoL_Bus_Util = 0.028481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.926739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26886 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0558
n_activity=2018 dram_eff=0.7651
bk0: 68a 27509i bk1: 64a 27402i bk2: 64a 27355i bk3: 64a 27239i bk4: 64a 26449i bk5: 64a 26456i bk6: 64a 26513i bk7: 64a 26580i bk8: 0a 27664i bk9: 0a 27664i bk10: 0a 27666i bk11: 0a 27667i bk12: 0a 27667i bk13: 0a 27668i bk14: 0a 27669i bk15: 0a 27672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.064419
Bank_Level_Parallism_Col = 3.074506
Bank_Level_Parallism_Ready = 2.275907
write_to_read_ratio_blp_rw_average = 0.407248
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055805 
total_CMD = 27668 
util_bw = 1544 
Wasted_Col = 433 
Wasted_Row = 12 
Idle = 25679 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 27668 
n_nop = 26886 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.027902 
Either_Row_CoL_Bus_Util = 0.028264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.794998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=1985 dram_eff=0.7738
bk0: 64a 27538i bk1: 64a 27407i bk2: 64a 27346i bk3: 64a 27221i bk4: 64a 26495i bk5: 64a 26510i bk6: 64a 26493i bk7: 64a 26618i bk8: 0a 27663i bk9: 0a 27665i bk10: 0a 27665i bk11: 0a 27666i bk12: 0a 27667i bk13: 0a 27668i bk14: 0a 27668i bk15: 0a 27670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.022279
Bank_Level_Parallism_Col = 3.017224
Bank_Level_Parallism_Ready = 2.268229
write_to_read_ratio_blp_rw_average = 0.404931
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 25692 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.871801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=1966 dram_eff=0.7813
bk0: 64a 27538i bk1: 64a 27402i bk2: 64a 27357i bk3: 64a 27239i bk4: 64a 26446i bk5: 64a 26453i bk6: 64a 26510i bk7: 64a 26577i bk8: 0a 27664i bk9: 0a 27664i bk10: 0a 27666i bk11: 0a 27667i bk12: 0a 27667i bk13: 0a 27667i bk14: 0a 27669i bk15: 0a 27671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.104806
Bank_Level_Parallism_Col = 3.101790
Bank_Level_Parallism_Ready = 2.286458
write_to_read_ratio_blp_rw_average = 0.412617
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 421 
Wasted_Row = 0 
Idle = 25711 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.804901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=2004 dram_eff=0.7665
bk0: 64a 27545i bk1: 64a 27414i bk2: 64a 27320i bk3: 64a 27251i bk4: 64a 26517i bk5: 64a 26498i bk6: 64a 26509i bk7: 64a 26663i bk8: 0a 27663i bk9: 0a 27665i bk10: 0a 27665i bk11: 0a 27666i bk12: 0a 27667i bk13: 0a 27668i bk14: 0a 27668i bk15: 0a 27670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.947342
Bank_Level_Parallism_Col = 2.942800
Bank_Level_Parallism_Ready = 2.214844
write_to_read_ratio_blp_rw_average = 0.403370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 25673 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.891210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=2010 dram_eff=0.7642
bk0: 64a 27547i bk1: 64a 27418i bk2: 64a 27348i bk3: 64a 27249i bk4: 64a 26519i bk5: 64a 26507i bk6: 64a 26516i bk7: 64a 26640i bk8: 0a 27663i bk9: 0a 27664i bk10: 0a 27666i bk11: 0a 27667i bk12: 0a 27668i bk13: 0a 27668i bk14: 0a 27668i bk15: 0a 27669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 25667 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.872958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=2004 dram_eff=0.7665
bk0: 64a 27545i bk1: 64a 27415i bk2: 64a 27321i bk3: 64a 27251i bk4: 64a 26517i bk5: 64a 26495i bk6: 64a 26507i bk7: 64a 26648i bk8: 0a 27663i bk9: 0a 27665i bk10: 0a 27665i bk11: 0a 27666i bk12: 0a 27667i bk13: 0a 27668i bk14: 0a 27668i bk15: 0a 27670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 25673 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.895945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89594
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27668 n_nop=26892 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05552
n_activity=2008 dram_eff=0.7649
bk0: 64a 27549i bk1: 64a 27419i bk2: 64a 27348i bk3: 64a 27249i bk4: 64a 26518i bk5: 64a 26508i bk6: 64a 26515i bk7: 64a 26640i bk8: 0a 27663i bk9: 0a 27664i bk10: 0a 27666i bk11: 0a 27666i bk12: 0a 27668i bk13: 0a 27668i bk14: 0a 27668i bk15: 0a 27668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055515 
total_CMD = 27668 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 25669 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 27668 
n_nop = 26892 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.027758 
Either_Row_CoL_Bus_Util = 0.028047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.873283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[5]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[6]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 43068
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.253
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=71980
icnt_total_pkts_simt_to_mem=84028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.0588
	minimum = 6
	maximum = 351
Network latency average = 16.3207
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 16.9038
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.028989
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0578075
	minimum = 0 (at node 36)
	maximum = 0.0908694 (at node 20)
Accepted packet rate average = 0.0578075
	minimum = 0 (at node 36)
	maximum = 0.0908694 (at node 20)
Injected flit rate average = 0.1047
	minimum = 0 (at node 36)
	maximum = 0.153686 (at node 20)
Accepted flit rate average= 0.1047
	minimum = 0 (at node 36)
	maximum = 0.176773 (at node 20)
Injected packet length average = 1.81118
Accepted packet length average = 1.81118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6876 (14 samples)
	minimum = 6 (14 samples)
	maximum = 296.214 (14 samples)
Network latency average = 16.1706 (14 samples)
	minimum = 6 (14 samples)
	maximum = 261 (14 samples)
Flit latency average = 16.6637 (14 samples)
	minimum = 6 (14 samples)
	maximum = 259.714 (14 samples)
Fragmentation average = 0.0396904 (14 samples)
	minimum = 0 (14 samples)
	maximum = 117 (14 samples)
Injected packet rate average = 0.0510531 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0811694 (14 samples)
Accepted packet rate average = 0.0510531 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0811694 (14 samples)
Injected flit rate average = 0.0921164 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.141483 (14 samples)
Accepted flit rate average = 0.0921164 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.156696 (14 samples)
Injected packet size average = 1.80432 (14 samples)
Accepted packet size average = 1.80432 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 764586 (inst/sec)
gpgpu_simulation_rate = 1796 (cycle/sec)
gpgpu_silicon_slowdown = 894766x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2792
gpu_sim_insn = 1083136
gpu_ipc =     387.9427
gpu_tot_sim_cycle = 18961
gpu_tot_sim_insn = 7964416
gpu_tot_ipc =     420.0420
gpu_tot_issued_cta = 960
gpu_occupancy = 38.9634% 
gpu_tot_occupancy = 34.6617% 
max_total_param_size = 0
gpu_stall_dramfull = 23479
gpu_stall_icnt2sh    = 59339
partiton_level_parallism =       0.7765
partiton_level_parallism_total  =       2.3857
partiton_level_parallism_util =       4.3447
partiton_level_parallism_util_total  =       5.4825
L2_BW  =      73.6002 GB/Sec
L2_BW_total  =     226.1299 GB/Sec
gpu_total_sim_rate=796441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 127488
	L1I_total_cache_misses = 4608
	L1I_total_cache_miss_rate = 0.0361
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4428
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 127488

Total_core_cache_fail_stats:
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
521, 521, 521, 521, 519, 521, 522, 523, 519, 517, 520, 518, 521, 520, 520, 526, 520, 518, 518, 518, 519, 517, 520, 522, 78, 76, 77, 77, 77, 76, 77, 78, 
gpgpu_n_tot_thrd_icount = 8044544
gpgpu_n_tot_w_icount = 251392
gpgpu_n_stall_shd_mem = 95967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15360
gpgpu_n_mem_write_global = 29696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:102993	W0_Idle:254052	W0_Scoreboard:80992	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:248888
single_issue_nums: WS0:110926	WS1:110788	
dual_issue_nums: WS0:7385	WS1:7454	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122880 {8:15360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1613824 {40:16384,72:13312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1105920 {72:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 237568 {8:29696,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 70 
averagemflatency = 175 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 180 
avg_icnt2sh_latency = 9 
mrq_lat_table:108 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42440 	2063 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7648 	18301 	13141 	5256 	729 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30144 	7504 	5810 	1591 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:      1314       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2057/73 = 28.178082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4132
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:       1226      1281      1575      1614      1289      1184      1300      1160    none      none      none      none      none      none      none      none  
dram[1]:       1264      1321      1533      1587      1135      1131      1118      1139    none      none      none      none      none      none      none      none  
dram[2]:       1179      1235      1510      1568      1294      1177      1307      1160    none      none      none      none      none      none      none      none  
dram[3]:       1213      1282      1468      1552      1135      1134      1118      1141    none      none      none      none      none      none      none      none  
dram[4]:       1260      1398      1638      1673      1300      1198      1311      1167    none      none      none      none      none      none      none      none  
dram[5]:       1413      1435      1623      1637      1127      1143      1119      1147    none      none      none      none      none      none      none      none  
dram[6]:       1321      1359      1614      1633      1305      1188      1314      1167    none      none      none      none      none      none      none      none  
dram[7]:       1370      1383      1571      1557      1126      1145      1119      1150    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        308       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        320       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31658 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=2077 dram_eff=0.7472
bk0: 68a 32286i bk1: 68a 32154i bk2: 64a 32113i bk3: 64a 31987i bk4: 64a 31269i bk5: 64a 31278i bk6: 64a 31262i bk7: 64a 31385i bk8: 0a 32442i bk9: 0a 32443i bk10: 0a 32443i bk11: 0a 32444i bk12: 0a 32445i bk13: 0a 32446i bk14: 0a 32447i bk15: 0a 32448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047833 
total_CMD = 32446 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 30418 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 32446 
n_nop = 31658 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.495747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31658 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=2070 dram_eff=0.7498
bk0: 68a 32287i bk1: 68a 32150i bk2: 64a 32133i bk3: 64a 32017i bk4: 64a 31227i bk5: 64a 31234i bk6: 64a 31291i bk7: 64a 31358i bk8: 0a 32442i bk9: 0a 32442i bk10: 0a 32444i bk11: 0a 32445i bk12: 0a 32445i bk13: 0a 32446i bk14: 0a 32447i bk15: 0a 32450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.032706
Bank_Level_Parallism_Col = 3.055751
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403566
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047833 
total_CMD = 32446 
util_bw = 1552 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 30425 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 32446 
n_nop = 31658 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.383406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38341
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31658 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=2089 dram_eff=0.7429
bk0: 68a 32286i bk1: 68a 32154i bk2: 64a 32123i bk3: 64a 31998i bk4: 64a 31272i bk5: 64a 31287i bk6: 64a 31270i bk7: 64a 31395i bk8: 0a 32440i bk9: 0a 32444i bk10: 0a 32444i bk11: 0a 32445i bk12: 0a 32446i bk13: 0a 32447i bk14: 0a 32447i bk15: 0a 32449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.960726
Bank_Level_Parallism_Col = 2.981095
Bank_Level_Parallism_Ready = 2.255155
write_to_read_ratio_blp_rw_average = 0.397678
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047833 
total_CMD = 32446 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 24 
Idle = 30406 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 32446 
n_nop = 31658 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.448900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4489
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31658 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=2070 dram_eff=0.7498
bk0: 68a 32286i bk1: 68a 32149i bk2: 64a 32134i bk3: 64a 32017i bk4: 64a 31224i bk5: 64a 31231i bk6: 64a 31288i bk7: 64a 31355i bk8: 0a 32442i bk9: 0a 32442i bk10: 0a 32444i bk11: 0a 32445i bk12: 0a 32445i bk13: 0a 32445i bk14: 0a 32447i bk15: 0a 32450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.040139
Bank_Level_Parallism_Col = 3.063787
Bank_Level_Parallism_Ready = 2.273196
write_to_read_ratio_blp_rw_average = 0.405157
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047833 
total_CMD = 32446 
util_bw = 1552 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 30425 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 32446 
n_nop = 31658 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.391851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31664 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04759
n_activity=2056 dram_eff=0.751
bk0: 68a 32293i bk1: 64a 32191i bk2: 64a 32097i bk3: 64a 32029i bk4: 64a 31295i bk5: 64a 31276i bk6: 64a 31287i bk7: 64a 31441i bk8: 0a 32441i bk9: 0a 32443i bk10: 0a 32443i bk11: 0a 32444i bk12: 0a 32445i bk13: 0a 32446i bk14: 0a 32446i bk15: 0a 32449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.917531
Bank_Level_Parallism_Col = 2.925410
Bank_Level_Parallism_Ready = 2.208549
write_to_read_ratio_blp_rw_average = 0.399760
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047587 
total_CMD = 32446 
util_bw = 1544 
Wasted_Col = 471 
Wasted_Row = 12 
Idle = 30419 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 32446 
n_nop = 31664 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.023793 
Either_Row_CoL_Bus_Util = 0.024102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.465450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31670 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04734
n_activity=2010 dram_eff=0.7642
bk0: 64a 32325i bk1: 64a 32196i bk2: 64a 32126i bk3: 64a 32027i bk4: 64a 31297i bk5: 64a 31285i bk6: 64a 31294i bk7: 64a 31418i bk8: 0a 32441i bk9: 0a 32442i bk10: 0a 32444i bk11: 0a 32445i bk12: 0a 32446i bk13: 0a 32446i bk14: 0a 32446i bk15: 0a 32447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047340 
total_CMD = 32446 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 30445 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 32446 
n_nop = 31670 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.023670 
Either_Row_CoL_Bus_Util = 0.023917 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.449886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31670 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04734
n_activity=2004 dram_eff=0.7665
bk0: 64a 32323i bk1: 64a 32193i bk2: 64a 32099i bk3: 64a 32029i bk4: 64a 31295i bk5: 64a 31273i bk6: 64a 31285i bk7: 64a 31426i bk8: 0a 32441i bk9: 0a 32443i bk10: 0a 32443i bk11: 0a 32444i bk12: 0a 32445i bk13: 0a 32446i bk14: 0a 32446i bk15: 0a 32448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047340 
total_CMD = 32446 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 30451 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 32446 
n_nop = 31670 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.023670 
Either_Row_CoL_Bus_Util = 0.023917 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.469488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32446 n_nop=31670 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04734
n_activity=2008 dram_eff=0.7649
bk0: 64a 32327i bk1: 64a 32197i bk2: 64a 32126i bk3: 64a 32027i bk4: 64a 31296i bk5: 64a 31286i bk6: 64a 31293i bk7: 64a 31418i bk8: 0a 32441i bk9: 0a 32442i bk10: 0a 32444i bk11: 0a 32444i bk12: 0a 32446i bk13: 0a 32446i bk14: 0a 32446i bk15: 0a 32446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047340 
total_CMD = 32446 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 30447 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 32446 
n_nop = 31670 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.023670 
Either_Row_CoL_Bus_Util = 0.023917 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.450163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[4]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[5]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[6]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[7]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[8]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[9]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 45236
L2_total_cache_misses = 1033
L2_total_cache_miss_rate = 0.0228
L2_total_cache_pending_hits = 1191
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 167
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29696
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=76676
icnt_total_pkts_simt_to_mem=88244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.954
	minimum = 6
	maximum = 351
Network latency average = 16.2873
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 16.8043
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0275997
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0517767
	minimum = 0 (at node 36)
	maximum = 0.0811515 (at node 20)
Accepted packet rate average = 0.0517767
	minimum = 0 (at node 36)
	maximum = 0.0811515 (at node 20)
Injected flit rate average = 0.0943829
	minimum = 0 (at node 36)
	maximum = 0.138381 (at node 20)
Accepted flit rate average= 0.0943829
	minimum = 0 (at node 36)
	maximum = 0.158068 (at node 20)
Injected packet length average = 1.82288
Accepted packet length average = 1.82288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7053 (15 samples)
	minimum = 6 (15 samples)
	maximum = 299.867 (15 samples)
Network latency average = 16.1784 (15 samples)
	minimum = 6 (15 samples)
	maximum = 263.933 (15 samples)
Flit latency average = 16.6731 (15 samples)
	minimum = 6 (15 samples)
	maximum = 262.667 (15 samples)
Fragmentation average = 0.0388844 (15 samples)
	minimum = 0 (15 samples)
	maximum = 117.6 (15 samples)
Injected packet rate average = 0.0511014 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0811682 (15 samples)
Accepted packet rate average = 0.0511014 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0811682 (15 samples)
Injected flit rate average = 0.0922675 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.141276 (15 samples)
Accepted flit rate average = 0.0922675 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.156787 (15 samples)
Injected packet size average = 1.80558 (15 samples)
Accepted packet size average = 1.80558 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 796441 (inst/sec)
gpgpu_simulation_rate = 1896 (cycle/sec)
gpgpu_silicon_slowdown = 847573x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f759f000000
-local mem base_addr = 0x00007f759d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1469
gpu_sim_insn = 1083136
gpu_ipc =     737.3288
gpu_tot_sim_cycle = 20430
gpu_tot_sim_insn = 9047552
gpu_tot_ipc =     442.8562
gpu_tot_issued_cta = 1024
gpu_occupancy = 33.3185% 
gpu_tot_occupancy = 34.5689% 
max_total_param_size = 0
gpu_stall_dramfull = 23855
gpu_stall_icnt2sh    = 61776
partiton_level_parallism =       1.3941
partiton_level_parallism_total  =       2.3144
partiton_level_parallism_util =       3.5433
partiton_level_parallism_util_total  =       5.3555
L2_BW  =     132.1427 GB/Sec
L2_BW_total  =     219.3718 GB/Sec
gpu_total_sim_rate=822504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 145408
	L1I_total_cache_misses = 4608
	L1I_total_cache_miss_rate = 0.0317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 140800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4428
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 145408

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
592, 592, 591, 592, 590, 591, 592, 594, 590, 588, 590, 589, 591, 591, 591, 597, 590, 589, 589, 588, 589, 587, 591, 594, 148, 147, 147, 147, 147, 146, 148, 148, 
gpgpu_n_tot_thrd_icount = 9175040
gpgpu_n_tot_w_icount = 286720
gpgpu_n_stall_shd_mem = 98717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105047	W0_Idle:261020	W0_Scoreboard:88598	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:282736
single_issue_nums: WS0:127992	WS1:127790	
dual_issue_nums: WS0:7684	WS1:7785	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687552 {40:16384,72:14336,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1179648 {72:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 848 
max_icnt2mem_latency = 191 
maxmrqlatency = 589 
max_icnt2sh_latency = 70 
averagemflatency = 173 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 180 
avg_icnt2sh_latency = 9 
mrq_lat_table:108 	17 	34 	68 	99 	127 	438 	552 	577 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44488 	2063 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8491 	19302 	13335 	5266 	729 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31278 	7838 	6310 	1671 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       630       978       964      1200      1286      1309      1234         0         0         0         0         0         0         0         0 
dram[1]:       919       924       971       964      1186      1193      1318      1228         0         0         0         0         0         0         0         0 
dram[2]:       930       937       975       964      1197      1284      1307      1232         0         0         0         0         0         0         0         0 
dram[3]:       919       923       971       964      1183      1190      1315      1226         0         0         0         0         0         0         0         0 
dram[4]:      1314       937       957       983      1200      1270      1309      1356         0         0         0         0         0         0         0         0 
dram[5]:       917       926       959       968      1181      1255      1322      1304         0         0         0         0         0         0         0         0 
dram[6]:       930       937       957       982      1199      1267      1307      1353         0         0         0         0         0         0         0         0 
dram[7]:       916       926       958       966      1179      1253      1319      1301         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2057/73 = 28.178082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4132
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:       1300      1351      1655      1686      1328      1219      1337      1195    none      none      none      none      none      none      none      none  
dram[1]:       1337      1395      1608      1662      1169      1169      1153      1178    none      none      none      none      none      none      none      none  
dram[2]:       1247      1301      1585      1637      1331      1212      1343      1195    none      none      none      none      none      none      none      none  
dram[3]:       1284      1357      1541      1628      1169      1173      1152      1180    none      none      none      none      none      none      none      none  
dram[4]:       1333      1473      1717      1744      1339      1233      1347      1201    none      none      none      none      none      none      none      none  
dram[5]:       1490      1509      1696      1712      1161      1181      1154      1185    none      none      none      none      none      none      none      none  
dram[6]:       1393      1432      1691      1702      1342      1223      1350      1201    none      none      none      none      none      none      none      none  
dram[7]:       1448      1458      1646      1634      1161      1184      1154      1188    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        305       416       437       493       847       807       797       805         0         0         0         0         0         0         0         0
dram[1]:        310       386       422       497       846       751       791       760         0         0         0         0         0         0         0         0
dram[2]:        310       378       434       481       843       801       790       798         0         0         0         0         0         0         0         0
dram[3]:        313       389       428       501       848       754       794       762         0         0         0         0         0         0         0         0
dram[4]:        308       398       413       501       832       800       809       799         0         0         0         0         0         0         0         0
dram[5]:        326       348       435       501       797       780       805       779         0         0         0         0         0         0         0         0
dram[6]:        320       390       422       491       832       801       809       799         0         0         0         0         0         0         0         0
dram[7]:        329       384       415       485       796       778       805       779         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34172 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04439
n_activity=2077 dram_eff=0.7472
bk0: 68a 34800i bk1: 68a 34668i bk2: 64a 34627i bk3: 64a 34501i bk4: 64a 33783i bk5: 64a 33792i bk6: 64a 33776i bk7: 64a 33899i bk8: 0a 34956i bk9: 0a 34957i bk10: 0a 34957i bk11: 0a 34958i bk12: 0a 34959i bk13: 0a 34960i bk14: 0a 34961i bk15: 0a 34962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.005432
Bank_Level_Parallism_Col = 3.008458
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044394 
total_CMD = 34960 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 12 
Idle = 32932 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 1 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 34960 
n_nop = 34172 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000343 
CoL_Bus_Util = 0.022197 
Either_Row_CoL_Bus_Util = 0.022540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.316276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34172 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04439
n_activity=2070 dram_eff=0.7498
bk0: 68a 34801i bk1: 68a 34664i bk2: 64a 34647i bk3: 64a 34531i bk4: 64a 33741i bk5: 64a 33748i bk6: 64a 33805i bk7: 64a 33872i bk8: 0a 34956i bk9: 0a 34956i bk10: 0a 34958i bk11: 0a 34959i bk12: 0a 34959i bk13: 0a 34960i bk14: 0a 34961i bk15: 0a 34964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.032706
Bank_Level_Parallism_Col = 3.055751
Bank_Level_Parallism_Ready = 2.269330
write_to_read_ratio_blp_rw_average = 0.403566
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044394 
total_CMD = 34960 
util_bw = 1552 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 32939 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 675 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 34960 
n_nop = 34172 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000343 
CoL_Bus_Util = 0.022197 
Either_Row_CoL_Bus_Util = 0.022540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.212014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34172 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04439
n_activity=2089 dram_eff=0.7429
bk0: 68a 34800i bk1: 68a 34668i bk2: 64a 34637i bk3: 64a 34512i bk4: 64a 33786i bk5: 64a 33801i bk6: 64a 33784i bk7: 64a 33909i bk8: 0a 34954i bk9: 0a 34958i bk10: 0a 34958i bk11: 0a 34959i bk12: 0a 34960i bk13: 0a 34961i bk14: 0a 34961i bk15: 0a 34963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.960726
Bank_Level_Parallism_Col = 2.981095
Bank_Level_Parallism_Ready = 2.255155
write_to_read_ratio_blp_rw_average = 0.397678
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044394 
total_CMD = 34960 
util_bw = 1552 
Wasted_Col = 464 
Wasted_Row = 24 
Idle = 32920 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 34960 
n_nop = 34172 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000343 
CoL_Bus_Util = 0.022197 
Either_Row_CoL_Bus_Util = 0.022540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.272798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34172 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04439
n_activity=2070 dram_eff=0.7498
bk0: 68a 34800i bk1: 68a 34663i bk2: 64a 34648i bk3: 64a 34531i bk4: 64a 33738i bk5: 64a 33745i bk6: 64a 33802i bk7: 64a 33869i bk8: 0a 34956i bk9: 0a 34956i bk10: 0a 34958i bk11: 0a 34959i bk12: 0a 34959i bk13: 0a 34959i bk14: 0a 34961i bk15: 0a 34964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.040139
Bank_Level_Parallism_Col = 3.063787
Bank_Level_Parallism_Ready = 2.273196
write_to_read_ratio_blp_rw_average = 0.405157
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044394 
total_CMD = 34960 
util_bw = 1552 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 32939 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 9 
WTRc_limit = 576 
RTWc_limit = 677 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 677 

Commands details: 
total_CMD = 34960 
n_nop = 34172 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000343 
CoL_Bus_Util = 0.022197 
Either_Row_CoL_Bus_Util = 0.022540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.219851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21985
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34178 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04416
n_activity=2056 dram_eff=0.751
bk0: 68a 34807i bk1: 64a 34705i bk2: 64a 34611i bk3: 64a 34543i bk4: 64a 33809i bk5: 64a 33790i bk6: 64a 33801i bk7: 64a 33955i bk8: 0a 34955i bk9: 0a 34957i bk10: 0a 34957i bk11: 0a 34958i bk12: 0a 34959i bk13: 0a 34960i bk14: 0a 34960i bk15: 0a 34963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.917531
Bank_Level_Parallism_Col = 2.925410
Bank_Level_Parallism_Ready = 2.208549
write_to_read_ratio_blp_rw_average = 0.399760
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044165 
total_CMD = 34960 
util_bw = 1544 
Wasted_Col = 471 
Wasted_Row = 12 
Idle = 32933 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 34960 
n_nop = 34178 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.022082 
Either_Row_CoL_Bus_Util = 0.022368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.288158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28816
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34184 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04394
n_activity=2010 dram_eff=0.7642
bk0: 64a 34839i bk1: 64a 34710i bk2: 64a 34640i bk3: 64a 34541i bk4: 64a 33811i bk5: 64a 33799i bk6: 64a 33808i bk7: 64a 33932i bk8: 0a 34955i bk9: 0a 34956i bk10: 0a 34958i bk11: 0a 34959i bk12: 0a 34960i bk13: 0a 34960i bk14: 0a 34960i bk15: 0a 34961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.927000
Bank_Level_Parallism_Col = 2.922461
Bank_Level_Parallism_Ready = 2.217448
write_to_read_ratio_blp_rw_average = 0.411289
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043936 
total_CMD = 34960 
util_bw = 1536 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 32959 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 10 
WTRc_limit = 588 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 34960 
n_nop = 34184 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.021968 
Either_Row_CoL_Bus_Util = 0.022197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.273713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27371
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34184 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04394
n_activity=2004 dram_eff=0.7665
bk0: 64a 34837i bk1: 64a 34707i bk2: 64a 34613i bk3: 64a 34543i bk4: 64a 33809i bk5: 64a 33787i bk6: 64a 33799i bk7: 64a 33940i bk8: 0a 34955i bk9: 0a 34957i bk10: 0a 34957i bk11: 0a 34958i bk12: 0a 34959i bk13: 0a 34960i bk14: 0a 34960i bk15: 0a 34962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.956369
Bank_Level_Parallism_Col = 2.952835
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.404499
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043936 
total_CMD = 34960 
util_bw = 1536 
Wasted_Col = 459 
Wasted_Row = 0 
Idle = 32965 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 652 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 34960 
n_nop = 34184 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.021968 
Either_Row_CoL_Bus_Util = 0.022197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.291905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2919
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34960 n_nop=34184 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04394
n_activity=2008 dram_eff=0.7649
bk0: 64a 34841i bk1: 64a 34711i bk2: 64a 34640i bk3: 64a 34541i bk4: 64a 33810i bk5: 64a 33800i bk6: 64a 33807i bk7: 64a 33932i bk8: 0a 34955i bk9: 0a 34956i bk10: 0a 34958i bk11: 0a 34958i bk12: 0a 34960i bk13: 0a 34960i bk14: 0a 34960i bk15: 0a 34960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.929930
Bank_Level_Parallism_Col = 2.924887
Bank_Level_Parallism_Ready = 2.216146
write_to_read_ratio_blp_rw_average = 0.412869
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043936 
total_CMD = 34960 
util_bw = 1536 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 32961 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 584 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 34960 
n_nop = 34184 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.021968 
Either_Row_CoL_Bus_Util = 0.022197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.273970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[4]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[5]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[6]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[7]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[8]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[9]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[10]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[11]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[12]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[14]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 47284
L2_total_cache_misses = 1033
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 1191
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 167
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.226
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=80772
icnt_total_pkts_simt_to_mem=92340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6743
	minimum = 6
	maximum = 351
Network latency average = 16.1497
	minimum = 6
	maximum = 305
Slowest packet = 17749
Flit latency average = 16.6154
	minimum = 6
	maximum = 304
Slowest flit = 35197
Fragmentation average = 0.0264043
	minimum = 0
	maximum = 126
Injected packet rate average = 0.0502287
	minimum = 0 (at node 36)
	maximum = 0.0787146 (at node 20)
Accepted packet rate average = 0.0502287
	minimum = 0 (at node 36)
	maximum = 0.0787146 (at node 20)
Injected flit rate average = 0.0919464
	minimum = 0 (at node 36)
	maximum = 0.135228 (at node 20)
Accepted flit rate average= 0.0919464
	minimum = 0 (at node 36)
	maximum = 0.153499 (at node 20)
Injected packet length average = 1.83056
Accepted packet length average = 1.83056
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7034 (16 samples)
	minimum = 6 (16 samples)
	maximum = 303.062 (16 samples)
Network latency average = 16.1766 (16 samples)
	minimum = 6 (16 samples)
	maximum = 266.5 (16 samples)
Flit latency average = 16.6695 (16 samples)
	minimum = 6 (16 samples)
	maximum = 265.25 (16 samples)
Fragmentation average = 0.0381044 (16 samples)
	minimum = 0 (16 samples)
	maximum = 118.125 (16 samples)
Injected packet rate average = 0.0510468 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0810148 (16 samples)
Accepted packet rate average = 0.0510468 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0810148 (16 samples)
Injected flit rate average = 0.0922474 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.140898 (16 samples)
Accepted flit rate average = 0.0922474 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.156582 (16 samples)
Injected packet size average = 1.80711 (16 samples)
Accepted packet size average = 1.80711 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 822504 (inst/sec)
gpgpu_simulation_rate = 1857 (cycle/sec)
gpgpu_silicon_slowdown = 865374x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
