

================================================================
== Vivado HLS Report for 'advios'
================================================================
* Date:           Thu Oct  3 19:01:39 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_advios_clkDivide_fu_90      |advios_clkDivide     |    3|    3|    3|    3|   none  |
        |grp_advios_adviosThread_fu_112  |advios_adviosThread  |    4|    4|    4|    4|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    133|    178|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      9|
|Register         |        -|      -|     37|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    170|    187|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------------+---------------------+---------+-------+-----+----+
    |grp_advios_adviosThread_fu_112  |advios_adviosThread  |        0|      0|   28|  80|
    |grp_advios_clkDivide_fu_90      |advios_clkDivide     |        0|      0|  105|  98|
    +--------------------------------+---------------------+---------+-------+-----+----+
    |Total                           |                     |        0|      0|  133| 178|
    +--------------------------------+---------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |advios_clkCount  |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |advios_clkCount  |  32|   0|   32|          0|
    |oneSecPulse      |   1|   0|    1|          0|
    |outLeds          |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  37|   0|   37|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|clk       |  in |    1| ap_ctrl_hs | advios::advios | return value |
|reset     |  in |    1| ap_ctrl_hs | advios::advios | return value |
|ctrl      |  in |    4|   ap_none  |      ctrl      |    pointer   |
|inSwitch  |  in |    4|   ap_none  |    inSwitch    |    pointer   |
|outLeds   | out |    4|   ap_vld   |     outLeds    |    pointer   |
+----------+-----+-----+------------+----------------+--------------+

