/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [8:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~((celloutsig_0_0z[7] | celloutsig_0_1z) & celloutsig_0_0z[1]);
  assign celloutsig_1_15z = ~((celloutsig_1_9z[2] | in_data[143]) & (celloutsig_1_13z[18] | celloutsig_1_14z));
  assign celloutsig_1_14z = ~(celloutsig_1_11z ^ celloutsig_1_12z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[4] ^ celloutsig_0_9z[9]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z ^ celloutsig_0_3z);
  assign celloutsig_0_19z = ~(celloutsig_0_15z[0] ^ celloutsig_0_5z[6]);
  assign celloutsig_1_1z = ~(in_data[112] ^ in_data[157]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] ^ celloutsig_1_0z[5]);
  assign celloutsig_1_4z = ~(in_data[114] ^ celloutsig_1_0z[1]);
  assign celloutsig_1_16z = { celloutsig_1_10z[0], celloutsig_1_0z } + { celloutsig_1_7z[0], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_9z[3:1] + { celloutsig_1_9z[4], celloutsig_1_8z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= { in_data[93:88], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_11z = ! celloutsig_1_7z[3:0];
  assign celloutsig_0_4z = ! { in_data[81], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_20z = ! { in_data[23], celloutsig_0_2z, _00_, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_17z = { in_data[153:149], celloutsig_1_16z } || { celloutsig_1_13z[14:8], celloutsig_1_12z };
  assign celloutsig_1_8z = celloutsig_1_7z[1] & ~(celloutsig_1_7z[3]);
  assign celloutsig_0_0z = in_data[84:76] % { 1'h1, in_data[41:34] };
  assign celloutsig_1_13z = { 1'h0, celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_7z = { in_data[135:133], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[6], celloutsig_1_4z, 1'h0, celloutsig_1_6z[1:0] };
  assign celloutsig_1_9z = { celloutsig_1_2z, 1'h0, celloutsig_1_6z[1:0], celloutsig_1_4z } % { 1'h1, celloutsig_1_7z[4:1] };
  assign celloutsig_0_15z = celloutsig_0_10z[2:0] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_1_0z = in_data[166:161] % { 1'h1, in_data[190:186] };
  assign celloutsig_0_9z = - { celloutsig_0_6z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z[7:1], celloutsig_0_8z, celloutsig_0_4z } !== celloutsig_0_9z[10:0];
  assign celloutsig_0_18z = { celloutsig_0_6z[3:2], celloutsig_0_8z } !== in_data[63:59];
  assign celloutsig_1_12z = in_data[183:179] | { celloutsig_1_9z[4:1], celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[73:63], celloutsig_0_3z, celloutsig_0_3z } | { in_data[94:85], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[71:69] | in_data[45:43];
  assign celloutsig_1_3z = { in_data[116:115], celloutsig_1_0z } | in_data[129:122];
  assign celloutsig_1_19z = ^ { celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_6z = in_data[60:55] >>> in_data[67:62];
  assign celloutsig_1_18z = in_data[180:178] ^ { celloutsig_1_13z[18:17], celloutsig_1_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_10z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_6z[3:0], celloutsig_0_4z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_0z[2] & in_data[45]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[3]) | (celloutsig_0_0z[6] & in_data[93]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & in_data[98]) | (celloutsig_1_3z[5] & celloutsig_1_1z));
  assign celloutsig_1_6z[1:0] = { celloutsig_1_4z, celloutsig_1_2z } ^ { celloutsig_1_3z[1], celloutsig_1_4z };
  assign celloutsig_1_6z[2] = 1'h0;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
