==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 200MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.13 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.680 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.61 seconds; current allocated memory: 756.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:34:3)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:40:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.07 seconds; current allocated memory: 757.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (example.cpp:28) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 779.078 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:37:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 799.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 799.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 800.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 800.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_auto_restart_counter=1
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -s_axilite_auto_restart_counter 1 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 757.031 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.29 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.64 seconds; current allocated memory: 757.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(example.cpp:34:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:34:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(example.cpp:40:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:40:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.23 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (example.cpp:28) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.250 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:37:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 800.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 800.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 801.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 801.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 801.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_auto_restart_counter=1
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -s_axilite_auto_restart_counter 1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 757.012 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:28:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.35 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.63 seconds; current allocated memory: 757.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(example.cpp:36:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:36:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(example.cpp:42:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:42:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.08 seconds; current allocated memory: 758.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (example.cpp:30) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.766 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:39:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 790.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 792.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 792.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 792.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 792.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 792.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_auto_restart_counter=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -s_axilite_auto_restart_counter 1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 757.012 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:28:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.69 seconds; current allocated memory: 757.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(example.cpp:36:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:36:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(example.cpp:42:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:42:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.08 seconds; current allocated memory: 758.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (example.cpp:30) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.516 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:39:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 800.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 800.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 801.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 801.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 801.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add100
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart -display_name add100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 757.098 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:28:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.46 seconds. Elapsed time: 0.97 seconds; current allocated memory: 757.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(example.cpp:36:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:36:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(example.cpp:42:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:42:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.32 seconds; current allocated memory: 758.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 758.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (example.cpp:30) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.719 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:39:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 792.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 792.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 792.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 792.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 792.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 792.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -output /home/ubuntu/vitis-hls-ip-2022 -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 757.156 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:28:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.92 seconds; current allocated memory: 757.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(example.cpp:36:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:36:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(example.cpp:42:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:42:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.32 seconds; current allocated memory: 758.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 758.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (example.cpp:30) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.297 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:39:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 800.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 801.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 801.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 801.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:145:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:208:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:364:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:556:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:615:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:733:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.65 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.42 seconds; current allocated memory: 759.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:807:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:441:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:443:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:809:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_480_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_482_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_508_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_845_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_878_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_886_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_480_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_482_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_845_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_886_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_878_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesDec<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' to improve effectiveness of pipeline pragma in function 'dec(ap_uint<128>*, ap_uint<128>*)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:220:18)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.14 seconds. CPU system time: 0.61 seconds. Elapsed time: 9.86 seconds; current allocated memory: 761.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 803.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 839.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'plaintextStrm' (example.cpp:98) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:511:5)...432 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dec' (example.cpp:40:20)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.3 seconds; current allocated memory: 917.566 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:132:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_817_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
WARNING: [HLS 200-880] The II Violation in module 'dec_Pipeline_VITIS_LOOP_131_4' (loop 'VITIS_LOOP_131_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('end', example.cpp:134) on port 'endPlaintextStrm' (example.cpp:134) and fifo read operation ('op', example.cpp:132) on port 'endPlaintextStrm' (example.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_451_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.105 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.770 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:145:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:208:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:364:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:556:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:615:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:733:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.52 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.16 seconds; current allocated memory: 759.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:807:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:441:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:443:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:809:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_480_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_482_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_508_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_845_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_878_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_886_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_480_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_482_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_845_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_886_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_878_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesDec<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' to improve effectiveness of pipeline pragma in function 'dec(ap_uint<128>*, ap_uint<128>*)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:220:18)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.02 seconds. CPU system time: 0.62 seconds. Elapsed time: 9.65 seconds; current allocated memory: 761.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 803.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 839.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'plaintextStrm' (example.cpp:98) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:511:5)...432 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dec' (example.cpp:40:20)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.31 seconds; current allocated memory: 917.570 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:132:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_817_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
WARNING: [HLS 200-880] The II Violation in module 'dec_Pipeline_VITIS_LOOP_131_4' (loop 'VITIS_LOOP_131_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('end', example.cpp:134) on port 'endPlaintextStrm' (example.cpp:134) and fifo read operation ('op', example.cpp:132) on port 'endPlaintextStrm' (example.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_451_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.105 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:145:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:208:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:364:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:556:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:615:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:733:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.54 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.17 seconds; current allocated memory: 759.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:807:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:809:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_845_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_878_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_886_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_845_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_886_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_878_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesDec<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' to improve effectiveness of pipeline pragma in function 'dec(ap_uint<128>*, ap_uint<128>*)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:220:18)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.75 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.35 seconds; current allocated memory: 760.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 789.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 812.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'plaintextStrm' (example.cpp:98) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'dec' (example.cpp:40:20)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 873.047 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:132:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 969.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 970.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 971.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_817_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 987.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 987.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
WARNING: [HLS 200-880] The II Violation in module 'dec_Pipeline_VITIS_LOOP_131_4' (loop 'VITIS_LOOP_131_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('end', example.cpp:134) on port 'endPlaintextStrm' (example.cpp:134) and fifo read operation ('op', example.cpp:132) on port 'endPlaintextStrm' (example.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 987.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 987.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 987.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 987.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 987.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 988.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 988.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 988.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.58 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.28 seconds; current allocated memory: 759.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1005:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1007:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-291] Loop 'decrypt_loop' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1126_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1113_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1042_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1053_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36)
INFO: [HLS 214-186] Unrolling loop 'decrypt_loop' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1113_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1126_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1042_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1053_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.42 seconds. CPU system time: 0.55 seconds. Elapsed time: 14.98 seconds; current allocated memory: 761.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 786.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 810.820 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'plaintextStrm' (example.cpp:98) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::updateKey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1017:29)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1105:5)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.42 seconds; current allocated memory: 861.434 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:132:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 981.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 983.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 983.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 984.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1020_1'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'decipher_0_sbox' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'updateKey' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_1020_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 986.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 986.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1002.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1002.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1002.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1002.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
WARNING: [HLS 200-880] The II Violation in module 'dec_Pipeline_VITIS_LOOP_131_4' (loop 'VITIS_LOOP_131_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('end', example.cpp:134) on port 'endPlaintextStrm' (example.cpp:134) and fifo read operation ('op', example.cpp:132) on port 'endPlaintextStrm' (example.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1002.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1002.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1002.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1003.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1003.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1003.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1003.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1003.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1003.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1004.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1004.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1004.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.770 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.32 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.96 seconds; current allocated memory: 759.547 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:724:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:726:9)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_800_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_800_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.7 seconds. CPU system time: 0.67 seconds. Elapsed time: 15.36 seconds; current allocated memory: 760.879 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 786.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 810.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:794:5)...576 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.4 seconds; current allocated memory: 862.094 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 981.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 982.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 982.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 983.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 983.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 983.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1001.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1001.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1001.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1001.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1001.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1001.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1001.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1001.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1001.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1001.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1001.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1001.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1002.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1002.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1002.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1003.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_181_1' pipeline 'VITIS_LOOP_181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1004.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_64_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1004.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp' pipeline 'processWordTemp' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp'.
INFO: [RTMG 210-279] Implementing memory 'example_processWordTemp_cipher_0_sboxEnc_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1005.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_737_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1007.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'process' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_sbox_mix_col_1_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1023.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_encryption_cbc_loop' pipeline 'encryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc_Pipeline_encryption_cbc_loop' is 7328 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_encryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_76_4' pipeline 'VITIS_LOOP_76_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_76_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.35 seconds. CPU system time: 0.61 seconds. Elapsed time: 7.95 seconds; current allocated memory: 759.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1005:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:724:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:726:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1007:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_800_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35)
INFO: [HLS 214-291] Loop 'decrypt_loop' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1126_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1113_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1042_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1053_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_800_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'decrypt_loop' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1113_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1126_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1042_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1053_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Rcon.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.84 seconds. CPU system time: 0.65 seconds. Elapsed time: 25.5 seconds; current allocated memory: 761.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 803.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 837.355 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'plaintextStrm' (example.cpp:98) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:794:5)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::updateKey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1017:29)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1105:5)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.91 seconds; current allocated memory: 906.145 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-472] Inferring partial write operation for 'ptxt' (example.cpp:132:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'processWordTemp.1' to 'processWordTemp_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process.1' to 'process_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1020_1'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'decipher_0_sbox' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_1020_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'process.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
WARNING: [HLS 200-880] The II Violation in module 'dec_Pipeline_VITIS_LOOP_131_4' (loop 'VITIS_LOOP_131_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('end', example.cpp:134) on port 'endPlaintextStrm' (example.cpp:134) and fifo read operation ('op', example.cpp:132) on port 'endPlaintextStrm' (example.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -format ip_catalog -output /home/ubuntu/vitis-hls-ip-2022 -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.766 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.62 seconds. CPU system time: 0.63 seconds. Elapsed time: 8.23 seconds; current allocated memory: 759.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1005:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:724:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:726:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1007:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_800_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35)
INFO: [HLS 214-291] Loop 'decrypt_loop' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1126_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1113_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1042_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1053_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_800_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'decrypt_loop' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1113_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1126_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1042_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1053_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Rcon.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.31 seconds. CPU system time: 0.65 seconds. Elapsed time: 25.97 seconds; current allocated memory: 761.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 803.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 838.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:794:5)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::updateKey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1017:29)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1105:5)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 5 seconds; current allocated memory: 906.605 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-472] Inferring partial write operation for 'ptxt' (example.cpp:132:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'processWordTemp.1' to 'processWordTemp_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process.1' to 'process_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1020_1'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'decipher_0_sbox' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_1020_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'process.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_120_3' pipeline 'VITIS_LOOP_120_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_120_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp_1' pipeline 'processWordTemp.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp_1'.
INFO: [RTMG 210-279] Implementing memory 'example_processWordTemp_1_decipher_0_sboxEnc_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey_1' pipeline 'VITIS_LOOP_1020_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey_1'.
INFO: [RTMG 210-279] Implementing memory 'example_updateKey_1_decipher_0_sbox_ROM_2P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_1' pipeline 'process.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_1'.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_gtbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_isbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_decryption_cbc_loop' pipeline 'decryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dec_Pipeline_decryption_cbc_loop' is 7328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_decryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.19 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_131_4' pipeline 'VITIS_LOOP_131_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_131_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_181_1' pipeline 'VITIS_LOOP_181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_64_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp' pipeline 'processWordTemp' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_737_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'process' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_sbox_mix_col_1_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_encryption_cbc_loop' pipeline 'encryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc_Pipeline_encryption_cbc_loop' is 7328 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_encryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_76_4' pipeline 'VITIS_LOOP_76_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_76_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d256_A' is changed to 'fifo_w128_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d256_S' is changed to 'fifo_w1_d256_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -output /home/ubuntu/vitis-hls-ip-2022 -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 757.137 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:163:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.25 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.88 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1005:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:724:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:726:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1007:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_800_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35)
INFO: [HLS 214-291] Loop 'decrypt_loop' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1126_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1113_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1042_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1053_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_800_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'decrypt_loop' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1113_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1126_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1042_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1053_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Rcon.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(example.cpp:177:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:177:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:179:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:179:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:187:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:187:3)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(example.cpp:189:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:189:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.89 seconds. CPU system time: 0.62 seconds. Elapsed time: 24.52 seconds; current allocated memory: 761.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 803.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 838.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (example.cpp:77) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (example.cpp:120) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (example.cpp:132) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (example.cpp:165) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:794:5)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::updateKey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1017:29)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1105:5)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.88 seconds; current allocated memory: 906.074 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:77:14)
INFO: [HLS 200-472] Inferring partial write operation for 'ptxt' (example.cpp:132:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'processWordTemp.1' to 'processWordTemp_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process.1' to 'process_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1020_1'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'decipher_0_sbox' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_1020_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'process.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_120_3' pipeline 'VITIS_LOOP_120_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_120_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp_1' pipeline 'processWordTemp.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp_1'.
INFO: [RTMG 210-279] Implementing memory 'example_processWordTemp_1_decipher_0_sboxEnc_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey_1' pipeline 'VITIS_LOOP_1020_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey_1'.
INFO: [RTMG 210-279] Implementing memory 'example_updateKey_1_decipher_0_sbox_ROM_2P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_1' pipeline 'process.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_1'.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_gtbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_isbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_decryption_cbc_loop' pipeline 'decryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dec_Pipeline_decryption_cbc_loop' is 7328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_decryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.27 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_131_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_131_4' pipeline 'VITIS_LOOP_131_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_131_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_181_1' pipeline 'VITIS_LOOP_181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_64_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp' pipeline 'processWordTemp' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_737_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'process' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_sbox_mix_col_1_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_encryption_cbc_loop' pipeline 'encryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc_Pipeline_encryption_cbc_loop' is 7328 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_encryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.01 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_76_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_76_4' pipeline 'VITIS_LOOP_76_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_76_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d256_A' is changed to 'fifo_w128_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d256_S' is changed to 'fifo_w1_d256_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_BREADY' to 0.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -output /home/ubuntu/vitis-hls-ip-2022 -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 757.113 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:44:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:45:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:160:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:379:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:387:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:445:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:526:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:534:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:627:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:918:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1265:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.82 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.42 seconds; current allocated memory: 759.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1005:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:724:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:726:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1007:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_800_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35)
INFO: [HLS 214-291] Loop 'decrypt_loop' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1126_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1113_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1042_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1053_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:766:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_800_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:800:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:791:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:757:0)
INFO: [HLS 214-186] Unrolling loop 'decrypt_loop' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1077:9) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1113_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1113:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1126_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1126:36) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1103:32) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1073:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1042_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1042:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1053_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1053:36) in function 'xf::security::aesDec<128>::updateKey' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1010:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:151:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'Rcon': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Rcon.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 32 in loop 'anonymous'(example.cpp:171:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:171:3)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:176:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:176:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:184:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:184:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:186:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:186:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.34 seconds. CPU system time: 0.69 seconds. Elapsed time: 25.05 seconds; current allocated memory: 761.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 803.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 837.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (example.cpp:76) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (example.cpp:118) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_4' (example.cpp:130) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_1' (example.cpp:162) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:794:5)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::updateKey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1017:29)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesDec<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1105:5)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.97 seconds; current allocated memory: 906.047 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:179:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:76:14)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:130:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'processWordTemp.1' to 'processWordTemp_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process.1' to 'process_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1020_1'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'decipher_0_sbox' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
WARNING: [HLS 200-885] The II Violation in module 'updateKey_1' (loop 'VITIS_LOOP_1020_1'): Unable to schedule 'load' operation ('rk_sbox2.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:1044) on array 'decipher_0_sbox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'decipher_0_sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_1020_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'process.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_129_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_129_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'processWordTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'processWordTemp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_118_3' pipeline 'VITIS_LOOP_118_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_118_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp_1' pipeline 'processWordTemp.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp_1'.
INFO: [RTMG 210-279] Implementing memory 'example_processWordTemp_1_decipher_0_sboxEnc_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey_1' pipeline 'VITIS_LOOP_1020_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey_1'.
INFO: [RTMG 210-279] Implementing memory 'example_updateKey_1_decipher_0_sbox_ROM_2P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_1' pipeline 'process.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_1'.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_gtbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_process_1_decipher_0_isbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_decryption_cbc_loop' pipeline 'decryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dec_Pipeline_decryption_cbc_loop' is 7328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_decryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_129_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_129_4' pipeline 'VITIS_LOOP_129_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_129_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_64_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processWordTemp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'processWordTemp' pipeline 'processWordTemp' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processWordTemp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_737_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'process' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_sbox_mix_col_1_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_encryption_cbc_loop' pipeline 'encryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc_Pipeline_encryption_cbc_loop' is 7328 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_encryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 4 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d256_A' is changed to 'fifo_w128_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d256_S' is changed to 'fifo_w1_d256_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_BREADY' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description {memory ip without self restart enavled}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=add_100
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/vitis-hls-ip-2022
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -description memory ip without self restart enavled -display_name add_100 -output /home/ubuntu/vitis-hls-ip-2022 -version 2.0 
INFO: [HLS 200-1510] Running: source ./proj_axi_master/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 757.113 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:40:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:41:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:42:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:43:9)
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (example.cpp:160:58)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:145:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:153:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:208:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:364:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:556:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:564:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:615:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:733:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.11 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.75 seconds; current allocated memory: 758.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesDec<128>::aesDec()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:807:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesDec<128>::aesDec()' into 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:441:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:443:9)
INFO: [HLS 214-377] Adding 'decipher' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:809:9)
INFO: [HLS 214-210] Disaggregating variable 'decipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_480_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_482_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_508_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_845_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_878_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_886_4' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_480_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:480:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:518:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:508:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_482_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:482:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:471:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_845_1' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:845:27) in function 'xf::security::aesDec<128>::process' completely with a factor of 10 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_886_4' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:886:35) in function 'xf::security::aesDec<128>::process' completely with a factor of 4 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_878_3' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:878:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_2' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:869:31) in function 'xf::security::aesDec<128>::process' completely with a factor of 16 (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:837:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcDecrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:487:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcDecrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'decrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'dec(ap_uint<128>*, ap_uint<128>*)' (example.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::internal::aesCbcEncrypt<128u>(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:456:0)
INFO: [HLS 214-178] Inlining function 'xf::security::aes128CbcEncrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' (example.cpp:151:0)
INFO: [HLS 214-178] Inlining function 'encrypt(hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&)' into 'enc(ap_uint<128>*, ap_uint<128>*)' (example.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'decipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:178:37)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i.i.i': Complete partitioning on dimension 1. (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:76:37)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesDec<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' to improve effectiveness of pipeline pragma in function 'dec(ap_uint<128>*, ap_uint<128>*)' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:220:18)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 32 in loop 'anonymous'(example.cpp:171:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:171:3)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 32 in loop 'anonymous'(example.cpp:174:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:174:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:176:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:176:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:184:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:184:3)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'anonymous'(example.cpp:186:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (example.cpp:186:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.98 seconds. CPU system time: 0.63 seconds. Elapsed time: 9.6 seconds; current allocated memory: 761.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 803.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 839.195 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_3' (example.cpp:64) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (example.cpp:76) in function 'enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (example.cpp:118) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_4' (example.cpp:130) in function 'dec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_1' (example.cpp:162) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'example' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (/home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/aes.hpp:511:5)...432 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dec' (example.cpp:40:20)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.26 seconds; current allocated memory: 917.492 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (example.cpp:179:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (example.cpp:76:14)
INFO: [HLS 200-472] Inferring partial write operation for 'pt' (example.cpp:130:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-103] Legalizing function name 'updateKey.1' to 'updateKey_1'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_817_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_Pipeline_VITIS_LOOP_129_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_129_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_451_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'encryption_cbc_loop'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'enc_Pipeline_encryption_cbc_loop' (loop 'encryption_cbc_loop'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln103', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:103) of variable 'output_block.V', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:123 on local variable 'lhs.V' and 'load' operation ('lhs_V_load', /home/ubuntu/git/Vitis_Libraries/security/L1/include/xf_security/cbc.hpp:112) on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_118_3' pipeline 'VITIS_LOOP_118_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_118_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey_1' pipeline 'VITIS_LOOP_817_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey_1'.
INFO: [RTMG 210-279] Implementing memory 'example_updateKey_1_decipher_0_ssbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_updateKey_1_Rcon_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_decryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_decryption_cbc_loop' pipeline 'decryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'decryption_cbc_loop' in module 'dec_Pipeline_decryption_cbc_loop'. Estimated max control fanout for pipeline is 21342.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_decryption_cbc_loop'.
INFO: [RTMG 210-279] Implementing memory 'example_dec_Pipeline_decryption_cbc_loop_decipher_0_iibox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_dec_Pipeline_decryption_cbc_loop_decipher_0_i32box_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_Pipeline_VITIS_LOOP_129_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_Pipeline_VITIS_LOOP_129_4' pipeline 'VITIS_LOOP_129_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_Pipeline_VITIS_LOOP_129_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_64_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_451_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'process' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'process_r' is 11520 from HDL expression: ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_ssbox_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'example_process_r_cipher_0_p16box_ROM_NP_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_encryption_cbc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_encryption_cbc_loop' pipeline 'encryption_cbc_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc_Pipeline_encryption_cbc_loop' is 15536 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp64) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp62) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_encryption_cbc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.64 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc_Pipeline_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc_Pipeline_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d256_A' is changed to 'fifo_w128_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d256_S' is changed to 'fifo_w1_d256_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endCiphertextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipherkeyStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IVStrm_U(example_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'plaintextStrm_U(example_fifo_w128_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'endPlaintextStrm_U(example_fifo_w1_d256_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/crypto' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [RTMG 210-278] Implementing memory 'example_crypto_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'example_ct_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'example_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.37 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.237 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.59 seconds. CPU system time: 1.74 seconds. Elapsed time: 60.37 seconds; current allocated memory: 509.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
