# Dadda-Multiplier
A 16 bit unsigned dadda multipler is designed and verified  it functionality using appropriate test vectors.
For final stage addition 32 bit brent kung adder is used.
