
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_35968:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a003fff; valaddr_reg:x3; val_offset:107904*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107904*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35969:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a007fff; valaddr_reg:x3; val_offset:107907*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107907*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35970:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a00ffff; valaddr_reg:x3; val_offset:107910*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107910*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35971:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a01ffff; valaddr_reg:x3; val_offset:107913*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107913*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35972:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a03ffff; valaddr_reg:x3; val_offset:107916*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107916*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35973:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a07ffff; valaddr_reg:x3; val_offset:107919*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107919*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35974:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a0fffff; valaddr_reg:x3; val_offset:107922*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107922*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35975:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a1fffff; valaddr_reg:x3; val_offset:107925*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107925*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35976:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a3fffff; valaddr_reg:x3; val_offset:107928*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107928*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35977:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a400000; valaddr_reg:x3; val_offset:107931*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107931*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35978:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a600000; valaddr_reg:x3; val_offset:107934*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107934*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35979:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a700000; valaddr_reg:x3; val_offset:107937*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107937*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35980:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a780000; valaddr_reg:x3; val_offset:107940*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107940*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35981:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7c0000; valaddr_reg:x3; val_offset:107943*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107943*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35982:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7e0000; valaddr_reg:x3; val_offset:107946*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107946*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35983:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7f0000; valaddr_reg:x3; val_offset:107949*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107949*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35984:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7f8000; valaddr_reg:x3; val_offset:107952*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107952*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35985:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fc000; valaddr_reg:x3; val_offset:107955*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107955*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35986:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fe000; valaddr_reg:x3; val_offset:107958*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107958*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35987:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ff000; valaddr_reg:x3; val_offset:107961*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107961*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35988:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ff800; valaddr_reg:x3; val_offset:107964*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107964*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35989:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffc00; valaddr_reg:x3; val_offset:107967*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107967*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35990:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffe00; valaddr_reg:x3; val_offset:107970*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107970*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35991:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fff00; valaddr_reg:x3; val_offset:107973*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107973*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35992:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fff80; valaddr_reg:x3; val_offset:107976*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107976*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35993:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fffc0; valaddr_reg:x3; val_offset:107979*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107979*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35994:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fffe0; valaddr_reg:x3; val_offset:107982*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107982*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35995:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffff0; valaddr_reg:x3; val_offset:107985*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107985*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35996:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffff8; valaddr_reg:x3; val_offset:107988*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107988*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35997:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffffc; valaddr_reg:x3; val_offset:107991*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107991*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35998:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7ffffe; valaddr_reg:x3; val_offset:107994*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107994*0 + 3*281*FLEN/8, x4, x1, x2)

inst_35999:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xd4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x6a7fffff; valaddr_reg:x3; val_offset:107997*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107997*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36000:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f000001; valaddr_reg:x3; val_offset:108000*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108000*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36001:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f000003; valaddr_reg:x3; val_offset:108003*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108003*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36002:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f000007; valaddr_reg:x3; val_offset:108006*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108006*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36003:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f199999; valaddr_reg:x3; val_offset:108009*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108009*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36004:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f249249; valaddr_reg:x3; val_offset:108012*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108012*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36005:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f333333; valaddr_reg:x3; val_offset:108015*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108015*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36006:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:108018*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108018*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36007:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:108021*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108021*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36008:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f444444; valaddr_reg:x3; val_offset:108024*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108024*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36009:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:108027*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108027*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36010:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:108030*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108030*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36011:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f666666; valaddr_reg:x3; val_offset:108033*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108033*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36012:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:108036*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108036*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36013:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:108039*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108039*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:108042*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108042*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331865 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36f6cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331865; op2val:0x3fb6f6cb;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:108045*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108045*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36016:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:108048*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108048*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36017:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:108051*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108051*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36018:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:108054*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108054*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36019:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:108057*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108057*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36020:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:108060*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108060*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:108063*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108063*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:108066*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108066*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:108069*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108069*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36024:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:108072*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108072*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36025:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:108075*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108075*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36026:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:108078*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108078*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36027:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:108081*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108081*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36028:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:108084*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108084*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36029:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:108087*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108087*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36030:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:108090*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108090*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36031:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:108093*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108093*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36032:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88800000; valaddr_reg:x3; val_offset:108096*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108096*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36033:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88800001; valaddr_reg:x3; val_offset:108099*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108099*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36034:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88800003; valaddr_reg:x3; val_offset:108102*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108102*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36035:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88800007; valaddr_reg:x3; val_offset:108105*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108105*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8880000f; valaddr_reg:x3; val_offset:108108*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108108*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8880001f; valaddr_reg:x3; val_offset:108111*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108111*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8880003f; valaddr_reg:x3; val_offset:108114*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108114*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8880007f; valaddr_reg:x3; val_offset:108117*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108117*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x888000ff; valaddr_reg:x3; val_offset:108120*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108120*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36041:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x888001ff; valaddr_reg:x3; val_offset:108123*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108123*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36042:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x888003ff; valaddr_reg:x3; val_offset:108126*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108126*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36043:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x888007ff; valaddr_reg:x3; val_offset:108129*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108129*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36044:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88800fff; valaddr_reg:x3; val_offset:108132*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108132*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36045:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88801fff; valaddr_reg:x3; val_offset:108135*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108135*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36046:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88803fff; valaddr_reg:x3; val_offset:108138*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108138*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36047:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88807fff; valaddr_reg:x3; val_offset:108141*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108141*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36048:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8880ffff; valaddr_reg:x3; val_offset:108144*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108144*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36049:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8881ffff; valaddr_reg:x3; val_offset:108147*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108147*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36050:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8883ffff; valaddr_reg:x3; val_offset:108150*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108150*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x8887ffff; valaddr_reg:x3; val_offset:108153*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108153*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x888fffff; valaddr_reg:x3; val_offset:108156*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108156*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x889fffff; valaddr_reg:x3; val_offset:108159*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108159*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88bfffff; valaddr_reg:x3; val_offset:108162*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108162*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88c00000; valaddr_reg:x3; val_offset:108165*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108165*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88e00000; valaddr_reg:x3; val_offset:108168*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108168*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88f00000; valaddr_reg:x3; val_offset:108171*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108171*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88f80000; valaddr_reg:x3; val_offset:108174*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108174*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fc0000; valaddr_reg:x3; val_offset:108177*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108177*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fe0000; valaddr_reg:x3; val_offset:108180*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108180*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ff0000; valaddr_reg:x3; val_offset:108183*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108183*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ff8000; valaddr_reg:x3; val_offset:108186*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108186*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffc000; valaddr_reg:x3; val_offset:108189*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108189*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffe000; valaddr_reg:x3; val_offset:108192*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108192*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fff000; valaddr_reg:x3; val_offset:108195*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108195*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fff800; valaddr_reg:x3; val_offset:108198*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108198*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffc00; valaddr_reg:x3; val_offset:108201*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108201*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffe00; valaddr_reg:x3; val_offset:108204*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108204*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffff00; valaddr_reg:x3; val_offset:108207*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108207*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffff80; valaddr_reg:x3; val_offset:108210*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108210*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffffc0; valaddr_reg:x3; val_offset:108213*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108213*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffffe0; valaddr_reg:x3; val_offset:108216*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108216*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffff0; valaddr_reg:x3; val_offset:108219*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108219*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffff8; valaddr_reg:x3; val_offset:108222*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108222*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffffc; valaddr_reg:x3; val_offset:108225*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108225*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88fffffe; valaddr_reg:x3; val_offset:108228*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108228*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331aa5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331aa5; op2val:0x80000000;
op3val:0x88ffffff; valaddr_reg:x3; val_offset:108231*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108231*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:108234*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108234*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:108237*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108237*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:108240*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108240*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:108243*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108243*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:108246*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108246*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:108249*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108249*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:108252*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108252*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:108255*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108255*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:108258*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108258*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:108261*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108261*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:108264*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108264*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:108267*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108267*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:108270*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108270*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:108273*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108273*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:108276*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108276*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:108279*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108279*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x86000000; valaddr_reg:x3; val_offset:108282*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108282*0 + 3*281*FLEN/8, x4, x1, x2)

inst_36095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x336233 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f336233; op2val:0x80000000;
op3val:0x86000001; valaddr_reg:x3; val_offset:108285*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108285*0 + 3*281*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778401279,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778417663,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778450431,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778515967,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778647039,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1778909183,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1779433471,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1780482047,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1782579199,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1782579200,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1784676352,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1785724928,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786249216,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786511360,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786642432,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786707968,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786740736,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786757120,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786765312,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786769408,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786771456,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786772480,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786772992,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773248,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773376,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773440,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773472,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773488,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773496,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773500,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773502,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(1786773503,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2134055013,32,FLEN)
NAN_BOXED(1068955339,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089984,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089985,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089987,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089991,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089999,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090015,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090047,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090111,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090239,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090495,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290091007,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290092031,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290094079,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290098175,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290106367,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290122751,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290155519,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290221055,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290352127,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290614271,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2291138559,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2292187135,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284287,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284288,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2296381440,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297430016,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297954304,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298216448,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298347520,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298413056,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298445824,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298462208,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298470400,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298474496,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298476544,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298477568,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478080,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478336,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478464,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478528,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478560,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478576,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478584,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478588,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478590,32,FLEN)
NAN_BOXED(2134055589,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478591,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146944,32,FLEN)
NAN_BOXED(2134073907,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146945,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
