# Reading C:/intelFPGA_pro/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile //Mac/Home/Documents/riscv/projeto.mpf
# Loading project projeto
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.simulacao32 -Lf altera_mf_ver
# vsim -gui work.simulacao32 -Lf altera_mf_ver 
# Start time: 18:51:49 on Apr 19,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
add wave -position end sim:/simulacao32/up/*
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : //Mac/Home/Documents/riscv/simulacao32.sv(47)
#    Time: 190 ns  Iteration: 1  Instance: /simulacao32
# Break in Module simulacao32 at //Mac/Home/Documents/riscv/simulacao32.sv line 47
add wave -position 21  -autoscale 1 -format Literal -height 17
# Missing signal name or pattern.
add wave -position 20  -format Logic -height 17 -radix unsigned
# Missing signal name or pattern.
add wave -position 16  sim:/simulacao32/up/uc/state
add wave -position 17  sim:/simulacao32/up/uc/nextState
run -all
# ** Note: $stop    : //Mac/Home/Documents/riscv/simulacao32.sv(47)
#    Time: 360 ns  Iteration: 1  Instance: /simulacao32
# Break in Module simulacao32 at //Mac/Home/Documents/riscv/simulacao32.sv line 47
vsim -gui -Lf altera_mf_ver work.simulacao32
# End time: 19:29:02 on Apr 19,2019, Elapsed time: 0:37:13
# Errors: 2, Warnings: 0
# vsim -gui -Lf altera_mf_ver work.simulacao32 
# Start time: 19:29:02 on Apr 19,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -Lf altera_mf_ver work.simulacao32
# End time: 19:29:31 on Apr 19,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -gui -Lf altera_mf_ver work.simulacao32 
# Start time: 19:29:31 on Apr 19,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
add wave -position end sim:/simulacao32/up/*
add wave -position 2  sim:/simulacao32/up/uc/state
add wave -position 3  sim:/simulacao32/up/uc/nextState
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : //Mac/Home/Documents/riscv/simulacao32.sv(47)
#    Time: 190 ns  Iteration: 1  Instance: /simulacao32
# Break in Module simulacao32 at //Mac/Home/Documents/riscv/simulacao32.sv line 47
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 2 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -Lf altera_mf_ver work.simulacao32
# End time: 23:49:06 on Apr 19,2019, Elapsed time: 4:19:35
# Errors: 0, Warnings: 0
# vsim -gui -Lf altera_mf_ver work.simulacao32 
# Start time: 23:49:06 on Apr 19,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -Lf altera_mf_ver work.simulacao32
# End time: 23:49:34 on Apr 19,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -gui -Lf altera_mf_ver work.simulacao32 
# Start time: 23:49:34 on Apr 19,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
add wave -position end sim:/simulacao32/up/*
add wave -position 0  sim:/simulacao32/up/uc/state
add wave -position 1  sim:/simulacao32/up/uc/nextState
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : //Mac/Home/Documents/riscv/simulacao32.sv(47)
#    Time: 190 ns  Iteration: 1  Instance: /simulacao32
# Break in Module simulacao32 at //Mac/Home/Documents/riscv/simulacao32.sv line 47
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -Lf altera_mf_ver work.simulacao32
# End time: 01:03:54 on Apr 20,2019, Elapsed time: 1:14:20
# Errors: 0, Warnings: 0
# vsim -gui -Lf altera_mf_ver work.simulacao32 
# Start time: 01:03:54 on Apr 20,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
add wave -position end sim:/simulacao32/up/*
add wave -position 1  sim:/simulacao32/up/uc/state
add wave -position 2  sim:/simulacao32/up/uc/nextState
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : //Mac/Home/Documents/riscv/simulacao32.sv(47)
#    Time: 190 ns  Iteration: 1  Instance: /simulacao32
# Break in Module simulacao32 at //Mac/Home/Documents/riscv/simulacao32.sv line 47
# End time: 01:05:17 on Apr 20,2019, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
