{
  "module_name": "sif_rtr_ctrl_1_regs.h",
  "hash_id": "a20d4db2d8c2ce09edede4529a916700cb9d8ff5170dec3dafa7ff3e97886278",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_1_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_1_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_1_PERM_SEL                                    0x316108\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_0                               0x316114\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_1                               0x316118\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_2                               0x31611C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_3                               0x316120\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_4                               0x316124\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_5                               0x316128\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_6                               0x31612C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_7                               0x316130\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_8                               0x316134\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_9                               0x316138\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_10                              0x31613C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_11                              0x316140\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_12                              0x316144\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_13                              0x316148\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_14                              0x31614C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_15                              0x316150\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_16                              0x316154\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_17                              0x316158\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_18                              0x31615C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_19                              0x316160\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_20                              0x316164\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_21                              0x316168\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_22                              0x31616C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_23                              0x316170\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_24                              0x316174\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_25                              0x316178\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_26                              0x31617C\n\n#define mmSIF_RTR_CTRL_1_HBM_POLY_H3_27                              0x316180\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_0                              0x316184\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_1                              0x316188\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_2                              0x31618C\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_3                              0x316190\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_4                              0x316194\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_5                              0x316198\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_6                              0x31619C\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_7                              0x3161A0\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_8                              0x3161A4\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_9                              0x3161A8\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_10                             0x3161AC\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_11                             0x3161B0\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_12                             0x3161B4\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_13                             0x3161B8\n\n#define mmSIF_RTR_CTRL_1_SRAM_POLY_H3_14                             0x3161BC\n\n#define mmSIF_RTR_CTRL_1_SCRAM_SRAM_EN                               0x31626C\n\n#define mmSIF_RTR_CTRL_1_RL_HBM_EN                                   0x316274\n\n#define mmSIF_RTR_CTRL_1_RL_HBM_SAT                                  0x316278\n\n#define mmSIF_RTR_CTRL_1_RL_HBM_RST                                  0x31627C\n\n#define mmSIF_RTR_CTRL_1_RL_HBM_TIMEOUT                              0x316280\n\n#define mmSIF_RTR_CTRL_1_SCRAM_HBM_EN                                0x316284\n\n#define mmSIF_RTR_CTRL_1_RL_PCI_EN                                   0x316288\n\n#define mmSIF_RTR_CTRL_1_RL_PCI_SAT                                  0x31628C\n\n#define mmSIF_RTR_CTRL_1_RL_PCI_RST                                  0x316290\n\n#define mmSIF_RTR_CTRL_1_RL_PCI_TIMEOUT                              0x316294\n\n#define mmSIF_RTR_CTRL_1_RL_SRAM_EN                                  0x31629C\n\n#define mmSIF_RTR_CTRL_1_RL_SRAM_SAT                                 0x3162A0\n\n#define mmSIF_RTR_CTRL_1_RL_SRAM_RST                                 0x3162A4\n\n#define mmSIF_RTR_CTRL_1_RL_SRAM_TIMEOUT                             0x3162AC\n\n#define mmSIF_RTR_CTRL_1_RL_SRAM_RED                                 0x3162B4\n\n#define mmSIF_RTR_CTRL_1_E2E_HBM_EN                                  0x3162EC\n\n#define mmSIF_RTR_CTRL_1_E2E_PCI_EN                                  0x3162F0\n\n#define mmSIF_RTR_CTRL_1_E2E_HBM_WR_SIZE                             0x3162F4\n\n#define mmSIF_RTR_CTRL_1_E2E_PCI_WR_SIZE                             0x3162F8\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_PCI_CTR_SET_EN                       0x316404\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_PCI_CTR_SET                          0x316408\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_PCI_CTR_WRAP                         0x31640C\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_PCI_CTR_CNT                          0x316410\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM_CTR_SET_EN                       0x316414\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM_CTR_SET                          0x316418\n\n#define mmSIF_RTR_CTRL_1_E2E_HBM_RD_SIZE                             0x31641C\n\n#define mmSIF_RTR_CTRL_1_E2E_PCI_RD_SIZE                             0x316420\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_PCI_CTR_SET_EN                       0x316424\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_PCI_CTR_SET                          0x316428\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_PCI_CTR_WRAP                         0x31642C\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_PCI_CTR_CNT                          0x316430\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM_CTR_SET_EN                       0x316434\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM_CTR_SET                          0x316438\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_SEL_0                                0x316450\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_SEL_1                                0x316454\n\n#define mmSIF_RTR_CTRL_1_NON_LIN_EN                                  0x316480\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_BANK_0                              0x316500\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_BANK_1                              0x316504\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_BANK_2                              0x316508\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_BANK_3                              0x31650C\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_BANK_4                              0x316510\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_0                            0x316514\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_1                            0x316520\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_2                            0x316524\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_3                            0x316528\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_4                            0x31652C\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_5                            0x316530\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_6                            0x316534\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_7                            0x316538\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_8                            0x31653C\n\n#define mmSIF_RTR_CTRL_1_NL_SRAM_OFFSET_9                            0x316540\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_0                             0x316550\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_1                             0x316554\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_2                             0x316558\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_3                             0x31655C\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_4                             0x316560\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_5                             0x316564\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_6                             0x316568\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_7                             0x31656C\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_8                             0x316570\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_9                             0x316574\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_10                            0x316578\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_11                            0x31657C\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_12                            0x316580\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_13                            0x316584\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_14                            0x316588\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_15                            0x31658C\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_16                            0x316590\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_17                            0x316594\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_OFFSET_18                            0x316598\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_0                     0x3165E4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_1                     0x3165E8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_2                     0x3165EC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_3                     0x3165F0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_4                     0x3165F4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_5                     0x3165F8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_6                     0x3165FC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_7                     0x316600\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_8                     0x316604\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_9                     0x316608\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_10                    0x31660C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_11                    0x316610\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_12                    0x316614\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_13                    0x316618\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_14                    0x31661C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AW_15                    0x316620\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_0                    0x316624\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_1                    0x316628\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_2                    0x31662C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_3                    0x316630\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_4                    0x316634\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_5                    0x316638\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_6                    0x31663C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_7                    0x316640\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_8                    0x316644\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_9                    0x316648\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_10                   0x31664C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_11                   0x316650\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_12                   0x316654\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_13                   0x316658\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_14                   0x31665C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AW_15                   0x316660\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_0                     0x316664\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_1                     0x316668\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_2                     0x31666C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_3                     0x316670\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_4                     0x316674\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_5                     0x316678\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_6                     0x31667C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_7                     0x316680\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_8                     0x316684\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_9                     0x316688\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_10                    0x31668C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_11                    0x316690\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_12                    0x316694\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_13                    0x316698\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_14                    0x31669C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AW_15                    0x3166A0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_0                    0x3166A4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_1                    0x3166A8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_2                    0x3166AC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_3                    0x3166B0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_4                    0x3166B4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_5                    0x3166B8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_6                    0x3166BC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_7                    0x3166C0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_8                    0x3166C4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_9                    0x3166C8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_10                   0x3166CC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_11                   0x3166D0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_12                   0x3166D4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_13                   0x3166D8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_14                   0x3166DC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AW_15                   0x3166E0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_0                    0x3166E4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_1                    0x3166E8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_2                    0x3166EC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_3                    0x3166F0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_4                    0x3166F4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_5                    0x3166F8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_6                    0x3166FC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_7                    0x316700\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_8                    0x316704\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_9                    0x316708\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_10                   0x31670C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_11                   0x316710\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_12                   0x316714\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_13                   0x316718\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_14                   0x31671C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AW_15                   0x316720\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_0                   0x316724\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_1                   0x316728\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_2                   0x31672C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_3                   0x316730\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_4                   0x316734\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_5                   0x316738\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_6                   0x31673C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_7                   0x316740\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_8                   0x316744\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_9                   0x316748\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_10                  0x31674C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_11                  0x316750\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_12                  0x316754\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_13                  0x316758\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_14                  0x31675C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AW_15                  0x316760\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_0                    0x316764\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_1                    0x316768\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_2                    0x31676C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_3                    0x316770\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_4                    0x316774\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_5                    0x316778\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_6                    0x31677C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_7                    0x316780\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_8                    0x316784\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_9                    0x316788\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_10                   0x31678C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_11                   0x316790\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_12                   0x316794\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_13                   0x316798\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_14                   0x31679C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AW_15                   0x3167A0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_0                   0x3167A4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_1                   0x3167A8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_2                   0x3167AC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_3                   0x3167B0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_4                   0x3167B4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_5                   0x3167B8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_6                   0x3167BC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_7                   0x3167C0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_8                   0x3167C4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_9                   0x3167C8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_10                  0x3167CC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_11                  0x3167D0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_12                  0x3167D4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_13                  0x3167D8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_14                  0x3167DC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AW_15                  0x3167E0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_0                     0x316824\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_1                     0x316828\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_2                     0x31682C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_3                     0x316830\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_4                     0x316834\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_5                     0x316838\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_6                     0x31683C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_7                     0x316840\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_8                     0x316844\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_9                     0x316848\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_10                    0x31684C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_11                    0x316850\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_12                    0x316854\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_13                    0x316858\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_14                    0x31685C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_LOW_AR_15                    0x316860\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_0                    0x316864\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_1                    0x316868\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_2                    0x31686C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_3                    0x316870\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_4                    0x316874\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_5                    0x316878\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_6                    0x31687C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_7                    0x316880\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_8                    0x316884\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_9                    0x316888\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_10                   0x31688C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_11                   0x316890\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_12                   0x316894\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_13                   0x316898\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_14                   0x31689C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_BASE_HIGH_AR_15                   0x3168A0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_0                     0x3168A4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_1                     0x3168A8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_2                     0x3168AC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_3                     0x3168B0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_4                     0x3168B4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_5                     0x3168B8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_6                     0x3168BC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_7                     0x3168C0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_8                     0x3168C4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_9                     0x3168C8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_10                    0x3168CC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_11                    0x3168D0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_12                    0x3168D4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_13                    0x3168D8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_14                    0x3168DC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_LOW_AR_15                    0x3168E0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_0                    0x3168E4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_1                    0x3168E8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_2                    0x3168EC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_3                    0x3168F0\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_4                    0x3168F4\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_5                    0x3168F8\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_6                    0x3168FC\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_7                    0x316900\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_8                    0x316904\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_9                    0x316908\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_10                   0x31690C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_11                   0x316910\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_12                   0x316914\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_13                   0x316918\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_14                   0x31691C\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_MASK_HIGH_AR_15                   0x316920\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_0                    0x316924\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_1                    0x316928\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_2                    0x31692C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_3                    0x316930\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_4                    0x316934\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_5                    0x316938\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_6                    0x31693C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_7                    0x316940\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_8                    0x316944\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_9                    0x316948\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_10                   0x31694C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_11                   0x316950\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_12                   0x316954\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_13                   0x316958\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_14                   0x31695C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_LOW_AR_15                   0x316960\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_0                   0x316964\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_1                   0x316968\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_2                   0x31696C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_3                   0x316970\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_4                   0x316974\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_5                   0x316978\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_6                   0x31697C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_7                   0x316980\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_8                   0x316984\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_9                   0x316988\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_10                  0x31698C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_11                  0x316990\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_12                  0x316994\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_13                  0x316998\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_14                  0x31699C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_BASE_HIGH_AR_15                  0x3169A0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_0                    0x3169A4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_1                    0x3169A8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_2                    0x3169AC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_3                    0x3169B0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_4                    0x3169B4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_5                    0x3169B8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_6                    0x3169BC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_7                    0x3169C0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_8                    0x3169C4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_9                    0x3169C8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_10                   0x3169CC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_11                   0x3169D0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_12                   0x3169D4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_13                   0x3169D8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_14                   0x3169DC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_LOW_AR_15                   0x3169E0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_0                   0x3169E4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_1                   0x3169E8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_2                   0x3169EC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_3                   0x3169F0\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_4                   0x3169F4\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_5                   0x3169F8\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_6                   0x3169FC\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_7                   0x316A00\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_8                   0x316A04\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_9                   0x316A08\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_10                  0x316A0C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_11                  0x316A10\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_12                  0x316A14\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_13                  0x316A18\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_14                  0x316A1C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_MASK_HIGH_AR_15                  0x316A20\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_HIT_AW                            0x316A64\n\n#define mmSIF_RTR_CTRL_1_RANGE_SEC_HIT_AR                            0x316A68\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_HIT_AW                           0x316A6C\n\n#define mmSIF_RTR_CTRL_1_RANGE_PRIV_HIT_AR                           0x316A70\n\n#define mmSIF_RTR_CTRL_1_RGL_CFG                                     0x316B64\n\n#define mmSIF_RTR_CTRL_1_RGL_SHIFT                                   0x316B68\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_0                          0x316B6C\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_1                          0x316B70\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_2                          0x316B74\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_3                          0x316B78\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_4                          0x316B7C\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_5                          0x316B80\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_6                          0x316B84\n\n#define mmSIF_RTR_CTRL_1_RGL_EXPECTED_LAT_7                          0x316B88\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_0                                 0x316BAC\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_1                                 0x316BB0\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_2                                 0x316BB4\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_3                                 0x316BB8\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_4                                 0x316BBC\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_5                                 0x316BC0\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_6                                 0x316BC4\n\n#define mmSIF_RTR_CTRL_1_RGL_TOKEN_7                                 0x316BC8\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_0                               0x316BEC\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_1                               0x316BF0\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_2                               0x316BF4\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_3                               0x316BF8\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_4                               0x316BFC\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_5                               0x316C00\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_6                               0x316C04\n\n#define mmSIF_RTR_CTRL_1_RGL_BANK_ID_7                               0x316C08\n\n#define mmSIF_RTR_CTRL_1_RGL_WDT                                     0x316C2C\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM0_CH0_CTR_WRAP                    0x316C30\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM0_CH1_CTR_WRAP                    0x316C34\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM1_CH0_CTR_WRAP                    0x316C38\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM1_CH1_CTR_WRAP                    0x316C3C\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM2_CH0_CTR_WRAP                    0x316C40\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM2_CH1_CTR_WRAP                    0x316C44\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM3_CH0_CTR_WRAP                    0x316C48\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM3_CH1_CTR_WRAP                    0x316C4C\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM0_CH0_CTR_CNT                     0x316C50\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM0_CH1_CTR_CNT                     0x316C54\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM1_CH0_CTR_CNT                     0x316C58\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM1_CH1_CTR_CNT                     0x316C5C\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM2_CH0_CTR_CNT                     0x316C60\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM2_CH1_CTR_CNT                     0x316C64\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM3_CH0_CTR_CNT                     0x316C68\n\n#define mmSIF_RTR_CTRL_1_E2E_AR_HBM3_CH1_CTR_CNT                     0x316C6C\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM0_CH0_CTR_WRAP                    0x316C70\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM0_CH1_CTR_WRAP                    0x316C74\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM1_CH0_CTR_WRAP                    0x316C78\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM1_CH1_CTR_WRAP                    0x316C7C\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM2_CH0_CTR_WRAP                    0x316C80\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM2_CH1_CTR_WRAP                    0x316C84\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM3_CH0_CTR_WRAP                    0x316C88\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM3_CH1_CTR_WRAP                    0x316C8C\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM0_CH0_CTR_CNT                     0x316C90\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM0_CH1_CTR_CNT                     0x316C94\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM1_CH0_CTR_CNT                     0x316C98\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM1_CH1_CTR_CNT                     0x316C9C\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM2_CH0_CTR_CNT                     0x316CA0\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM2_CH1_CTR_CNT                     0x316CA4\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM3_CH0_CTR_CNT                     0x316CA8\n\n#define mmSIF_RTR_CTRL_1_E2E_AW_HBM3_CH1_CTR_CNT                     0x316CAC\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_PC_SEL_0                             0x316CB0\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_PC_SEL_1                             0x316CB4\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_PC_SEL_2                             0x316CB8\n\n#define mmSIF_RTR_CTRL_1_NL_HBM_PC_SEL_3                             0x316CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}