

================================================================
== Vitis HLS Report for 'binary_adder_100'
================================================================
* Date:           Mon Apr  1 07:24:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        100-bit_binary_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.144 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      100|      100|         1|          1|          1|   100|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1638|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|      111|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      111|     1685|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln5_fu_132_p2     |         +|   0|  0|   14|           7|           1|
    |and_ln7_fu_197_p2     |       and|   0|  0|  100|         100|         100|
    |and_ln8_1_fu_215_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln8_fu_209_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln5_fu_126_p2    |      icmp|   0|  0|   14|           7|           6|
    |lshr_ln6_1_fu_154_p2  |      lshr|   0|  0|  325|         100|         100|
    |lshr_ln6_fu_145_p2    |      lshr|   0|  0|  325|         100|         100|
    |or_ln7_fu_203_p2      |        or|   0|  0|  100|         100|         100|
    |or_ln8_fu_221_p2      |        or|   0|  0|    2|           1|           1|
    |shl_ln7_1_fu_185_p2   |       shl|   0|  0|  325|         100|         100|
    |shl_ln7_fu_175_p2     |       shl|   0|  0|  325|           1|         100|
    |bit_sum_fu_169_p2     |       xor|   0|  0|    2|           1|           1|
    |xor_ln6_fu_163_p2     |       xor|   0|  0|    2|           1|           1|
    |xor_ln7_fu_191_p2     |       xor|   0|  0|  100|         100|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1638|         620|         614|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |empty_6_reg_102  |   9|          2|    1|          2|
    |empty_fu_60      |   9|          2|  100|        200|
    |i_fu_56          |   9|          2|    7|         14|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  47|         10|  109|        220|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    3|   0|    3|          0|
    |empty_6_reg_102  |    1|   0|    1|          0|
    |empty_fu_60      |  100|   0|  100|          0|
    |i_fu_56          |    7|   0|    7|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  111|   0|  111|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  binary_adder_100|  return value|
|a                 |   in|  100|     ap_none|                 a|       pointer|
|b                 |   in|  100|     ap_none|                 b|       pointer|
|carry_in          |   in|    1|     ap_none|          carry_in|        scalar|
|sum_i             |   in|  100|     ap_ovld|               sum|       pointer|
|sum_o             |  out|  100|     ap_ovld|               sum|       pointer|
|sum_o_ap_vld      |  out|    1|     ap_ovld|               sum|       pointer|
|carry_out         |  out|    1|      ap_vld|         carry_out|       pointer|
|carry_out_ap_vld  |  out|    1|      ap_vld|         carry_out|       pointer|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [binary_adder_100.cpp:5]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [binary_adder_100.cpp:3]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i100 %a"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i100 %b"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %carry_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %carry_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i100 %sum"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %carry_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %carry_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%carry_in_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %carry_in" [binary_adder_100.cpp:3]   --->   Operation 17 'read' 'carry_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_read = read i100 @_ssdm_op_Read.ap_auto.i100P0A, i100 %a"   --->   Operation 18 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_read = read i100 @_ssdm_op_Read.ap_auto.i100P0A, i100 %b"   --->   Operation 19 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_read = read i100 @_ssdm_op_Read.ap_auto.i100P0A, i100 %sum" [binary_adder_100.cpp:7]   --->   Operation 20 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln7 = store i100 %sum_read, i100 %empty" [binary_adder_100.cpp:7]   --->   Operation 21 'store' 'store_ln7' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln5 = store i7 0, i7 %i" [binary_adder_100.cpp:5]   --->   Operation 22 'store' 'store_ln5' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%br_ln5 = br void %for.inc" [binary_adder_100.cpp:5]   --->   Operation 23 'br' 'br_ln5' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 %or_ln8, void %for.inc.split, i1 %carry_in_read, void %entry" [binary_adder_100.cpp:8]   --->   Operation 24 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [binary_adder_100.cpp:5]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln5 = icmp_eq  i7 %i_1, i7 100" [binary_adder_100.cpp:5]   --->   Operation 26 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln5 = add i7 %i_1, i7 1" [binary_adder_100.cpp:5]   --->   Operation 27 'add' 'add_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.split, void %for.cond.cleanup" [binary_adder_100.cpp:5]   --->   Operation 28 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_load = load i100 %empty" [binary_adder_100.cpp:7]   --->   Operation 29 'load' 'p_load' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [binary_adder_100.cpp:5]   --->   Operation 30 'specpipeline' 'specpipeline_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [binary_adder_100.cpp:5]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [binary_adder_100.cpp:5]   --->   Operation 32 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i7 %i_1" [binary_adder_100.cpp:6]   --->   Operation 33 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.40ns)   --->   "%lshr_ln6 = lshr i100 %a_read, i100 %zext_ln6" [binary_adder_100.cpp:6]   --->   Operation 34 'lshr' 'lshr_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i100 %lshr_ln6" [binary_adder_100.cpp:6]   --->   Operation 35 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.40ns)   --->   "%lshr_ln6_1 = lshr i100 %b_read, i100 %zext_ln6" [binary_adder_100.cpp:6]   --->   Operation 36 'lshr' 'lshr_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 1.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i100 %lshr_ln6_1" [binary_adder_100.cpp:6]   --->   Operation 37 'trunc' 'trunc_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.14ns)   --->   "%xor_ln6 = xor i1 %trunc_ln6, i1 %trunc_ln6_1" [binary_adder_100.cpp:6]   --->   Operation 38 'xor' 'xor_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shl_ln7_1)   --->   "%bit_sum = xor i1 %xor_ln6, i1 %empty_6" [binary_adder_100.cpp:6]   --->   Operation 39 'xor' 'bit_sum' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%shl_ln7 = shl i100 1, i100 %zext_ln6" [binary_adder_100.cpp:7]   --->   Operation 40 'shl' 'shl_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shl_ln7_1)   --->   "%zext_ln7 = zext i1 %bit_sum" [binary_adder_100.cpp:7]   --->   Operation 41 'zext' 'zext_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.77ns) (out node of the LUT)   --->   "%shl_ln7_1 = shl i100 %zext_ln7, i100 %zext_ln6" [binary_adder_100.cpp:7]   --->   Operation 42 'shl' 'shl_ln7_1' <Predicate = (!icmp_ln5)> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7 = xor i100 %shl_ln7, i100 1267650600228229401496703205375" [binary_adder_100.cpp:7]   --->   Operation 43 'xor' 'xor_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7 = and i100 %p_load, i100 %xor_ln7" [binary_adder_100.cpp:7]   --->   Operation 44 'and' 'and_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln7 = or i100 %shl_ln7_1, i100 %and_ln7" [binary_adder_100.cpp:7]   --->   Operation 45 'or' 'or_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln8)   --->   "%and_ln8 = and i1 %trunc_ln6, i1 %trunc_ln6_1" [binary_adder_100.cpp:8]   --->   Operation 46 'and' 'and_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln8)   --->   "%and_ln8_1 = and i1 %xor_ln6, i1 %empty_6" [binary_adder_100.cpp:8]   --->   Operation 47 'and' 'and_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln8 = or i1 %and_ln8_1, i1 %and_ln8" [binary_adder_100.cpp:8]   --->   Operation 48 'or' 'or_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln7 = store i100 %or_ln7, i100 %empty" [binary_adder_100.cpp:7]   --->   Operation 49 'store' 'store_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln5 = store i7 %add_ln5, i7 %i" [binary_adder_100.cpp:5]   --->   Operation 50 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc" [binary_adder_100.cpp:5]   --->   Operation 51 'br' 'br_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_load5 = load i100 %empty" [binary_adder_100.cpp:7]   --->   Operation 52 'load' 'p_load5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln7 = write void @_ssdm_op_Write.ap_auto.i100P0A, i100 %sum, i100 %p_load5" [binary_adder_100.cpp:7]   --->   Operation 53 'write' 'write_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_out, i1 %empty_6" [binary_adder_100.cpp:6]   --->   Operation 54 'write' 'write_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln10 = ret" [binary_adder_100.cpp:10]   --->   Operation 55 'ret' 'ret_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ carry_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ carry_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0110]
empty                 (alloca           ) [ 0111]
spectopmodule_ln3     (spectopmodule    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
carry_in_read         (read             ) [ 0110]
a_read                (read             ) [ 0010]
b_read                (read             ) [ 0010]
sum_read              (read             ) [ 0000]
store_ln7             (store            ) [ 0000]
store_ln5             (store            ) [ 0000]
br_ln5                (br               ) [ 0110]
empty_6               (phi              ) [ 0011]
i_1                   (load             ) [ 0000]
icmp_ln5              (icmp             ) [ 0010]
add_ln5               (add              ) [ 0000]
br_ln5                (br               ) [ 0000]
p_load                (load             ) [ 0000]
specpipeline_ln5      (specpipeline     ) [ 0000]
speclooptripcount_ln5 (speclooptripcount) [ 0000]
specloopname_ln5      (specloopname     ) [ 0000]
zext_ln6              (zext             ) [ 0000]
lshr_ln6              (lshr             ) [ 0000]
trunc_ln6             (trunc            ) [ 0000]
lshr_ln6_1            (lshr             ) [ 0000]
trunc_ln6_1           (trunc            ) [ 0000]
xor_ln6               (xor              ) [ 0000]
bit_sum               (xor              ) [ 0000]
shl_ln7               (shl              ) [ 0000]
zext_ln7              (zext             ) [ 0000]
shl_ln7_1             (shl              ) [ 0000]
xor_ln7               (xor              ) [ 0000]
and_ln7               (and              ) [ 0000]
or_ln7                (or               ) [ 0000]
and_ln8               (and              ) [ 0000]
and_ln8_1             (and              ) [ 0000]
or_ln8                (or               ) [ 0110]
store_ln7             (store            ) [ 0000]
store_ln5             (store            ) [ 0000]
br_ln5                (br               ) [ 0110]
p_load5               (load             ) [ 0000]
write_ln7             (write            ) [ 0000]
write_ln6             (write            ) [ 0000]
ret_ln10              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="carry_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="carry_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i100P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i100P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="carry_in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="carry_in_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="100" slack="0"/>
<pin id="72" dir="0" index="1" bw="100" slack="0"/>
<pin id="73" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="100" slack="0"/>
<pin id="78" dir="0" index="1" bw="100" slack="0"/>
<pin id="79" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sum_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="100" slack="0"/>
<pin id="84" dir="0" index="1" bw="100" slack="0"/>
<pin id="85" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln7_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="100" slack="0"/>
<pin id="91" dir="0" index="2" bw="100" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln7/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln6_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="empty_6_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_6 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_6_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln7_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="100" slack="0"/>
<pin id="115" dir="0" index="1" bw="100" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln5_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="1"/>
<pin id="125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="100" slack="1"/>
<pin id="140" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln6_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="lshr_ln6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="100" slack="1"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln6/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln6_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="100" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lshr_ln6_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="100" slack="1"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln6_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln6_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="100" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="bit_sum_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bit_sum/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln7/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln7_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln7_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln7_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="100" slack="0"/>
<pin id="193" dir="0" index="1" bw="100" slack="0"/>
<pin id="194" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln7/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="100" slack="0"/>
<pin id="199" dir="0" index="1" bw="100" slack="0"/>
<pin id="200" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="100" slack="0"/>
<pin id="205" dir="0" index="1" bw="100" slack="0"/>
<pin id="206" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln8_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln8_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln7_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="100" slack="0"/>
<pin id="229" dir="0" index="1" bw="100" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln5_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_load5_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="100" slack="2"/>
<pin id="239" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="248" class="1005" name="empty_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="100" slack="0"/>
<pin id="250" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="256" class="1005" name="carry_in_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_in_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="a_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="100" slack="1"/>
<pin id="263" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="b_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="100" slack="1"/>
<pin id="268" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="or_ln8_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="112"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="82" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="123" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="141" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="150" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="106" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="141" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="169" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="141" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="138" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="185" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="150" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="159" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="163" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="106" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="209" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="203" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="132" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="244"><net_src comp="56" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="251"><net_src comp="60" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="259"><net_src comp="64" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="264"><net_src comp="70" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="269"><net_src comp="76" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="277"><net_src comp="221" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum | {3 }
	Port: carry_out | {3 }
 - Input state : 
	Port: binary_adder_100 : a | {1 }
	Port: binary_adder_100 : b | {1 }
	Port: binary_adder_100 : carry_in | {1 }
	Port: binary_adder_100 : sum | {1 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		icmp_ln5 : 1
		add_ln5 : 1
		br_ln5 : 2
		zext_ln6 : 1
		lshr_ln6 : 2
		trunc_ln6 : 3
		lshr_ln6_1 : 2
		trunc_ln6_1 : 3
		xor_ln6 : 4
		bit_sum : 4
		shl_ln7 : 2
		zext_ln7 : 4
		shl_ln7_1 : 5
		xor_ln7 : 3
		and_ln7 : 3
		or_ln7 : 6
		and_ln8 : 4
		and_ln8_1 : 4
		or_ln8 : 4
		store_ln7 : 6
		store_ln5 : 2
	State 3
		write_ln7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |      lshr_ln6_fu_145     |    0    |   325   |
|          |     lshr_ln6_1_fu_154    |    0    |   325   |
|----------|--------------------------|---------|---------|
|          |      xor_ln6_fu_163      |    0    |    2    |
|    xor   |      bit_sum_fu_169      |    0    |    2    |
|          |      xor_ln7_fu_191      |    0    |   100   |
|----------|--------------------------|---------|---------|
|          |      and_ln7_fu_197      |    0    |   100   |
|    and   |      and_ln8_fu_209      |    0    |    2    |
|          |     and_ln8_1_fu_215     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |       or_ln7_fu_203      |    0    |   100   |
|          |       or_ln8_fu_221      |    0    |    2    |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln7_fu_175      |    0    |    15   |
|          |     shl_ln7_1_fu_185     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln5_fu_126     |    0    |    14   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln5_fu_132      |    0    |    14   |
|----------|--------------------------|---------|---------|
|          | carry_in_read_read_fu_64 |    0    |    0    |
|   read   |     a_read_read_fu_70    |    0    |    0    |
|          |     b_read_read_fu_76    |    0    |    0    |
|          |    sum_read_read_fu_82   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln7_write_fu_88  |    0    |    0    |
|          |   write_ln6_write_fu_95  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      zext_ln6_fu_141     |    0    |    0    |
|          |      zext_ln7_fu_181     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln6_fu_150     |    0    |    0    |
|          |    trunc_ln6_1_fu_159    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1018  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_read_reg_261   |   100  |
|    b_read_reg_266   |   100  |
|carry_in_read_reg_256|    1   |
|   empty_6_reg_102   |    1   |
|    empty_reg_248    |   100  |
|      i_reg_241      |    7   |
|    or_ln8_reg_274   |    1   |
+---------------------+--------+
|        Total        |   310  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1018  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   310  |    -   |
+-----------+--------+--------+
|   Total   |   310  |  1018  |
+-----------+--------+--------+
