m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.2_1 2023.05, May 12 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2
T_opt
!s110 1743647606
VKbP>nK_5j8WQT[;YgJzc52
04 6 4 work ALU_tb fast 0
=1-000ae431a4f1-67edf375-8a540-24679e
R0
!s12b OEM100
!s124 OEM100
o-quiet -auto_acc_if_foreign -work ./tests/WORK/ALU_tb
Z2 tCvgOpt 0
n@_opt
OE;O;2023.2_1;77
vALU
Z3 2/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/ALU_tb.sv
Z4 !s110 1743647604
!i10b 1
!s100 EndRQldi8XaaZT?>oJhcB0
IOOPE4nG070:KA0OI0WU>;3
R1
Z5 w1743647596
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v
!i122 0
L0 8 116
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OE;L;2023.2_1;77
r1
!s85 0
31
Z8 !s108 1743647604.000000
Z9 !s107 /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/ALU_tb.sv|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|
Z10 !s90 +acc|-work|./tests/WORK/ALU_tb|-stats=none|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/ALU_tb.sv|
!i113 0
Z11 o+acc -work ./tests/WORK/ALU_tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@a@l@u
vALU_tb
R3
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R4
!i10b 1
!s100 JYI4JOj?k^?1<`>WgF?3D1
I0>>S5djh4RRc44K?PZzTO0
S1
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/ALU_tb.sv
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/ALU_tb.sv
!i122 0
L0 9 640
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@a@l@u_tb
vCLA_16bit
R3
R4
!i10b 1
!s100 eg?l^540JeF7g`F<`nj1X0
I:JX8R[Hh3l7nATcCMT2Nd0
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v
!i122 0
L0 14 43
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@c@l@a_16bit
vCLA_4bit
R3
R4
!i10b 1
!s100 `fLTM>n<3YgMI`_0[:CRT0
Inbn;EXBVH_i[9L<FWf74<2
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v
!i122 0
L0 13 63
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@c@l@a_4bit
vCLA_8bit
R3
R4
!i10b 1
!s100 fNTG7c7]XbOQg__oGPjKl2
IRZnNSa6bGPQ7H@HJofdPO1
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v
!i122 0
L0 14 41
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@c@l@a_8bit
vPSA_16bit
R3
R4
!i10b 1
!s100 3S[8OXaZGM<9XK0ck16C03
IXX8bfEVBHj[D@KSG`kBVZ2
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v
!i122 0
L0 15 33
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@p@s@a_16bit
vRED_Unit
R3
R4
!i10b 1
!s100 >U6RVnA:3K>KR1a3ENYBV2
I:NUmo4gm[N]bD?Ue=8PS:2
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v
!i122 0
L0 21 62
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@r@e@d_@unit
vShifter
R3
R4
!i10b 1
!s100 CSj;VC<6GXGZED:2;2ZaE1
IOX`IBhkbZE6bWWU;[CKQ>3
R1
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v
!i122 0
L0 12 54
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@shifter
