Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 28 13:56:54 2021
| Host         : LAPTOP-C5U9VH29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 908 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     63.854        0.000                      0                 3744        0.028        0.000                      0                 3744        3.000        0.000                       0                   914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100Mhz                   {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz         63.854        0.000                      0                 3744        0.205        0.000                      0                 3744       41.167        0.000                       0                   910  
  clkfbout_clk_wiz_12mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz_1       63.865        0.000                      0                 3744        0.205        0.000                      0                 3744       41.167        0.000                       0                   910  
  clkfbout_clk_wiz_12mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_wiz_12mhz_1  clk_12Mhz_clk_wiz_12mhz         63.854        0.000                      0                 3744        0.028        0.000                      0                 3744  
clk_12Mhz_clk_wiz_12mhz    clk_12Mhz_clk_wiz_12mhz_1       63.854        0.000                      0                 3744        0.028        0.000                      0                 3744  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       63.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.854ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 8.228ns (43.239%)  route 10.801ns (56.761%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.338 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.338    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 63.854    

Slack (MET) :             63.965ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 8.117ns (42.906%)  route 10.801ns (57.094%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.227 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.227    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                 63.965    

Slack (MET) :             63.968ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 8.114ns (42.897%)  route 10.801ns (57.103%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.224 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.224    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                 63.968    

Slack (MET) :             63.989ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 8.093ns (42.833%)  route 10.801ns (57.167%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.203 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.203    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 63.989    

Slack (MET) :             64.063ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 8.019ns (42.609%)  route 10.801ns (57.391%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.129 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.129    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 64.063    

Slack (MET) :             64.079ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 8.003ns (42.560%)  route 10.801ns (57.440%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.113 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.113    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 64.079    

Slack (MET) :             64.081ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 8.000ns (42.551%)  route 10.801ns (57.449%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.110    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                 64.081    

Slack (MET) :             64.102ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 7.979ns (42.486%)  route 10.801ns (57.514%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.089 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.089    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.089    
  -------------------------------------------------------------------
                         slack                                 64.102    

Slack (MET) :             64.176ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.706ns  (logic 7.905ns (42.259%)  route 10.801ns (57.741%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.015 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.015    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 64.176    

Slack (MET) :             64.192ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 7.889ns (42.209%)  route 10.801ns (57.791%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.999 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.999    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 64.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  DELAYING/reg33_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  DELAYING/reg33_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.285    DELAYING/reg33[7]
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.075    -0.489    DELAYING/reg34_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DELAYING/reg21_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg22_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg21_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  DELAYING/reg21_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.309    DELAYING/reg21[3]
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X71Y84         FDCE (Hold_fdce_C_D)         0.070    -0.517    DELAYING/reg22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DELAYING/reg17_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg18_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    DELAYING/clk_12Mhz
    SLICE_X70Y77         FDCE                                         r  DELAYING/reg17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  DELAYING/reg17_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.323    DELAYING/reg17[5]
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.059    -0.533    DELAYING/reg18_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/Q
                         net (fo=6, routed)           0.105    -0.337    AUDIO_INTER/MICRO_SAMPLER/data1[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[2]
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.826    -0.847    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X55Y82         FDCE (Hold_fdce_C_D)         0.091    -0.502    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DELAYING/reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.334    DELAYING/reg2[4]
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.545    DELAYING/reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DELAYING/reg24_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg25_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.560    -0.604    DELAYING/clk_12Mhz
    SLICE_X55Y85         FDCE                                         r  DELAYING/reg24_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  DELAYING/reg24_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.306    DELAYING/reg24[2]
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.070    -0.520    DELAYING/reg25_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DELAYING/reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.561    -0.603    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  DELAYING/reg4_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.327    DELAYING/reg4[2]
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.829    -0.844    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/C
                         clock pessimism              0.241    -0.603    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.060    -0.543    DELAYING/reg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DELAYING/reg38_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg39_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg38_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.332    DELAYING/reg38[4]
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.060    -0.548    DELAYING/reg39_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DELAYING/reg19_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg20_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.562    -0.602    DELAYING/clk_12Mhz
    SLICE_X70Y82         FDCE                                         r  DELAYING/reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  DELAYING/reg19_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.310    DELAYING/reg19[3]
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y84         FDCE (Hold_fdce_C_D)         0.059    -0.527    DELAYING/reg20_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.675%)  route 0.182ns (56.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.563    -0.601    DELAYING/clk_12Mhz
    SLICE_X48Y87         FDCE                                         r  DELAYING/reg33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  DELAYING/reg33_reg[2]/Q
                         net (fo=2, routed)           0.182    -0.278    DELAYING/reg33[2]
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.830    -0.843    DELAYING/clk_12Mhz
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.070    -0.498    DELAYING/reg34_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y13     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y28     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y26     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y14     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X51Y83     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y84     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X46Y96     SEVEN_SEG_MANAGER/digit_shown_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X50Y101    SEVEN_SEG_MANAGER/digit_shown_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y101    SEVEN_SEG_MANAGER/digit_shown_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X50Y102    SEVEN_SEG_MANAGER/digit_shown_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X46Y77     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X37Y87     act_address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y89     act_address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X33Y86     act_address_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y84     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz
  To Clock:  clkfbout_clk_wiz_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       63.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.865ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 8.228ns (43.239%)  route 10.801ns (56.761%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.338 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.338    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 63.865    

Slack (MET) :             63.976ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 8.117ns (42.906%)  route 10.801ns (57.094%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.227 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.227    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                 63.976    

Slack (MET) :             63.979ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 8.114ns (42.897%)  route 10.801ns (57.103%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.224 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.224    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                 63.979    

Slack (MET) :             64.000ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 8.093ns (42.833%)  route 10.801ns (57.167%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.203 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.203    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 64.000    

Slack (MET) :             64.074ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 8.019ns (42.609%)  route 10.801ns (57.391%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.129 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.129    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 64.074    

Slack (MET) :             64.090ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 8.003ns (42.560%)  route 10.801ns (57.440%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.113 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.113    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.166    82.141    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.203    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 64.090    

Slack (MET) :             64.092ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 8.000ns (42.551%)  route 10.801ns (57.449%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.110    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.166    82.140    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.202    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.202    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                 64.092    

Slack (MET) :             64.113ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 7.979ns (42.486%)  route 10.801ns (57.514%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.089 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.089    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.166    82.140    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.202    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.202    
                         arrival time                         -18.089    
  -------------------------------------------------------------------
                         slack                                 64.113    

Slack (MET) :             64.187ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.706ns  (logic 7.905ns (42.259%)  route 10.801ns (57.741%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.015 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.015    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.166    82.140    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.202    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.202    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 64.187    

Slack (MET) :             64.203ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 7.889ns (42.209%)  route 10.801ns (57.791%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.999 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.999    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.166    82.140    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.202    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.202    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 64.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  DELAYING/reg33_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  DELAYING/reg33_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.285    DELAYING/reg33[7]
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.075    -0.489    DELAYING/reg34_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DELAYING/reg21_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg22_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg21_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  DELAYING/reg21_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.309    DELAYING/reg21[3]
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X71Y84         FDCE (Hold_fdce_C_D)         0.070    -0.517    DELAYING/reg22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DELAYING/reg17_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg18_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    DELAYING/clk_12Mhz
    SLICE_X70Y77         FDCE                                         r  DELAYING/reg17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  DELAYING/reg17_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.323    DELAYING/reg17[5]
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.059    -0.533    DELAYING/reg18_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/Q
                         net (fo=6, routed)           0.105    -0.337    AUDIO_INTER/MICRO_SAMPLER/data1[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[2]
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.826    -0.847    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X55Y82         FDCE (Hold_fdce_C_D)         0.091    -0.502    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DELAYING/reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.334    DELAYING/reg2[4]
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.545    DELAYING/reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DELAYING/reg24_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg25_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.560    -0.604    DELAYING/clk_12Mhz
    SLICE_X55Y85         FDCE                                         r  DELAYING/reg24_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  DELAYING/reg24_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.306    DELAYING/reg24[2]
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.070    -0.520    DELAYING/reg25_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DELAYING/reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.561    -0.603    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  DELAYING/reg4_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.327    DELAYING/reg4[2]
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.829    -0.844    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/C
                         clock pessimism              0.241    -0.603    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.060    -0.543    DELAYING/reg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DELAYING/reg38_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg39_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg38_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.332    DELAYING/reg38[4]
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.060    -0.548    DELAYING/reg39_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DELAYING/reg19_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg20_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.562    -0.602    DELAYING/clk_12Mhz
    SLICE_X70Y82         FDCE                                         r  DELAYING/reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  DELAYING/reg19_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.310    DELAYING/reg19[3]
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y84         FDCE (Hold_fdce_C_D)         0.059    -0.527    DELAYING/reg20_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.675%)  route 0.182ns (56.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.563    -0.601    DELAYING/clk_12Mhz
    SLICE_X48Y87         FDCE                                         r  DELAYING/reg33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  DELAYING/reg33_reg[2]/Q
                         net (fo=2, routed)           0.182    -0.278    DELAYING/reg33[2]
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.830    -0.843    DELAYING/clk_12Mhz
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.070    -0.498    DELAYING/reg34_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y13     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y28     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y26     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y14     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X51Y83     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y84     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X46Y96     SEVEN_SEG_MANAGER/digit_shown_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X50Y101    SEVEN_SEG_MANAGER/digit_shown_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y101    SEVEN_SEG_MANAGER/digit_shown_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X50Y102    SEVEN_SEG_MANAGER/digit_shown_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X46Y77     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X37Y87     act_address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y89     act_address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X33Y86     act_address_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y84     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X40Y94     SEVEN_SEG_MANAGER/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz_1
  To Clock:  clkfbout_clk_wiz_12mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       63.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.854ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 8.228ns (43.239%)  route 10.801ns (56.761%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.338 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.338    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 63.854    

Slack (MET) :             63.965ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 8.117ns (42.906%)  route 10.801ns (57.094%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.227 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.227    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                 63.965    

Slack (MET) :             63.968ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 8.114ns (42.897%)  route 10.801ns (57.103%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.224 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.224    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                 63.968    

Slack (MET) :             63.989ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 8.093ns (42.833%)  route 10.801ns (57.167%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.203 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.203    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 63.989    

Slack (MET) :             64.063ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 8.019ns (42.609%)  route 10.801ns (57.391%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.129 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.129    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 64.063    

Slack (MET) :             64.079ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 8.003ns (42.560%)  route 10.801ns (57.440%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.113 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.113    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 64.079    

Slack (MET) :             64.081ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 8.000ns (42.551%)  route 10.801ns (57.449%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.110    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                 64.081    

Slack (MET) :             64.102ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 7.979ns (42.486%)  route 10.801ns (57.514%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.089 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.089    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.089    
  -------------------------------------------------------------------
                         slack                                 64.102    

Slack (MET) :             64.176ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.706ns  (logic 7.905ns (42.259%)  route 10.801ns (57.741%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.015 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.015    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 64.176    

Slack (MET) :             64.192ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 7.889ns (42.209%)  route 10.801ns (57.791%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.999 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.999    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 64.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  DELAYING/reg33_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  DELAYING/reg33_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.285    DELAYING/reg33[7]
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.075    -0.313    DELAYING/reg34_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DELAYING/reg21_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg22_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg21_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  DELAYING/reg21_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.309    DELAYING/reg21[3]
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.176    -0.411    
    SLICE_X71Y84         FDCE (Hold_fdce_C_D)         0.070    -0.341    DELAYING/reg22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DELAYING/reg17_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg18_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    DELAYING/clk_12Mhz
    SLICE_X70Y77         FDCE                                         r  DELAYING/reg17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  DELAYING/reg17_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.323    DELAYING/reg17[5]
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.059    -0.357    DELAYING/reg18_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/Q
                         net (fo=6, routed)           0.105    -0.337    AUDIO_INTER/MICRO_SAMPLER/data1[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[2]
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.826    -0.847    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X55Y82         FDCE (Hold_fdce_C_D)         0.091    -0.326    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DELAYING/reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.334    DELAYING/reg2[4]
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.369    DELAYING/reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DELAYING/reg24_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg25_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.560    -0.604    DELAYING/clk_12Mhz
    SLICE_X55Y85         FDCE                                         r  DELAYING/reg24_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  DELAYING/reg24_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.306    DELAYING/reg24[2]
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.070    -0.344    DELAYING/reg25_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DELAYING/reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.561    -0.603    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  DELAYING/reg4_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.327    DELAYING/reg4[2]
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.829    -0.844    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.060    -0.367    DELAYING/reg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DELAYING/reg38_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg39_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg38_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.332    DELAYING/reg38[4]
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.060    -0.372    DELAYING/reg39_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DELAYING/reg19_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg20_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.562    -0.602    DELAYING/clk_12Mhz
    SLICE_X70Y82         FDCE                                         r  DELAYING/reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  DELAYING/reg19_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.310    DELAYING/reg19[3]
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X70Y84         FDCE (Hold_fdce_C_D)         0.059    -0.351    DELAYING/reg20_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.675%)  route 0.182ns (56.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.563    -0.601    DELAYING/clk_12Mhz
    SLICE_X48Y87         FDCE                                         r  DELAYING/reg33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  DELAYING/reg33_reg[2]/Q
                         net (fo=2, routed)           0.182    -0.278    DELAYING/reg33[2]
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.830    -0.843    DELAYING/clk_12Mhz
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.070    -0.322    DELAYING/reg34_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       63.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.854ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 8.228ns (43.239%)  route 10.801ns (56.761%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.338 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.338    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 63.854    

Slack (MET) :             63.965ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 8.117ns (42.906%)  route 10.801ns (57.094%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.004 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.004    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.227 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.227    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y90         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                 63.965    

Slack (MET) :             63.968ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 8.114ns (42.897%)  route 10.801ns (57.103%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.224 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.224    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                 63.968    

Slack (MET) :             63.989ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 8.093ns (42.833%)  route 10.801ns (57.167%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.203 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.203    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 63.989    

Slack (MET) :             64.063ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 8.019ns (42.609%)  route 10.801ns (57.391%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.129 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.129    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 64.063    

Slack (MET) :             64.079ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 8.003ns (42.560%)  route 10.801ns (57.440%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.890 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.113 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.113    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.513    81.826    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X44Y89         FDCE (Setup_fdce_C_D)        0.062    82.192    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.192    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 64.079    

Slack (MET) :             64.081ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 8.000ns (42.551%)  route 10.801ns (57.449%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.110    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                 64.081    

Slack (MET) :             64.102ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 7.979ns (42.486%)  route 10.801ns (57.514%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.089 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.089    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.089    
  -------------------------------------------------------------------
                         slack                                 64.102    

Slack (MET) :             64.176ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.706ns  (logic 7.905ns (42.259%)  route 10.801ns (57.741%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.015 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.015    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 64.176    

Slack (MET) :             64.192ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 7.889ns (42.209%)  route 10.801ns (57.791%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.849    -0.691    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.337 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.402    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.827 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.073     4.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_55[0]
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.124     5.024 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X60Y138        MUXF7 (Prop_muxf7_I0_O)      0.209     5.233 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           2.707     7.941    FILTER/FILTERING_PROCESS/douta[7]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.297     8.238 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_12/O
                         net (fo=1, routed)           0.000     8.238    FILTER/FILTERING_PROCESS/sample_out_unsig_i_12_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.639    FILTER/FILTERING_PROCESS/sample_out_unsig_i_9_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  FILTER/FILTERING_PROCESS/sample_out_unsig_i_10/CO[0]
                         net (fo=8, routed)           0.642     9.551    VOLUME/additive_reg[7][0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.402     9.953 r  VOLUME/sample_out_unsig_i_6/O
                         net (fo=1, routed)           0.701    10.654    VOLUME/sample_in[2]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.863    14.517 r  VOLUME/sample_out_unsig/P[16]
                         net (fo=1, routed)           0.980    15.497    VOLUME/sample_out_unsig__0[16]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.621 r  VOLUME/sample[7]_i_4/O
                         net (fo=16, routed)          1.053    16.674    VOLUME/sample[7]_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.798 r  VOLUME/sample[6]_i_1__0/O
                         net (fo=2, routed)           0.580    17.378    VOLUME/sample_reg[7][6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.776 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.776    AUDIO_INTER/POWER_LEDS/sample_reg[7]_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.999 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.999    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         1.512    81.825    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X44Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.062    82.191    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.191    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 64.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  DELAYING/reg33_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  DELAYING/reg33_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.285    DELAYING/reg33[7]
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X64Y84         FDCE                                         r  DELAYING/reg34_reg[7]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.075    -0.313    DELAYING/reg34_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DELAYING/reg21_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg22_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.564    -0.600    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg21_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  DELAYING/reg21_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.309    DELAYING/reg21[3]
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X71Y84         FDCE                                         r  DELAYING/reg22_reg[3]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.176    -0.411    
    SLICE_X71Y84         FDCE (Hold_fdce_C_D)         0.070    -0.341    DELAYING/reg22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DELAYING/reg17_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg18_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    DELAYING/clk_12Mhz
    SLICE_X70Y77         FDCE                                         r  DELAYING/reg17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  DELAYING/reg17_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.323    DELAYING/reg17[5]
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X70Y78         FDCE                                         r  DELAYING/reg18_reg[5]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.059    -0.357    DELAYING/reg18_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.558    -0.606    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/Q
                         net (fo=6, routed)           0.105    -0.337    AUDIO_INTER/MICRO_SAMPLER/data1[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[2]
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.826    -0.847    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X55Y82         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X55Y82         FDCE (Hold_fdce_C_D)         0.091    -0.326    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DELAYING/reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.334    DELAYING/reg2[4]
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X60Y77         FDCE                                         r  DELAYING/reg3_reg[4]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.369    DELAYING/reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DELAYING/reg24_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg25_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.560    -0.604    DELAYING/clk_12Mhz
    SLICE_X55Y85         FDCE                                         r  DELAYING/reg24_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  DELAYING/reg24_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.306    DELAYING/reg24[2]
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.828    -0.845    DELAYING/clk_12Mhz
    SLICE_X53Y84         FDCE                                         r  DELAYING/reg25_reg[2]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.070    -0.344    DELAYING/reg25_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DELAYING/reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.561    -0.603    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  DELAYING/reg4_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.327    DELAYING/reg4[2]
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.829    -0.844    DELAYING/clk_12Mhz
    SLICE_X56Y84         FDCE                                         r  DELAYING/reg5_reg[2]/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.060    -0.367    DELAYING/reg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DELAYING/reg38_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg39_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.556    -0.608    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  DELAYING/reg38_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.332    DELAYING/reg38[4]
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.824    -0.849    DELAYING/clk_12Mhz
    SLICE_X58Y77         FDCE                                         r  DELAYING/reg39_reg[4]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.060    -0.372    DELAYING/reg39_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DELAYING/reg19_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg20_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.562    -0.602    DELAYING/clk_12Mhz
    SLICE_X70Y82         FDCE                                         r  DELAYING/reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  DELAYING/reg19_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.310    DELAYING/reg19[3]
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.834    -0.839    DELAYING/clk_12Mhz
    SLICE_X70Y84         FDCE                                         r  DELAYING/reg20_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X70Y84         FDCE (Hold_fdce_C_D)         0.059    -0.351    DELAYING/reg20_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DELAYING/reg33_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DELAYING/reg34_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.675%)  route 0.182ns (56.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.563    -0.601    DELAYING/clk_12Mhz
    SLICE_X48Y87         FDCE                                         r  DELAYING/reg33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  DELAYING/reg33_reg[2]/Q
                         net (fo=2, routed)           0.182    -0.278    DELAYING/reg33[2]
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=908, routed)         0.830    -0.843    DELAYING/clk_12Mhz
    SLICE_X51Y86         FDCE                                         r  DELAYING/reg34_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.070    -0.322    DELAYING/reg34_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    





