
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.40    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: dp.rf.rf[0][12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v dp.rf.rf[0][12]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][12] (net)
                  0.06    0.00    0.37 v _08476_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.00    0.04    0.11    0.48 v _08476_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _00006_ (net)
                  0.04    0.00    0.48 v dp.rf.rf[0][12]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     3    0.05    0.00    0.00    2.00 ^ instr[20] (in)
                                         instr[20] (net)
                  0.00    0.00    2.00 ^ _05224_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.17    0.18    0.17    2.17 ^ _05224_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01049_ (net)
                  0.18    0.00    2.17 ^ _05447_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.16    0.17    0.18    2.35 ^ _05447_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01266_ (net)
                  0.17    0.00    2.35 ^ _05460_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.32    0.27    2.62 ^ _05460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _01279_ (net)
                  0.32    0.00    2.62 ^ _07063_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.00    0.10    0.30    2.92 v _07063_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02743_ (net)
                  0.10    0.00    2.92 v _07065_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.11    0.29    3.21 v _07065_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02745_ (net)
                  0.11    0.00    3.21 v _07066_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    3.43 v _07066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02746_ (net)
                  0.08    0.00    3.43 v _07067_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.05    0.14    0.21    3.64 v _07067_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         writedata[3] (net)
                  0.14    0.00    3.64 v _07069_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.05    0.25    0.18    3.82 ^ _07069_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02748_ (net)
                  0.25    0.00    3.82 ^ _07070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.05    0.23    0.14    3.96 v _07070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02749_ (net)
                  0.23    0.00    3.96 v _07071_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.12    0.20    0.30    4.26 v _07071_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02750_ (net)
                  0.20    0.00    4.26 v _07072_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.30    4.56 v _07072_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02751_ (net)
                  0.24    0.00    4.56 v _07073_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.13    0.22    0.32    4.88 v _07073_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02752_ (net)
                  0.22    0.00    4.88 v _07074_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.38    5.25 ^ _07074_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05057_ (net)
                  0.10    0.00    5.25 ^ _10363_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.16    0.38    5.63 v _10363_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05059_ (net)
                  0.16    0.00    5.63 v _07298_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    5.72 ^ _07298_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _02961_ (net)
                  0.11    0.00    5.72 ^ _07301_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.11    5.83 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02964_ (net)
                  0.18    0.00    5.83 v _07302_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.20    6.04 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02965_ (net)
                  0.28    0.00    6.04 ^ _07305_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.23    0.17    6.21 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02968_ (net)
                  0.23    0.00    6.21 v _07308_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     5    0.06    0.52    0.34    6.55 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _02971_ (net)
                  0.52    0.00    6.55 ^ _07314_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.25    0.15    6.70 v _07314_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02977_ (net)
                  0.25    0.00    6.70 v _07328_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.03    0.43    0.26    6.95 ^ _07328_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02991_ (net)
                  0.43    0.00    6.95 ^ _07340_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     4    0.04    0.24    0.15    7.11 v _07340_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03003_ (net)
                  0.24    0.00    7.11 v _07341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.27    7.38 v _07341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03004_ (net)
                  0.09    0.00    7.38 v _07343_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22    7.60 ^ _07343_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03006_ (net)
                  0.31    0.00    7.60 ^ _07344_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    7.85 v _07344_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03007_ (net)
                  0.09    0.00    7.85 v _07425_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.01    0.24    0.14    7.99 ^ _07425_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         aluout[0] (net)
                  0.24    0.00    7.99 ^ aluout[0] (out)
                                  7.99   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     3    0.05    0.00    0.00    2.00 ^ instr[20] (in)
                                         instr[20] (net)
                  0.00    0.00    2.00 ^ _05224_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.17    0.18    0.17    2.17 ^ _05224_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01049_ (net)
                  0.18    0.00    2.17 ^ _05447_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.16    0.17    0.18    2.35 ^ _05447_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _01266_ (net)
                  0.17    0.00    2.35 ^ _05460_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.32    0.27    2.62 ^ _05460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _01279_ (net)
                  0.32    0.00    2.62 ^ _07063_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.00    0.10    0.30    2.92 v _07063_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02743_ (net)
                  0.10    0.00    2.92 v _07065_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.11    0.29    3.21 v _07065_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02745_ (net)
                  0.11    0.00    3.21 v _07066_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    3.43 v _07066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02746_ (net)
                  0.08    0.00    3.43 v _07067_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.05    0.14    0.21    3.64 v _07067_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         writedata[3] (net)
                  0.14    0.00    3.64 v _07069_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.05    0.25    0.18    3.82 ^ _07069_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02748_ (net)
                  0.25    0.00    3.82 ^ _07070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.05    0.23    0.14    3.96 v _07070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02749_ (net)
                  0.23    0.00    3.96 v _07071_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.12    0.20    0.30    4.26 v _07071_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02750_ (net)
                  0.20    0.00    4.26 v _07072_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.30    4.56 v _07072_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02751_ (net)
                  0.24    0.00    4.56 v _07073_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.13    0.22    0.32    4.88 v _07073_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02752_ (net)
                  0.22    0.00    4.88 v _07074_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.38    5.25 ^ _07074_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05057_ (net)
                  0.10    0.00    5.25 ^ _10363_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.16    0.38    5.63 v _10363_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05059_ (net)
                  0.16    0.00    5.63 v _07298_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    5.72 ^ _07298_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _02961_ (net)
                  0.11    0.00    5.72 ^ _07301_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.11    5.83 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02964_ (net)
                  0.18    0.00    5.83 v _07302_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.20    6.04 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02965_ (net)
                  0.28    0.00    6.04 ^ _07305_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.23    0.17    6.21 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02968_ (net)
                  0.23    0.00    6.21 v _07308_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     5    0.06    0.52    0.34    6.55 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _02971_ (net)
                  0.52    0.00    6.55 ^ _07314_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.25    0.15    6.70 v _07314_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02977_ (net)
                  0.25    0.00    6.70 v _07328_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.03    0.43    0.26    6.95 ^ _07328_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02991_ (net)
                  0.43    0.00    6.95 ^ _07340_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     4    0.04    0.24    0.15    7.11 v _07340_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03003_ (net)
                  0.24    0.00    7.11 v _07341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.27    7.38 v _07341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03004_ (net)
                  0.09    0.00    7.38 v _07343_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22    7.60 ^ _07343_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03006_ (net)
                  0.31    0.00    7.60 ^ _07344_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    7.85 v _07344_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03007_ (net)
                  0.09    0.00    7.85 v _07425_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.01    0.24    0.14    7.99 ^ _07425_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         aluout[0] (net)
                  0.24    0.00    7.99 ^ aluout[0] (out)
                                  7.99   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   6.53e-03   6.27e-07   1.13e-01  47.1%
Combinational          8.54e-02   4.19e-02   1.39e-06   1.27e-01  52.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e-01   4.84e-02   2.01e-06   2.41e-01 100.0%
                          79.9%      20.1%       0.0%
