

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:09:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245  |cos_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     11|        -|        -|    -|
|Expression           |        -|      6|        0|     1034|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     19|    13129|    24355|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1150|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     36|    14279|    25681|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|        1|        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245  |cos_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1285|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                    |                              |        0|     19|13129| 24355|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------------+------------------------------------------------+---------------------+
    |                      Instance                      |                     Module                     |      Expression     |
    +----------------------------------------------------+------------------------------------------------+---------------------+
    |myproject_am_addmul_10s_9s_14s_25_1_1_U20           |myproject_am_addmul_10s_9s_14s_25_1_1           |    (i0 + i1) * i2   |
    |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U17  |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_5s_10s_8s_14_1_1_U19          |myproject_mac_mul_sub_5s_10s_8s_14_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_5s_27s_22s_27_1_1_U25          |myproject_mac_muladd_5s_27s_22s_27_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_6ns_9s_5ns_12_1_1_U18          |myproject_mac_muladd_6ns_9s_5ns_12_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_7ns_9s_12ns_12_1_1_U15         |myproject_mac_muladd_7ns_9s_12ns_12_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_11s_11s_12ns_12_1_1_U16        |myproject_mac_mulsub_11s_11s_12ns_12_1_1        |     i0 - i1 * i1    |
    |myproject_mul_mul_10s_12s_22_1_1_U22                |myproject_mul_mul_10s_12s_22_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_16s_27_1_1_U21                |myproject_mul_mul_10s_16s_27_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_22s_30_1_1_U24                |myproject_mul_mul_10s_22s_30_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_26s_33_1_1_U23                |myproject_mul_mul_10s_26s_33_1_1                |       i0 * i1       |
    +----------------------------------------------------+------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_999_p2                           |     *    |      1|  0|  52|           5|          25|
    |mul_ln1192_2_fu_1058_p2                          |     *    |      1|  0|  45|           5|          27|
    |mul_ln1192_6_fu_1066_p2                          |     *    |      2|  0|  21|          10|          33|
    |mul_ln1192_9_fu_1090_p2                          |     *    |      2|  0|  30|          10|          30|
    |r_V_10_fu_1011_p2                                |     *    |      0|  0|  17|           5|           5|
    |r_V_11_fu_1024_p2                                |     *    |      0|  0|  17|           5|           5|
    |r_V_12_fu_970_p2                                 |     *    |      0|  0|  23|           6|           6|
    |r_V_13_fu_979_p2                                 |     *    |      0|  0|  17|           5|           5|
    |r_V_15_fu_1033_p2                                |     *    |      0|  0|  17|           5|           5|
    |r_V_17_fu_1049_p2                                |     *    |      0|  0|  17|           5|           5|
    |r_V_20_fu_889_p2                                 |     *    |      0|  0|  17|           5|           5|
    |r_V_24_fu_935_p2                                 |     *    |      0|  0|  17|           5|           5|
    |r_V_8_fu_818_p2                                  |     *    |      0|  0|  23|           6|           6|
    |add_ln1192_10_fu_400_p2                          |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_12_fu_628_p2                          |     +    |      0|  0|  18|           9|          11|
    |add_ln1192_18_fu_683_p2                          |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_1_fu_507_p2                           |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_fu_867_p2                             |     +    |      0|  0|  20|          10|          16|
    |add_ln700_fu_782_p2                              |     +    |      0|  0|  21|          14|          14|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_input_V  |     +    |      0|  0|  16|           9|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_input_V  |     +    |      0|  0|  16|           4|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_input_V  |     +    |      0|  0|  20|           2|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_input_V  |     +    |      0|  0|  16|           2|           9|
    |r_V_19_fu_501_p2                                 |     +    |      0|  0|  19|          12|          12|
    |r_V_25_fu_840_p2                                 |     +    |      0|  0|  22|          15|          15|
    |ret_V_11_fu_808_p2                               |     +    |      0|  0|  15|           2|           6|
    |ret_V_16_fu_877_p2                               |     +    |      0|  0|  15|           2|           6|
    |ret_V_22_fu_513_p2                               |     +    |      0|  0|  20|           6|          12|
    |ret_V_23_fu_907_p2                               |     +    |      0|  0|  22|          15|          15|
    |ret_V_29_fu_406_p2                               |     +    |      0|  0|  20|           6|          12|
    |ret_V_31_fu_1071_p2                              |     +    |      0|  0|  40|          29|          33|
    |ret_V_34_fu_689_p2                               |     +    |      0|  0|  20|           5|          12|
    |ret_V_35_fu_1095_p2                              |     +    |      0|  0|  37|          26|          30|
    |ret_V_9_fu_577_p2                                |     +    |      0|  0|  18|           3|          11|
    |ret_V_fu_725_p2                                  |     +    |      0|  0|  20|           5|          10|
    |grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_input_V  |     -    |      0|  0|  16|           9|           9|
    |r_V_18_fu_481_p2                                 |     -    |      0|  0|  20|          12|          12|
    |r_V_21_fu_709_p2                                 |     -    |      0|  0|  17|           1|          10|
    |r_V_22_fu_541_p2                                 |     -    |      0|  0|  19|          12|          12|
    |r_V_23_fu_926_p2                                 |     -    |      0|  0|  15|           1|           6|
    |r_V_26_fu_677_p2                                 |     -    |      0|  0|  19|          12|          12|
    |ret_V_21_fu_450_p2                               |     -    |      0|  0|  17|          10|          10|
    |ret_V_24_fu_719_p2                               |     -    |      0|  0|  20|          10|          10|
    |ret_V_26_fu_567_p2                               |     -    |      0|  0|  17|          10|          10|
    |ret_V_28_fu_861_p2                               |     -    |      0|  0|  20|          16|          16|
    |sub_ln1118_fu_475_p2                             |     -    |      0|  0|  20|           1|          12|
    |sub_ln700_1_fu_761_p2                            |     -    |      0|  0|  20|          12|          12|
    |sub_ln700_fu_743_p2                              |     -    |      0|  0|  20|           1|          12|
    |sub_ln703_fu_530_p2                              |     -    |      0|  0|  20|           9|           9|
    |ap_block_pp0_stage0_01001                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      6|  0|1034|         408|         605|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1404          |   16|   0|   16|          0|
    |add_ln700_reg_1364           |   11|   0|   14|          3|
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |    1|   0|    1|          0|
    |mul_ln1192_1_reg_1459        |   27|   0|   27|          0|
    |mul_ln1192_2_reg_1484        |   27|   0|   27|          0|
    |mul_ln1192_4_reg_1439        |   27|   0|   27|          0|
    |mul_ln1192_5_reg_1464        |   33|   0|   33|          0|
    |mul_ln1192_8_reg_1474        |   30|   0|   30|          0|
    |mul_ln1192_reg_1429          |   25|   0|   25|          0|
    |p_10_reg_1419                |    5|   0|    5|          0|
    |p_10_reg_1419_pp0_iter6_reg  |    5|   0|    5|          0|
    |p_1_reg_1369                 |    5|   0|    5|          0|
    |p_2_reg_1359                 |    5|   0|    5|          0|
    |p_3_reg_1344                 |    5|   0|    5|          0|
    |p_4_reg_1444                 |    5|   0|    5|          0|
    |p_5_reg_1414                 |    5|   0|    5|          0|
    |p_6_reg_1454                 |    5|   0|    5|          0|
    |p_7_reg_1389                 |    5|   0|    5|          0|
    |p_7_reg_1389_pp0_iter6_reg   |    5|   0|    5|          0|
    |p_8_reg_1394                 |    5|   0|    5|          0|
    |p_9_reg_1399                 |    5|   0|    5|          0|
    |p_Val2_1_reg_1224            |    9|   0|    9|          0|
    |p_Val2_2_reg_1230            |    9|   0|    9|          0|
    |p_Val2_3_reg_1384            |    5|   0|    5|          0|
    |p_Val2_4_reg_1349            |    5|   0|    5|          0|
    |p_Val2_5_reg_1379            |    5|   0|    5|          0|
    |p_Val2_6_reg_1263            |    9|   0|    9|          0|
    |p_Val2_7_reg_1434            |    5|   0|    5|          0|
    |p_Val2_8_reg_1354            |    5|   0|    5|          0|
    |p_Val2_9_reg_1214            |    9|   0|    9|          0|
    |p_Val2_s_reg_1240            |    9|   0|    9|          0|
    |r_V_11_reg_1469              |   10|   0|   10|          0|
    |r_V_14_reg_1449              |   22|   0|   22|          0|
    |r_V_17_reg_1479              |   10|   0|   10|          0|
    |r_V_18_reg_1294              |   12|   0|   12|          0|
    |ret_V_16_reg_1409            |    6|   0|    6|          0|
    |ret_V_21_reg_1284            |   10|   0|   10|          0|
    |ret_V_5_reg_1374             |   14|   0|   14|          0|
    |ret_V_reg_1339               |   10|   0|   10|          0|
    |trunc_ln708_10_reg_1494      |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1424       |    9|   0|    9|          0|
    |trunc_ln708_4_reg_1319       |    9|   0|    9|          0|
    |trunc_ln708_6_reg_1324       |    9|   0|    9|          0|
    |trunc_ln708_7_reg_1489       |    9|   0|    9|          0|
    |trunc_ln708_8_reg_1279       |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1329       |    9|   0|    9|          0|
    |x_V_ap_vld_preg              |    1|   0|    1|          0|
    |x_V_preg                     |  144|   0|  144|          0|
    |p_2_reg_1359                 |   64|  32|    5|          0|
    |p_8_reg_1394                 |   64|  32|    5|          0|
    |p_9_reg_1399                 |   64|  32|    5|          0|
    |p_Val2_7_reg_1434            |   64|  32|    5|          0|
    |p_Val2_s_reg_1240            |   64|  32|    9|          0|
    |r_V_18_reg_1294              |   64|  32|   12|          0|
    |ret_V_21_reg_1284            |   64|  32|   10|          0|
    |trunc_ln708_1_reg_1424       |   64|  32|    9|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1150| 256|  701|          3|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i144 %x_V_read to i9" [firmware/myproject.cpp:51]   --->   Operation 16 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [5/5] (2.53ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 17 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%sub_ln703_1 = sub i9 %p_Val2_9, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 18 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [5/5] (2.53ns)   --->   "%p_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 19 'call' 'p_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 -4, %p_Val2_2" [firmware/myproject.cpp:51]   --->   Operation 20 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [5/5] (2.53ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 21 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 22 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [5/5] (2.53ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:53]   --->   Operation 23 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:53]   --->   Operation 24 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 25 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_6, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 26 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i10 %shl_ln1118_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 27 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_10 = add i12 %sext_ln1192_8, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 28 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_29 = add i12 48, %add_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 29 'add' 'ret_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_29, i32 3, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 30 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [5/5] (2.53ns)   --->   "%p_2 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:53]   --->   Operation 31 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i9 %p_Val2_9 to i12" [firmware/myproject.cpp:54]   --->   Operation 32 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_1 = mul i12 39, %sext_ln700_2" [firmware/myproject.cpp:54]   --->   Operation 33 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_6, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 34 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i12 %mul_ln700_1, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 35 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_32, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 36 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i9 %p_Val2_9 to i10" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.71ns)   --->   "%ret_V_21 = sub i10 %lhs_V_1, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 39 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [5/5] (2.53ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:50]   --->   Operation 40 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [5/5] (2.53ns)   --->   "%p_0109 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 42 'call' 'p_0109' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 43 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %shl_ln to i12" [firmware/myproject.cpp:50]   --->   Operation 45 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i12 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 46 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_18 = sub i12 %sub_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 47 'sub' 'r_V_18' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_Val2_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 48 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_2, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 49 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %shl_ln1118_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 50 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.73ns)   --->   "%r_V_19 = add i12 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 51 'add' 'r_V_19' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i12 %r_V_19, %r_V_18" [firmware/myproject.cpp:50]   --->   Operation 52 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i12 48, %add_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'ret_V_22' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_22, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [5/5] (2.53ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 55 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i9 %p_Val2_9, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 56 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i9 2, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [5/5] (2.53ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 58 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [4/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 59 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [4/5] (4.33ns)   --->   "%p_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 60 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [4/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 61 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.73ns)   --->   "%r_V_22 = sub i12 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 62 'sub' 'r_V_22' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %r_V_22, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 63 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [5/5] (2.53ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 64 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [5/5] (2.53ns)   --->   "%p_Val2_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 65 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [5/5] (2.53ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_9)" [firmware/myproject.cpp:51]   --->   Operation 66 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.71ns)   --->   "%add_ln703_3 = add i9 -1, %p_Val2_6" [firmware/myproject.cpp:51]   --->   Operation 67 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [5/5] (2.53ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 68 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [5/5] (2.53ns)   --->   "%p_9 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:51]   --->   Operation 69 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i9 %p_Val2_6 to i10" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%ret_V_26 = sub i10 %lhs_V_1, %rhs_V_1" [firmware/myproject.cpp:52]   --->   Operation 71 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i10 %ret_V_26 to i11" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.72ns)   --->   "%ret_V_9 = add nsw i11 5, %lhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 73 'add' 'ret_V_9' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %ret_V_9 to i12" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_2, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 75 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1193 = mul i12 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:52]   --->   Operation 76 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = sub i12 %lhs_V_3, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 77 'sub' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_27, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 78 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [4/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:53]   --->   Operation 79 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i9 %p_Val2_6 to i12" [firmware/myproject.cpp:54]   --->   Operation 80 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [4/5] (4.33ns)   --->   "%p_2 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:53]   --->   Operation 81 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %p_Val2_9, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 82 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i13 %shl_ln1118_7 to i14" [firmware/myproject.cpp:53]   --->   Operation 83 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_9, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %shl_ln1118_8 to i11" [firmware/myproject.cpp:53]   --->   Operation 85 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.72ns)   --->   "%add_ln1192_12 = add i11 280, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 86 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i11 %add_ln1192_12 to i14" [firmware/myproject.cpp:53]   --->   Operation 87 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%add_ln1192_2 = add i14 %sext_ln1118_9, %sext_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i9 %p_Val2_9 to i15" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln700_4 = sext i14 %add_ln1192_2 to i15" [firmware/myproject.cpp:53]   --->   Operation 90 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700 = mul i15 %sext_ln700_3, %sext_ln700_4" [firmware/myproject.cpp:53]   --->   Operation 91 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_6, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 92 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i15 %mul_ln700, %rhs_V_2" [firmware/myproject.cpp:53]   --->   Operation 93 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_30, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 94 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [5/5] (2.53ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:54]   --->   Operation 95 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1192_7 = mul i12 22, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 96 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i12 8, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 97 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_33, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 98 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_6, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 99 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %shl_ln1118_9 to i12" [firmware/myproject.cpp:54]   --->   Operation 100 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.73ns)   --->   "%r_V_26 = sub i12 %sext_ln1118_12, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 101 'sub' 'r_V_26' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i12 %r_V_26, %r_V_22" [firmware/myproject.cpp:54]   --->   Operation 102 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_34 = add i12 24, %add_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 103 'add' 'ret_V_34' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_34, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 104 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [5/5] (2.53ns)   --->   "%p_10 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 105 'call' 'p_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 106 [4/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:50]   --->   Operation 106 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [4/5] (4.33ns)   --->   "%p_0109 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 107 'call' 'p_0109' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [4/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 108 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [4/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 109 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [3/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 110 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [3/5] (4.33ns)   --->   "%p_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 111 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [3/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 112 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [4/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 113 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [4/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 114 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [4/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_9)" [firmware/myproject.cpp:51]   --->   Operation 115 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [4/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 116 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [4/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:51]   --->   Operation 117 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [5/5] (2.53ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 118 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [3/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:53]   --->   Operation 119 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [3/5] (4.33ns)   --->   "%p_2 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:53]   --->   Operation 120 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 121 [5/5] (2.53ns)   --->   "%p_4 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 121 'call' 'p_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 122 [4/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:54]   --->   Operation 122 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [5/5] (2.53ns)   --->   "%p_6 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 123 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [4/5] (4.33ns)   --->   "%p_10 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 124 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 125 [3/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:50]   --->   Operation 125 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [3/5] (4.33ns)   --->   "%p_0109 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 126 'call' 'p_0109' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [3/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 127 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [3/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 128 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [2/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 129 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [2/5] (4.33ns)   --->   "%p_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 130 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [2/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 131 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [3/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 132 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [3/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 133 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [3/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_9)" [firmware/myproject.cpp:51]   --->   Operation 134 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [3/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [3/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:51]   --->   Operation 136 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [4/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 137 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [2/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:53]   --->   Operation 138 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [2/5] (4.33ns)   --->   "%p_2 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:53]   --->   Operation 139 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 140 [4/5] (4.33ns)   --->   "%p_4 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 140 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [3/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:54]   --->   Operation 141 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [4/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 142 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [3/5] (4.33ns)   --->   "%p_10 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 143 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 144 [2/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:50]   --->   Operation 144 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [2/5] (4.33ns)   --->   "%p_0109 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 145 'call' 'p_0109' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [2/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 146 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [2/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 147 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%r_V = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:51]   --->   Operation 148 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.71ns)   --->   "%r_V_21 = sub i10 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 149 'sub' 'r_V_21' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/5] (2.72ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 150 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i5 %p_Val2_s_26 to i10" [firmware/myproject.cpp:51]   --->   Operation 151 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = sub i10 %r_V_21, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 152 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V = add i10 25, %ret_V_24" [firmware/myproject.cpp:51]   --->   Operation 153 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/5] (2.72ns)   --->   "%p_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 154 'call' 'p_3' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [1/5] (2.72ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 155 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [2/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 156 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [2/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 157 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [2/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_9)" [firmware/myproject.cpp:51]   --->   Operation 158 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [2/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 159 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [2/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:51]   --->   Operation 160 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [3/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 161 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [1/5] (2.72ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:53]   --->   Operation 162 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 163 [1/5] (2.72ns)   --->   "%p_2 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:53]   --->   Operation 163 'call' 'p_2' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [3/5] (4.33ns)   --->   "%p_4 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 164 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [2/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:54]   --->   Operation 165 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 166 [3/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 166 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 167 [2/5] (4.33ns)   --->   "%p_10 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 167 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 168 [1/5] (2.72ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:50]   --->   Operation 168 'call' 'p_0' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [1/5] (2.72ns)   --->   "%p_0109 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 169 'call' 'p_0109' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [1/5] (2.72ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 170 'call' 'p_s' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %p_s, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 171 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i11 %tmp_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 172 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700 = sub i12 0, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 173 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %p_s, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 174 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i9 %tmp_4 to i12" [firmware/myproject.cpp:50]   --->   Operation 175 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln700_1 = sub i12 %sub_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 176 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i12 %sub_ln700_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 177 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%lhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_21, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 178 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %lhs_V to i14" [firmware/myproject.cpp:50]   --->   Operation 179 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.75ns)   --->   "%add_ln700 = add i14 %sext_ln700_5, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 180 'add' 'add_ln700' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/5] (2.72ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 181 'call' 'p_1' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i10 %ret_V to i14" [firmware/myproject.cpp:51]   --->   Operation 182 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i5 %p_3 to i14" [firmware/myproject.cpp:51]   --->   Operation 183 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.49ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln728 = mul i14 %sext_ln728_3, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 184 'mul' 'mul_ln728' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %p_Val2_4, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 185 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i8 %tmp_6 to i14" [firmware/myproject.cpp:51]   --->   Operation 186 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_5 = sub i14 %mul_ln728, %sext_ln1193" [firmware/myproject.cpp:51]   --->   Operation 187 'sub' 'ret_V_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/5] (2.72ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 188 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 189 [1/5] (2.72ns)   --->   "%p_Val2_3 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 189 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 190 [1/5] (2.72ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_9)" [firmware/myproject.cpp:51]   --->   Operation 190 'call' 'p_7' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 191 [1/5] (2.72ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 191 'call' 'p_8' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 192 [1/5] (2.72ns)   --->   "%p_9 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_2)" [firmware/myproject.cpp:51]   --->   Operation 192 'call' 'p_9' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 193 [2/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 193 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %p_Val2_8 to i6" [firmware/myproject.cpp:53]   --->   Operation 194 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.70ns)   --->   "%ret_V_11 = add i6 3, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 195 'add' 'ret_V_11' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i6 %ret_V_11 to i12" [firmware/myproject.cpp:53]   --->   Operation 196 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.23ns)   --->   "%r_V_8 = mul i12 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:53]   --->   Operation 197 'mul' 'r_V_8' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %r_V_8 to i15" [firmware/myproject.cpp:53]   --->   Operation 198 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %r_V_8, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 199 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %tmp_9 to i15" [firmware/myproject.cpp:53]   --->   Operation 200 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.76ns)   --->   "%r_V_25 = add i15 %sext_ln1118_6, %sext_ln1118_7" [firmware/myproject.cpp:53]   --->   Operation 201 'add' 'r_V_25' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %r_V_25 to i16" [firmware/myproject.cpp:53]   --->   Operation 202 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V_18, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 203 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i15 %lhs_V_4 to i16" [firmware/myproject.cpp:53]   --->   Operation 204 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = sub i16 %sext_ln728_4, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 205 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i16 832, %ret_V_28" [firmware/myproject.cpp:53]   --->   Operation 206 'add' 'add_ln1192' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [2/5] (4.33ns)   --->   "%p_4 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 207 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i5 %p_Val2_3 to i6" [firmware/myproject.cpp:54]   --->   Operation 208 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.70ns)   --->   "%ret_V_16 = add i6 3, %sext_ln703_7" [firmware/myproject.cpp:54]   --->   Operation 209 'add' 'ret_V_16' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/5] (2.72ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:54]   --->   Operation 210 'call' 'p_5' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 211 [2/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 211 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/5] (2.72ns)   --->   "%p_10 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 212 'call' 'p_10' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i14 %add_ln700 to i15" [firmware/myproject.cpp:50]   --->   Operation 213 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %p_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 214 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.91ns)   --->   "%r_V_20 = mul i10 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 215 'mul' 'r_V_20' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %r_V_20, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 216 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%rhs_V = sext i13 %tmp_5 to i15" [firmware/myproject.cpp:50]   --->   Operation 217 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.76ns)   --->   "%ret_V_23 = add i15 %sext_ln700_6, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 218 'add' 'ret_V_23' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_23, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 219 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i5 %p_Val2_5 to i6" [firmware/myproject.cpp:51]   --->   Operation 220 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.70ns)   --->   "%r_V_23 = sub i6 0, %sext_ln1253" [firmware/myproject.cpp:51]   --->   Operation 221 'sub' 'r_V_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i5 %p_Val2_3 to i10" [firmware/myproject.cpp:51]   --->   Operation 222 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.91ns)   --->   "%r_V_24 = mul i10 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 223 'mul' 'r_V_24' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i10 %r_V_24 to i11" [firmware/myproject.cpp:51]   --->   Operation 224 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_23, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 225 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i9 %tmp to i11" [firmware/myproject.cpp:51]   --->   Operation 226 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192)   --->   "%ret_V_6 = add i11 %sext_ln1118_4, %sext_ln700_7" [firmware/myproject.cpp:51]   --->   Operation 227 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %ret_V_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 228 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192)   --->   "%sext_ln1192_1 = sext i11 %ret_V_6 to i25" [firmware/myproject.cpp:51]   --->   Operation 229 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i25 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 230 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/5] (2.72ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 231 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i16 %add_ln1192 to i27" [firmware/myproject.cpp:53]   --->   Operation 232 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i10 %r_V_24 to i27" [firmware/myproject.cpp:53]   --->   Operation 233 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i27 %sext_ln1192_15, %sext_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 234 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/5] (2.72ns)   --->   "%p_4 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 235 'call' 'p_4' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i6 %ret_V_16 to i12" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (1.23ns)   --->   "%r_V_12 = mul i12 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:54]   --->   Operation 237 'mul' 'r_V_12' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i5 %p_5 to i10" [firmware/myproject.cpp:54]   --->   Operation 238 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.91ns)   --->   "%r_V_13 = mul i10 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 239 'mul' 'r_V_13' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i12 %r_V_12 to i22" [firmware/myproject.cpp:54]   --->   Operation 240 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_13 to i22" [firmware/myproject.cpp:54]   --->   Operation 241 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i22 %sext_ln1118_11, %sext_ln1116_7" [firmware/myproject.cpp:54]   --->   Operation 242 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/5] (2.72ns)   --->   "%p_6 = call fastcc i5 @"cos_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 243 'call' 'p_6' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i25 %mul_ln1192 to i27" [firmware/myproject.cpp:51]   --->   Operation 244 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %p_7 to i27" [firmware/myproject.cpp:51]   --->   Operation 245 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (2.66ns)   --->   "%mul_ln1192_1 = mul i27 %sext_ln1192_2, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 246 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i27 %mul_ln1192_4 to i33" [firmware/myproject.cpp:53]   --->   Operation 247 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i5 %p_2 to i10" [firmware/myproject.cpp:53]   --->   Operation 248 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.91ns)   --->   "%r_V_10 = mul i10 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 249 'mul' 'r_V_10' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %r_V_10 to i33" [firmware/myproject.cpp:53]   --->   Operation 250 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i33 %sext_ln1192_9, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 251 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i5 %p_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 252 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.91ns)   --->   "%r_V_11 = mul i10 %sext_ln1116_4, %sext_ln1116_4" [firmware/myproject.cpp:53]   --->   Operation 253 'mul' 'r_V_11' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i5 %p_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 254 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.91ns)   --->   "%r_V_15 = mul i10 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 255 'mul' 'r_V_15' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i22 %r_V_14 to i30" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i10 %r_V_15 to i30" [firmware/myproject.cpp:54]   --->   Operation 257 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_8 = mul i30 %sext_ln1192_13, %sext_ln1192_12" [firmware/myproject.cpp:54]   --->   Operation 258 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i5 %p_10 to i10" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.91ns)   --->   "%r_V_17 = mul i10 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:54]   --->   Operation 260 'mul' 'r_V_17' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.03>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i5 %p_8 to i27" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (2.80ns)   --->   "%mul_ln1192_2 = mul i27 %sext_ln1192_3, %mul_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 262 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %r_V_11 to i33" [firmware/myproject.cpp:53]   --->   Operation 263 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (3.14ns)   --->   "%mul_ln1192_6 = mul i33 %sext_ln1192_11, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 264 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.89ns)   --->   "%ret_V_31 = add i33 -134217728, %mul_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 265 'add' 'ret_V_31' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i33.i32.i32(i33 %ret_V_31, i32 24, i32 32)" [firmware/myproject.cpp:53]   --->   Operation 266 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i10 %r_V_17 to i30" [firmware/myproject.cpp:54]   --->   Operation 267 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (3.02ns)   --->   "%mul_ln1192_9 = mul i30 %sext_ln1192_14, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 268 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.86ns)   --->   "%ret_V_35 = add i30 -16777216, %mul_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 269 'add' 'ret_V_35' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i30.i32.i32(i30 %ret_V_35, i32 21, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 270 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.53>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !203"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !209"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !215"   --->   Operation 273 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !221"   --->   Operation 274 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !227"   --->   Operation 275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !233"   --->   Operation 276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 277 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 279 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 280 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 281 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i5 %p_9 to i27" [firmware/myproject.cpp:51]   --->   Operation 282 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1192_3 = mul i27 %sext_ln1192_4, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 283 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 284 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i27 -1835008, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 284 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i27.i32.i32(i27 %ret_V_25, i32 18, i32 26)" [firmware/myproject.cpp:51]   --->   Operation 285 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %p_Val2_7 to i9" [firmware/myproject.cpp:52]   --->   Operation 287 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %sext_ln203)" [firmware/myproject.cpp:52]   --->   Operation 288 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 289 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 291 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000]
p_Val2_9           (partselect    ) [ 01111110000]
p_Val2_1           (partselect    ) [ 01100000000]
p_Val2_2           (partselect    ) [ 01111110000]
p_Val2_s           (partselect    ) [ 01111100000]
trunc_ln51         (trunc         ) [ 01111100000]
sub_ln703_1        (sub           ) [ 01111100000]
add_ln703_2        (add           ) [ 01111100000]
p_Val2_6           (partselect    ) [ 01111110000]
tmp_s              (partselect    ) [ 00000000000]
shl_ln1            (bitconcatenate) [ 00000000000]
shl_ln1118_6       (bitconcatenate) [ 00000000000]
sext_ln1192_8      (sext          ) [ 00000000000]
add_ln1192_10      (add           ) [ 00000000000]
ret_V_29           (add           ) [ 00000000000]
trunc_ln708_5      (partselect    ) [ 01111100000]
sext_ln700_2       (sext          ) [ 00000000000]
mul_ln700_1        (mul           ) [ 00000000000]
rhs_V_3            (bitconcatenate) [ 00000000000]
ret_V_32           (add           ) [ 00000000000]
trunc_ln708_8      (partselect    ) [ 01111110000]
lhs_V_1            (sext          ) [ 00000000000]
sext_ln703_1       (sext          ) [ 00000000000]
ret_V_21           (sub           ) [ 01011110000]
add_ln703          (add           ) [ 01011110000]
sext_ln1118        (sext          ) [ 00000000000]
shl_ln             (bitconcatenate) [ 00000000000]
sext_ln1118_1      (sext          ) [ 00000000000]
sub_ln1118         (sub           ) [ 00000000000]
r_V_18             (sub           ) [ 01011110000]
sext_ln1118_2      (sext          ) [ 00000000000]
shl_ln1118_1       (bitconcatenate) [ 00000000000]
sext_ln1118_3      (sext          ) [ 00000000000]
r_V_19             (add           ) [ 00000000000]
add_ln1192_1       (add           ) [ 00000000000]
ret_V_22           (add           ) [ 00000000000]
trunc_ln           (partselect    ) [ 01011110000]
sub_ln703          (sub           ) [ 00000000000]
add_ln703_1        (add           ) [ 01011110000]
r_V_22             (sub           ) [ 00000000000]
trunc_ln708_2      (partselect    ) [ 01011110000]
add_ln703_3        (add           ) [ 01011110000]
rhs_V_1            (sext          ) [ 00000000000]
ret_V_26           (sub           ) [ 00000000000]
lhs_V_2            (sext          ) [ 00000000000]
ret_V_9            (add           ) [ 00000000000]
sext_ln1118_5      (sext          ) [ 00000000000]
lhs_V_3            (bitconcatenate) [ 00000000000]
mul_ln1193         (mul           ) [ 00000000000]
ret_V_27           (sub           ) [ 00000000000]
trunc_ln708_4      (partselect    ) [ 01011111000]
sext_ln1192_7      (sext          ) [ 00000000000]
shl_ln1118_7       (bitconcatenate) [ 00000000000]
sext_ln1118_9      (sext          ) [ 00000000000]
shl_ln1118_8       (bitconcatenate) [ 00000000000]
sext_ln1118_10     (sext          ) [ 00000000000]
add_ln1192_12      (add           ) [ 00000000000]
sext_ln1192_10     (sext          ) [ 00000000000]
add_ln1192_2       (add           ) [ 00000000000]
sext_ln700_3       (sext          ) [ 00000000000]
sext_ln700_4       (sext          ) [ 00000000000]
mul_ln700          (mul           ) [ 00000000000]
rhs_V_2            (bitconcatenate) [ 00000000000]
ret_V_30           (add           ) [ 00000000000]
trunc_ln708_6      (partselect    ) [ 01011111000]
mul_ln1192_7       (mul           ) [ 00000000000]
ret_V_33           (add           ) [ 00000000000]
trunc_ln708_9      (partselect    ) [ 01011111000]
shl_ln1118_9       (bitconcatenate) [ 00000000000]
sext_ln1118_12     (sext          ) [ 00000000000]
r_V_26             (sub           ) [ 00000000000]
add_ln1192_18      (add           ) [ 00000000000]
ret_V_34           (add           ) [ 00000000000]
trunc_ln708_s      (partselect    ) [ 01011110000]
r_V                (sext          ) [ 00000000000]
r_V_21             (sub           ) [ 00000000000]
p_Val2_s_26        (call          ) [ 00000000000]
sext_ln703_4       (sext          ) [ 00000000000]
ret_V_24           (sub           ) [ 00000000000]
ret_V              (add           ) [ 01000010000]
p_3                (call          ) [ 01000010000]
p_Val2_4           (call          ) [ 01000010000]
p_Val2_8           (call          ) [ 01000010000]
p_2                (call          ) [ 01000011100]
p_0                (call          ) [ 00000000000]
p_0109             (call          ) [ 00000000000]
p_s                (call          ) [ 00000000000]
tmp_3              (bitconcatenate) [ 00000000000]
sext_ln700         (sext          ) [ 00000000000]
sub_ln700          (sub           ) [ 00000000000]
tmp_4              (bitconcatenate) [ 00000000000]
sext_ln700_1       (sext          ) [ 00000000000]
sub_ln700_1        (sub           ) [ 00000000000]
sext_ln700_5       (sext          ) [ 00000000000]
lhs_V              (bitconcatenate) [ 00000000000]
sext_ln728         (sext          ) [ 00000000000]
add_ln700          (add           ) [ 01000001000]
p_1                (call          ) [ 01000001000]
sext_ln728_2       (sext          ) [ 00000000000]
sext_ln728_3       (sext          ) [ 00000000000]
mul_ln728          (mul           ) [ 00000000000]
tmp_6              (bitconcatenate) [ 00000000000]
sext_ln1193        (sext          ) [ 00000000000]
ret_V_5            (sub           ) [ 01000001000]
p_Val2_5           (call          ) [ 01000001000]
p_Val2_3           (call          ) [ 01000001000]
p_7                (call          ) [ 01000001100]
p_8                (call          ) [ 01000001110]
p_9                (call          ) [ 01000001111]
sext_ln703         (sext          ) [ 00000000000]
ret_V_11           (add           ) [ 00000000000]
sext_ln1116_2      (sext          ) [ 00000000000]
r_V_8              (mul           ) [ 00000000000]
sext_ln1118_6      (sext          ) [ 00000000000]
tmp_9              (bitconcatenate) [ 00000000000]
sext_ln1118_7      (sext          ) [ 00000000000]
r_V_25             (add           ) [ 00000000000]
sext_ln1118_8      (sext          ) [ 00000000000]
lhs_V_4            (bitconcatenate) [ 00000000000]
sext_ln728_4       (sext          ) [ 00000000000]
ret_V_28           (sub           ) [ 00000000000]
add_ln1192         (add           ) [ 01000001000]
sext_ln703_7       (sext          ) [ 00000000000]
ret_V_16           (add           ) [ 01000001000]
p_5                (call          ) [ 01000001000]
p_10               (call          ) [ 01000001100]
sext_ln700_6       (sext          ) [ 00000000000]
sext_ln1116        (sext          ) [ 00000000000]
r_V_20             (mul           ) [ 00000000000]
tmp_5              (bitconcatenate) [ 00000000000]
rhs_V              (sext          ) [ 00000000000]
ret_V_23           (add           ) [ 00000000000]
trunc_ln708_1      (partselect    ) [ 01000000111]
sext_ln1253        (sext          ) [ 00000000000]
r_V_23             (sub           ) [ 00000000000]
sext_ln1116_1      (sext          ) [ 00000000000]
r_V_24             (mul           ) [ 00000000000]
sext_ln1118_4      (sext          ) [ 00000000000]
tmp                (bitconcatenate) [ 00000000000]
sext_ln700_7       (sext          ) [ 00000000000]
ret_V_6            (add           ) [ 00000000000]
sext_ln1192        (sext          ) [ 00000000000]
sext_ln1192_1      (sext          ) [ 00000000000]
mul_ln1192         (mul           ) [ 01000000100]
p_Val2_7           (call          ) [ 01000000111]
sext_ln1192_6      (sext          ) [ 00000000000]
sext_ln1192_15     (sext          ) [ 00000000000]
mul_ln1192_4       (mul           ) [ 01000000100]
p_4                (call          ) [ 01000000100]
sext_ln1116_5      (sext          ) [ 00000000000]
r_V_12             (mul           ) [ 00000000000]
sext_ln1116_6      (sext          ) [ 00000000000]
r_V_13             (mul           ) [ 00000000000]
sext_ln1116_7      (sext          ) [ 00000000000]
sext_ln1118_11     (sext          ) [ 00000000000]
r_V_14             (mul           ) [ 01000000100]
p_6                (call          ) [ 01000000100]
sext_ln1192_5      (sext          ) [ 00000000000]
sext_ln1192_2      (sext          ) [ 00000000000]
mul_ln1192_1       (mul           ) [ 01000000010]
sext_ln1192_16     (sext          ) [ 00000000000]
sext_ln1116_3      (sext          ) [ 00000000000]
r_V_10             (mul           ) [ 00000000000]
sext_ln1192_9      (sext          ) [ 00000000000]
mul_ln1192_5       (mul           ) [ 01000000010]
sext_ln1116_4      (sext          ) [ 00000000000]
r_V_11             (mul           ) [ 01000000010]
sext_ln1116_8      (sext          ) [ 00000000000]
r_V_15             (mul           ) [ 00000000000]
sext_ln1192_12     (sext          ) [ 00000000000]
sext_ln1192_13     (sext          ) [ 00000000000]
mul_ln1192_8       (mul           ) [ 01000000010]
sext_ln1116_9      (sext          ) [ 00000000000]
r_V_17             (mul           ) [ 01000000010]
sext_ln1192_3      (sext          ) [ 00000000000]
mul_ln1192_2       (mul           ) [ 01000000001]
sext_ln1192_11     (sext          ) [ 00000000000]
mul_ln1192_6       (mul           ) [ 00000000000]
ret_V_31           (add           ) [ 00000000000]
trunc_ln708_7      (partselect    ) [ 01000000001]
sext_ln1192_14     (sext          ) [ 00000000000]
mul_ln1192_9       (mul           ) [ 00000000000]
ret_V_35           (add           ) [ 00000000000]
trunc_ln708_10     (partselect    ) [ 01000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000]
specinterface_ln0  (specinterface ) [ 00000000000]
specinterface_ln32 (specinterface ) [ 00000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000]
write_ln50         (write         ) [ 00000000000]
sext_ln1192_4      (sext          ) [ 00000000000]
mul_ln1192_3       (mul           ) [ 00000000000]
ret_V_25           (add           ) [ 00000000000]
trunc_ln708_3      (partselect    ) [ 00000000000]
write_ln51         (write         ) [ 00000000000]
sext_ln203         (sext          ) [ 00000000000]
write_ln52         (write         ) [ 00000000000]
write_ln53         (write         ) [ 00000000000]
write_ln54         (write         ) [ 00000000000]
ret_ln56           (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut<ap_fixed<9, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<9, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="x_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="144" slack="0"/>
<pin id="166" dir="0" index="1" bw="144" slack="0"/>
<pin id="167" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln50_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="3"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln51_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln52_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln53_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="1"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln54_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="1"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_26/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0109/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="1"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="1"/>
<pin id="233" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="1"/>
<pin id="243" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="1"/>
<pin id="248" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="1"/>
<pin id="263" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="9" slack="1"/>
<pin id="283" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="1"/>
<pin id="293" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="1"/>
<pin id="298" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_9_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="144" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="9" slack="0"/>
<pin id="305" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="144" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Val2_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="144" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="144" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="0" index="3" bw="9" slack="0"/>
<pin id="335" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln51_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="144" slack="0"/>
<pin id="342" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln703_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln703_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="144" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="144" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln1118_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln1192_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln1192_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="ret_V_29_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="12" slack="0"/>
<pin id="409" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln708_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="12" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln700_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="rhs_V_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln708_8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="0" index="3" bw="5" slack="0"/>
<pin id="440" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lhs_V_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="1"/>
<pin id="446" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln703_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_21_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_21/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln703_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="1"/>
<pin id="458" dir="0" index="1" bw="9" slack="1"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1118_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="1"/>
<pin id="463" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="1"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1118_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln1118_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="0"/>
<pin id="478" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="r_V_18_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1118_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="1"/>
<pin id="489" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln1118_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="1"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1118_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="r_V_19_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="0" index="1" bw="11" slack="0"/>
<pin id="504" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln1192_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="12" slack="0"/>
<pin id="510" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ret_V_22_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="0" index="1" bw="12" slack="0"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="0" index="3" bw="5" slack="0"/>
<pin id="524" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln703_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="0" index="1" bw="9" slack="1"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln703_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="9" slack="0"/>
<pin id="537" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="r_V_22_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="0" index="1" bw="9" slack="0"/>
<pin id="544" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln708_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="12" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln703_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="9" slack="1"/>
<pin id="561" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="rhs_V_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="1"/>
<pin id="566" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="ret_V_26_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="9" slack="0"/>
<pin id="570" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="lhs_V_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="ret_V_9_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1118_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="lhs_V_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln708_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="0" index="1" bw="12" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="0" index="3" bw="5" slack="0"/>
<pin id="599" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln1192_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="1"/>
<pin id="605" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln1118_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="1"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1118_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="0"/>
<pin id="615" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="shl_ln1118_8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="0" index="1" bw="9" slack="1"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln1118_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln1192_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="10" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln1192_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln700_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="1"/>
<pin id="640" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="rhs_V_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="0" index="1" bw="9" slack="1"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln708_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="15" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="0" index="3" bw="5" slack="0"/>
<pin id="653" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln708_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="0"/>
<pin id="660" dir="0" index="2" bw="3" slack="0"/>
<pin id="661" dir="0" index="3" bw="5" slack="0"/>
<pin id="662" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="shl_ln1118_9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="1"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln1118_12_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="0"/>
<pin id="675" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_V_26_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="0"/>
<pin id="679" dir="0" index="1" bw="9" slack="0"/>
<pin id="680" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_26/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln1192_18_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="0"/>
<pin id="685" dir="0" index="1" bw="12" slack="0"/>
<pin id="686" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="ret_V_34_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="12" slack="0"/>
<pin id="692" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln708_s_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="0" index="1" bw="12" slack="0"/>
<pin id="698" dir="0" index="2" bw="3" slack="0"/>
<pin id="699" dir="0" index="3" bw="5" slack="0"/>
<pin id="700" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="r_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="4"/>
<pin id="708" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="r_V_21_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="9" slack="0"/>
<pin id="712" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln703_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="ret_V_24_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_24/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="ret_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="0" index="1" bw="10" slack="0"/>
<pin id="728" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="0"/>
<pin id="733" dir="0" index="1" bw="5" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln700_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sub_ln700_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="11" slack="0"/>
<pin id="746" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_4_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="0" index="1" bw="5" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln700_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sub_ln700_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="0"/>
<pin id="763" dir="0" index="1" bw="9" slack="0"/>
<pin id="764" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln700_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="lhs_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="0" index="1" bw="10" slack="4"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln728_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="13" slack="0"/>
<pin id="780" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln700_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="0"/>
<pin id="784" dir="0" index="1" bw="13" slack="0"/>
<pin id="785" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln728_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="1"/>
<pin id="790" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln728_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="1"/>
<pin id="793" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="1"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln1193_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sext_ln703_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="1"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="ret_V_11_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1116_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="r_V_8_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="0" index="1" bw="6" slack="0"/>
<pin id="821" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln1118_6_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="0"/>
<pin id="826" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_9_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="0" index="1" bw="12" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln1118_7_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="0"/>
<pin id="838" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_25_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="0"/>
<pin id="842" dir="0" index="1" bw="14" slack="0"/>
<pin id="843" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln1118_8_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="15" slack="0"/>
<pin id="848" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="lhs_V_4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="0" index="1" bw="12" slack="4"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln728_4_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="0"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="ret_V_28_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="15" slack="0"/>
<pin id="863" dir="0" index="1" bw="15" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln1192_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="11" slack="0"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln703_7_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="0"/>
<pin id="875" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_16_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="0" index="1" bw="5" slack="0"/>
<pin id="880" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln700_6_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="1"/>
<pin id="885" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sext_ln1116_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="1"/>
<pin id="888" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="r_V_20_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="0" index="1" bw="5" slack="0"/>
<pin id="892" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="13" slack="0"/>
<pin id="897" dir="0" index="1" bw="10" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="rhs_V_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="13" slack="0"/>
<pin id="905" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="ret_V_23_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="14" slack="0"/>
<pin id="909" dir="0" index="1" bw="13" slack="0"/>
<pin id="910" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln708_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="0"/>
<pin id="915" dir="0" index="1" bw="15" slack="0"/>
<pin id="916" dir="0" index="2" bw="4" slack="0"/>
<pin id="917" dir="0" index="3" bw="5" slack="0"/>
<pin id="918" dir="1" index="4" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln1253_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="1"/>
<pin id="925" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_V_23_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="5" slack="0"/>
<pin id="929" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln1116_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="1"/>
<pin id="934" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="r_V_24_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="0"/>
<pin id="937" dir="0" index="1" bw="5" slack="0"/>
<pin id="938" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln1118_4_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="0"/>
<pin id="943" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="0"/>
<pin id="947" dir="0" index="1" bw="6" slack="0"/>
<pin id="948" dir="0" index="2" bw="1" slack="0"/>
<pin id="949" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln700_7_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="9" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln1192_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="1"/>
<pin id="959" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln1192_6_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="1"/>
<pin id="962" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln1192_15_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="0"/>
<pin id="965" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln1116_5_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="6" slack="1"/>
<pin id="969" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="r_V_12_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="0"/>
<pin id="972" dir="0" index="1" bw="6" slack="0"/>
<pin id="973" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln1116_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="1"/>
<pin id="978" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/7 "/>
</bind>
</comp>

<comp id="979" class="1004" name="r_V_13_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="0" index="1" bw="5" slack="0"/>
<pin id="982" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln1116_7_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="12" slack="0"/>
<pin id="987" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/7 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln1118_11_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="0"/>
<pin id="991" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/7 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln1192_5_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="25" slack="1"/>
<pin id="995" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln1192_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="2"/>
<pin id="998" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="mul_ln1192_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="0" index="1" bw="25" slack="0"/>
<pin id="1002" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln1192_16_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="26" slack="1"/>
<pin id="1007" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1116_3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="3"/>
<pin id="1010" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="r_V_10_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="0" index="1" bw="5" slack="0"/>
<pin id="1014" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln1192_9_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="0"/>
<pin id="1019" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln1116_4_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="r_V_11_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln1116_8_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="1"/>
<pin id="1032" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/8 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="r_V_15_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="0"/>
<pin id="1035" dir="0" index="1" bw="5" slack="0"/>
<pin id="1036" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/8 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln1192_12_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="22" slack="1"/>
<pin id="1041" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln1192_13_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="0"/>
<pin id="1044" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/8 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln1116_9_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="2"/>
<pin id="1048" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="r_V_17_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="0"/>
<pin id="1051" dir="0" index="1" bw="5" slack="0"/>
<pin id="1052" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/8 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln1192_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="3"/>
<pin id="1057" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/9 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="mul_ln1192_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="0"/>
<pin id="1060" dir="0" index="1" bw="27" slack="1"/>
<pin id="1061" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/9 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln1192_11_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="10" slack="1"/>
<pin id="1065" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="mul_ln1192_6_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="0"/>
<pin id="1068" dir="0" index="1" bw="33" slack="1"/>
<pin id="1069" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="ret_V_31_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="28" slack="0"/>
<pin id="1073" dir="0" index="1" bw="33" slack="0"/>
<pin id="1074" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="trunc_ln708_7_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="9" slack="0"/>
<pin id="1079" dir="0" index="1" bw="33" slack="0"/>
<pin id="1080" dir="0" index="2" bw="6" slack="0"/>
<pin id="1081" dir="0" index="3" bw="7" slack="0"/>
<pin id="1082" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/9 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln1192_14_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="1"/>
<pin id="1089" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/9 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="mul_ln1192_9_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="0"/>
<pin id="1092" dir="0" index="1" bw="30" slack="1"/>
<pin id="1093" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/9 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="ret_V_35_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="25" slack="0"/>
<pin id="1097" dir="0" index="1" bw="30" slack="0"/>
<pin id="1098" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/9 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="trunc_ln708_10_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="0"/>
<pin id="1103" dir="0" index="1" bw="30" slack="0"/>
<pin id="1104" dir="0" index="2" bw="6" slack="0"/>
<pin id="1105" dir="0" index="3" bw="6" slack="0"/>
<pin id="1106" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/9 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1192_4_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="4"/>
<pin id="1113" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln708_3_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="0"/>
<pin id="1116" dir="0" index="1" bw="27" slack="0"/>
<pin id="1117" dir="0" index="2" bw="6" slack="0"/>
<pin id="1118" dir="0" index="3" bw="6" slack="0"/>
<pin id="1119" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/10 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sext_ln203_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="3"/>
<pin id="1126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/10 "/>
</bind>
</comp>

<comp id="1128" class="1007" name="grp_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="12" slack="0"/>
<pin id="1130" dir="0" index="1" bw="9" slack="0"/>
<pin id="1131" dir="0" index="2" bw="12" slack="0"/>
<pin id="1132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/1 ret_V_32/1 "/>
</bind>
</comp>

<comp id="1137" class="1007" name="grp_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="0"/>
<pin id="1139" dir="0" index="1" bw="11" slack="0"/>
<pin id="1140" dir="0" index="2" bw="12" slack="0"/>
<pin id="1141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/2 ret_V_27/2 "/>
</bind>
</comp>

<comp id="1146" class="1007" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="13" slack="0"/>
<pin id="1148" dir="0" index="1" bw="11" slack="0"/>
<pin id="1149" dir="0" index="2" bw="9" slack="0"/>
<pin id="1150" dir="0" index="3" bw="15" slack="0"/>
<pin id="1151" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_2/2 sext_ln700_4/2 mul_ln700/2 ret_V_30/2 "/>
</bind>
</comp>

<comp id="1157" class="1007" name="grp_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="0"/>
<pin id="1159" dir="0" index="1" bw="9" slack="0"/>
<pin id="1160" dir="0" index="2" bw="12" slack="0"/>
<pin id="1161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/2 ret_V_33/2 "/>
</bind>
</comp>

<comp id="1166" class="1007" name="grp_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="5" slack="0"/>
<pin id="1168" dir="0" index="1" bw="10" slack="0"/>
<pin id="1169" dir="0" index="2" bw="8" slack="0"/>
<pin id="1170" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728/6 ret_V_5/6 "/>
</bind>
</comp>

<comp id="1174" class="1007" name="grp_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="0"/>
<pin id="1176" dir="0" index="1" bw="9" slack="0"/>
<pin id="1177" dir="0" index="2" bw="14" slack="0"/>
<pin id="1178" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_6/7 sext_ln1192_1/7 mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1182" class="1007" name="mul_ln1192_4_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="0"/>
<pin id="1184" dir="0" index="1" bw="16" slack="0"/>
<pin id="1185" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/7 "/>
</bind>
</comp>

<comp id="1188" class="1007" name="r_V_14_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="0" index="1" bw="12" slack="0"/>
<pin id="1191" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/7 "/>
</bind>
</comp>

<comp id="1194" class="1007" name="mul_ln1192_5_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="10" slack="0"/>
<pin id="1196" dir="0" index="1" bw="26" slack="0"/>
<pin id="1197" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/8 "/>
</bind>
</comp>

<comp id="1200" class="1007" name="mul_ln1192_8_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="0"/>
<pin id="1202" dir="0" index="1" bw="22" slack="0"/>
<pin id="1203" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/8 "/>
</bind>
</comp>

<comp id="1206" class="1007" name="grp_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="5" slack="0"/>
<pin id="1208" dir="0" index="1" bw="27" slack="1"/>
<pin id="1209" dir="0" index="2" bw="27" slack="0"/>
<pin id="1210" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/10 ret_V_25/10 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="p_Val2_9_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="9" slack="1"/>
<pin id="1216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="p_Val2_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="1"/>
<pin id="1226" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="p_Val2_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="1"/>
<pin id="1232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_Val2_s_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="1"/>
<pin id="1242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln51_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="9" slack="1"/>
<pin id="1250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="sub_ln703_1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="9" slack="1"/>
<pin id="1255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="add_ln703_2_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="1"/>
<pin id="1260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="p_Val2_6_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="9" slack="1"/>
<pin id="1265" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="trunc_ln708_5_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="9" slack="1"/>
<pin id="1276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="trunc_ln708_8_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="ret_V_21_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="10" slack="4"/>
<pin id="1286" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="add_ln703_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="9" slack="1"/>
<pin id="1291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="r_V_18_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="12" slack="4"/>
<pin id="1296" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="trunc_ln_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="1"/>
<pin id="1301" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln703_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="trunc_ln708_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="9" slack="1"/>
<pin id="1311" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="add_ln703_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="9" slack="1"/>
<pin id="1316" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="trunc_ln708_4_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="9" slack="1"/>
<pin id="1321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="trunc_ln708_6_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="9" slack="1"/>
<pin id="1326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="trunc_ln708_9_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="9" slack="1"/>
<pin id="1331" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="trunc_ln708_s_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="9" slack="1"/>
<pin id="1336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1339" class="1005" name="ret_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="10" slack="1"/>
<pin id="1341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="p_3_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="5" slack="1"/>
<pin id="1346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="p_Val2_4_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="5" slack="1"/>
<pin id="1351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="p_Val2_8_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="5" slack="1"/>
<pin id="1356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="5" slack="3"/>
<pin id="1361" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln700_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="14" slack="1"/>
<pin id="1366" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="p_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="5" slack="1"/>
<pin id="1371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="ret_V_5_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="14" slack="1"/>
<pin id="1376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="p_Val2_5_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="5" slack="1"/>
<pin id="1381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="p_Val2_3_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="5" slack="1"/>
<pin id="1386" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="p_7_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="5" slack="2"/>
<pin id="1391" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="p_8_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="5" slack="3"/>
<pin id="1396" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="p_9_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="5" slack="4"/>
<pin id="1401" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="add_ln1192_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="16" slack="1"/>
<pin id="1406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="ret_V_16_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="1"/>
<pin id="1411" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="p_5_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="5" slack="1"/>
<pin id="1416" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="p_10_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="5" slack="2"/>
<pin id="1421" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="trunc_ln708_1_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="9" slack="3"/>
<pin id="1426" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="mul_ln1192_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="25" slack="1"/>
<pin id="1431" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="p_Val2_7_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="5" slack="3"/>
<pin id="1436" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="mul_ln1192_4_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="27" slack="1"/>
<pin id="1441" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="p_4_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="5" slack="1"/>
<pin id="1446" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="r_V_14_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="22" slack="1"/>
<pin id="1451" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="p_6_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="5" slack="1"/>
<pin id="1456" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="mul_ln1192_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="27" slack="1"/>
<pin id="1461" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="mul_ln1192_5_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="33" slack="1"/>
<pin id="1466" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="r_V_11_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="10" slack="1"/>
<pin id="1471" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="mul_ln1192_8_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="30" slack="1"/>
<pin id="1476" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="r_V_17_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="10" slack="1"/>
<pin id="1481" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="mul_ln1192_2_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="27" slack="1"/>
<pin id="1486" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="trunc_ln708_7_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="9" slack="1"/>
<pin id="1491" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="trunc_ln708_10_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="9" slack="1"/>
<pin id="1496" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="158" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="158" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="158" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="158" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="158" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="164" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="164" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="164" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="164" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="164" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="349"><net_src comp="300" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="310" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="320" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="164" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="369"><net_src comp="359" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="164" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="370" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="359" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="380" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="422"><net_src comp="412" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="426"><net_src comp="300" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="359" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="456" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="461" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="487" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="481" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="529"><net_src comp="519" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="534" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="545"><net_src comp="471" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="461" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="557"><net_src comp="547" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="558" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="571"><net_src comp="444" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="78" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="64" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="66" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="58" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="602"><net_src comp="60" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="611"><net_src comp="80" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="50" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="52" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="617" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="82" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="646"><net_src comp="84" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="86" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="88" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="656"><net_src comp="92" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="663"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="60" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="671"><net_src comp="68" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="676"><net_src comp="666" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="603" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="541" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="98" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="56" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="58" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="60" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="705"><net_src comp="695" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="713"><net_src comp="100" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="205" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="709" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="102" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="104" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="265" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="86" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="72" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="106" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="265" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="743" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="108" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="66" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="781"><net_src comp="771" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="767" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="799"><net_src comp="110" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="66" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="804"><net_src comp="794" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="812"><net_src comp="112" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="818" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="70" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="824" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="116" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="850" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="846" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="118" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="225" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="112" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="108" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="889" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="66" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="906"><net_src comp="895" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="883" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="919"><net_src comp="88" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="90" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="92" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="930"><net_src comp="86" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="120" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="926" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="66" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="945" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="966"><net_src comp="935" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="974"><net_src comp="967" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="976" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="970" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="979" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="993" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1015"><net_src comp="1008" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1037"><net_src comp="1030" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1045"><net_src comp="1033" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1062"><net_src comp="1055" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="122" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1083"><net_src comp="124" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1085"><net_src comp="126" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1086"><net_src comp="128" pin="0"/><net_sink comp="1077" pin=3"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="130" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1107"><net_src comp="132" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="134" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1110"><net_src comp="136" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1120"><net_src comp="162" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="24" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1122"><net_src comp="26" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1123"><net_src comp="1114" pin="4"/><net_sink comp="177" pin=2"/></net>

<net id="1127"><net_src comp="1124" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1133"><net_src comp="62" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="423" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="427" pin="3"/><net_sink comp="1128" pin=2"/></net>

<net id="1136"><net_src comp="1128" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="1142"><net_src comp="583" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="583" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="587" pin="3"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="1137" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="1152"><net_src comp="613" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="634" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1154"><net_src comp="638" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="1155"><net_src comp="641" pin="3"/><net_sink comp="1146" pin=3"/></net>

<net id="1156"><net_src comp="1146" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="1162"><net_src comp="94" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="603" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="96" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="1157" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="1171"><net_src comp="791" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="788" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="801" pin="1"/><net_sink comp="1166" pin=2"/></net>

<net id="1179"><net_src comp="941" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="953" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="957" pin="1"/><net_sink comp="1174" pin=2"/></net>

<net id="1186"><net_src comp="963" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="960" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="989" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="985" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1198"><net_src comp="1017" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1005" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="1042" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1039" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1211"><net_src comp="1111" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="160" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1213"><net_src comp="1206" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1217"><net_src comp="300" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1222"><net_src comp="1214" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1227"><net_src comp="310" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1233"><net_src comp="320" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1237"><net_src comp="1230" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1243"><net_src comp="330" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1247"><net_src comp="1240" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1251"><net_src comp="340" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1256"><net_src comp="345" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1261"><net_src comp="352" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1266"><net_src comp="359" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1269"><net_src comp="1263" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1270"><net_src comp="1263" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1273"><net_src comp="1263" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1277"><net_src comp="412" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1282"><net_src comp="435" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1287"><net_src comp="450" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1292"><net_src comp="456" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1297"><net_src comp="481" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1302"><net_src comp="519" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1307"><net_src comp="534" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1312"><net_src comp="547" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1317"><net_src comp="558" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1322"><net_src comp="594" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1327"><net_src comp="648" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1332"><net_src comp="657" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1337"><net_src comp="695" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1342"><net_src comp="725" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1347"><net_src comp="210" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1352"><net_src comp="250" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1357"><net_src comp="255" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1362"><net_src comp="215" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1367"><net_src comp="782" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1372"><net_src comp="270" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1377"><net_src comp="1166" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1382"><net_src comp="275" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1387"><net_src comp="225" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1392"><net_src comp="280" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1397"><net_src comp="285" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1402"><net_src comp="230" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1407"><net_src comp="867" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1412"><net_src comp="877" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1417"><net_src comp="290" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1422"><net_src comp="235" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1427"><net_src comp="913" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1432"><net_src comp="1174" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1437"><net_src comp="295" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1442"><net_src comp="1182" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1447"><net_src comp="240" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1452"><net_src comp="1188" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1457"><net_src comp="245" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1462"><net_src comp="999" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1467"><net_src comp="1194" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1472"><net_src comp="1024" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1477"><net_src comp="1200" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1482"><net_src comp="1049" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1487"><net_src comp="1058" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1492"><net_src comp="1077" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1497"><net_src comp="1101" pin="4"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="198" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {10 }
	Port: y_1_V | {10 }
	Port: y_2_V | {10 }
	Port: y_3_V | {10 }
	Port: y_4_V | {10 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		p_Val2_s_26 : 1
		sub_ln703_1 : 1
		p_3 : 2
		add_ln703_2 : 1
		p_Val2_4 : 2
		p_Val2_8 : 1
		shl_ln1 : 1
		shl_ln1118_6 : 1
		sext_ln1192_8 : 2
		add_ln1192_10 : 3
		ret_V_29 : 4
		trunc_ln708_5 : 5
		p_2 : 6
		sext_ln700_2 : 1
		mul_ln700_1 : 2
		rhs_V_3 : 1
		ret_V_32 : 3
		trunc_ln708_8 : 4
	State 2
		ret_V_21 : 1
		p_0109 : 1
		sext_ln1118_1 : 1
		sub_ln1118 : 2
		r_V_18 : 3
		sext_ln1118_3 : 1
		r_V_19 : 2
		add_ln1192_1 : 4
		ret_V_22 : 5
		trunc_ln : 6
		p_s : 7
		add_ln703_1 : 1
		p_1 : 2
		r_V_22 : 2
		trunc_ln708_2 : 3
		p_Val2_5 : 4
		p_8 : 1
		ret_V_26 : 1
		lhs_V_2 : 2
		ret_V_9 : 3
		sext_ln1118_5 : 4
		mul_ln1193 : 5
		ret_V_27 : 6
		trunc_ln708_4 : 7
		sext_ln1118_9 : 1
		sext_ln1118_10 : 1
		add_ln1192_12 : 2
		sext_ln1192_10 : 3
		add_ln1192_2 : 4
		sext_ln700_4 : 5
		mul_ln700 : 6
		ret_V_30 : 7
		trunc_ln708_6 : 8
		mul_ln1192_7 : 1
		ret_V_33 : 2
		trunc_ln708_9 : 3
		sext_ln1118_12 : 1
		r_V_26 : 2
		add_ln1192_18 : 3
		ret_V_34 : 4
		trunc_ln708_s : 5
		p_10 : 6
	State 3
	State 4
	State 5
		r_V_21 : 1
		sext_ln703_4 : 1
		ret_V_24 : 2
		ret_V : 3
	State 6
		tmp_3 : 1
		sext_ln700 : 2
		sub_ln700 : 3
		tmp_4 : 1
		sext_ln700_1 : 2
		sub_ln700_1 : 4
		sext_ln700_5 : 5
		sext_ln728 : 1
		add_ln700 : 6
		mul_ln728 : 1
		sext_ln1193 : 1
		ret_V_5 : 2
		ret_V_11 : 1
		sext_ln1116_2 : 2
		r_V_8 : 3
		sext_ln1118_6 : 4
		tmp_9 : 4
		sext_ln1118_7 : 5
		r_V_25 : 6
		sext_ln1118_8 : 7
		sext_ln728_4 : 1
		ret_V_28 : 8
		add_ln1192 : 9
		sext_ln703_7 : 1
		ret_V_16 : 2
	State 7
		r_V_20 : 1
		tmp_5 : 2
		rhs_V : 3
		ret_V_23 : 4
		trunc_ln708_1 : 5
		r_V_23 : 1
		r_V_24 : 1
		sext_ln1118_4 : 2
		tmp : 2
		sext_ln700_7 : 3
		ret_V_6 : 4
		sext_ln1192_1 : 5
		mul_ln1192 : 6
		sext_ln1192_15 : 2
		mul_ln1192_4 : 3
		r_V_12 : 1
		r_V_13 : 1
		sext_ln1116_7 : 2
		sext_ln1118_11 : 2
		r_V_14 : 3
	State 8
		mul_ln1192_1 : 1
		r_V_10 : 1
		sext_ln1192_9 : 2
		mul_ln1192_5 : 3
		r_V_11 : 1
		r_V_15 : 1
		sext_ln1192_13 : 2
		mul_ln1192_8 : 3
		r_V_17 : 1
	State 9
		mul_ln1192_2 : 1
		mul_ln1192_6 : 1
		ret_V_31 : 2
		trunc_ln708_7 : 3
		mul_ln1192_9 : 1
		ret_V_35 : 2
		trunc_ln708_10 : 3
	State 10
		mul_ln1192_3 : 1
		ret_V_25 : 2
		trunc_ln708_3 : 3
		write_ln51 : 4
		write_ln52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240 |    1    |  2.412  |   707   |   1188  |
|          | grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245 |    1    |  2.412  |   707   |   1188  |
|   call   | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295 |    1    |  2.412  |   707   |   1184  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            add_ln703_2_fu_352           |    0    |    0    |    0    |    16   |
|          |           add_ln1192_10_fu_400          |    0    |    0    |    0    |    20   |
|          |             ret_V_29_fu_406             |    0    |    0    |    0    |    20   |
|          |             add_ln703_fu_456            |    0    |    0    |    0    |    16   |
|          |              r_V_19_fu_501              |    0    |    0    |    0    |    18   |
|          |           add_ln1192_1_fu_507           |    0    |    0    |    0    |    20   |
|          |             ret_V_22_fu_513             |    0    |    0    |    0    |    20   |
|          |            add_ln703_1_fu_534           |    0    |    0    |    0    |    20   |
|          |            add_ln703_3_fu_558           |    0    |    0    |    0    |    16   |
|          |              ret_V_9_fu_577             |    0    |    0    |    0    |    17   |
|    add   |           add_ln1192_12_fu_628          |    0    |    0    |    0    |    17   |
|          |           add_ln1192_18_fu_683          |    0    |    0    |    0    |    20   |
|          |             ret_V_34_fu_689             |    0    |    0    |    0    |    20   |
|          |               ret_V_fu_725              |    0    |    0    |    0    |    20   |
|          |             add_ln700_fu_782            |    0    |    0    |    0    |    20   |
|          |             ret_V_11_fu_808             |    0    |    0    |    0    |    15   |
|          |              r_V_25_fu_840              |    0    |    0    |    0    |    21   |
|          |            add_ln1192_fu_867            |    0    |    0    |    0    |    20   |
|          |             ret_V_16_fu_877             |    0    |    0    |    0    |    15   |
|          |             ret_V_23_fu_907             |    0    |    0    |    0    |    21   |
|          |             ret_V_31_fu_1071            |    0    |    0    |    0    |    40   |
|          |             ret_V_35_fu_1095            |    0    |    0    |    0    |    37   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               r_V_8_fu_818              |    0    |    0    |    0    |    23   |
|          |              r_V_20_fu_889              |    0    |    0    |    0    |    17   |
|          |              r_V_24_fu_935              |    0    |    0    |    0    |    17   |
|          |              r_V_12_fu_970              |    0    |    0    |    0    |    23   |
|          |              r_V_13_fu_979              |    0    |    0    |    0    |    17   |
|          |           mul_ln1192_1_fu_999           |    1    |    0    |    0    |    52   |
|          |              r_V_10_fu_1011             |    0    |    0    |    0    |    17   |
|          |              r_V_11_fu_1024             |    0    |    0    |    0    |    17   |
|    mul   |              r_V_15_fu_1033             |    0    |    0    |    0    |    17   |
|          |              r_V_17_fu_1049             |    0    |    0    |    0    |    17   |
|          |           mul_ln1192_2_fu_1058          |    1    |    0    |    0    |    45   |
|          |           mul_ln1192_6_fu_1066          |    2    |    0    |    0    |    21   |
|          |           mul_ln1192_9_fu_1090          |    2    |    0    |    0    |    30   |
|          |           mul_ln1192_4_fu_1182          |    1    |    0    |    0    |    0    |
|          |              r_V_14_fu_1188             |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_5_fu_1194          |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_8_fu_1200          |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            sub_ln703_1_fu_345           |    0    |    0    |    0    |    16   |
|          |             ret_V_21_fu_450             |    0    |    0    |    0    |    16   |
|          |            sub_ln1118_fu_475            |    0    |    0    |    0    |    20   |
|          |              r_V_18_fu_481              |    0    |    0    |    0    |    20   |
|          |             sub_ln703_fu_530            |    0    |    0    |    0    |    20   |
|          |              r_V_22_fu_541              |    0    |    0    |    0    |    18   |
|    sub   |             ret_V_26_fu_567             |    0    |    0    |    0    |    16   |
|          |              r_V_26_fu_677              |    0    |    0    |    0    |    18   |
|          |              r_V_21_fu_709              |    0    |    0    |    0    |    16   |
|          |             ret_V_24_fu_719             |    0    |    0    |    0    |    20   |
|          |             sub_ln700_fu_743            |    0    |    0    |    0    |    20   |
|          |            sub_ln700_1_fu_761           |    0    |    0    |    0    |    20   |
|          |             ret_V_28_fu_861             |    0    |    0    |    0    |    20   |
|          |              r_V_23_fu_926              |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_1128               |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_1157               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1206               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  mulsub  |               grp_fu_1137               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
| addmuladd|               grp_fu_1146               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  mul_sub |               grp_fu_1166               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  addmul  |               grp_fu_1174               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_164          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         write_ln50_write_fu_170         |    0    |    0    |    0    |    0    |
|          |         write_ln51_write_fu_177         |    0    |    0    |    0    |    0    |
|   write  |         write_ln52_write_fu_184         |    0    |    0    |    0    |    0    |
|          |         write_ln53_write_fu_191         |    0    |    0    |    0    |    0    |
|          |         write_ln54_write_fu_198         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_9_fu_300             |    0    |    0    |    0    |    0    |
|          |             p_Val2_1_fu_310             |    0    |    0    |    0    |    0    |
|          |             p_Val2_2_fu_320             |    0    |    0    |    0    |    0    |
|          |             p_Val2_s_fu_330             |    0    |    0    |    0    |    0    |
|          |             p_Val2_6_fu_359             |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_370              |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_412          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_435          |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln_fu_519             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_547          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_594          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_648          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_657          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_695          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_913          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_7_fu_1077          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_1101         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_3_fu_1114          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln51_fu_340            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |              shl_ln1_fu_380             |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_6_fu_388           |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_427             |    0    |    0    |    0    |    0    |
|          |              shl_ln_fu_464              |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_1_fu_490           |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_587             |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_7_fu_606           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_8_fu_617           |    0    |    0    |    0    |    0    |
|bitconcatenate|              rhs_V_2_fu_641             |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_9_fu_666           |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_731              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_749              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_771              |    0    |    0    |    0    |    0    |
|          |               tmp_6_fu_794              |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_828              |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_850             |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_895              |    0    |    0    |    0    |    0    |
|          |                tmp_fu_945               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |           sext_ln1192_8_fu_396          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_423           |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_444             |    0    |    0    |    0    |    0    |
|          |           sext_ln703_1_fu_447           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_461           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_471          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_487          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_497          |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_564             |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_573             |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_583          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_603          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_613          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_10_fu_624          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_634          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_638           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_12_fu_673          |    0    |    0    |    0    |    0    |
|          |                r_V_fu_706               |    0    |    0    |    0    |    0    |
|          |           sext_ln703_4_fu_715           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_fu_739            |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_757           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_5_fu_767           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_fu_778            |    0    |    0    |    0    |    0    |
|          |           sext_ln728_2_fu_788           |    0    |    0    |    0    |    0    |
|          |           sext_ln728_3_fu_791           |    0    |    0    |    0    |    0    |
|          |            sext_ln1193_fu_801           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_fu_805            |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_2_fu_814          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_824          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_836          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1118_8_fu_846          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_4_fu_857           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_7_fu_873           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_6_fu_883           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_886           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_903              |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_923           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_932          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_941          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_7_fu_953           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_957           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_960          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_963          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_967          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_976          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_7_fu_985          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_11_fu_989          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_993          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_996          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1005         |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_3_fu_1008          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_9_fu_1017          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_4_fu_1021          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_8_fu_1030          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1039         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1042         |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_9_fu_1046          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_3_fu_1055          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1063         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1087         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_4_fu_1111          |    0    |    0    |    0    |    0    |
|          |            sext_ln203_fu_1124           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    36   |  45.828 |  13433  |  23549  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1192_reg_1404  |   16   |
|   add_ln700_reg_1364  |   14   |
|  add_ln703_1_reg_1304 |    9   |
|  add_ln703_2_reg_1258 |    9   |
|  add_ln703_3_reg_1314 |    9   |
|   add_ln703_reg_1289  |    9   |
| mul_ln1192_1_reg_1459 |   27   |
| mul_ln1192_2_reg_1484 |   27   |
| mul_ln1192_4_reg_1439 |   27   |
| mul_ln1192_5_reg_1464 |   33   |
| mul_ln1192_8_reg_1474 |   30   |
|  mul_ln1192_reg_1429  |   25   |
|     p_10_reg_1419     |    5   |
|      p_1_reg_1369     |    5   |
|      p_2_reg_1359     |    5   |
|      p_3_reg_1344     |    5   |
|      p_4_reg_1444     |    5   |
|      p_5_reg_1414     |    5   |
|      p_6_reg_1454     |    5   |
|      p_7_reg_1389     |    5   |
|      p_8_reg_1394     |    5   |
|      p_9_reg_1399     |    5   |
|   p_Val2_1_reg_1224   |    9   |
|   p_Val2_2_reg_1230   |    9   |
|   p_Val2_3_reg_1384   |    5   |
|   p_Val2_4_reg_1349   |    5   |
|   p_Val2_5_reg_1379   |    5   |
|   p_Val2_6_reg_1263   |    9   |
|   p_Val2_7_reg_1434   |    5   |
|   p_Val2_8_reg_1354   |    5   |
|   p_Val2_9_reg_1214   |    9   |
|   p_Val2_s_reg_1240   |    9   |
|    r_V_11_reg_1469    |   10   |
|    r_V_14_reg_1449    |   22   |
|    r_V_17_reg_1479    |   10   |
|    r_V_18_reg_1294    |   12   |
|   ret_V_16_reg_1409   |    6   |
|   ret_V_21_reg_1284   |   10   |
|    ret_V_5_reg_1374   |   14   |
|     ret_V_reg_1339    |   10   |
|  sub_ln703_1_reg_1253 |    9   |
|  trunc_ln51_reg_1248  |    9   |
|trunc_ln708_10_reg_1494|    9   |
| trunc_ln708_1_reg_1424|    9   |
| trunc_ln708_2_reg_1309|    9   |
| trunc_ln708_4_reg_1319|    9   |
| trunc_ln708_5_reg_1274|    9   |
| trunc_ln708_6_reg_1324|    9   |
| trunc_ln708_7_reg_1489|    9   |
| trunc_ln708_8_reg_1279|    9   |
| trunc_ln708_9_reg_1329|    9   |
| trunc_ln708_s_reg_1334|    9   |
|   trunc_ln_reg_1299   |    9   |
+-----------------------+--------+
|         Total         |   566  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205 |  p1  |   2  |   9  |   18   ||    9    |
| grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210 |  p1  |   2  |   9  |   18   ||    9    |
| grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215 |  p1  |   2  |   9  |   18   ||    9    |
| grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220 |  p1  |   2  |   9  |   18   ||    9    |
| grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285 |  p1  |   2  |   9  |   18   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   198  ||  6.633  ||    99   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |   45   |  13433 |  23549 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   99   |
|  Register |    -   |    -   |   566  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   52   |  13999 |  23648 |
+-----------+--------+--------+--------+--------+
