
*** Running vivado
    with args -log design_3_axi4_lite_final_outp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_axi4_lite_final_outp_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_3_axi4_lite_final_outp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_3_axi4_lite_final_outp_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 822.656 ; gain = 232.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_axi4_lite_final_outp_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/synth/design_3_axi4_lite_final_outp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_final_output' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ipshared/0b19/axi4_lite_final_output.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_final_output' (1#1) [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ipshared/0b19/axi4_lite_final_output.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi4_lite_final_outp_0_0' (2#1) [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/synth/design_3_axi4_lite_final_outp_0_0.v:58]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[6]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[5]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[4]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[3]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[2]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_awvalid
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[31]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[30]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[29]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[28]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[27]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[26]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[25]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[24]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[23]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[22]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[21]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[20]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[19]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[18]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[17]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[16]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[15]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[14]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[13]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[12]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[11]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[10]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[9]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[8]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[7]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[6]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[5]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[4]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[3]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[2]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wdata[0]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_wvalid
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_final_output has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 898.879 ; gain = 308.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 898.879 ; gain = 308.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 898.879 ; gain = 308.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 898.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 959.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 961.051 ; gain = 2.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 961.051 ; gain = 371.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 961.051 ; gain = 371.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 961.051 ; gain = 371.145
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'axi_wready_reg' into 'axi_awready_reg' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ipshared/0b19/axi4_lite_final_output.v:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 961.051 ; gain = 371.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4_lite_final_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_3_axi4_lite_final_outp_0_0 has port s_axil_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_3_axi4_lite_final_outp_0_0 has port s_axil_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_3_axi4_lite_final_outp_0_0 has port s_axil_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_3_axi4_lite_final_outp_0_0 has port s_axil_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[6]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[5]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[4]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[3]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[2]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_awvalid
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[31]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[30]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[29]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[28]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[27]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[26]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[25]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[24]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[23]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[22]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[21]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[20]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[19]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[18]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[17]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[16]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[15]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[14]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[13]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[12]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[11]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[10]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[9]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[8]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[7]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[6]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[5]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[4]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[3]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[2]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[1]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wdata[0]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design design_3_axi4_lite_final_outp_0_0 has unconnected port s_axil_wstrb[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bvalid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_awready_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 961.051 ; gain = 371.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 973.145 ; gain = 383.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 973.645 ; gain = 383.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:51 . Memory (MB): peak = 1006.445 ; gain = 416.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |     6|
|5     |LUT5 |     3|
|6     |LUT6 |   226|
|7     |FDRE |    71|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   313|
|2     |  inst   |axi4_lite_final_output |   313|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:02:04 . Memory (MB): peak = 1012.258 ; gain = 360.180
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1012.258 ; gain = 422.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1024.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:39 . Memory (MB): peak = 1024.328 ; gain = 713.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.runs/design_3_axi4_lite_final_outp_0_0_synth_1/design_3_axi4_lite_final_outp_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_3_axi4_lite_final_outp_0_0, cache-ID = ace12f32d27a209d
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.runs/design_3_axi4_lite_final_outp_0_0_synth_1/design_3_axi4_lite_final_outp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_axi4_lite_final_outp_0_0_utilization_synth.rpt -pb design_3_axi4_lite_final_outp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 14:19:05 2024...
