Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\random.v" into library work
Parsing module <random>.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" into library work
Parsing module <vga640x480>.
Parsing verilog file "consts.v" included at line 34.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\segdisplay.v" into library work
Parsing module <segdisplay>.
Parsing verilog file "consts.v" included at line 27.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" into library work
Parsing module <renderer>.
Parsing verilog file "consts.v" included at line 35.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\rebounce.v" into library work
Parsing module <rebounce>.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" into library work
Parsing module <mylogic>.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" into library work
Parsing module <fsm>.
Parsing verilog file "consts.v" included at line 30.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\clockdiv.v" into library work
Parsing module <clockdiv>.
Parsing verilog file "consts.v" included at line 28.
Analyzing Verilog file "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.
Parsing verilog file "consts.v" included at line 33.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 115: Port digits is not connected to this instance

Elaborating module <NERP_demo_top>.
WARNING:HDLCompiler:872 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 161: Using initial value of btn since it is never assigned

Elaborating module <clockdiv>.

Elaborating module <segdisplay>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" Line 76: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" Line 85: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" Line 98: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v" Line 213: Result of 33-bit expression is truncated to fit in 16-bit target.

Elaborating module <rebounce>.

Elaborating module <mylogic>.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" Line 49: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" Line 53: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" Line 56: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v" Line 59: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fsm>.

Elaborating module <random>.
WARNING:HDLCompiler:1499 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\random.v" Line 2: Empty module <random> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 189: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 190: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 191: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 192: Result of 32-bit expression is truncated to fit in 8-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 203. $display jump dist === 0
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 299: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 300: Result of 3-bit expression is truncated to fit in 2-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 312. $display jump dist === 0
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 331. $display ============================================== falling =======
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 336: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 338: Result of 17-bit expression is truncated to fit in 16-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 340. $display ============================================== score : 0 =======
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 343: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 241: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v" Line 242: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <renderer>.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 273: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 277: Result of 10-bit expression is truncated to fit in 9-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 282. $display CLR is done
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 95. $display Setting x to 0, y to 0
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 113: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 114: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 128: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 129: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 140: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 141: Result of 10-bit expression is truncated to fit in 9-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 95. $display Setting x to 0, y to 0
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 95. $display Setting x to 0, y to 0
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 157: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 169: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 170: Result of 10-bit expression is truncated to fit in 9-bit target.
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 238. $display render is done
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 302. $display about to quit
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 304: System task finish ignored for synthesis
WARNING:HDLCompiler:413 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 316: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <memory>.
WARNING:HDLCompiler:634 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v" Line 314: Net <rst> does not have a driver.
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 180: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 181: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 182: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 183: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 184: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 185: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 186: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 187: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 188: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 194: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 195: System task fflush ignored for synthesis
"C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 197. $display TB PRINTED 0-th frame
WARNING:HDLCompiler:634 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" Line 114: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
INFO:Xst:3210 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" line 115: Output port <digits> of the instance <mylogic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" line 115: Output port <light_on> of the instance <mylogic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" line 115: Output port <light_blink> of the instance <mylogic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\NERP_demo_top.v" line 149: Output port <memo2> of the instance <U4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    WARNING:Xst:2404 -  FFs/Latches <rmemaddr2<1:3>> (without init value) have a constant value of 0 in block <NERP_demo_top>.
    WARNING:Xst:2404 -  FFs/Latches <rmemaddr2<3:5>> (without init value) have a constant value of 1 in block <NERP_demo_top>.
    WARNING:Xst:2404 -  FFs/Latches <rmemaddr2<5:9>> (without init value) have a constant value of 0 in block <NERP_demo_top>.
    WARNING:Xst:2404 -  FFs/Latches <rmemaddr2<9:13>> (without init value) have a constant value of 1 in block <NERP_demo_top>.
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\clockdiv.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
    Found 32-bit register for signal <q>.
    Found 32-bit adder for signal <q[31]_GND_2_o_add_1_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <segdisplay>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\segdisplay.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
        N = 7'b1001000
        E = 7'b0000110
        R = 7'b1001100
        P = 7'b0001100
        left = 2'b00
        midleft = 2'b01
        midright = 2'b10
        right = 2'b11
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <seg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | segclk (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <segdisplay> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\vga640x480.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hbp_real = 344
        hfp_real = 584
        hfp = 784
        vbp = 31
        vfp = 511
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <n0059> created at line 207.
    Found 11-bit subtractor for signal <n0060> created at line 207.
    Found 10-bit adder for signal <hc[9]_GND_5_o_add_2_OUT> created at line 76.
    Found 10-bit adder for signal <vc[9]_GND_5_o_add_4_OUT> created at line 85.
    Found 33-bit adder for signal <idx> created at line 207.
    Found 31x6-bit multiplier for signal <n0061> created at line 207.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rmemaddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_2_o> created at line 75
    Found 10-bit comparator greater for signal <vc[9]_PWR_4_o_LessThan_4_o> created at line 84
    Found 10-bit comparator greater for signal <hc[9]_GND_5_o_LessThan_11_o> created at line 97
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_13_o> created at line 98
    Found 10-bit comparator lessequal for signal <n0018> created at line 208
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_20_o> created at line 208
    Found 10-bit comparator lessequal for signal <n0022> created at line 208
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_22_o> created at line 208
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred   8 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <rebounce>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\rebounce.v".
        COUNTDOWN = 1000
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <count>.
    Found 32-bit subtractor for signal <count[31]_GND_23_o_sub_3_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <rebounce> synthesized.

Synthesizing Unit <mylogic>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\logic.v".
        interval = 1048576
    Found 16-bit register for signal <press_time_r>.
    Found 16-bit register for signal <digits>.
    Found 32-bit register for signal <press_count>.
    Found 2-bit register for signal <sr<1:0>>.
    Found 16-bit adder for signal <press_time_r[15]_GND_24_o_add_4_OUT> created at line 49.
    Found 4-bit adder for signal <nums[0][3]_GND_24_o_add_6_OUT> created at line 50.
    Found 4-bit adder for signal <nums[1][3]_GND_24_o_add_8_OUT> created at line 53.
    Found 4-bit adder for signal <nums[2][3]_GND_24_o_add_10_OUT> created at line 56.
    Found 4-bit adder for signal <nums[3][3]_GND_24_o_add_12_OUT> created at line 59.
    Found 32-bit adder for signal <press_count[31]_GND_24_o_add_17_OUT> created at line 83.
    Found 4-bit comparator greater for signal <nums[0][3]_PWR_8_o_LessThan_6_o> created at line 50
    Found 4-bit comparator greater for signal <nums[1][3]_PWR_8_o_LessThan_8_o> created at line 53
    Found 4-bit comparator greater for signal <nums[2][3]_PWR_8_o_LessThan_10_o> created at line 56
    Found 4-bit comparator lessequal for signal <nums[3][3]_PWR_8_o_LessThan_12_o> created at line 59
    WARNING:Xst:2404 -  FFs/Latches <light_blink_r<0:0>> (without init value) have a constant value of 1 in block <mylogic>.
    WARNING:Xst:2404 -  FFs/Latches <light_on_r<0:0>> (without init value) have a constant value of 1 in block <mylogic>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mylogic> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\fsm.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
        RESET = 0
        STATIC = 1
        JUMP = 2
        SHIFT = 3
        GEN_NEXT = 4
        FALL = 5
        SQ_R = 8'b00000110
        NUM_SQ = 3
        NORMAL_HIT = 3
        PERFECT_HIT = 5
        jump_tot_sft = 4
        STATIC_ANIM = 1
        shift_tot_sft = 4
        shift_lazy_sft = 2
        SHIFT_PREP = 0
        SHIFT_EXEC = 1
WARNING:Xst:647 - Input <press_time<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <player_reg>.
    Found 32-bit register for signal <seed>.
    Found 1-bit register for signal <init>.
    Found 1-bit register for signal <next_layout>.
    Found 1-bit register for signal <next_color>.
    Found 8-bit register for signal <next_dist>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <shift_state>.
    Found 32-bit register for signal <diffX>.
    Found 32-bit register for signal <diffY>.
    Found 8-bit register for signal <shift_ratio>.
    Found 2-bit register for signal <layout>.
    Found 3-bit register for signal <color>.
    Found 16-bit register for signal <dist>.
    Found 16-bit register for signal <jump_ratio>.
    Found 8-bit register for signal <pl_jump_dist>.
    Found 8-bit register for signal <landing_x_l>.
    Found 8-bit register for signal <landing_x_r>.
    Found 8-bit register for signal <landing_y_u>.
    Found 8-bit register for signal <landing_y_d>.
    Found 123-bit register for signal <n0220[122:0]>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_25_o_unary_minus_34_OUT> created at line 81.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_37_OUT> created at line 102.
    Found 8-bit subtractor for signal <GND_25_o_unary_minus_39_OUT> created at line 81.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_42_OUT> created at line 102.
    Found 8-bit subtractor for signal <n0452> created at line 265.
    Found 9-bit subtractor for signal <GND_25_o_GND_25_o_sub_65_OUT> created at line 269.
    Found 9-bit subtractor for signal <GND_25_o_GND_25_o_sub_66_OUT> created at line 270.
    Found 8-bit subtractor for signal <GND_25_o_landing_x_l[7]_sub_105_OUT> created at line 137.
    Found 8-bit subtractor for signal <GND_25_o_landing_x_l[7]_sub_124_OUT> created at line 146.
    Found 8-bit subtractor for signal <n0469> created at line 147.
    Found 8-bit subtractor for signal <GND_25_o_landing_y_u[7]_sub_130_OUT> created at line 148.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_133_OUT> created at line 148.
    Found 8-bit subtractor for signal <n0472> created at line 150.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_138_OUT> created at line 150.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_145_OUT> created at line 317.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_146_OUT> created at line 320.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_150_OUT> created at line 324.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_151_OUT> created at line 327.
    Found 8-bit subtractor for signal <square[0][40]_landing_x_l[7]_sub_201_OUT> created at line 137.
    Found 8-bit subtractor for signal <square[0][40]_landing_x_l[7]_sub_220_OUT> created at line 146.
    Found 8-bit subtractor for signal <n0498> created at line 147.
    Found 8-bit subtractor for signal <square[0][32]_landing_y_u[7]_sub_226_OUT> created at line 148.
    Found 8-bit subtractor for signal <square[0][32]_GND_25_o_sub_229_OUT> created at line 148.
    Found 8-bit subtractor for signal <n0501> created at line 150.
    Found 8-bit subtractor for signal <square[0][32]_GND_25_o_sub_234_OUT> created at line 150.
    Found 8-bit subtractor for signal <dist[7]_unary_minus_240_OUT> created at line 81.
    Found 8-bit subtractor for signal <dist[15]_unary_minus_245_OUT> created at line 81.
    Found 8-bit subtractor for signal <n0458> created at line 102.
    Found 8-bit subtractor for signal <GND_25_o_landing_x_l[7]_sub_255_OUT> created at line 137.
    Found 8-bit subtractor for signal <GND_25_o_landing_x_l[7]_sub_274_OUT> created at line 146.
    Found 8-bit subtractor for signal <n0516> created at line 147.
    Found 8-bit subtractor for signal <GND_25_o_landing_y_u[7]_sub_280_OUT> created at line 148.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_283_OUT> created at line 148.
    Found 8-bit subtractor for signal <n0519> created at line 150.
    Found 9-bit subtractor for signal <GND_25_o_GND_25_o_sub_286_OUT> created at line 151.
    Found 8-bit subtractor for signal <GND_25_o_GND_25_o_sub_288_OUT> created at line 150.
    Found 32-bit adder for signal <seed[31]_GND_25_o_add_8_OUT> created at line 176.
    Found 32-bit adder for signal <seed[31]_GND_25_o_add_27_OUT> created at line 176.
    Found 32-bit adder for signal <n0245> created at line 192.
    Found 8-bit adder for signal <n0440> created at line 101.
    Found 8-bit adder for signal <GND_25_o_GND_25_o_add_40_OUT> created at line 101.
    Found 8-bit adder for signal <n0463> created at line 113.
    Found 8-bit adder for signal <GND_25_o_diffY[31]_add_85_OUT> created at line 114.
    Found 8-bit adder for signal <GND_25_o_diffX[31]_add_86_OUT> created at line 113.
    Found 8-bit adder for signal <GND_25_o_diffY[31]_add_87_OUT> created at line 114.
    Found 8-bit adder for signal <GND_25_o_diffX[31]_add_88_OUT> created at line 113.
    Found 8-bit adder for signal <GND_25_o_diffY[31]_add_89_OUT> created at line 114.
    Found 9-bit adder for signal <n0274> created at line 299.
    Found 8-bit adder for signal <n0466> created at line 138.
    Found 8-bit adder for signal <GND_25_o_landing_x_r[7]_add_106_OUT> created at line 138.
    Found 8-bit adder for signal <GND_25_o_landing_x_r[7]_add_125_OUT> created at line 147.
    Found 8-bit adder for signal <GND_25_o_landing_y_d[7]_add_134_OUT> created at line 150.
    Found 9-bit adder for signal <n0477[8:0]> created at line 330.
    Found 10-bit adder for signal <n0480[9:0]> created at line 330.
    Found 11-bit adder for signal <n0411> created at line 330.
    Found 16-bit adder for signal <jump_ratio[15]_GND_25_o_add_166_OUT> created at line 343.
    Found 32-bit adder for signal <seed[31]_GND_25_o_add_185_OUT> created at line 176.
    Found 32-bit adder for signal <seed[31]_GND_25_o_add_191_OUT> created at line 176.
    Found 32-bit adder for signal <n0239> created at line 242.
    Found 8-bit adder for signal <n0495> created at line 138.
    Found 8-bit adder for signal <square[0][40]_landing_x_r[7]_add_202_OUT> created at line 138.
    Found 8-bit adder for signal <square[0][40]_landing_x_r[7]_add_221_OUT> created at line 147.
    Found 8-bit adder for signal <square[0][32]_landing_y_d[7]_add_230_OUT> created at line 150.
    Found 8-bit adder for signal <n0449> created at line 101.
    Found 8-bit adder for signal <n0455> created at line 101.
    Found 8-bit adder for signal <n0513> created at line 138.
    Found 8-bit adder for signal <GND_25_o_landing_x_r[7]_add_256_OUT> created at line 138.
    Found 8-bit adder for signal <GND_25_o_landing_x_r[7]_add_275_OUT> created at line 147.
    Found 8-bit adder for signal <GND_25_o_landing_y_d[7]_add_284_OUT> created at line 150.
    Found 32x31-bit multiplier for signal <n0234> created at line 176.
    Found 32x31-bit multiplier for signal <n0241> created at line 176.
    Found 32x8-bit multiplier for signal <n0266> created at line 283.
    Found 32x8-bit multiplier for signal <n0267> created at line 284.
    Found 32x31-bit multiplier for signal <n0317> created at line 176.
    Found 32x31-bit multiplier for signal <n0322> created at line 176.
    Found 8x16-bit multiplier for signal <n0356> created at line 145.
    Found 8x16-bit multiplier for signal <n0366> created at line 151.
    Found 8-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_101_o> created at line 135
    Found 8-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_144_o> created at line 316
    Found 8-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_149_o> created at line 323
    Found 11-bit comparator greater for signal <GND_25_o_BUS_2043_LessThan_157_o> created at line 330
    Found 32-bit comparator greater for signal <GND_25_o_seed[31]_LessThan_182_o> created at line 239
    Found 8-bit comparator greater for signal <square[0][40]_square[1][40]_LessThan_197_o> created at line 135
    Found 8-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_251_o> created at line 135
    Summary:
	inferred   8 Multiplier(s).
	inferred  69 Adder/Subtractor(s).
	inferred 340 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  50 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

Synthesizing Unit <renderer>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\renderer.v".
        WIDTH = 240
        HEIGHT = 480
        PX_WIDTH = 60
        PX_HEIGHT = 120
        SQ_WIDTH = 41
        PLAYER_WIDTH = 24
        PL_DRAW_WIDTH = 1
        PL_COLOR = 3'b110
        PL_INIT_H = 8'b00001000
        idleMax = 2000000
        RENDER_CLK_HI_BIT = 21
        CLR = 3'b000
        DRAW = 3'b001
        IDLE = 3'b010
        OTHER = 3'b001
        RENDER_SQ_INIT = 0
        RENDER_SQ_MIDDLE = 1
        RENDER_SQ_LEFT = 2
        RENDER_SQ_RIGHT = 3
        RENDER_SQ_DONE = 4
        RENDER_PL_INIT = 0
        RENDER_PL_MAIN = 1
        RENDER_PL_DONE = 2
        RENDER_SQ1 = 0
        RENDER_SQ2 = 1
        RENDER_SQ3 = 2
        RENDER_PL = 3
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 3-bit register for signal <memi>.
    Found 1-bit register for signal <clr_st>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <render_sq_st>.
    Found 4-bit register for signal <render_st>.
    Found 2-bit register for signal <render_pl_st>.
    Found 32-bit register for signal <idleCount>.
    Found 1-bit register for signal <wr>.
    Found finite state machine <FSM_3> for signal <render_sq_st>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 47                                             |
    | Inputs             | 23                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <render_pl_st>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <render_st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_23_OUT> created at line 92.
    Found 9-bit subtractor for signal <n0382[8:0]> created at line 93.
    Found 9-bit subtractor for signal <BUS_0007_GND_31_o_sub_33_OUT> created at line 107.
    Found 9-bit subtractor for signal <x[8]_y[8]_sub_39_OUT> created at line 109.
    Found 9-bit subtractor for signal <n0745> created at line 109.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_41_OUT> created at line 109.
    Found 32-bit subtractor for signal <n0765> created at line 129.
    Found 10-bit subtractor for signal <GND_31_o_GND_31_o_sub_86_OUT> created at line 134.
    Found 9-bit subtractor for signal <n0775> created at line 140.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_98_OUT> created at line 141.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_119_OUT> created at line 92.
    Found 9-bit subtractor for signal <n0437[8:0]> created at line 93.
    Found 9-bit subtractor for signal <BUS_0040_GND_31_o_sub_129_OUT> created at line 107.
    Found 9-bit subtractor for signal <n0791> created at line 109.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_137_OUT> created at line 109.
    Found 32-bit subtractor for signal <n0809> created at line 129.
    Found 10-bit subtractor for signal <GND_31_o_GND_31_o_sub_182_OUT> created at line 134.
    Found 9-bit subtractor for signal <n0819> created at line 140.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_194_OUT> created at line 141.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_215_OUT> created at line 92.
    Found 9-bit subtractor for signal <n0488[8:0]> created at line 93.
    Found 9-bit subtractor for signal <BUS_0073_GND_31_o_sub_225_OUT> created at line 107.
    Found 9-bit subtractor for signal <n0835> created at line 109.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_233_OUT> created at line 109.
    Found 32-bit subtractor for signal <n0853> created at line 129.
    Found 10-bit subtractor for signal <GND_31_o_GND_31_o_sub_278_OUT> created at line 134.
    Found 9-bit subtractor for signal <n0863> created at line 140.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_290_OUT> created at line 141.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_311_OUT> created at line 157.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_317_OUT> created at line 169.
    Found 10-bit adder for signal <n0367> created at line 273.
    Found 10-bit adder for signal <n0368> created at line 277.
    Found 9-bit adder for signal <n0751> created at line 100.
    Found 9-bit adder for signal <n0605> created at line 103.
    Found 9-bit adder for signal <x[8]_y[8]_add_30_OUT> created at line 107.
    Found 9-bit adder for signal <n0742> created at line 107.
    Found 9-bit adder for signal <BUS_0009_GND_31_o_add_36_OUT> created at line 108.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_44_OUT> created at line 110.
    Found 9-bit adder for signal <n0594> created at line 113.
    Found 9-bit adder for signal <BUS_0015_GND_31_o_add_60_OUT> created at line 119.
    Found 10-bit adder for signal <n0761[9:0]> created at line 129.
    Found 11-bit adder for signal <n0764[10:0]> created at line 129.
    Found 32-bit adder for signal <n0408> created at line 129.
    Found 9-bit adder for signal <_n0904> created at line 134.
    Found 32-bit adder for signal <GND_31_o_GND_31_o_add_86_OUT> created at line 134.
    Found 10-bit adder for signal <n0774[9:0]> created at line 140.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_91_OUT> created at line 140.
    Found 32-bit adder for signal <n0423> created at line 141.
    Found 9-bit adder for signal <n0797> created at line 100.
    Found 9-bit adder for signal <n0647> created at line 103.
    Found 9-bit adder for signal <n0788> created at line 107.
    Found 9-bit adder for signal <BUS_0042_GND_31_o_add_132_OUT> created at line 108.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_140_OUT> created at line 110.
    Found 9-bit adder for signal <n0636> created at line 113.
    Found 9-bit adder for signal <BUS_0048_GND_31_o_add_156_OUT> created at line 119.
    Found 11-bit adder for signal <n0808[10:0]> created at line 129.
    Found 32-bit adder for signal <n0460> created at line 129.
    Found 9-bit adder for signal <_n0907> created at line 134.
    Found 32-bit adder for signal <GND_31_o_GND_31_o_add_182_OUT> created at line 134.
    Found 10-bit adder for signal <n0818[9:0]> created at line 140.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_187_OUT> created at line 140.
    Found 32-bit adder for signal <n0474> created at line 141.
    Found 9-bit adder for signal <n0841> created at line 100.
    Found 9-bit adder for signal <n0686> created at line 103.
    Found 9-bit adder for signal <n0832> created at line 107.
    Found 9-bit adder for signal <BUS_0075_GND_31_o_add_228_OUT> created at line 108.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_236_OUT> created at line 110.
    Found 9-bit adder for signal <n0675> created at line 113.
    Found 9-bit adder for signal <BUS_0081_GND_31_o_add_252_OUT> created at line 119.
    Found 11-bit adder for signal <n0852[10:0]> created at line 129.
    Found 32-bit adder for signal <n0511> created at line 129.
    Found 9-bit adder for signal <_n0910> created at line 134.
    Found 32-bit adder for signal <GND_31_o_GND_31_o_add_278_OUT> created at line 134.
    Found 10-bit adder for signal <n0862[9:0]> created at line 140.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_283_OUT> created at line 140.
    Found 32-bit adder for signal <n0525> created at line 141.
    Found 9-bit adder for signal <_n0913> created at line 163.
    Found 32-bit adder for signal <GND_31_o_GND_31_o_add_317_OUT> created at line 169.
    Found 32-bit adder for signal <idleCount[31]_GND_31_o_add_352_OUT> created at line 294.
    Found 17-bit adder for signal <n0365> created at line 316.
    Found 9-bit subtractor for signal <x[8]_GND_31_o_sub_95_OUT<8:0>> created at line 141.
    Found 9-bit subtractor for signal <y[8]_GND_31_o_sub_320_OUT<8:0>> created at line 169.
    Found 9-bit adder for signal <_n0924> created at line 128.
    Found 9-bit subtractor for signal <_n0925> created at line 128.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_163_OUT> created at line 128.
    Found 9-bit adder for signal <_n0949> created at line 128.
    Found 9-bit subtractor for signal <_n0950> created at line 128.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_259_OUT> created at line 128.
    Found 9-bit adder for signal <_n0989> created at line 128.
    Found 9-bit subtractor for signal <_n0990> created at line 128.
    Found 9-bit adder for signal <GND_31_o_GND_31_o_add_67_OUT> created at line 128.
    Found 9x7-bit multiplier for signal <y[8]_GND_31_o_MuLt_378_OUT> created at line 316.
    Found 3-bit 4-to-1 multiplexer for signal <_n0922> created at line 88.
    Found 1-bit 4-to-1 multiplexer for signal <_n0968> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n0977> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n0986> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n1018> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n1027> created at line 206.
    Found 1-bit 4-to-1 multiplexer for signal <render_st[3]_render_sq_st[2]_Select_344_o> created at line 206.
    Found 3-bit 4-to-1 multiplexer for signal <_n1048> created at line 206.
    Found 9-bit 4-to-1 multiplexer for signal <_n1058> created at line 206.
    Found 9-bit 4-to-1 multiplexer for signal <_n1075> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n1084> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <_n1093> created at line 88.
    Found 1-bit 4-to-1 multiplexer for signal <_n1116> created at line 88.
    Found 1-bit 4-to-1 multiplexer for signal <_n1125> created at line 88.
    Found 3-bit 4-to-1 multiplexer for signal <_n1141> created at line 88.
    Found 3-bit 4-to-1 multiplexer for signal <_n1150> created at line 88.
    Found 32-bit comparator lessequal for signal <n0000> created at line 82
    Found 32-bit comparator greater for signal <GND_31_o_x[8]_LessThan_2_o> created at line 82
    Found 32-bit comparator lessequal for signal <n0004> created at line 82
    Found 32-bit comparator greater for signal <GND_31_o_y[8]_LessThan_4_o> created at line 82
    Found 32-bit comparator greater for signal <GND_31_o_x[8]_LessThan_7_o> created at line 270
    Found 32-bit comparator greater for signal <GND_31_o_y[8]_LessThan_9_o> created at line 274
    Found 9-bit comparator equal for signal <x[8]_BUS_0003_equal_26_o> created at line 100
    Found 9-bit comparator equal for signal <y[8]_BUS_0004_equal_28_o> created at line 100
    Found 9-bit comparator lessequal for signal <n0042> created at line 107
    Found 9-bit comparator lessequal for signal <n0045> created at line 108
    Found 9-bit comparator lessequal for signal <n0051> created at line 109
    Found 9-bit comparator lessequal for signal <n0055> created at line 110
    Found 9-bit comparator greater for signal <x[8]_BUS_0012_LessThan_49_o> created at line 113
    Found 9-bit comparator equal for signal <x[8]_GND_31_o_equal_59_o> created at line 119
    Found 9-bit comparator equal for signal <y[8]_BUS_0015_equal_62_o> created at line 119
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_69_o> created at line 128
    Found 32-bit comparator equal for signal <GND_31_o_GND_31_o_equal_88_o> created at line 134
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_93_o> created at line 140
    Found 9-bit comparator equal for signal <x[8]_BUS_0036_equal_122_o> created at line 100
    Found 9-bit comparator equal for signal <y[8]_BUS_0037_equal_124_o> created at line 100
    Found 9-bit comparator lessequal for signal <n0129> created at line 107
    Found 9-bit comparator lessequal for signal <n0132> created at line 108
    Found 9-bit comparator lessequal for signal <n0137> created at line 109
    Found 9-bit comparator lessequal for signal <n0141> created at line 110
    Found 9-bit comparator greater for signal <x[8]_BUS_0045_LessThan_145_o> created at line 113
    Found 9-bit comparator equal for signal <x[8]_GND_31_o_equal_155_o> created at line 119
    Found 9-bit comparator equal for signal <y[8]_BUS_0048_equal_158_o> created at line 119
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_165_o> created at line 128
    Found 32-bit comparator equal for signal <GND_31_o_GND_31_o_equal_184_o> created at line 134
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_189_o> created at line 140
    Found 9-bit comparator equal for signal <x[8]_BUS_0069_equal_218_o> created at line 100
    Found 9-bit comparator equal for signal <y[8]_BUS_0070_equal_220_o> created at line 100
    Found 9-bit comparator lessequal for signal <n0206> created at line 107
    Found 9-bit comparator lessequal for signal <n0209> created at line 108
    Found 9-bit comparator lessequal for signal <n0214> created at line 109
    Found 9-bit comparator lessequal for signal <n0218> created at line 110
    Found 9-bit comparator greater for signal <x[8]_BUS_0078_LessThan_241_o> created at line 113
    Found 9-bit comparator equal for signal <x[8]_GND_31_o_equal_251_o> created at line 119
    Found 9-bit comparator equal for signal <y[8]_BUS_0081_equal_254_o> created at line 119
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_261_o> created at line 128
    Found 32-bit comparator equal for signal <GND_31_o_GND_31_o_equal_280_o> created at line 134
    Found 9-bit comparator greater for signal <y[8]_GND_31_o_LessThan_285_o> created at line 140
    Found 32-bit comparator equal for signal <GND_31_o_GND_31_o_equal_316_o> created at line 163
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_319_o> created at line 169
    Found 9-bit comparator equal for signal <GND_31_o_GND_31_o_equal_84_o> created at line 134
    Found 9-bit comparator equal for signal <GND_31_o_GND_31_o_equal_180_o> created at line 134
    Found 9-bit comparator equal for signal <GND_31_o_GND_31_o_equal_276_o> created at line 134
    Found 9-bit comparator equal for signal <GND_31_o_GND_31_o_equal_313_o> created at line 163
    Summary:
	inferred   1 Multiplier(s).
	inferred  91 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred  94 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <renderer> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\TEMP.CS152A-01.000\Downloads\BottleFlip\src\memory.v".
WARNING:Xst:647 - Input <addr<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr2<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 7200x3-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
Unit <memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 7200x3-bit dual-port RAM                              : 2
# Multipliers                                          : 10
 16x8-bit multiplier                                   : 2
 31x6-bit multiplier                                   : 1
 32x31-bit multiplier                                  : 4
 32x8-bit multiplier                                   : 2
 9x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 173
 10-bit adder                                          : 9
 10-bit subtractor                                     : 3
 11-bit adder                                          : 4
 11-bit subtractor                                     : 5
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 32-bit adder                                          : 19
 32-bit subtractor                                     : 4
 33-bit adder                                          : 1
 4-bit adder                                           : 4
 8-bit adder                                           : 22
 8-bit subtractor                                      : 33
 9-bit adder                                           : 37
 9-bit subtractor                                      : 29
# Registers                                            : 36
 1-bit register                                        : 6
 10-bit register                                       : 2
 123-bit register                                      : 1
 16-bit register                                       : 4
 2-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 7
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 7
 9-bit register                                        : 2
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 67
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 5
 9-bit comparator equal                                : 16
 9-bit comparator greater                              : 9
 9-bit comparator lessequal                            : 12
# Multiplexers                                         : 152
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 123-bit 2-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 4-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 23
 9-bit 2-to-1 multiplexer                              : 51
 9-bit 4-to-1 multiplexer                              : 8
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <fsm>.
	The following adders/subtractors are grouped into adder tree <Madd_n04111> :
 	<Madd_n0477[8:0]> in block <fsm>, 	<Madd_n0480[9:0]> in block <fsm>, 	<Madd_n0411> in block <fsm>.
Unit <fsm> synthesized (advanced).

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7200-word x 3-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 7200-word x 3-bit                   |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <_do>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7200-word x 3-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 7200-word x 3-bit                   |          |
    |     addrB          | connected to signal <raddr2>        |          |
    |     doB            | connected to signal <do2>           |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <mylogic>.
The following registers are absorbed into counter <press_time_r>: 1 register on signal <press_time_r>.
The following registers are absorbed into counter <press_count>: 1 register on signal <press_count>.
Unit <mylogic> synthesized (advanced).

Synthesizing (advanced) Unit <rebounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <rebounce> synthesized (advanced).

Synthesizing (advanced) Unit <renderer>.
The following registers are absorbed into counter <idleCount>: 1 register on signal <idleCount>.
	Multiplier <Mmult_y[8]_GND_31_o_MuLt_378_OUT> in block <renderer> and adder/subtractor <Madd_n0365_Madd> in block <renderer> are combined into a MAC<Maddsub_y[8]_GND_31_o_MuLt_378_OUT>.
	The following registers are also absorbed by the MAC: <x> in block <renderer>.
Unit <renderer> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 7200x3-bit dual-port distributed RAM                  : 2
# MACs                                                 : 1
 9x7-to-16-bit MAC                                     : 1
# Multipliers                                          : 9
 16x8-bit multiplier                                   : 2
 31x6-bit multiplier                                   : 1
 32x31-bit multiplier                                  : 4
 32x8-bit multiplier                                   : 2
# Adders/Subtractors                                   : 162
 10-bit adder                                          : 1
 10-bit subtractor                                     : 3
 11-bit subtractor                                     : 2
 16-bit adder                                          : 2
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 4
 8-bit adder                                           : 25
 8-bit subtractor                                      : 33
 9-bit adder                                           : 49
 9-bit subtractor                                      : 35
# Adder Trees                                          : 1
 11-bit / 4-inputs adder tree                          : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 3
# Registers                                            : 392
 Flip-Flops                                            : 392
# Comparators                                          : 67
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 5
 9-bit comparator equal                                : 16
 9-bit comparator greater                              : 9
 9-bit comparator lessequal                            : 12
# Multiplexers                                         : 150
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 4
 123-bit 2-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 4-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 23
 9-bit 2-to-1 multiplexer                              : 51
 9-bit 4-to-1 multiplexer                              : 8
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <segdisplay> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_5> on signal <render_pl_st[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_4> on signal <render_st[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_2> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_3> on signal <render_sq_st[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 001   | 011
 010   | 010
 011   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_0> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U5/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 101   | 101
 011   | 011
-------------------
WARNING:Xst:2677 - Node <Mmult_n00611> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <Mmult_n02343> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02671> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03173> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02661> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03223> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02413> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <mem/Mram_ram117> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram115> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram116> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram118> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram119> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram120> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram121> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram122> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram123> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram124> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram125> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram126> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram127> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram128> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram129> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram132> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram130> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram131> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram133> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram134> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram135> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram136> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram139> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram137> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram138> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram140> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram141> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram142> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram143> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram146> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram144> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram145> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram147> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram148> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram149> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram150> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram153> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram151> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram152> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram154> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram155> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram156> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram157> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram160> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram158> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram159> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram161> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram162> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram163> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram164> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram167> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram165> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram166> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram168> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram169> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram170> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram171> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram174> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram172> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram173> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram175> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram176> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram177> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram178> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram181> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram179> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram180> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram182> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram183> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram184> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram185> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram188> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram186> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram187> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram189> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram190> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram191> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram192> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram195> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram193> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram194> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram196> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram197> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram198> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram199> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1102> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1100> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1101> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1103> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1104> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1105> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1106> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1109> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1107> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1108> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1110> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1111> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1112> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1113> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1116> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1114> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1115> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1117> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1118> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1119> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1120> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1123> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1121> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1122> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1124> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1125> of sequential type is unconnected in block <renderer>.
WARNING:Xst:2677 - Node <mem/Mram_ram1126> of sequential type is unconnected in block <renderer>.
WARNING:Xst:1710 - FF/Latch <square_0_92> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_91> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_90> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_88> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_87> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_86> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_85> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_84> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_82> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_65> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_64> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_63> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_62> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_61> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_60> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_59> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_58> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_57> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_56> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_55> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_54> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_7> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_6> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_4> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_3> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_2> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_1> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <player_reg_0> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_106> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_105> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_104> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_103> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_102> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_101> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_100> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_99> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_98> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_97> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_96> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_95> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_94> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_93> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_13> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_12> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_11> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_10> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_9> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_8> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_6> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_4> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_3> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_2> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_0> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_15> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_14> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_13> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_7> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_6> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dist_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_dist_7> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_dist_6> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_dist_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_53> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_52> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_51> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_50> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_49> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_47> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_46> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_45> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_44> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_43> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_41> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_24> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_23> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_22> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_21> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_20> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_19> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_18> (without init value) has a constant value of 1 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_17> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_16> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_15> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_0_14> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <diffX_17> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_18> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_19> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_20> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_21> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_22> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_23> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_24> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_25> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_26> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_27> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_28> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_29> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_30> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffX_31> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_17> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_18> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_19> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_20> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_21> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_22> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_23> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_24> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_25> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_26> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_27> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_28> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_29> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_30> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <diffY_31> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_17> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_18> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_19> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_20> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_21> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_22> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_23> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_24> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_25> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_26> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_27> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_28> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_29> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_30> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <seed_31> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02341> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02342> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03171> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03172> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03221> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n03222> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02411> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <Mmult_n02412> of sequential type is unconnected in block <fsm>.
WARNING:Xst:1426 - The value init of the FF/Latch init hinder the constant cleaning in the block fsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <U1/q_22> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_23> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_24> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_25> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_26> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_27> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_28> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_29> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_30> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U1/q_31> of sequential type is unconnected in block <NERP_demo_top>.
INFO:Xst:2261 - The FF/Latch <an_3> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <seg_2> 
INFO:Xst:2261 - The FF/Latch <an_2> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <seg_3> 

Optimizing unit <NERP_demo_top> ...

Optimizing unit <mylogic> ...

Optimizing unit <renderer> ...

Optimizing unit <segdisplay> ...

Optimizing unit <vga640x480> ...

Optimizing unit <fsm> ...
WARNING:Xst:1710 - FF/Latch <diffY_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_6> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_7> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_8> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_9> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_10> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_11> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_12> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_13> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_14> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_15> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diffY_16> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mylogic/press_time_r_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_9> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/press_time_r_8> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_9> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_8> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_7> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_6> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_5> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_4> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_3> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_2> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/nums_0_0> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <mylogic/sr_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U4/mem/Mram_ram11272> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U4/mem/Mram_ram11271> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U4/mem/Mram_ram11273> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U3/rmemaddr_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U3/rmemaddr_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <U3/rmemaddr_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:1293 - FF/Latch <mylogic/sr_0> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_24> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_23> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_22> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_21> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_20> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_19> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_18> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_17> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_0> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_1> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_2> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_3> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_4> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_5> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_6> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_7> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_8> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_9> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_10> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_11> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_12> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_13> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_14> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_15> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <jump_btn_reb/count_16> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_2> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_3> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_4> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_5> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_6> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_7> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_8> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_9> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_10> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_1> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_0> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_7> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_6> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_5> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_4> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_3> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_2> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_1> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_time_r_0> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_24> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_23> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_22> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_11> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_12> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_13> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_14> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_15> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_16> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_17> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_18> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_19> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_20> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mylogic/press_count_21> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_7> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_6> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_5> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_4> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_3> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_2> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_1> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U5/pl_jump_dist_0> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U5/diffY_0> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U5/diffX_0> 
INFO:Xst:2261 - The FF/Latch <U5/diffX_16> in Unit <NERP_demo_top> is equivalent to the following 11 FFs/Latches, which will be removed : <U5/diffX_15> <U5/diffX_14> <U5/diffX_13> <U5/diffX_12> <U5/diffX_11> <U5/diffX_10> <U5/diffX_9> <U5/diffX_8> <U5/diffX_7> <U5/diffX_6> <U5/diffX_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 35.
FlipFlop U2/seg_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 299
 Flip-Flops                                            : 299

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4449
#      GND                         : 1
#      INV                         : 160
#      LUT1                        : 242
#      LUT2                        : 361
#      LUT3                        : 343
#      LUT4                        : 432
#      LUT5                        : 281
#      LUT6                        : 690
#      MUXCY                       : 955
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 958
# FlipFlops/Latches                : 312
#      FD                          : 10
#      FD_1                        : 3
#      FDC                         : 35
#      FDCE                        : 10
#      FDE                         : 21
#      FDE_1                       : 177
#      FDP                         : 10
#      FDRE                        : 33
#      LD                          : 13
# RAMS                             : 115
#      RAM32X1D                    : 3
#      RAM64M                      : 112
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      OBUF                        : 22
# DSPs                             : 10
#      DSP48A1                     : 10
# Others                           : 1
#      random                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             309  out of  18224     1%  
 Number of Slice LUTs:                 2963  out of   9112    32%  
    Number used as Logic:              2509  out of   9112    27%  
    Number used as Memory:              454  out of   2176    20%  
       Number used as RAM:              454

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2992
   Number with an unused Flip Flop:    2683  out of   2992    89%  
   Number with an unused LUT:            29  out of   2992     0%  
   Number of fully used LUT-FF pairs:   280  out of   2992     9%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                     10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 202   |
U1/q_17                            | NONE(U2/state_FSM_FFd4)| 13    |
U1/q_1                             | BUFG                   | 20    |
U3/Mmux_green21(U3/Mmux_green214:O)| NONE(*)(U3/rmemaddr_0) | 13    |
U1/q_21                            | BUFG                   | 180   |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 25.789ns (Maximum Frequency: 38.777MHz)
   Minimum input arrival time before clock: 3.232ns
   Maximum output required time after clock: 9.479ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.839ns (frequency: 72.258MHz)
  Total number of paths / destination ports: 300834 / 1381
-------------------------------------------------------------------------
Delay:               13.839ns (Levels of Logic = 11)
  Source:            U4/x_3 (FF)
  Destination:       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U4/x_3 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             49   0.447   1.878  U4/x_3 (U4/x_3)
     LUT5:I0->O            1   0.203   0.944  U4/GND_31_o_GND_31_o_equal_276_o93_SW0 (N86)
     LUT6:I0->O            1   0.203   0.827  U4/GND_31_o_GND_31_o_equal_276_o93 (U4/GND_31_o_GND_31_o_equal_276_o92)
     LUT5:I1->O            8   0.203   1.167  U4/GND_31_o_GND_31_o_equal_276_o94 (U4/GND_31_o_GND_31_o_equal_276_o)
     LUT6:I0->O           12   0.203   1.013  U4/GND_31_o_GND_31_o_AND_3327_o1 (U4/GND_31_o_GND_31_o_AND_3327_o)
     LUT6:I4->O            1   0.203   0.580  U4/Mmux__n12018121 (U4/Mmux__n12018121)
     LUT5:I4->O            1   0.205   0.000  U4/Mmux__n12018123_G (N167)
     MUXF7:I1->O           1   0.140   0.580  U4/Mmux__n12018123 (U4/Mmux__n12018123)
     LUT5:I4->O            2   0.205   0.864  U4/Mmux__n12018124 (U4/Mmux__n1201812)
     LUT4:I0->O            1   0.203   0.808  U4/Mmux__n1201242_SW1 (N94)
     LUT6:I3->O            8   0.205   1.031  U4/Mmux__n1201242 (U4/Mmux__n1201242)
     LUT6:I3->O           41   0.205   1.419  U4/Mmux__n1201727 (U4/_n1201<8>)
     DSP48A1:C8                0.105          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    ----------------------------------------
    Total                     13.839ns (2.730ns logic, 11.109ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_17'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            U2/state_FSM_FFd4 (FF)
  Destination:       U2/an_3 (FF)
  Source Clock:      U1/q_17 rising
  Destination Clock: U1/q_17 rising

  Data Path: U2/state_FSM_FFd4 to U2/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.650  U2/state_FSM_FFd4 (U2/state_FSM_FFd3-In)
     INV:I->O              1   0.206   0.579  U2/_n0021<10>1_INV_0 (U2/_n0021<10>)
     FDP:D                     0.102          U2/an_3
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_1'
  Clock period: 4.754ns (frequency: 210.329MHz)
  Total number of paths / destination ports: 1137 / 30
-------------------------------------------------------------------------
Delay:               4.754ns (Levels of Logic = 13)
  Source:            U3/hc_3 (FF)
  Destination:       U3/hc_9 (FF)
  Source Clock:      U1/q_1 rising
  Destination Clock: U1/q_1 rising

  Data Path: U3/hc_3 to U3/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.227  U3/hc_3 (U3/hc_3)
     LUT5:I0->O            3   0.203   0.651  U3/hc[9]_PWR_4_o_LessThan_2_o_inv1 (U3/hc[9]_PWR_4_o_LessThan_2_o_inv1)
     LUT6:I5->O           15   0.205   1.210  U3/hc[9]_PWR_4_o_LessThan_2_o_inv2 (U3/hc[9]_PWR_4_o_LessThan_2_o_inv)
     LUT3:I0->O            1   0.205   0.000  U3/Mcount_hc_lut<0> (U3/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcount_hc_cy<0> (U3/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<1> (U3/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<2> (U3/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<3> (U3/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<4> (U3/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<5> (U3/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<6> (U3/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<7> (U3/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  U3/Mcount_hc_cy<8> (U3/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.180   0.000  U3/Mcount_hc_xor<9> (U3/Mcount_hc9)
     FDC:D                     0.102          U3/hc_9
    ----------------------------------------
    Total                      4.754ns (1.666ns logic, 3.088ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_21'
  Clock period: 25.789ns (frequency: 38.777MHz)
  Total number of paths / destination ports: 42792474763 / 356
-------------------------------------------------------------------------
Delay:               25.789ns (Levels of Logic = 54)
  Source:            U5/init (FF)
  Destination:       U5/square_0_122 (FF)
  Source Clock:      U1/q_21 falling
  Destination Clock: U1/q_21 falling

  Data Path: U5/init to U5/square_0_122
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           17   0.447   1.028  U5/init (U5/init)
     LUT2:I1->O            1   0.205   0.579  U5/Mmux_seed[31]_GND_25_o_mux_6_OUT11 (U5/seed[31]_GND_25_o_mux_6_OUT<0>)
     DSP48A1:B0->M0        1   3.364   0.579  U5/Mmult_n0234 (U5/n0234<0>)
     INV:I->O              1   0.206   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_lut<0>_INV_0 (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<0> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<1> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<2> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<3> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<4> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<5> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<6> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<7> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<8> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<9> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<10> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<11> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<12> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<13> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<14> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<15> (U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_cy<15>)
     XORCY:CI->O           1   0.180   0.579  U5/Madd_seed[31]_GND_25_o_add_8_OUT_Madd_xor<16> (U5/seed[31]_GND_25_o_add_8_OUT<16>)
     DSP48A1:B16->M0       1   3.364   0.579  U5/Mmult_n0317 (U5/n0317<0>)
     INV:I->O              1   0.206   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_lut<0>_INV_0 (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<0> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<1> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<2> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<3> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<4> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<5> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<6> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<7> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<8> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<9> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<10> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<11> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<12> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<13> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<14> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<15> (U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_cy<15>)
     XORCY:CI->O           1   0.180   0.579  U5/Madd_seed[31]_GND_25_o_add_185_OUT_Madd_xor<16> (U5/seed[31]_GND_25_o_add_185_OUT<16>)
     DSP48A1:B16->M0       1   3.364   0.579  U5/Mmult_n0322 (U5/n0322<0>)
     INV:I->O              1   0.206   0.000  U5/Madd_seed[31]_GND_25_o_add_191_OUT_Madd_lut<0>_INV_0 (U5/Madd_seed[31]_GND_25_o_add_191_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U5/Madd_seed[31]_GND_25_o_add_191_OUT_Madd_cy<0> (U5/Madd_seed[31]_GND_25_o_add_191_OUT_Madd_cy<0>)
     XORCY:CI->O          23   0.180   1.153  U5/Madd_seed[31]_GND_25_o_add_191_OUT_Madd_xor<1> (U5/Madd_n0239_Madd_lut<1>)
     DSP48A1:B1->M0        1   3.364   0.579  U5/Mmult_n0241 (U5/n0241<0>)
     INV:I->O              1   0.206   0.000  U5/Madd_seed[31]_GND_25_o_add_27_OUT_Madd_lut<0>_INV_0 (U5/Madd_seed[31]_GND_25_o_add_27_OUT_Madd_lut<0>)
     XORCY:LI->O          21   0.136   1.342  U5/Madd_seed[31]_GND_25_o_add_27_OUT_Madd_xor<0> (U5/Madd_n0245_Madd_cy<0>)
     LUT5:I2->O            1   0.205   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_lut<2> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<2> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<3> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<4> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<5> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<6> (U5/Madd_GND_25_o_GND_25_o_add_40_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.580  U5/Madd_GND_25_o_GND_25_o_add_40_OUT_xor<7> (U5/GND_25_o_GND_25_o_add_40_OUT<7>)
     LUT6:I5->O            1   0.205   0.000  U5/Mmux_state[2]_square[2][40]_wide_mux_291_OUT161 (U5/state[2]_square[2][40]_wide_mux_291_OUT<122>)
     FDE_1:D                   0.102          U5/square_0_122
    ----------------------------------------
    Total                     25.789ns (17.634ns logic, 8.155ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U1/q_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to U1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.222   1.580  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U1/q_0
    ----------------------------------------
    Total                      3.232ns (1.652ns logic, 1.580ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_17'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U2/state_FSM_FFd4 (FF)
  Destination Clock: U1/q_17 rising

  Data Path: clr to U2/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.222   1.580  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          U2/an_0
    ----------------------------------------
    Total                      3.232ns (1.652ns logic, 1.580ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/vc_9 (FF)
  Destination Clock: U1/q_1 rising

  Data Path: clr to U3/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.222   1.580  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U3/hc_0
    ----------------------------------------
    Total                      3.232ns (1.652ns logic, 1.580ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_17'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U2/an_2 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      U1/q_17 rising

  Data Path: U2/an_2 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  U2/an_2 (U2/an_2)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_1'
  Total number of paths / destination ports: 168 / 9
-------------------------------------------------------------------------
Offset:              7.776ns (Levels of Logic = 4)
  Source:            U3/vc_3 (FF)
  Destination:       red<1> (PAD)
  Source Clock:      U1/q_1 rising

  Data Path: U3/vc_3 to red<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.326  U3/vc_3 (U3/vc_3)
     LUT5:I0->O            7   0.203   1.118  U3/Msub_n0060_xor<9>111 (U3/Msub_n0060_xor<9>11)
     LUT5:I0->O            6   0.203   1.089  U3/Mmux_green211 (U3/Mmux_green211)
     LUT5:I0->O            2   0.203   0.616  U3/red<1>1 (red_0_OBUF)
     OBUF:I->O                 2.571          red_1_OBUF (red<1>)
    ----------------------------------------
    Total                      7.776ns (3.627ns logic, 4.149ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/Mmux_green21'
  Total number of paths / destination ports: 1600 / 7
-------------------------------------------------------------------------
Offset:              9.479ns (Levels of Logic = 6)
  Source:            U3/rmemaddr_7 (LATCH)
  Destination:       blue<1> (PAD)
  Source Clock:      U3/Mmux_green21 falling

  Data Path: U3/rmemaddr_7 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              84   0.498   2.136  U3/rmemaddr_7 (U3/rmemaddr_7)
     LUT6:I0->O            1   0.203   0.827  U4/inst_LPM_MUX2_134 (U4/inst_LPM_MUX2_134)
     LUT6:I2->O            1   0.203   0.827  U4/inst_LPM_MUX2_81 (U4/inst_LPM_MUX2_81)
     LUT6:I2->O            1   0.203   0.000  U4/inst_LPM_MUX2_3 (U4/inst_LPM_MUX2_3)
     MUXF7:I1->O           6   0.140   1.089  U4/inst_LPM_MUX2_2_f7 (memo<2>)
     LUT5:I0->O            1   0.203   0.579  U3/Mmux_blue11 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      9.479ns (4.021ns logic, 5.458ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2260 / 7
-------------------------------------------------------------------------
Offset:              8.582ns (Levels of Logic = 6)
  Source:            U4/mem/Mram_ram108 (RAM)
  Destination:       blue<1> (PAD)
  Source Clock:      clk rising

  Data Path: U4/mem/Mram_ram108 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64M:WCLK->DOC      1   0.911   0.827  U4/mem/Mram_ram108 (U4/N756)
     LUT6:I2->O            1   0.203   0.827  U4/inst_LPM_MUX2_134 (U4/inst_LPM_MUX2_134)
     LUT6:I2->O            1   0.203   0.827  U4/inst_LPM_MUX2_81 (U4/inst_LPM_MUX2_81)
     LUT6:I2->O            1   0.203   0.000  U4/inst_LPM_MUX2_3 (U4/inst_LPM_MUX2_3)
     MUXF7:I1->O           6   0.140   1.089  U4/inst_LPM_MUX2_2_f7 (memo<2>)
     LUT5:I0->O            1   0.203   0.579  U3/Mmux_blue11 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      8.582ns (4.434ns logic, 4.148ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    4.754|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_17        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_21        |         |         |   25.789|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/Mmux_green21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |         |         |    8.879|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_21        |         |   15.886|         |         |
U3/Mmux_green21|         |    2.619|         |         |
clk            |   13.839|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 49.69 secs
 
--> 

Total memory usage is 367656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  473 (   0 filtered)
Number of infos    :   13 (   0 filtered)

