Warning (10268): Verilog HDL information at vga_plot.v(223): always construct contains both blocking and non-blocking assignments File: C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Top Modules/vga_plot.v Line: 223
