<!doctype html>
<html lang="ja">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width">
    <title>参考文献 | Verylで作るCPU</title>
    <link rel="stylesheet" type="text/css" href="css/normalize.css" />
    <link rel="stylesheet" type="text/css" href="css/webstyle.css" />
    <link rel="prev" title="あとがき / おわりに" href="99-postface.html">
    <meta name="generator" content="Re:VIEW Starter">
  </head>
  <body>
    <div class="page-outer">
      <div class="side-content">
                <a class="nav-title" href="index.html">Verylで作るCPU</a>
<ul class="toc toc-1">
    <li class="toc-chapter"><a href="./00-preface.html">まえがき / はじめに</a></li>
<li class="toc-part">第I部 RV32I/RV64Iの実装
  <ul class="toc toc-2">
    <li class="toc-chapter"><a href="./02-setup.html">1 環境構築</a></li>
    <li class="toc-chapter"><a href="./03-veryl.html">2 ハードウェア記述言語 Veryl</a></li>
    <li class="toc-chapter"><a href="./04-impl-rv32i.html">3 RV32Iの実装</a></li>
    <li class="toc-chapter"><a href="./04a-zicsr.html">4 Zicsr拡張の実装</a></li>
    <li class="toc-chapter"><a href="./04b-riscvtests.html">5 riscv-testsによるテスト</a></li>
    <li class="toc-chapter"><a href="./05-impl-rv64i.html">6 RV64Iの実装</a></li>
    <li class="toc-chapter"><a href="./05a-pipeline.html">7 CPUのパイプライン化</a></li>
    <li class="toc-chapter"><a href="./05b-synth.html">8 CPUを合成する</a></li>
  </ul>
</li>
    <li class="toc-chapter"><a href="./99-postface.html">あとがき / おわりに</a></li>
    <li class="toc-chapter"><a href="./bib.html">参考文献</a></li>
</ul>
      </div>
      <div class="page-inner">
        <header class="page-header">
        </header>
        <main class="page-main">
<h1 class="none center"><a id="h"></a><br/>参考文献</h1>
<div class="bibpaper">
<a id="bib-amano.fpga">[1]</a> 
<p>天野 英晴, FPGAの原理と構成, オーム社</p></div>
<div class="bibpaper">
<a id="bib-ronrikairo">[2]</a> 
<p>坂井 修一, 論理回路入門, 培風館</p></div>
<div class="bibpaper">
<a id="bib-veryl-doc.operator.precedence">[3]</a> 
<p>演算子の優先順位 - The Veryl Hardware Description Language,https://doc.veryl-lang.org/book/ja/05_language_reference/04_expression/01_operator_precedence.html</p></div>
<div class="bibpaper">
<a id="bib-veryl-doc.operators">[4]</a> 
<p>演算子 - The Veryl Hardware Description Language,https://doc.veryl-lang.org/book/ja/05_language_reference/02_lexical_structure/01_operator.html</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.1.2.3.enc">[5]</a> 
<p>The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture version 20240411 2.3. Immediate Encoding Variants</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.1.37">[6]</a> 
<p>The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture version 20240411 37. RV32/64G Instruction Set Listings</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.1.2.4">[7]</a> 
<p>The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture version 20240411 2.4. Integer Computational Instructions</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.1.2.5">[8]</a> 
<p>The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture version 20240411 2.5. Control Transfer Instructions</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.2.fig10">[9]</a> 
<p>The RISC-V Instruction Set Manual Volume II: Privileged Architecture version 20240411 Figure 10. Encoding of mtvec MODE field.</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.2.3.1.7">[10]</a> 
<p>The RISC-V Instruction Set Manual Volume II: Privileged Architecture version 20240411 3.1.7. Machine Trap-Vector Base-Address Register</p></div>
<div class="bibpaper">
<a id="bib-isa-manual.2.15">[11]</a> 
<p>The RISC-V Instruction Set Manual Volume II: Privileged Architecture version 20240411 15. RISC-V Privileged Instruction Set Listings</p></div>
<div class="bibpaper">
<a id="bib-patahene">[12]</a> 
<p>David Patterson, John Hennessy(著),成田 光彰 訳, コンピュータの構成と設計 MIPS Edition 第6版 [上] ～ハードウエアとソフトウエアのインタフェース～, 日経BP</p></div>

        </main>
        <nav class="page-navi">
          <a href="99-postface.html" class="page-prev">&#9664;</a>
        </nav>
        <footer>
        </footer>
      </div>
    </div>
  </body>
</html>
<!-- layout.html5.erb -->
