{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port clk -pg 1 -y 170 -defaultsOSRD
preplace port reset -pg 1 -y 150 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst rocketchip_wrapper_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 290 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 160 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 160 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 160 -defaultsOSRD
preplace netloc clk_wiz_0_locked 1 1 1 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 570
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 2 580J 160 950
preplace netloc vio_0_probe_out0 1 1 2 200 -10 560
preplace netloc rocketchip_wrapper_0_M_AXI_MMIO 1 3 1 930
preplace netloc rocketchip_wrapper_0_M_AXI 1 3 1 910
preplace netloc xlconstant_0_dout 1 2 2 590 180 910
preplace netloc clk_1 1 0 1 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 4 190 -20 590 0 940 -20 1260J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 570J 170 920 -10 1250J
preplace netloc reset_0_1 1 0 1 NJ
levelinfo -pg 1 -30 90 380 750 1100 1410 1690 1830 -top -70 -bot 1050
"
}
{
   "da_axi4_cnt":"3",
   "da_bram_cntlr_cnt":"1"
}
