# ğŸš€ Shift Register â€“ Serial-In Parallel-Out (SIPO)

## ğŸ“Œ Overview

This project implements a 4-bit Serial-In Parallel-Out (SIPO) Shift Register using Verilog HDL as part of my RTL Design Challenge â€“ Day 35. A shift register is a sequential logic circuit that is widely used in digital systems for data storage, transfer, and timing applications. The SIPO shift register takes a serial data input and produces a parallel output after a series of clock pulses.

## ğŸ§  What is a SIPO Shift Register?

A SIPO (Serial-In Parallel-Out) shift register allows serial data to be input bit-by-bit and then outputs the data all at once in parallel. It uses a series of D flip-flops where each flip-flop captures the input of the previous flip-flop on each rising edge of the clock.

### ğŸ”„ On every clock cycle:

A new bit from the serial input (D) is shifted into the register.

Existing bits move one position toward the MSB.

The parallel output reflects the current contents of the shift register.

## ğŸ—ï¸ Design Architecture

ğŸ”¸ Module: SIPO_ShiftRegister

Inputs:

clk â€“ Clock signal

reset â€“ Active-high synchronous reset

serial_in â€“ Serial data input

Outputs:

parallel_out [3:0] â€“ 4-bit parallel output 

![Image](https://github.com/user-attachments/assets/b9958d0b-bce8-407b-81ac-e9b678a9872f)

![Image](https://github.com/user-attachments/assets/8b372a64-a0cf-48a8-9fdc-90f0ad5d3863)



![Image](https://github.com/user-attachments/assets/38cc3b4a-5262-4fc6-b30d-f263acb12f09)

![Image](https://github.com/user-attachments/assets/4ca865ed-2d98-4a06-a132-db590cc827dd)

## ğŸ§© Design Variants:

Behavioral model: Implements shifting using vector operations.

Structural model: Built using four connected D flip-flops.

ğŸ“„ Verilog Code Snippets

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/1883b3be-9a3a-4bc5-8bb3-53fbb8367061" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/9ef578e7-6653-4ec9-b710-354331efd5db" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/d022f1d9-632f-479c-8855-b381ffd11f9b" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/85588ea5-f498-4fcc-aacd-e979fee7e6dd" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/3f3c6b14-c48c-47df-b3f1-5f2dbb06a0a3" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/8c290da6-7503-4b5c-af2d-00a21f691cbb" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/c91afda0-0a0a-4683-9c5b-ccd6db1a81c5" />


âœ… Simulation Tool Used: Vivado Simulator (2024.2)

ğŸ“· Waveform Output: Shows correct bit-shifting and parallel output.

## ğŸ“ˆ Applications

Serial communication interfaces (e.g., SPI, UART)

Data buffering and synchronization

LED matrix and display drivers

Digital signal delay elements

Finite state machines and control logic

ğŸ“‚ File Structure


â”œâ”€â”€ shift_register_SIPO.v       # Top-level Verilog module

â”œâ”€â”€ D_flip_flop.v               # D flip-flop used for structural model

â”œâ”€â”€ simulation.v                # Testbench to verify functionality

â”œâ”€â”€ waveform.png                # Simulation waveform screenshot

â””â”€â”€ README.md                   # This documentation

ğŸ How to Run

Open project in Vivado or any Verilog simulation tool.

Add all source and testbench files.

Run behavioral simulation.

Observe output waveform.

### ğŸ”— Connect With Me

www.linkedin.com/in/
jagadeesh-bathula-246aba300


### ğŸ“Œ Tags

#Verilog #ShiftRegister #SIPO #RTLDesign #Vivado #DigitalDesign #100DaysOfRTL #VLSI


