{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723638174689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723638174689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 09:22:54 2024 " "Processing started: Wed Aug 14 09:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723638174689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723638174689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723638174689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723638175054 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting a direction ULA.sv(1) " "Verilog HDL syntax error at ULA.sv(1) near text \"\[\";  expecting a direction" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \";\" ULA.sv(7) " "Verilog HDL syntax error at ULA.sv(7) near text \"and\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an operand ULA.sv(8) " "Verilog HDL syntax error at ULA.sv(8) near text \"not\";  expecting an operand" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an operand ULA.sv(9) " "Verilog HDL syntax error at ULA.sv(9) near text \"not\";  expecting an operand" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \";\" ULA.sv(10) " "Verilog HDL syntax error at ULA.sv(10) near text \"or\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"xor\";  expecting \";\" ULA.sv(11) " "Verilog HDL syntax error at ULA.sv(11) near text \"xor\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"nand\";  expecting \";\" ULA.sv(12) " "Verilog HDL syntax error at ULA.sv(12) near text \"nand\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" ULA.sv(15) " "Verilog HDL syntax error at ULA.sv(15) near text \"end\";  expecting \"endcase\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an operand ULA.sv(21) " "Verilog HDL syntax error at ULA.sv(21) near text \"not\";  expecting an operand" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â ULA.sv(22) " "Verilog HDL syntax error at ULA.sv(22) near text â" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" ULA.sv(22) " "Verilog HDL syntax error at ULA.sv(22) near text \"â\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ ULA.sv(22) " "Verilog HDL syntax error at ULA.sv(22) near text €" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "“ ULA.sv(22) " "Verilog HDL syntax error at ULA.sv(22) near text “" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â ULA.sv(24) " "Verilog HDL syntax error at ULA.sv(24) near text â" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" ULA.sv(24) " "Verilog HDL syntax error at ULA.sv(24) near text \"â\";  expecting \";\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ ULA.sv(24) " "Verilog HDL syntax error at ULA.sv(24) near text €" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "“ ULA.sv(24) " "Verilog HDL syntax error at ULA.sv(24) near text “" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" ULA.sv(27) " "Verilog HDL syntax error at ULA.sv(27) near text \"end\";  expecting \"endcase\"" {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  ULA.sv(28) " "Verilog HDL syntax error at ULA.sv(28) near text \"end\"; \"end\" without \"begin\" " {  } { { "ULA.sv" "" { Text "C:/Users/hiago/OneDrive/Área de Trabalho/ula/ULA.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1723638175109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 0 0 " "Found 0 design units, including 0 entities, in source file ula.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723638175110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723638175186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 09:22:55 2024 " "Processing ended: Wed Aug 14 09:22:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723638175186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723638175186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723638175186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723638175186 ""}
