#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 26 18:44:56 2025
# Process ID         : 29480
# Current directory  : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15184 C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\project_1.xpr
# Log file           : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/vivado.log
# Journal file       : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1\vivado.jou
# Running On         : LAPTOP-9IM6L6CH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16954 MB
# Swap memory        : 9663 MB
# Total Virtual      : 26618 MB
# Available Virtual  : 12313 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/petrv/Desktop/PC_04_template_2025/SOURCES/uart_tx.vhd w ]
add_files C:/Users/petrv/Desktop/PC_04_template_2025/SOURCES/uart_tx.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd w ]
add_files -fileset sim_1 C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
