Analysis & Synthesis report for sha256_optimizePowerArea
Wed May 21 01:07:27 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state
  9. State Machine - |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2"
 16. Port Connectivity Checks: "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 21 01:07:27 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sha256_optimizePowerArea                        ;
; Top-level Entity Name              ; IP_wrapper                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,630                                           ;
;     Total combinational functions  ; 3,756                                           ;
;     Dedicated logic registers      ; 1,871                                           ;
; Total registers                    ; 1871                                            ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP2C35F672C6       ;                          ;
; Top-level entity name                                                      ; IP_wrapper         ; sha256_optimizePowerArea ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                      ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                      ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
; Synthesis Seed                                                             ; 1                  ; 1                        ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type              ; File Name with Absolute Path                                         ; Library ;
+-----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; ../SHA256/rtl/sha256_optimizePowerAreaVerilog.v           ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v           ;         ;
; ../SHA256/rtl/IP_wrapper.v                                ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v                                ;         ;
; ../SHA256/rtl/controller.v                                ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/controller.v                                ;         ;
; ../SHA256/rtl/message_compression.v                       ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/message_compression.v                       ;         ;
; ../SHA256/rtl/compression_logic/sigma1_func_compression.v ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v ;         ;
; ../SHA256/rtl/compression_logic/sigma0_func_compression.v ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v ;         ;
; ../SHA256/rtl/compression_logic/maj_func.v                ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v                ;         ;
; ../SHA256/rtl/compression_logic/ch_func.v                 ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v                 ;         ;
; ../SHA256/rtl/common_components/adder_32bit.v             ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v             ;         ;
; ../SHA256/rtl/message_scheduler.v                         ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v                         ;         ;
; ../SHA256/rtl/schedule_logic/sigma1_func_schedule.v       ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v       ;         ;
; ../SHA256/rtl/schedule_logic/sigma0_func_schedule.v       ; yes             ; User Verilog HDL File  ; D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v       ;         ;
+-----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,630    ;
;                                             ;          ;
; Total combinational functions               ; 3756     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2422     ;
;     -- 3 input functions                    ; 1206     ;
;     -- <=2 input functions                  ; 128      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3684     ;
;     -- arithmetic mode                      ; 72       ;
;                                             ;          ;
; Total registers                             ; 1871     ;
;     -- Dedicated logic registers            ; 1871     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 113      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; iReset_n ;
; Maximum fan-out                             ; 1870     ;
; Total fan-out                               ; 21247    ;
; Average fan-out                             ; 3.70     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |IP_wrapper                                      ; 3756 (547)        ; 1871 (579)   ; 0           ; 0            ; 0       ; 0         ; 113  ; 0            ; |IP_wrapper                                                                                                            ; work         ;
;    |sha256_optimizePowerAreaVerilog:sha256_core| ; 3209 (0)          ; 1292 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core                                                                ; work         ;
;       |controller:b2v_inst2|                     ; 85 (85)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2                                           ; work         ;
;       |message_compression:b2v_inst1|            ; 1341 (1269)       ; 665 (665)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1                                  ; work         ;
;          |adder_32bit:u_adder|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|adder_32bit:u_adder              ; work         ;
;          |maj_func:u_maj|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|maj_func:u_maj                   ; work         ;
;          |sigma0_func_compression:u_sigma0|      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|sigma0_func_compression:u_sigma0 ; work         ;
;          |sigma1_func_compression:u_sigma1|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|sigma1_func_compression:u_sigma1 ; work         ;
;       |message_scheduler:b2v_inst|               ; 1783 (1693)       ; 582 (582)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst                                     ; work         ;
;          |adder_32bit:u_adder|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|adder_32bit:u_adder                 ; work         ;
;          |sigma0_func_schedule:u_sigma0|         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|sigma0_func_schedule:u_sigma0       ; work         ;
;          |sigma1_func_schedule:u_sigma1|         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|sigma1_func_schedule:u_sigma1       ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+-------------------+--------------+
; Name                 ; state.S_DONE ; state.S_FINAL_ADD ; state.S_FINAL_ADD_ST ; state.S_ROUND_UPDATE ; state.S_ROUND_STEP7 ; state.S_ROUND_STEP6 ; state.S_ROUND_STEP5 ; state.S_ROUND_STEP4 ; state.S_ROUND_STEP3 ; state.S_ROUND_STEP2 ; state.S_ROUND_STEP1 ; state.S_IDLE_new ; state.S_INIT_LOAD ; state.S_IDLE ;
+----------------------+--------------+-------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+-------------------+--------------+
; state.S_IDLE         ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 0            ;
; state.S_INIT_LOAD    ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                 ; 1            ;
; state.S_IDLE_new     ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                 ; 1            ;
; state.S_ROUND_STEP1  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP2  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP3  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP4  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP5  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP6  ; 0            ; 0                 ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_STEP7  ; 0            ; 0                 ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_ROUND_UPDATE ; 0            ; 0                 ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_FINAL_ADD_ST ; 0            ; 0                 ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_FINAL_ADD    ; 0            ; 1                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
; state.S_DONE         ; 1            ; 0                 ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                 ; 1            ;
+----------------------+--------------+-------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle ;
+---------------+---------------+---------------+---------------+-----------------------------------------------+
; Name          ; calc_cycle.11 ; calc_cycle.10 ; calc_cycle.01 ; calc_cycle.00                                 ;
+---------------+---------------+---------------+---------------+-----------------------------------------------+
; calc_cycle.00 ; 0             ; 0             ; 0             ; 0                                             ;
; calc_cycle.01 ; 0             ; 0             ; 1             ; 1                                             ;
; calc_cycle.10 ; 0             ; 1             ; 0             ; 1                                             ;
; calc_cycle.11 ; 1             ; 0             ; 0             ; 1                                             ;
+---------------+---------------+---------------+---------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; DATA_IN[0]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[1]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[2]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[3]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[4]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[5]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[6]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[7]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[8]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[9]$latch                                    ; DATA_IN[31]         ; yes                    ;
; DATA_IN[10]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[11]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[12]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[13]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[14]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[15]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[16]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[17]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[18]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[19]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[20]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[21]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[22]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[23]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[24]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[25]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[26]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[27]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[28]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[29]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[30]$latch                                   ; DATA_IN[31]         ; yes                    ;
; DATA_IN[31]$latch                                   ; DATA_IN[31]         ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                           ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|loading_active           ; Merged with sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state~4         ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state~5         ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state~6         ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state~7         ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle~4       ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle~5       ; Lost fanout                                                                                  ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[3] ; Stuck at GND due to stuck port data_in                                                       ;
; Total Number of Removed Registers = 8                                                     ;                                                                                              ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1871  ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 1871  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1840  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                ;
+-----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------+---------+
; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved   ; 7       ;
; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|reset_n_sche_reg ; 17      ;
; Total number of inverted registers = 2                                            ;         ;
+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1]         ;
; 3:1                ; 256 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[26]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[0]          ;
; 32:1               ; 31 bits   ; 651 LEs       ; 186 LEs              ; 465 LEs                ; Yes        ; |IP_wrapper|oData[7]~reg0                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][12]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][10]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][30]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][8]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][21]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][5]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][15]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[15][27]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[14][28]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[13][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[12][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[11][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[10][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[9][25]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[8][19]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[7][3]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[6][2]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[5][2]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[4][3]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[3][14]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[2][29]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[1][0]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[0][0]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|adder_in_a[22]     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|Mux139             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|Mux127             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|Mux63              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle         ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |IP_wrapper|Mux24                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|Selector524     ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|adder_in_b[13]     ;
; 16:1               ; 32 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|adder_in_a[27]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |IP_wrapper|sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|adder_in_b[9]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2"                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrapper_data_request ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; start_to_sche        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1"                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; busy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 21 01:07:09 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Warning (10275): Verilog HDL Module Instantiation warning at sha256_optimizePowerAreaVerilog.v(109): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/sha256_optimizepowerareaverilog.v
    Info (12023): Found entity 1: sha256_optimizePowerAreaVerilog
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/ip_wrapper.v
    Info (12023): Found entity 1: IP_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v
    Info (12023): Found entity 1: message_compression
Info (12021): Found 1 design units, including 1 entities, in source file sha256_optimizepowerarea.bdf
    Info (12023): Found entity 1: sha256_optimizePowerArea
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v
    Info (12023): Found entity 1: sigma1_func_compression
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v
    Info (12023): Found entity 1: sigma0_func_compression
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v
    Info (12023): Found entity 1: maj_func
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v
    Info (12023): Found entity 1: ch_func
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v
    Info (12023): Found entity 1: message_scheduler
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v
    Info (12023): Found entity 1: sigma1_func_schedule
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v
    Info (12023): Found entity 1: sigma0_func_schedule
Warning (10275): Verilog HDL Module Instantiation warning at topmodule_nios2.v(10): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/topmodule_nios2.v
    Info (12023): Found entity 1: topmodule_nios2
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(227): created implicit net for "StnSaved_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(228): created implicit net for "CALC_CYCLE_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(229): created implicit net for "CALC_ACTIVE_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(230): created implicit net for "PREV_WT_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(231): created implicit net for "WA_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(232): created implicit net for "ADD_IN_A_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(233): created implicit net for "ADD_IN_B_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(234): created implicit net for "ADD_SUM_OUT"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(237): created implicit net for "addr_t_minus_16_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(238): created implicit net for "addr_t_minus_15_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(239): created implicit net for "addr_t_minus_7_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(240): created implicit net for "addr_t_minus_2_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(243): created implicit net for "mem_out_t_minus_16_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(244): created implicit net for "mem_out_t_minus_15_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(245): created implicit net for "mem_out_t_minus_7_out"
Warning (10236): Verilog HDL Implicit Net warning at message_scheduler.v(246): created implicit net for "mem_out_t_minus_2_out"
Info (12127): Elaborating entity "IP_wrapper" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at IP_wrapper.v(39): object "test" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at IP_wrapper.v(52): inferring latch(es) for variable "status_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at IP_wrapper.v(160): inferring latch(es) for variable "DATA_IN", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "DATA_IN[0]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[1]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[2]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[3]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[4]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[5]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[6]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[7]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[8]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[9]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[10]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[11]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[12]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[13]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[14]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[15]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[16]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[17]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[18]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[19]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[20]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[21]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[22]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[23]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[24]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[25]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[26]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[27]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[28]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[29]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[30]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "DATA_IN[31]" at IP_wrapper.v(160)
Info (10041): Inferred latch for "status_reg[1]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[2]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[3]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[4]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[5]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[6]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[7]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[8]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[9]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[10]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[11]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[12]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[13]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[14]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[15]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[16]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[17]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[18]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[19]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[20]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[21]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[22]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[23]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[24]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[25]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[26]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[27]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[28]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[29]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[30]" at IP_wrapper.v(52)
Info (10041): Inferred latch for "status_reg[31]" at IP_wrapper.v(52)
Info (12128): Elaborating entity "sha256_optimizePowerAreaVerilog" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core"
Info (12128): Elaborating entity "message_scheduler" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst"
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(227): object "StnSaved_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(228): object "CALC_CYCLE_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(229): object "CALC_ACTIVE_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(230): object "PREV_WT_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(231): object "WA_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(232): object "ADD_IN_A_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(233): object "ADD_IN_B_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(234): object "ADD_SUM_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(237): object "addr_t_minus_16_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(238): object "addr_t_minus_15_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(239): object "addr_t_minus_7_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(240): object "addr_t_minus_2_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(243): object "mem_out_t_minus_16_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(244): object "mem_out_t_minus_15_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(245): object "mem_out_t_minus_7_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at message_scheduler.v(246): object "mem_out_t_minus_2_out" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(69): truncated value with size 6 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(70): truncated value with size 6 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(71): truncated value with size 6 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(228): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(230): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(231): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(232): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(233): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(234): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(237): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(238): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(239): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(240): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(243): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(244): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(245): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at message_scheduler.v(246): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "sigma0_func_schedule" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|sigma0_func_schedule:u_sigma0"
Info (12128): Elaborating entity "sigma1_func_schedule" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|sigma1_func_schedule:u_sigma1"
Info (12128): Elaborating entity "adder_32bit" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|adder_32bit:u_adder"
Info (12128): Elaborating entity "message_compression" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1"
Warning (10230): Verilog HDL assignment warning at message_compression.v(218): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at message_compression.v(227): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ch_func" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|ch_func:u_ch"
Info (12128): Elaborating entity "maj_func" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|maj_func:u_maj"
Info (12128): Elaborating entity "sigma0_func_compression" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|sigma0_func_compression:u_sigma0"
Info (12128): Elaborating entity "sigma1_func_compression" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|sigma1_func_compression:u_sigma1"
Info (12128): Elaborating entity "controller" for hierarchy "sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2"
Warning (10230): Verilog HDL assignment warning at controller.v(60): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at controller.v(107): truncated value with size 32 to match size of target (4)
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4902 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 4789 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Wed May 21 01:07:27 2025
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


