# ğŸ§® 8-bit Vedic Multiplier (Urdhva Tiryakbhyam)

This project demonstrates the design and simulation of an **8-bit Vedic Multiplier** based on the **Urdhva Tiryakbhyam** Vedic mathematics sutra. It is efficient in terms of **speed, area, and power**, making it a great choice for use in DSP and embedded systems.

## ğŸ“Œ Features

- âœ”ï¸ High-speed multiplication using Vedic math  
- âœ”ï¸ Modular 4-bit block-based design  
- âœ”ï¸ RTL written in Verilog HDL  
- âœ”ï¸ Functional and timing simulation included  
- âœ”ï¸ Schematic, area, delay, power reports provided  

## ğŸ› ï¸ Tools Used

- Verilog HDL  
- Xilinx Vivado / ModelSim / Cadence Genus (as used)  
- GTKWave  
- Genus / Innovus (for power and area)

## ğŸ“ Project Structure


## ğŸ–¼ï¸ Results

### ğŸ”§ Schematic Diagram  
<img src="pix_vedic8bit/schematic_v8.png" alt="Schematic Diagram" width="600"/>

### ğŸ”‹ Power Report  
<img src="pix_vedic8bit/power_v8.png" alt="Power Report" width="600"/>

### âŒ› Delay Report  
<img src="pix_vedic8bit/delay_v8.png" alt="Delay Report" width="600"/>

### ğŸ§± Area Report  
<img src="pix_vedic8bit/area_v8.png" alt="Area Report" width="600"/>

### ğŸ“¶ Simulation Waveform  
<img src="pix_vedic8bit/sim_wvfrm_v8.png" alt="Simulation Waveform" width="600"/>

## ğŸ“Š Performance Summary

| Parameter         | Value              |
|------------------:|--------------------|
| Technology        | 45nm               |
| Area              | [6070.680] ÂµmÂ²     |
| Delay             | [2000] ns          |
| Power             | [4.03493e] ÂµW      |

## âœ… How It Works

The Vedic multiplier uses the **Urdhva Tiryakbhyam Sutra**, which performs multiplication vertically and crosswise. The 8-bit multiplier is implemented using smaller **4-bit Vedic multipliers**, which are then combined.

## ğŸ“Œ Future Enhancements

- Extend to 16-bit or 32-bit Vedic Multiplier  
- ASIC Physical Design (Layout)  
- Pipelined version for better throughput  

## ğŸ™‹â€â™‚ï¸ Author

**Rohith Kumar**  
Final Year B.Tech Student, Bonam Venkata Chalamayya Engineering College  
GitHub: [https://github.com/Rohith](https://github.com/Rohii3410)

## ğŸ“œ License

This project is licensed under the **MIT License**.  
See the [LICENSE](LICENSE) file for more information.

## ğŸ“§ Contact

ğŸ“© Connect on [LinkedIn](https://linkedin.com/in/rohith-kumar-chinta-209984225)  
ğŸ“§ Email: rohithkumarchinta00143@gmail.com

â­ If you found this project helpful, donâ€™t forget to **Star** the repository!
