Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul  2 23:49:25 2022
| Host         : User-2020JGCOAY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MBitTree_control_sets_placed.rpt
| Design       : MBitTree
| Device       : xc7vx690t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   446 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    74 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             539 |          180 |
| No           | No                    | Yes                    |            7673 |         2114 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            7588 |         1840 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1602 |          684 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                                                                 Enable Signal                                                                                                                |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[177]_INST_0_psbram_and_n         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[520]_INST_0_psbram_and_n         |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_151      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1204]_INST_0_psbram_and_n        |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_34  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[519]_INST_0_psbram_and_n         |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_89       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[178]_INST_0_psbram_psbram_and_n  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_55  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[861]_INST_0_psbram_and_n         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_111      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[538]_INST_0_psbram_and_n_1       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_70  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1113]_INST_0_psbram_and_n        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[142]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77        | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_psbram_and_n          |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_79      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1240]_INST_0_psbram_and_n        |               11 |             18 |         1.64 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[322]_INST_0_psbram_and_n_1       |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_93       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[250]_INST_0_psbram_and_n_1       |               11 |             18 |         1.64 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_95       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[286]_INST_0_psbram_and_n         |               16 |             18 |         1.12 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[304]_INST_0_psbram_and_n         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[232]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_123      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[736]_INST_0_psbram_psbram_and_n  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[160]_INST_0_psbram_and_n         |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_94       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[268]_INST_0_psbram_and_n         |               14 |             18 |         1.29 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_100       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[34]_INST_0_psbram_and_n          |               15 |             18 |         1.20 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[358]_INST_0_psbram_and_n         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[376]_INST_0_psbram_and_n         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[448]_INST_0_psbram_and_n         |               15 |             18 |         1.20 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[466]_INST_0_psbram_and_n         |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_113      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[574]_INST_0_psbram_and_n         |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_114      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[592]_INST_0_psbram_and_n         |               11 |             18 |         1.64 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_112      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[556]_INST_0_psbram_and_n         |               15 |             18 |         1.20 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[664]_INST_0_psbram_and_n         |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_117      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[646]_INST_0_psbram_and_n         |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_121      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[718]_INST_0_psbram_and_n         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_130       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[88]_INST_0_psbram_psbram_and_n   |               11 |             18 |         1.64 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_128      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[826]_INST_0_psbram_and_n         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_125      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[772]_INST_0_psbram_and_n         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_120      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[700]_INST_0_psbram_psbram_and_n  |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_135      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[934]_INST_0_psbram_psbram_and_n  |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_132      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[880]_INST_0_psbram_and_n         |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_137      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[970]_INST_0_psbram_and_n_1       |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_138      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[988]_INST_0_psbram_and_n         |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_142      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1060]_INST_0_psbram_and_n        |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_145      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1096]_INST_0_psbram_and_n        |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90       | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[196]_INST_0_psbram_psbram_and_n  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_146      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1114]_INST_0_psbram_and_n        |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_143      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1078]_INST_0_psbram_and_n        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_14  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[195]_INST_0_psbram_and_n         |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[285]_INST_0_psbram_and_n         |               14 |             18 |         1.29 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_18  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[267]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_28  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[429]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_32   | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[51]_INST_0_psbram_and_n          |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_141      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1042]_INST_0_psbram_and_n        |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_38  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[591]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_41  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[645]_INST_0_psbram_and_n         |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_42  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[663]_INST_0_psbram_and_n         |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[699]_INST_0_psbram_and_n         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_49  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[771]_INST_0_psbram_and_n         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_54   | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[87]_INST_0_psbram_and_n          |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_45  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[717]_INST_0_psbram_and_n         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_47  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[735]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_46   | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[69]_INST_0_psbram_and_n          |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_52  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[825]_INST_0_psbram_and_n_1       |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_58  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[915]_INST_0_psbram_and_n         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_59  | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[933]_INST_0_psbram_and_n         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_170 | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[537]_INST_0_psbram_and_n         |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_208      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[538]_INST_0_psbram_and_n         |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_213      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[675]_INST_0_psbram_and_n         |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_172 | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[609]_INST_0_psbram_and_n         |               14 |             36 |         2.57 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_179 | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[825]_INST_0_psbram_and_n         |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_182 | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[933]_INST_0_psbram_and_n_1       |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_189 | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1149]_INST_0_psbram_and_n        |               15 |             36 |         2.40 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_202      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[322]_INST_0_psbram_and_n         |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_199      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[250]_INST_0_psbram_and_n         |               17 |             36 |         2.12 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_210      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[610]_INST_0_psbram_and_n         |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_216      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[790]_INST_0_psbram_and_n         |               17 |             36 |         2.12 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_221      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[970]_INST_0_psbram_and_n         |               17 |             36 |         2.12 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_220      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[934]_INST_0_psbram_and_n         |               13 |             36 |         2.77 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_227      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1150]_INST_0_psbram_psbram_and_n |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_226      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1114]_INST_0_psbram_and_n_1      |               19 |             36 |         1.89 |
|  clk_IBUF_BUFG | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_206      | pipeline_SADA_inst/ruleMatch_SADA_inst/rule_sada/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[466]_INST_0_psbram_and_n_1       |               23 |             36 |         1.57 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                              |                                                                                                                                                                         |              180 |            539 |         2.99 |
|  clk_IBUF_BUFG | RSTn_IBUF                                                                                                                                                                                                                                    |                                                                                                                                                                         |             1840 |           7588 |         4.12 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                              | pipeline_SADA_inst/Reg_level2_level3_inst/RSTn                                                                                                                          |             2114 |           7673 |         3.63 |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


