Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov  1 20:15:47 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file practice_security_timing_summary_routed.rpt -pb practice_security_timing_summary_routed.pb -rpx practice_security_timing_summary_routed.rpx -warn_on_violation
| Design       : practice_security
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     24          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_curr_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.246ns (54.831%)  route 3.498ns (45.169%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=4, routed)           0.683     1.102    curr_state_reg[1]
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.296     1.398 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.815     4.213    AN_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.744 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.744    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.241ns (55.818%)  route 3.357ns (44.182%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=4, routed)           0.683     1.102    curr_state_reg[1]
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.296     1.398 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.674     4.072    AN_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.598 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.598    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 4.327ns (61.593%)  route 2.698ns (38.407%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=4, routed)           0.683     1.102    curr_state_reg[1]
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.296     1.398 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.015     3.413    AN_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.612     7.026 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.026    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.353ns (63.000%)  route 2.556ns (37.000%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=4, routed)           0.683     1.102    curr_state_reg[1]
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.296     1.398 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.873     3.271    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.909 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.909    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM_reg/G
                            (positive level-sensitive latch)
  Destination:            ALARM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 4.293ns (65.565%)  route 2.255ns (34.435%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         LDCE                         0.000     0.000 r  ALARM_reg/G
    SLICE_X43Y40         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ALARM_reg/Q
                         net (fo=1, routed)           2.255     3.016    ALARM_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     6.547 r  ALARM_OBUF_inst/O
                         net (fo=0)                   0.000     6.547    ALARM
    N15                                                               r  ALARM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.739ns  (logic 4.050ns (70.574%)  route 1.689ns (29.426%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           1.689     2.145    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.739 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.739    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt1_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 1.599ns (28.567%)  route 3.999ns (71.433%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.202     4.677    RST_IBUF
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  cnt1[0]_i_1/O
                         net (fo=21, routed)          0.797     5.598    cnt1[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  cnt1_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt1_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.459ns  (logic 1.599ns (29.291%)  route 3.860ns (70.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.202     4.677    RST_IBUF
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  cnt1[0]_i_1/O
                         net (fo=21, routed)          0.659     5.459    cnt1[0]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  cnt1_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt1_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.459ns  (logic 1.599ns (29.291%)  route 3.860ns (70.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.202     4.677    RST_IBUF
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  cnt1[0]_i_1/O
                         net (fo=21, routed)          0.659     5.459    cnt1[0]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  cnt1_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt1_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.459ns  (logic 1.599ns (29.291%)  route 3.860ns (70.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.202     4.677    RST_IBUF
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  cnt1[0]_i_1/O
                         net (fo=21, routed)          0.659     5.459    cnt1[0]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  cnt1_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_reg/Q
                         net (fo=3, routed)           0.181     0.322    CA_OBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.367 r  enable_i_1/O
                         net (fo=1, routed)           0.000     0.367    enable_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  cnt1_reg[10]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    cnt1_reg[10]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  cnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    cnt1_reg[8]_i_1_n_5
    SLICE_X42Y41         FDRE                                         r  cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  cnt1_reg[14]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    cnt1_reg[14]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    cnt1_reg[12]_i_1_n_5
    SLICE_X42Y42         FDRE                                         r  cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  cnt1_reg[18]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    cnt1_reg[18]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    cnt1_reg[16]_i_1_n_5
    SLICE_X42Y43         FDRE                                         r  cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  cnt1_reg[2]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    cnt1_reg[2]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    cnt1_reg[0]_i_2_n_5
    SLICE_X42Y39         FDRE                                         r  cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  cnt1_reg[6]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    cnt1_reg[6]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    cnt1_reg[4]_i_1_n_5
    SLICE_X42Y40         FDRE                                         r  cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=4, routed)           0.230     0.371    curr_state_reg[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.043     0.414 r  FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.414    FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=4, routed)           0.230     0.371    curr_state_reg[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.045     0.416 r  FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  cnt1_reg[10]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    cnt1_reg[10]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    cnt1_reg[8]_i_1_n_4
    SLICE_X42Y41         FDRE                                         r  cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  cnt1_reg[14]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    cnt1_reg[14]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    cnt1_reg[12]_i_1_n_4
    SLICE_X42Y42         FDRE                                         r  cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------





