[View]
Entity=rtf
Architecture=fsm
TopLevelType=1
[file:.\src\LUT.vhd]
Enabled=1
[file:.\src\MAC_4.vhd]
Enabled=1
[file:.\src\mux_5a1_n.vhd]
Enabled=1
[file:.\src\sumador_n.vhd]
Enabled=1
[file:.\src\FIR_filter.bde]
Enabled=1
[file:.\src\FIR_filter.vhd]
Enabled=1
[file:.\src\MAC.vhd]
Enabled=1
[file:.\src\Contador.vhd]
Enabled=1
[file:.\src\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\prueba.vhd]
Enabled=1
[file:.\src\FSM_MAC.vhd]
Enabled=1
[file:.\src\multiplicador_n_m.vhd]
Enabled=1
[file:.\src\MAC\multiplicador_n_m.vhd]
Enabled=1
[file:.\src\MAC\sumador_n.vhd]
Enabled=1
[file:.\src\registro_ac.vhd]
Enabled=1
[file:.\src\MAC\registro_ac.vhd]
Enabled=1
[file:.\src\registro_r.vhd]
Enabled=1
[file:.\src\MAC\registro_r.vhd]
Enabled=1
[file:.\src\MAC\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\Ajuste.vhd]
Enabled=1
[file:.\src\MAC\FSM_MAC.vhd]
Enabled=1
[file:.\src\MAC\MAC.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_simul.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_simul.awc]
Enabled=1
[file:.\src\registro_paralelo.vhd]
Enabled=1
[file:.\src\fsm_FIR.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR_simulation.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR_simulation.awc]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_ADC-DAC_SIM.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_ADC-DAC_SIM.awc]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR-ADC-DAC_SIM.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR-ADC-DAC_SIM.awc]
Enabled=1
[file:.\src\FIR\FIR_filter.vhd]
Enabled=1
[file:.\src\FIR\registro_paralelo.vhd]
Enabled=1
[file:.\src\FIR\LUT.vhd]
Enabled=1
[file:.\src\FIR\MAC\MAC.vhd]
Enabled=1
[file:.\src\FIR\MAC\FSM_MAC.vhd]
Enabled=1
[file:.\src\FIR\MAC\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\FIR\MAC\registro_r.vhd]
Enabled=1
[file:.\src\FIR\MAC\registro_ac.vhd]
Enabled=1
[file:.\src\FIR\MAC\sumador_n.vhd]
Enabled=1
[file:.\src\FIR\MAC\multiplicador_n_m.vhd]
Enabled=1
[file:.\src\ADC.vhd]
Enabled=1
[file:.\src\DAC.vhd]
Enabled=1
[file:.\src\DAC\DAC.vhd]
Enabled=1
[file:.\src\contador_bt_k.vhd]
Enabled=1
[file:.\src\DAC7564.vhd]
Enabled=1
[file:.\src\fsm_DAC7564.vhd]
Enabled=1
[file:.\src\fsm_SCLK.vhd]
Enabled=1
[file:.\src\fsm_SPI.vhd]
Enabled=1
[file:.\src\mux_3a1_8.vhd]
Enabled=1
[file:.\src\mux_4a1_1.vhd]
Enabled=1
[file:.\src\mux_10a1_1.vhd]
Enabled=1
[file:.\src\SHR.vhd]
Enabled=1
[file:.\src\SPI.vhd]
Enabled=1
[file:.\src\DAC\contador_bt_k.vhd]
Enabled=1
[file:.\src\DAC\DAC7564.vhd]
Enabled=1
[file:.\src\DAC\fsm_DAC7564.vhd]
Enabled=1
[file:.\src\DAC\fsm_SCLK.vhd]
Enabled=1
[file:.\src\DAC\fsm_SPI.vhd]
Enabled=1
[file:.\src\DAC\mux_3a1_8.vhd]
Enabled=1
[file:.\src\DAC\mux_4a1_1.vhd]
Enabled=1
[file:.\src\DAC\mux_10a1_1.vhd]
Enabled=1
[file:.\src\DAC\SHR.vhd]
Enabled=1
[file:.\src\DAC\SPI.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\DAC-SIM.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\DAC-SIM.awc]
Enabled=1
[file:.\src\spi_master.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\spi_master-sim.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\spi_master-sim.awc]
Enabled=1
[file:.\src\FIR\spi_master.vhd]
Enabled=1
[file:.\src\DAC\spi_master.vhd]
Enabled=1
[file:.\src\DAC\MAC\MAC.vhd]
Enabled=1
[file:.\src\DAC\MAC\FSM_MAC.vhd]
Enabled=1
[file:.\src\DAC\MAC\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\DAC\MAC\registro_r.vhd]
Enabled=1
[file:.\src\DAC\MAC\registro_ac.vhd]
Enabled=1
[file:.\src\DAC\MAC\sumador_n.vhd]
Enabled=1
[file:.\src\DAC\MAC\multiplicador_n_m.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\dac-sim-spi-master.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\dac-sim-spi-master.awc]
Enabled=1
[file:.\src\ADC\AD9201.vhd]
Enabled=1
[file:.\src\RTF.vhd]
Enabled=1
[file:.\src\Relojes.vhd]
Enabled=1
[file:.\src\Clocks\Relojes.vhd]
Enabled=1
[file:.\src\contador_bt.vhd]
Enabled=1
[file:.\src\fsm_toggle.vhd]
Enabled=1
[file:.\src\toggle.vhd]
Enabled=1
[file:.\src\Clocks\toggle.vhd]
Enabled=1
[file:.\src\Clocks\fsm_toggle.vhd]
Enabled=1
[file:.\src\Clocks\contador_bt.vhd]
Enabled=1
[file:.\src\Clocks\toggle_10ns_500ns.vhd]
Enabled=1
[file:.\src\toggle_10ns_100ns.vhd]
Enabled=1
[file:.\src\Clocks\toggle_10ns_100ns.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\relojes.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\relojes.awc]
Enabled=1
[file:.\src\FSM_RTF.vhd]
Enabled=1
[file:.\src\registro_paralelo_multifuncion.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\SIMU-COMPLETA.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\SIMU-COMPLETA.awc]
Enabled=1
[file:.\src\contador_bt_clear.vhd]
Enabled=1
[file:.\src\bt.asdb]
Enabled=1
[file:.\src\bt.awc]
Enabled=1
[file:.\src\FIR\mux_51a1_n.vhd]
Enabled=1
[file:.\src\mac-50.asdb]
Enabled=1
[file:.\src\mac-50.awc]
Enabled=1
[file:.\src\rtf-orden50bien.asdb]
Enabled=1
[file:.\src\rtf-orden50bien.awc]
Enabled=1
[file:.\src\RTF.vhd]
Enabled=1
[file:.\src\rtf-trigger.asdb]
Enabled=1
[file:.\src\rtf-trigger.awc]
Enabled=1
