// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_double_div5_HH_
#define _operator_double_div5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div5_chunk.h"

namespace ap_rtl {

struct operator_double_div5 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    operator_double_div5(sc_module_name name);
    SC_HAS_PROCESS(operator_double_div5);

    ~operator_double_div5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div5_chunk* grp_lut_div5_chunk_fu_157;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > reg_185;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_157_ap_idle;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_157_ap_ready;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_157_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_665;
    sc_signal< sc_lv<52> > new_mant_V_fu_212_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_244_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_675;
    sc_signal< sc_lv<11> > p_Repl2_1_fu_276_p3;
    sc_signal< sc_lv<11> > p_Repl2_1_reg_679;
    sc_signal< sc_lv<3> > d_chunk_V_fu_446_p1;
    sc_signal< sc_lv<3> > d_chunk_V_reg_684;
    sc_signal< sc_lv<3> > p_Result_24_i_i_reg_689;
    sc_signal< sc_lv<3> > p_Result_24_1_i_i_reg_694;
    sc_signal< sc_lv<3> > p_Result_24_2_i_i_reg_699;
    sc_signal< sc_lv<3> > p_Result_24_3_i_i_reg_704;
    sc_signal< sc_lv<3> > p_Result_24_4_i_i_reg_709;
    sc_signal< sc_lv<3> > p_Result_24_5_i_i_reg_714;
    sc_signal< sc_lv<3> > p_Result_24_6_i_i_reg_719;
    sc_signal< sc_lv<3> > p_Result_24_7_i_i_reg_724;
    sc_signal< sc_lv<3> > p_Result_24_8_i_i_reg_729;
    sc_signal< sc_lv<3> > p_Result_24_9_i_i_reg_734;
    sc_signal< sc_lv<3> > p_Result_24_i_i_10_reg_739;
    sc_signal< sc_lv<3> > p_Result_24_10_i_i_reg_744;
    sc_signal< sc_lv<3> > p_Result_24_11_i_i_reg_749;
    sc_signal< sc_lv<3> > p_Result_24_12_i_i_reg_754;
    sc_signal< sc_lv<3> > p_Result_24_13_i_i_reg_759;
    sc_signal< sc_lv<3> > p_Result_24_14_i_i_reg_764;
    sc_signal< sc_lv<3> > p_Result_24_15_i_i_reg_769;
    sc_signal< sc_lv<3> > tmp_9_fu_621_p1;
    sc_signal< sc_lv<3> > tmp_9_reg_774;
    sc_signal< sc_lv<1> > tmp_10_fu_625_p1;
    sc_signal< sc_lv<1> > tmp_10_reg_779;
    sc_signal< sc_lv<3> > q_chunk_V_1_reg_784;
    sc_signal< sc_lv<3> > q_chunk_V_2_reg_789;
    sc_signal< sc_lv<3> > q_chunk_V_3_reg_794;
    sc_signal< sc_lv<3> > q_chunk_V_4_reg_799;
    sc_signal< sc_lv<3> > q_chunk_V_5_reg_804;
    sc_signal< sc_lv<3> > q_chunk_V_6_reg_809;
    sc_signal< sc_lv<3> > q_chunk_V_7_reg_814;
    sc_signal< sc_lv<3> > q_chunk_V_8_reg_819;
    sc_signal< sc_lv<3> > q_chunk_V_9_reg_824;
    sc_signal< sc_lv<3> > q_chunk_V_10_reg_829;
    sc_signal< sc_lv<3> > q_chunk_V_11_reg_834;
    sc_signal< sc_lv<3> > q_chunk_V_12_reg_839;
    sc_signal< sc_lv<3> > q_chunk_V_13_reg_844;
    sc_signal< sc_lv<3> > q_chunk_V_14_reg_849;
    sc_signal< sc_lv<3> > q_chunk_V_15_reg_854;
    sc_signal< sc_lv<3> > q_chunk_V_16_reg_859;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_157_ap_start;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_157_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_157_r_in_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_157_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_157_ap_return_1;
    sc_signal< sc_lv<52> > new_mant_V_1_fu_629_p19;
    sc_signal< sc_lv<52> > ap_phi_mux_p_Repl2_s_phi_fu_151_p4;
    sc_signal< sc_lv<52> > p_Repl2_s_reg_148;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< bool > ap_block_state20_on_subcall_done;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_157_ap_start_reg;
    sc_signal< sc_lv<64> > p_Val2_s_fu_190_p1;
    sc_signal< sc_lv<2> > tmp_fu_220_p4;
    sc_signal< sc_lv<1> > icmp_fu_230_p2;
    sc_signal< sc_lv<11> > new_exp_V_fu_202_p4;
    sc_signal< sc_lv<11> > shift_V_cast_cast_fu_236_p3;
    sc_signal< sc_lv<1> > tmp_2_fu_250_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_270_p2;
    sc_signal< sc_lv<11> > p_new_exp_V_1_fu_262_p3;
    sc_signal< sc_lv<11> > new_exp_V_1_fu_256_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_296_p4;
    sc_signal< sc_lv<1> > tmp_4_fu_284_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_290_p2;
    sc_signal< sc_lv<1> > sel_tmp3_demorgan_fu_324_p2;
    sc_signal< sc_lv<1> > icmp4_fu_306_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_330_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_336_p2;
    sc_signal< sc_lv<11> > shift_V_fu_312_p2;
    sc_signal< sc_lv<11> > shift_V_1_fu_318_p2;
    sc_signal< sc_lv<11> > shift_V_2_fu_342_p3;
    sc_signal< sc_lv<1> > sel_tmp7_fu_358_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_364_p2;
    sc_signal< sc_lv<11> > shift_V_3_fu_350_p3;
    sc_signal< sc_lv<53> > xf_V_5_cast_fu_216_p1;
    sc_signal< sc_lv<53> > tmp_3_fu_378_p3;
    sc_signal< sc_lv<53> > xf_V_1_fu_386_p3;
    sc_signal< sc_lv<11> > shift_V_4_fu_370_p3;
    sc_signal< sc_lv<53> > tmp_cast_fu_402_p1;
    sc_signal< sc_lv<53> > r_V_20_fu_406_p2;
    sc_signal< sc_lv<56> > p_cast_fu_394_p1;
    sc_signal< sc_lv<56> > tmp_s_fu_398_p1;
    sc_signal< sc_lv<56> > r_V_18_cast_fu_412_p1;
    sc_signal< sc_lv<56> > r_V_21_fu_416_p2;
    sc_signal< sc_lv<56> > xf_V_3_fu_422_p3;
    sc_signal< sc_lv<56> > xf_V_fu_430_p2;
    sc_signal< sc_lv<2> > p_Result_i_i_fu_436_p4;
    sc_signal< sc_lv<64> > p_Result_s_fu_653_p4;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<56> ap_const_lv56_2;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_14;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state20_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_p_Repl2_s_phi_fu_151_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_d_chunk_V_fu_446_p1();
    void thread_grp_lut_div5_chunk_fu_157_ap_start();
    void thread_grp_lut_div5_chunk_fu_157_d_V();
    void thread_grp_lut_div5_chunk_fu_157_r_in_V();
    void thread_icmp4_fu_306_p2();
    void thread_icmp_fu_230_p2();
    void thread_new_exp_V_1_fu_256_p2();
    void thread_new_exp_V_fu_202_p4();
    void thread_new_mant_V_1_fu_629_p19();
    void thread_new_mant_V_fu_212_p1();
    void thread_p_Repl2_1_fu_276_p3();
    void thread_p_Result_i_i_fu_436_p4();
    void thread_p_Result_s_fu_653_p4();
    void thread_p_Val2_s_fu_190_p1();
    void thread_p_cast_fu_394_p1();
    void thread_p_new_exp_V_1_fu_262_p3();
    void thread_r_V_18_cast_fu_412_p1();
    void thread_r_V_20_fu_406_p2();
    void thread_r_V_21_fu_416_p2();
    void thread_sel_tmp3_demorgan_fu_324_p2();
    void thread_sel_tmp3_fu_330_p2();
    void thread_sel_tmp4_fu_336_p2();
    void thread_sel_tmp7_fu_358_p2();
    void thread_sel_tmp8_fu_364_p2();
    void thread_shift_V_1_fu_318_p2();
    void thread_shift_V_2_fu_342_p3();
    void thread_shift_V_3_fu_350_p3();
    void thread_shift_V_4_fu_370_p3();
    void thread_shift_V_cast_cast_fu_236_p3();
    void thread_shift_V_fu_312_p2();
    void thread_tmp_10_fu_625_p1();
    void thread_tmp_1_fu_244_p2();
    void thread_tmp_2_fu_250_p2();
    void thread_tmp_3_fu_378_p3();
    void thread_tmp_4_fu_284_p2();
    void thread_tmp_5_fu_290_p2();
    void thread_tmp_7_fu_270_p2();
    void thread_tmp_8_fu_296_p4();
    void thread_tmp_9_fu_621_p1();
    void thread_tmp_cast_fu_402_p1();
    void thread_tmp_fu_220_p4();
    void thread_tmp_s_fu_398_p1();
    void thread_xf_V_1_fu_386_p3();
    void thread_xf_V_3_fu_422_p3();
    void thread_xf_V_5_cast_fu_216_p1();
    void thread_xf_V_fu_430_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
