// Seed: 1500393525
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3
);
  assign id_2 = id_0;
  wire id_5;
  wire id_6;
  wand  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  assign module_1.type_3 = 0;
  wire id_40;
  integer id_41 (
      .id_0({1, 1'h0}),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_9)
  );
  wire id_42;
  assign {1, 1} = id_33;
  wire id_43;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4
    , id_23,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    output uwire id_9,
    output wand id_10,
    input wand id_11,
    output wire id_12,
    input tri id_13,
    input uwire id_14
    , id_24,
    output uwire id_15,
    input wire id_16,
    output tri id_17,
    input wor id_18,
    input supply0 id_19,
    input tri id_20,
    output tri id_21
);
  assign id_3 = &id_8;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_17,
      id_13
  );
endmodule
