
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392591    0.003523    5.877743 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877743   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000172   20.550871 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450871   clock uncertainty
                                  0.000000   20.450871   clock reconvergence pessimism
                                  0.199887   20.650757   library recovery time
                                             20.650757   data required time
---------------------------------------------------------------------------------------------
                                             20.650757   data required time
                                             -5.877743   data arrival time
---------------------------------------------------------------------------------------------
                                             14.773013   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392591    0.003550    5.877769 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877769   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000428   20.551126 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451126   clock uncertainty
                                  0.000000   20.451126   clock reconvergence pessimism
                                  0.199886   20.651012   library recovery time
                                             20.651012   data required time
---------------------------------------------------------------------------------------------
                                             20.651012   data required time
                                             -5.877769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.773243   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392588    0.003448    5.877668 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877668   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000387   20.551085 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451084   clock uncertainty
                                  0.000000   20.451084   clock reconvergence pessimism
                                  0.199887   20.650970   library recovery time
                                             20.650970   data required time
---------------------------------------------------------------------------------------------
                                             20.650970   data required time
                                             -5.877668   data arrival time
---------------------------------------------------------------------------------------------
                                             14.773303   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000236    4.368689 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031607    0.507507    0.373909    4.742598 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.507510    0.000714    4.743311 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003779    0.400300    0.332662    5.075974 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.400300    0.000040    5.076013 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.076013   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000428   20.551126 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451126   clock uncertainty
                                  0.000000   20.451126   clock reconvergence pessimism
                                 -0.353820   20.097305   library setup time
                                             20.097305   data required time
---------------------------------------------------------------------------------------------
                                             20.097305   data required time
                                             -5.076013   data arrival time
---------------------------------------------------------------------------------------------
                                             15.021293   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000236    4.368689 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031607    0.507507    0.373909    4.742598 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.507515    0.001164    4.743762 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007730    0.379582    0.314708    5.058470 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.379582    0.000192    5.058662 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.058662   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000346   20.552883 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452883   clock uncertainty
                                  0.000000   20.452883   clock reconvergence pessimism
                                 -0.350254   20.102627   library setup time
                                             20.102627   data required time
---------------------------------------------------------------------------------------------
                                             20.102627   data required time
                                             -5.058662   data arrival time
---------------------------------------------------------------------------------------------
                                             15.043966   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000236    4.368689 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031607    0.507507    0.373909    4.742598 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.507514    0.001121    4.743719 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005152    0.310804    0.293501    5.037220 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.310804    0.000107    5.037327 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.037327   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000158   20.552694 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452694   clock uncertainty
                                  0.000000   20.452694   clock reconvergence pessimism
                                 -0.339035   20.113659   library setup time
                                             20.113659   data required time
---------------------------------------------------------------------------------------------
                                             20.113659   data required time
                                             -5.037327   data arrival time
---------------------------------------------------------------------------------------------
                                             15.076332   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000236    4.368689 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031607    0.507507    0.373909    4.742598 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.507515    0.001181    4.743779 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003521    0.271833    0.262931    5.006711 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.271833    0.000036    5.006746 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.006746   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000338   20.552874 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452873   clock uncertainty
                                  0.000000   20.452873   clock reconvergence pessimism
                                 -0.331691   20.121181   library setup time
                                             20.121181   data required time
---------------------------------------------------------------------------------------------
                                             20.121181   data required time
                                             -5.006746   data arrival time
---------------------------------------------------------------------------------------------
                                             15.114436   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000208    4.368660 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003381    0.177565    0.457897    4.826558 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.177565    0.000033    4.826591 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.826591   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000387   20.551085 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451084   clock uncertainty
                                  0.000000   20.451084   clock reconvergence pessimism
                                 -0.314466   20.136620   library setup time
                                             20.136620   data required time
---------------------------------------------------------------------------------------------
                                             20.136620   data required time
                                             -4.826591   data arrival time
---------------------------------------------------------------------------------------------
                                             15.310029   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412126    0.005140    5.269643 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269643   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000338   20.552874 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452873   clock uncertainty
                                  0.000000   20.452873   clock reconvergence pessimism
                                  0.197178   20.650053   library recovery time
                                             20.650053   data required time
---------------------------------------------------------------------------------------------
                                             20.650053   data required time
                                             -5.269643   data arrival time
---------------------------------------------------------------------------------------------
                                             15.380410   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412132    0.005242    5.269745 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269745   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000444   20.552980 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452980   clock uncertainty
                                  0.000000   20.452980   clock reconvergence pessimism
                                  0.197178   20.650158   library recovery time
                                             20.650158   data required time
---------------------------------------------------------------------------------------------
                                             20.650158   data required time
                                             -5.269745   data arrival time
---------------------------------------------------------------------------------------------
                                             15.380412   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412130    0.005212    5.269715 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269715   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000421   20.552958 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452957   clock uncertainty
                                  0.000000   20.452957   clock reconvergence pessimism
                                  0.197178   20.650135   library recovery time
                                             20.650135   data required time
---------------------------------------------------------------------------------------------
                                             20.650135   data required time
                                             -5.269715   data arrival time
---------------------------------------------------------------------------------------------
                                             15.380419   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412105    0.004779    5.269282 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000158   20.552694 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452694   clock uncertainty
                                  0.000000   20.452694   clock reconvergence pessimism
                                  0.197182   20.649876   library recovery time
                                             20.649876   data required time
---------------------------------------------------------------------------------------------
                                             20.649876   data required time
                                             -5.269282   data arrival time
---------------------------------------------------------------------------------------------
                                             15.380593   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412078    0.004304    5.268807 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.268807   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000346   20.552883 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452883   clock uncertainty
                                  0.000000   20.452883   clock reconvergence pessimism
                                  0.197186   20.650068   library recovery time
                                             20.650068   data required time
---------------------------------------------------------------------------------------------
                                             20.650068   data required time
                                             -5.268807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.381261   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563461    0.005116    4.732444 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.081348    0.367416    0.511559    5.244003 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.367425    0.002270    5.246274 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.246274   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000760   20.319122 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233413   20.552536 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000446   20.552982 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452982   clock uncertainty
                                  0.000000   20.452982   clock reconvergence pessimism
                                  0.204120   20.657101   library recovery time
                                             20.657101   data required time
---------------------------------------------------------------------------------------------
                                             20.657101   data required time
                                             -5.246274   data arrival time
---------------------------------------------------------------------------------------------
                                             15.410829   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005164    0.132291    0.050995    4.050995 ^ ena (in)
                                                         ena (net)
                      0.132291    0.000000    4.050995 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016083    0.304823    0.317458    4.368453 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.304823    0.000209    4.368661 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004206    0.145015    0.307227    4.675888 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.145015    0.000048    4.675935 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.675935   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026801    0.142790    0.067006   20.067007 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000   20.067007 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251356   20.318363 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698   20.319061 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637   20.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000172   20.550871 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450871   clock uncertainty
                                  0.000000   20.450871   clock reconvergence pessimism
                                 -0.308380   20.142490   library setup time
                                             20.142490   data required time
---------------------------------------------------------------------------------------------
                                             20.142490   data required time
                                             -4.675935   data arrival time
---------------------------------------------------------------------------------------------
                                             15.466555   slack (MET)



