#include <stdint.h>
#include "io.h"
#include "timer.h"
#include "console.h"
#include "scheduler.h"

#define PIT_HZ 100
#define PIT_BASE_HZ 1193182
#define PIT_CH0 0x40
#define PIT_CMD 0x43

static uint16_t pit_reload;
static volatile uint64_t ticks;

static volatile uint64_t idle_loops;
static volatile uint64_t total_loops;
static uint64_t last_idle_loops;
static uint64_t last_total_loops;
static volatile uint32_t cached_cpu_percent;

#define CPU_WINDOW_SIZE 100

static uint32_t cpu_history[CPU_WINDOW_SIZE];
static uint32_t cpu_history_idx;
static uint32_t cpu_history_sum;
static uint32_t cpu_history_count;

static volatile uint32_t flip_counter = 0;

/* Forward declaration for framebuffer flip */
void console_periodic_flip(void);

void timer_init(void) {
    pit_reload = (uint16_t)(PIT_BASE_HZ / PIT_HZ);

    if (pit_reload == 0) {
        pit_reload = 11932;
    }

    /*
     * Channel 0, lo/hi byte, mode 2 rate generator.
     */
    outb(PIT_CMD, 0x34);
    outb(PIT_CH0, (uint8_t)(pit_reload & 0xFF));
    outb(PIT_CH0, (uint8_t)(pit_reload >> 8));

    ticks = 0;
    idle_loops = 0;
    total_loops = 0;
    last_idle_loops = 0;
    last_total_loops = 0;
    cached_cpu_percent = 0;

    for (int i = 0; i < CPU_WINDOW_SIZE; i++) cpu_history[i] = 0;
    cpu_history_idx = 0;
    cpu_history_sum = 0;
    cpu_history_count = 0;
}

void timer_irq(void) {
    ticks++;

    /* Handle ATA timeouts */
    extern void ata_timer_tick(void);
    ata_timer_tick();

    /*
     * Do NOT call serial_process_tx_buffer() here.
     * Calling outb() from inside an IRQ handler re-enters QEMU's I/O
     * mutex (already held for IRQ delivery) and triggers the TCG assertion:
     *   qemu_mutex_lock_iothread_impl: assertion failed: (!qemu_mutex_iothread_locked())
     * Serial TX is driven inline by serial_putc() / serial_write().
     */

    sched_timer_tick();

    /* Periodically flip the framebuffer to update text output */
    flip_counter++;
    if (flip_counter >= 5) {  /* Flip every ~50ms (5 * 10ms) */
        console_periodic_flip();
        flip_counter = 0;
    }

    uint64_t idle_delta = idle_loops - last_idle_loops;
    uint64_t total_delta = total_loops - last_total_loops;
    uint32_t current_pct = 0;

    if (total_delta > 0) {
        uint64_t idle_pct = (idle_delta * 100ULL) / total_delta;
        if (idle_pct > 100) idle_pct = 100;
        current_pct = (uint32_t)(100 - (uint32_t)idle_pct);
    } else {
        current_pct = 100;
    }

    /* Update sliding window */
    cpu_history_sum -= cpu_history[cpu_history_idx];
    cpu_history[cpu_history_idx] = current_pct;
    cpu_history_sum += current_pct;
    cpu_history_idx = (cpu_history_idx + 1) % CPU_WINDOW_SIZE;
    
    if (cpu_history_count < CPU_WINDOW_SIZE) cpu_history_count++;
    
    cached_cpu_percent = cpu_history_sum / cpu_history_count;

    last_idle_loops = idle_loops;
    last_total_loops = total_loops;
}

void timer_poll(void) {
    total_loops++;

    /*
     * Drive the framebuffer periodic flip even when the PIT IRQ is not
     * active (firmware-input mode: timer_init() / idt_init() are skipped).
     * The shell idle loop calls timer_poll() on every iteration, so this
     * fires roughly every 100 000 calls ≈ 10 times/second on a ~1 GHz CPU.
     * On QEMU (PIT active), the timer IRQ already handles the flip; the
     * extra call here is cheap (just a no-op memcpy of unchanged pixels).
     */
    static volatile uint32_t fb_poll_counter = 0;
    if (++fb_poll_counter >= 100000) {
        fb_poll_counter = 0;
        console_periodic_flip();
    }
}

void timer_idle_poll(void) {
    idle_loops++;
    total_loops++;
    cpu_pause();
}

uint64_t timer_ticks(void) {
    return ticks;
}

uint64_t timer_seconds(void) {
    return ticks / PIT_HZ;
}

uint32_t timer_cpu_percent(void) {
    return cached_cpu_percent;
}

void timer_delay_ms(uint32_t ms) {
    if (pit_reload == 0) {
        /* Firmware mode: PIT not initialized, use a rough busy loop */
        for (uint32_t i = 0; i < ms; i++) {
            for (uint32_t j = 0; j < 10000; j++) {
                cpu_pause();
            }
        }
        return;
    }

    uint64_t start = ticks;
    uint64_t end = start + (ms * PIT_HZ) / 1000;
    if (end == start && ms > 0) end++;
    while (ticks < end) {
        cpu_pause();
    }
}

void timer_cmd_info(void) {
    console_write("\nTimer:");
    console_write("\n  backend: PIT IRQ0 through PIC");
    console_write("\n  hz: ");
    console_u32(PIT_HZ);
    console_write("\n  reload: ");
    console_u32(pit_reload);
    console_write("\n  ticks: ");
    console_hex64(ticks);
    console_write("\n  seconds: ");
    console_hex64(timer_seconds());
    console_write("\n  cpu: ");
    console_u32(cached_cpu_percent);
    console_write("%");
}
