

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Sat Apr 12 12:18:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:71->../layer.h:233]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv7_i_i_7_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_7"   --->   Operation 5 'read' 'conv7_i_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv7_i_i_6_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_6"   --->   Operation 6 'read' 'conv7_i_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_i_5_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_5"   --->   Operation 7 'read' 'conv7_i_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_i_4_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_4"   --->   Operation 8 'read' 'conv7_i_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_3"   --->   Operation 9 'read' 'conv7_i_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_2"   --->   Operation 10 'read' 'conv7_i_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_1"   --->   Operation 11 'read' 'conv7_i_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i"   --->   Operation 12 'read' 'conv7_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_3 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 15 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read12 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 16 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv7_i_i_7_cast = sext i25 %conv7_i_i_7_read"   --->   Operation 17 'sext' 'conv7_i_i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv7_i_i_6_cast = sext i25 %conv7_i_i_6_read"   --->   Operation 18 'sext' 'conv7_i_i_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv7_i_i_5_cast = sext i25 %conv7_i_i_5_read"   --->   Operation 19 'sext' 'conv7_i_i_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv7_i_i_4_cast = sext i25 %conv7_i_i_4_read"   --->   Operation 20 'sext' 'conv7_i_i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv7_i_i_3_cast = sext i25 %conv7_i_i_3_read"   --->   Operation 21 'sext' 'conv7_i_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv7_i_i_2_cast = sext i25 %conv7_i_i_2_read"   --->   Operation 22 'sext' 'conv7_i_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv7_i_i_1_cast = sext i25 %conv7_i_i_1_read"   --->   Operation 23 'sext' 'conv7_i_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv7_i_i_cast = sext i25 %conv7_i_i_read"   --->   Operation 24 'sext' 'conv7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 0, i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 25 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_72_2.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%icmp_ln71 = icmp_eq  i3 %i_1, i3 4" [../layer.h:71->../layer.h:233]   --->   Operation 28 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.74ns)   --->   "%i_2 = add i3 %i_1, i3 1" [../layer.h:71->../layer.h:233]   --->   Operation 29 'add' 'i_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.i.279, void %VITIS_LOOP_237_2.preheader.exitStub" [../layer.h:71->../layer.h:233]   --->   Operation 30 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i3 %i_1" [../layer.h:71->../layer.h:233]   --->   Operation 31 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i3 %i_1" [../layer.h:71->../layer.h:233]   --->   Operation 32 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:71->../layer.h:233]   --->   Operation 33 'specpipeline' 'specpipeline_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:71->../layer.h:233]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [../layer.h:71->../layer.h:233]   --->   Operation 35 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.60ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read12, i2 1, i25 %p_read_3, i2 2, i25 %p_read_2, i2 3, i25 %p_read_1, i25 0, i2 %trunc_ln71" [../layer.h:71->../layer.h:233]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_i_i = sext i25 %tmp" [../layer.h:71->../layer.h:233]   --->   Operation 37 'sext' 'conv_i_i' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [../layer.h:74->../layer.h:233]   --->   Operation 38 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %conv_i_i, i50 %conv7_i_i_cast" [../layer.h:79->../layer.h:233]   --->   Operation 39 'mul' 'mul_ln79' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 40 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 41 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 42 'partselect' 'temp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin6" [../layer.h:79->../layer.h:233]   --->   Operation 43 'specregionend' 'rend34' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 44 'getelementptr' 'update_temp_mat_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 45 'getelementptr' 'update_temp_mat_8_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 46 'getelementptr' 'update_temp_mat_9_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 47 'getelementptr' 'update_temp_mat_10_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 48 'getelementptr' 'update_temp_mat_11_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 49 'getelementptr' 'update_temp_mat_12_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 50 'getelementptr' 'update_temp_mat_13_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [../layer.h:74->../layer.h:233]   --->   Operation 51 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.81ns)   --->   "%mul_ln79_1 = mul i50 %conv_i_i, i50 %conv7_i_i_1_cast" [../layer.h:79->../layer.h:233]   --->   Operation 52 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 53 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 54 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_1, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 55 'partselect' 'temp_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.81ns)   --->   "%mul_ln79_2 = mul i50 %conv_i_i, i50 %conv7_i_i_2_cast" [../layer.h:79->../layer.h:233]   --->   Operation 56 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 57 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 58 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_2, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 59 'partselect' 'temp_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.81ns)   --->   "%mul_ln79_3 = mul i50 %conv_i_i, i50 %conv7_i_i_3_cast" [../layer.h:79->../layer.h:233]   --->   Operation 60 'mul' 'mul_ln79_3' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 61 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 62 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_3 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_3, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 63 'partselect' 'temp_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.81ns)   --->   "%mul_ln79_4 = mul i50 %conv_i_i, i50 %conv7_i_i_4_cast" [../layer.h:79->../layer.h:233]   --->   Operation 64 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 65 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 66 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_4, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 67 'partselect' 'temp_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.81ns)   --->   "%mul_ln79_5 = mul i50 %conv_i_i, i50 %conv7_i_i_5_cast" [../layer.h:79->../layer.h:233]   --->   Operation 68 'mul' 'mul_ln79_5' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 69 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 70 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_5, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 71 'partselect' 'temp_5' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.81ns)   --->   "%mul_ln79_6 = mul i50 %conv_i_i, i50 %conv7_i_i_6_cast" [../layer.h:79->../layer.h:233]   --->   Operation 72 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 73 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 74 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_6, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 75 'partselect' 'temp_6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.81ns)   --->   "%mul_ln79_7 = mul i50 %conv_i_i, i50 %conv7_i_i_7_cast" [../layer.h:79->../layer.h:233]   --->   Operation 76 'mul' 'mul_ln79_7' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 77 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 78 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_7 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_7, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 79 'partselect' 'temp_7' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3" [../layer.h:79->../layer.h:233]   --->   Operation 80 'specregionend' 'rend4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 81 'getelementptr' 'update_temp_mat_14_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp, i2 %update_temp_mat_addr" [../layer.h:81->../layer.h:233]   --->   Operation 82 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_1, i2 %update_temp_mat_8_addr" [../layer.h:81->../layer.h:233]   --->   Operation 83 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_2, i2 %update_temp_mat_9_addr" [../layer.h:81->../layer.h:233]   --->   Operation 84 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_3, i2 %update_temp_mat_10_addr" [../layer.h:81->../layer.h:233]   --->   Operation 85 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_4, i2 %update_temp_mat_11_addr" [../layer.h:81->../layer.h:233]   --->   Operation 86 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_5, i2 %update_temp_mat_12_addr" [../layer.h:81->../layer.h:233]   --->   Operation 87 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_6, i2 %update_temp_mat_13_addr" [../layer.h:81->../layer.h:233]   --->   Operation 88 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_7, i2 %update_temp_mat_14_addr" [../layer.h:81->../layer.h:233]   --->   Operation 89 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 %i_2, i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 90 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_2.i" [../layer.h:71->../layer.h:233]   --->   Operation 91 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ update_temp_mat_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_temp_mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_i_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01]
conv7_i_i_7_read        (read             ) [ 00]
conv7_i_i_6_read        (read             ) [ 00]
conv7_i_i_5_read        (read             ) [ 00]
conv7_i_i_4_read        (read             ) [ 00]
conv7_i_i_3_read        (read             ) [ 00]
conv7_i_i_2_read        (read             ) [ 00]
conv7_i_i_1_read        (read             ) [ 00]
conv7_i_i_read          (read             ) [ 00]
p_read_1                (read             ) [ 00]
p_read_2                (read             ) [ 00]
p_read_3                (read             ) [ 00]
p_read12                (read             ) [ 00]
conv7_i_i_7_cast        (sext             ) [ 00]
conv7_i_i_6_cast        (sext             ) [ 00]
conv7_i_i_5_cast        (sext             ) [ 00]
conv7_i_i_4_cast        (sext             ) [ 00]
conv7_i_i_3_cast        (sext             ) [ 00]
conv7_i_i_2_cast        (sext             ) [ 00]
conv7_i_i_1_cast        (sext             ) [ 00]
conv7_i_i_cast          (sext             ) [ 00]
store_ln71              (store            ) [ 00]
br_ln0                  (br               ) [ 00]
i_1                     (load             ) [ 00]
icmp_ln71               (icmp             ) [ 01]
i_2                     (add              ) [ 00]
br_ln71                 (br               ) [ 00]
zext_ln71               (zext             ) [ 00]
trunc_ln71              (trunc            ) [ 00]
specpipeline_ln71       (specpipeline     ) [ 00]
speclooptripcount_ln71  (speclooptripcount) [ 00]
specloopname_ln71       (specloopname     ) [ 00]
tmp                     (sparsemux        ) [ 00]
conv_i_i                (sext             ) [ 00]
rbegin6                 (specregionbegin  ) [ 00]
mul_ln79                (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp                    (partselect       ) [ 00]
rend34                  (specregionend    ) [ 00]
update_temp_mat_addr    (getelementptr    ) [ 00]
update_temp_mat_8_addr  (getelementptr    ) [ 00]
update_temp_mat_9_addr  (getelementptr    ) [ 00]
update_temp_mat_10_addr (getelementptr    ) [ 00]
update_temp_mat_11_addr (getelementptr    ) [ 00]
update_temp_mat_12_addr (getelementptr    ) [ 00]
update_temp_mat_13_addr (getelementptr    ) [ 00]
rbegin3                 (specregionbegin  ) [ 00]
mul_ln79_1              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_1                  (partselect       ) [ 00]
mul_ln79_2              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_2                  (partselect       ) [ 00]
mul_ln79_3              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_3                  (partselect       ) [ 00]
mul_ln79_4              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_4                  (partselect       ) [ 00]
mul_ln79_5              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_5                  (partselect       ) [ 00]
mul_ln79_6              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_6                  (partselect       ) [ 00]
mul_ln79_7              (mul              ) [ 00]
specfucore_ln76         (specfucore       ) [ 00]
specfucore_ln77         (specfucore       ) [ 00]
temp_7                  (partselect       ) [ 00]
rend4                   (specregionend    ) [ 00]
update_temp_mat_14_addr (getelementptr    ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln81              (store            ) [ 00]
store_ln71              (store            ) [ 00]
br_ln71                 (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="update_temp_mat_14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="update_temp_mat_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="update_temp_mat_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="update_temp_mat_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="update_temp_mat_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="update_temp_mat_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="update_temp_mat_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_temp_mat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv7_i_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv7_i_i_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv7_i_i_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv7_i_i_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv7_i_i_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv7_i_i_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv7_i_i_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv7_i_i_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_i_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_87"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="conv7_i_i_7_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="25" slack="0"/>
<pin id="111" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_7_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv7_i_i_6_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="25" slack="0"/>
<pin id="116" dir="0" index="1" bw="25" slack="0"/>
<pin id="117" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_6_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv7_i_i_5_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="25" slack="0"/>
<pin id="122" dir="0" index="1" bw="25" slack="0"/>
<pin id="123" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_5_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv7_i_i_4_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="25" slack="0"/>
<pin id="128" dir="0" index="1" bw="25" slack="0"/>
<pin id="129" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_4_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv7_i_i_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="25" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="0"/>
<pin id="135" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_3_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv7_i_i_2_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="0"/>
<pin id="140" dir="0" index="1" bw="25" slack="0"/>
<pin id="141" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_2_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv7_i_i_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="25" slack="0"/>
<pin id="146" dir="0" index="1" bw="25" slack="0"/>
<pin id="147" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv7_i_i_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="0" index="1" bw="25" slack="0"/>
<pin id="153" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_i_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="25" slack="0"/>
<pin id="158" dir="0" index="1" bw="25" slack="0"/>
<pin id="159" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_2_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="25" slack="0"/>
<pin id="164" dir="0" index="1" bw="25" slack="0"/>
<pin id="165" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_3_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="25" slack="0"/>
<pin id="170" dir="0" index="1" bw="25" slack="0"/>
<pin id="171" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read12_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="25" slack="0"/>
<pin id="176" dir="0" index="1" bw="25" slack="0"/>
<pin id="177" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="update_temp_mat_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="25" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="update_temp_mat_8_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="25" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_8_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="update_temp_mat_9_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="25" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_9_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="update_temp_mat_10_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="25" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_10_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="update_temp_mat_11_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_11_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="update_temp_mat_12_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_12_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="update_temp_mat_13_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="25" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_13_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="update_temp_mat_14_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="25" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_14_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln81_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="25" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln81_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="25" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln81_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="25" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln81_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="25" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln81_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="25" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln81_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="25" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln81_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="25" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln81_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="25" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln79_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="25" slack="0"/>
<pin id="287" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mul_ln79_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="0"/>
<pin id="291" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_ln79_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="25" slack="0"/>
<pin id="294" dir="0" index="1" bw="25" slack="0"/>
<pin id="295" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mul_ln79_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="25" slack="0"/>
<pin id="298" dir="0" index="1" bw="25" slack="0"/>
<pin id="299" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln79_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="0"/>
<pin id="302" dir="0" index="1" bw="25" slack="0"/>
<pin id="303" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_4/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mul_ln79_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="25" slack="0"/>
<pin id="306" dir="0" index="1" bw="25" slack="0"/>
<pin id="307" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln79_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="25" slack="0"/>
<pin id="310" dir="0" index="1" bw="25" slack="0"/>
<pin id="311" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_6/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mul_ln79_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="25" slack="0"/>
<pin id="314" dir="0" index="1" bw="25" slack="0"/>
<pin id="315" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_7/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="conv7_i_i_7_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="25" slack="0"/>
<pin id="318" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_7_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="conv7_i_i_6_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="25" slack="0"/>
<pin id="323" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_6_cast/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv7_i_i_5_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="25" slack="0"/>
<pin id="328" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_5_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="conv7_i_i_4_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_4_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv7_i_i_3_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="25" slack="0"/>
<pin id="338" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_3_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="conv7_i_i_2_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="25" slack="0"/>
<pin id="343" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_2_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="conv7_i_i_1_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_1_cast/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="conv7_i_i_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="25" slack="0"/>
<pin id="353" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln71_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_1_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln71_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln71_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln71_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="25" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="0" index="2" bw="25" slack="0"/>
<pin id="396" dir="0" index="3" bw="2" slack="0"/>
<pin id="397" dir="0" index="4" bw="25" slack="0"/>
<pin id="398" dir="0" index="5" bw="2" slack="0"/>
<pin id="399" dir="0" index="6" bw="25" slack="0"/>
<pin id="400" dir="0" index="7" bw="2" slack="0"/>
<pin id="401" dir="0" index="8" bw="25" slack="0"/>
<pin id="402" dir="0" index="9" bw="25" slack="0"/>
<pin id="403" dir="0" index="10" bw="2" slack="0"/>
<pin id="404" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="conv_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="25" slack="0"/>
<pin id="418" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="temp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="25" slack="0"/>
<pin id="430" dir="0" index="1" bw="50" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="temp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="25" slack="0"/>
<pin id="441" dir="0" index="1" bw="50" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="temp_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="25" slack="0"/>
<pin id="452" dir="0" index="1" bw="50" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="temp_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="25" slack="0"/>
<pin id="463" dir="0" index="1" bw="50" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_3/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="temp_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="25" slack="0"/>
<pin id="474" dir="0" index="1" bw="50" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_4/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="temp_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="25" slack="0"/>
<pin id="485" dir="0" index="1" bw="50" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="7" slack="0"/>
<pin id="488" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_5/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="temp_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="25" slack="0"/>
<pin id="496" dir="0" index="1" bw="50" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_6/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="temp_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="25" slack="0"/>
<pin id="507" dir="0" index="1" bw="50" slack="0"/>
<pin id="508" dir="0" index="2" bw="6" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_7/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln71_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="100" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="100" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="100" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="100" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="100" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="100" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="100" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="180" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="187" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="194" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="201" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="208" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="215" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="222" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="229" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="319"><net_src comp="108" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="114" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="329"><net_src comp="120" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="334"><net_src comp="126" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="339"><net_src comp="132" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="344"><net_src comp="138" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="349"><net_src comp="144" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="354"><net_src comp="150" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="361" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="361" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="391"><net_src comp="361" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="407"><net_src comp="174" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="409"><net_src comp="168" pin="2"/><net_sink comp="392" pin=4"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="392" pin=5"/></net>

<net id="411"><net_src comp="162" pin="2"/><net_sink comp="392" pin=6"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="392" pin=7"/></net>

<net id="413"><net_src comp="156" pin="2"/><net_sink comp="392" pin=8"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="392" pin=9"/></net>

<net id="415"><net_src comp="388" pin="1"/><net_sink comp="392" pin=10"/></net>

<net id="419"><net_src comp="392" pin="11"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="434"><net_src comp="92" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="284" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="96" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="438"><net_src comp="428" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="288" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="94" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="449"><net_src comp="439" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="292" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="94" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="460"><net_src comp="450" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="296" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="96" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="471"><net_src comp="461" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="300" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="94" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="482"><net_src comp="472" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="489"><net_src comp="92" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="304" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="96" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="493"><net_src comp="483" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="308" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="94" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="96" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="504"><net_src comp="494" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="312" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="96" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="515"><net_src comp="505" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="520"><net_src comp="370" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="104" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="516" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: update_temp_mat_14 | {1 }
	Port: update_temp_mat_13 | {1 }
	Port: update_temp_mat_12 | {1 }
	Port: update_temp_mat_11 | {1 }
	Port: update_temp_mat_10 | {1 }
	Port: update_temp_mat_9 | {1 }
	Port: update_temp_mat_8 | {1 }
	Port: update_temp_mat | {1 }
 - Input state : 
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : p_read | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : p_read1 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : p_read2 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : p_read3 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_1 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_2 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_3 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_4 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_5 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_6 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 : conv7_i_i_7 | {1 }
  - Chain level:
	State 1
		store_ln71 : 1
		i_1 : 1
		icmp_ln71 : 2
		i_2 : 2
		br_ln71 : 3
		zext_ln71 : 2
		trunc_ln71 : 2
		tmp : 3
		conv_i_i : 4
		mul_ln79 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp : 6
		rend34 : 1
		update_temp_mat_addr : 3
		update_temp_mat_8_addr : 3
		update_temp_mat_9_addr : 3
		update_temp_mat_10_addr : 3
		update_temp_mat_11_addr : 3
		update_temp_mat_12_addr : 3
		update_temp_mat_13_addr : 3
		mul_ln79_1 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_1 : 6
		mul_ln79_2 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_2 : 6
		mul_ln79_3 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_3 : 6
		mul_ln79_4 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_4 : 6
		mul_ln79_5 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_5 : 6
		mul_ln79_6 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_6 : 6
		mul_ln79_7 : 5
		specfucore_ln76 : 6
		specfucore_ln77 : 6
		temp_7 : 6
		rend4 : 1
		update_temp_mat_14_addr : 3
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln81 : 7
		store_ln71 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln79_fu_284       |    2    |    0    |    26   |
|          |       mul_ln79_1_fu_288      |    2    |    0    |    26   |
|          |       mul_ln79_2_fu_292      |    2    |    0    |    26   |
|    mul   |       mul_ln79_3_fu_296      |    2    |    0    |    26   |
|          |       mul_ln79_4_fu_300      |    2    |    0    |    26   |
|          |       mul_ln79_5_fu_304      |    2    |    0    |    26   |
|          |       mul_ln79_6_fu_308      |    2    |    0    |    26   |
|          |       mul_ln79_7_fu_312      |    2    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
| sparsemux|          tmp_fu_392          |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln71_fu_364       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    add   |          i_2_fu_370          |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          | conv7_i_i_7_read_read_fu_108 |    0    |    0    |    0    |
|          | conv7_i_i_6_read_read_fu_114 |    0    |    0    |    0    |
|          | conv7_i_i_5_read_read_fu_120 |    0    |    0    |    0    |
|          | conv7_i_i_4_read_read_fu_126 |    0    |    0    |    0    |
|          | conv7_i_i_3_read_read_fu_132 |    0    |    0    |    0    |
|   read   | conv7_i_i_2_read_read_fu_138 |    0    |    0    |    0    |
|          | conv7_i_i_1_read_read_fu_144 |    0    |    0    |    0    |
|          |  conv7_i_i_read_read_fu_150  |    0    |    0    |    0    |
|          |     p_read_1_read_fu_156     |    0    |    0    |    0    |
|          |     p_read_2_read_fu_162     |    0    |    0    |    0    |
|          |     p_read_3_read_fu_168     |    0    |    0    |    0    |
|          |     p_read12_read_fu_174     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    conv7_i_i_7_cast_fu_316   |    0    |    0    |    0    |
|          |    conv7_i_i_6_cast_fu_321   |    0    |    0    |    0    |
|          |    conv7_i_i_5_cast_fu_326   |    0    |    0    |    0    |
|          |    conv7_i_i_4_cast_fu_331   |    0    |    0    |    0    |
|   sext   |    conv7_i_i_3_cast_fu_336   |    0    |    0    |    0    |
|          |    conv7_i_i_2_cast_fu_341   |    0    |    0    |    0    |
|          |    conv7_i_i_1_cast_fu_346   |    0    |    0    |    0    |
|          |     conv7_i_i_cast_fu_351    |    0    |    0    |    0    |
|          |        conv_i_i_fu_416       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln71_fu_376       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln71_fu_388      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          temp_fu_428         |    0    |    0    |    0    |
|          |         temp_1_fu_439        |    0    |    0    |    0    |
|          |         temp_2_fu_450        |    0    |    0    |    0    |
|partselect|         temp_3_fu_461        |    0    |    0    |    0    |
|          |         temp_4_fu_472        |    0    |    0    |    0    |
|          |         temp_5_fu_483        |    0    |    0    |    0    |
|          |         temp_6_fu_494        |    0    |    0    |    0    |
|          |         temp_7_fu_505        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |    0    |   248   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_521|    3   |
+---------+--------+
|  Total  |    3   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   248  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |    3   |   248  |
+-----------+--------+--------+--------+
