// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2024-2025 NXP
 */

/dts-v1/;

#include "imx943.dtsi"
#include <dt-bindings/usb/pd.h>

/ {
	model = "NXP i.MX943 EVK board";
	compatible = "fsl,imx943-evk", "fsl,imx94";

	aliases {
		mmc0 = &usdhc1;
		mmc1 = &usdhc2;
		serial0 = &lpuart1;
		ethernet0 = &enetc3;
		ethernet1 = &enetc1;
		ethernet2 = &enetc2;
	};

	chosen {
		bootargs = "console=ttyLP0,115200 earlycon";
		stdout-path = &lpuart1;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x80000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alloc-ranges = <0 0x80000000 0 0x7F000000>;
			linux,cma-default;
		};
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
		regulator-name = "VDD_SD2_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio4 27 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <12000>;
		enable-active-high;
	};

	reg_gpy_stby: regulator-gpy-stby {
		compatible = "regulator-fixed";
		regulator-name = "gpy-stby";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pcal6416_i2c3_u171 5 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_gpy_en: regulator-gpy-en {
		compatible = "regulator-fixed";
		regulator-name = "gpy-en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&reg_gpy_stby>;
		gpio = <&pcal6416_i2c3_u171 6 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

};

&lpi2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c3>;
	status = "okay";

	pca9670_i2c3: gpio@23 {
		compatible = "nxp,pca9670";
		reg = <0x23>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	ptn5110: tcpc@50 {
		compatible = "nxp,ptn5110", "tcpci";
		reg = <0x50>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_typec>;
		interrupt-parent = <&gpio3>;
		interrupts = <12 IRQ_TYPE_LEVEL_LOW>;

		typec_con: connector {
			compatible = "usb-c-connector";
			label = "USB-C";
			power-role = "dual";
			data-role = "dual";
			try-power-role = "sink";
			source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
			sink-pdos = <PDO_FIXED(5000, 0, PDO_FIXED_USB_COMM)>;
			op-sink-microwatt = <0>;
			self-powered;

			/* ptn5110/ports is dropped */
		};
	};

	pca9548_i2c3: i2c-mux@77 {
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x77>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
		};

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;

			lvds_to_hdmi: bridge@4c {
				compatible = "ite,it6263";
				reg = <0x4c>;
				reset-gpios = <&pcal6416_i2c3_u171 8 GPIO_ACTIVE_HIGH>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;

						it6263_in: endpoint {
							remote-endpoint = <&lvds_out>;
						};
					};
				};
			};
		};

		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;

			ptn5150: tcpc@3d {
				compatible = "nxp,ptn5150";
				reg = <0x3d>;
				int-gpio = <&pcal6408_i2c3_u172 6 IRQ_TYPE_EDGE_FALLING>;
				status = "disabled";
			};
		};

		i2c@5 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;

			pcal6416_i2c3_u46: gpio@20 {
				compatible = "nxp,pcal6416";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;

				sd-card-on-hog {
					gpio-hog;
					gpios = <13 GPIO_ACTIVE_HIGH>;
					output-high;
				};
			};

			pcal6416_i2c3_u171: gpio@21 {
				compatible = "nxp,pcal6416";
				reg = <0x21>;
				gpio-controller;
				#gpio-cells = <2>;

				ethphy2-on-hog {
					gpio-hog;
					gpios = <2 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				ethphy3-on-hog {
					gpio-hog;
					gpios = <3 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				ethphy4-on-hog {
					gpio-hog;
					gpios = <4 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				lvds-en-hog {
					gpio-hog;
					gpios = <9 GPIO_ACTIVE_HIGH>;
					output-high;
				};
			};
		};

		i2c@6 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <6>;

			pcal6416_i2c3_u48: gpio@20 {
				compatible = "nxp,pcal6416";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_ioexpander_int>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&gpio3>;
				interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
			};
		};

		i2c@7 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <7>;

			pcal6408_i2c3_u172: gpio@20 {
				compatible = "nxp,pcal6408";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&gpio3>;
				/* shared int pin with u48 */
				interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
			};
		};
	};
};

&lpi2c4 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c4>;
	status = "okay";
};

&lpi2c6 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c6>;
	status = "okay";

	pca9544_i2c6: i2c-mux@77 {
		compatible = "nxp,pca9544";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x77>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			pcal6416_i2c6_u50: gpio@21 {
				compatible = "nxp,pcal6416";
				reg = <0x21>;
				gpio-controller;
				#gpio-cells = <2>;
			};
		};

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;

			pcal6408_i2c6_u170: gpio@20 {
				compatible = "nxp,pcal6408";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_ioexpander_int2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&gpio4>;
				interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
			};
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;

			pcal6416_i2c6_u44: gpio@20 {
				compatible = "nxp,pcal6416";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;

				/* eMMC IOMUX selection */
				sd1-sel-hog {
					gpio-hog;
					gpios = <0 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				/* SD card IOMUX selection */
				sd2-sel-hog {
					gpio-hog;
					gpios = <1 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				/* Switch-port2/ENET0 IOMUX selection */
				switch-port2-sel-hog {
					gpio-hog;
					gpios = <2 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				/* ENET1 IOMUX selection */
				enetc1-sel-hog {
					gpio-hog;
					gpios = <3 GPIO_ACTIVE_HIGH>;
					output-high;
				};

				/* ENET2 IOMUX selection */
				enetc2-sel-hog {
					gpio-hog;
					gpios = <4 GPIO_ACTIVE_HIGH>;
					output-high;
				};
			};
		};
	};
};

&lpi2c7 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c7>;
	status = "disabled";
};

&lpuart1 {
	/* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&netc_blk_ctrl {
	assigned-clocks = <&scmi_clk IMX94_CLK_MAC2>,
			  <&scmi_clk IMX94_CLK_MAC4>,
			  <&scmi_clk IMX94_CLK_MAC5>;
	assigned-clock-parents = <&scmi_clk IMX94_CLK_SYSPLL1_PFD0>,
				 <&scmi_clk IMX94_CLK_SYSPLL1_PFD0>,
				 <&scmi_clk IMX94_CLK_SYSPLL1_PFD0>;
	assigned-clock-rates = <250000000>, <250000000>, <250000000>;
	status = "okay";
};

/* only enetc1 & enetc2 used in uboot */
&enetc1 {
	clocks = <&scmi_clk IMX94_CLK_MAC4>;
	clock-names = "enet_ref_clk";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eth3>;
	phy-handle = <&ethphy5>;
	phy-mode = "rgmii-id";
	status = "okay";
};

&enetc2 {
	clocks = <&scmi_clk IMX94_CLK_MAC5>;
	clock-names = "enet_ref_clk";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eth4>;
	phy-handle = <&ethphy6>;
	phy-mode = "rgmii-id";
	status = "okay";
};

&netc_emdio {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_emdio>;
	phy-supply = <&reg_gpy_en>;
	status = "okay";

	ethphy5: ethernet-phy@6 {
		reg = <0x6>;
		realtek,clkout-disable;
	};

	ethphy6: ethernet-phy@7 {
		reg = <0x7>;
		realtek,clkout-disable;
	};
};

&usb2 {
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
};

&usb3 {
	status = "okay";
};

&usb3_dwc3 {
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	usb-role-switch;
	role-switch-default-mode = "none";
	snps,dis-u1-entry-quirk;
	snps,dis-u2-entry-quirk;
	status = "okay";

	/* as ptn5110/ports is dropped,  usb3_phy/port also is dropped */
};

&usb3_phy {
	orientation-switch;
	status = "okay";

	/* as ptn5110/ports is dropped,  usb3_phy/port also is dropped */
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	no-sdio;
	no-sd;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio4 20 GPIO_ACTIVE_LOW>;
	fsl,cd-gpio-wakeup-disable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	status = "okay";
};

&wdog3 {
	status = "okay";
};

&xspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_xspi1>;
	nxp,xspi-env = <0>;
	nxp,xspi-gmid;
	status = "okay";

	mt35xu512aba: flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <200000000>;
		spi-tx-bus-width = <8>;
		spi-rx-bus-width = <8>;
	};
};

&dcif {
	clocks = <&scmi_clk IMX94_CLK_DISPPIX>,
				 <&scmi_clk IMX94_CLK_DISPAPB>,
				 <&scmi_clk IMX94_CLK_DISPAXI>,
				 <&scmi_clk IMX94_CLK_LDBPLL>,
				 <&scmi_clk IMX94_CLK_LDBPLL_VCO>;
	assigned-clocks = <&dispmix_csr IMX94_CLK_DISPMIX_CLK_SEL>;
	assigned-clock-parents = <&ldb_pll_pixel>;
	status = "okay";
};

&ldb {
	assigned-clocks = <&scmi_clk IMX94_CLK_LDBPLL_VCO>,
			  <&scmi_clk IMX94_CLK_LDBPLL>;
	assigned-clock-parents = <0>,
			  <&scmi_clk IMX94_CLK_LDBPLL_VCO>;
	assigned-clock-rates = <4158000000>, <519750000>;
	status = "okay";

	channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <74250000>;
				hactive = <1280>;
				vactive = <720>;
				hfront-porch = <220>;
				hback-porch = <110>;
				hsync-len = <40>;
				vback-porch = <5>;
				vfront-porch = <20>;
				vsync-len = <5>;
			};
		};

		port@1 {
			reg = <1>;

			lvds_out: endpoint {
				remote-endpoint = <&it6263_in>;
			};
		};
	};
};

&ldb0_phy {
	status = "okay";
};


&scmi_iomuxc {
	pinctrl_ioexpander_int: ioexpanderintgrp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO45__GPIO3_IO13		0x31e
		>;
	};

	pinctrl_ioexpander_int2: ioexpanderint2grp {
		fsl,pins = <
			IMX94_PAD_CCM_CLKO4__GPIO4_IO3		0x31e
		>;
	};

	pinctrl_emdio: emdiogrp{
		fsl,pins = <
			IMX94_PAD_ETH4_MDC_GPIO1__NETC_EMDC		0x57e
			IMX94_PAD_ETH4_MDIO_GPIO2__NETC_EMDIO		0x97e
		>;
	};

	pinctrl_eth3: eth3grp {
		fsl,pins = <
			IMX94_PAD_ETH3_TXD3__NETC_PINMUX_ETH3_TXD3		0x57e
			IMX94_PAD_ETH3_TXD2__NETC_PINMUX_ETH3_TXD2		0x57e
			IMX94_PAD_ETH3_TXD1__NETC_PINMUX_ETH3_TXD1		0x57e
			IMX94_PAD_ETH3_TXD0__NETC_PINMUX_ETH3_TXD0		0x57e
			IMX94_PAD_ETH3_TX_CTL__NETC_PINMUX_ETH3_TX_CTL		0x57e
			IMX94_PAD_ETH3_TX_CLK__NETC_PINMUX_ETH3_TX_CLK		0x5fe
			IMX94_PAD_ETH3_RX_CTL__NETC_PINMUX_ETH3_RX_CTL		0x57e
			IMX94_PAD_ETH3_RX_CLK__NETC_PINMUX_ETH3_RX_CLK		0x5fe
			IMX94_PAD_ETH3_RXD0__NETC_PINMUX_ETH3_RXD0		0x57e
			IMX94_PAD_ETH3_RXD1__NETC_PINMUX_ETH3_RXD1		0x57e
			IMX94_PAD_ETH3_RXD2__NETC_PINMUX_ETH3_RXD2		0x57e
			IMX94_PAD_ETH3_RXD3__NETC_PINMUX_ETH3_RXD3		0x57e
		>;
	};

	pinctrl_eth4: eth4grp {
		fsl,pins = <
			IMX94_PAD_ETH4_TXD3__NETC_PINMUX_ETH4_TXD3		0x57e
			IMX94_PAD_ETH4_TXD2__NETC_PINMUX_ETH4_TXD2		0x57e
			IMX94_PAD_ETH4_TXD1__NETC_PINMUX_ETH4_TXD1		0x57e
			IMX94_PAD_ETH4_TXD0__NETC_PINMUX_ETH4_TXD0		0x57e
			IMX94_PAD_ETH4_TX_CTL__NETC_PINMUX_ETH4_TX_CTL		0x57e
			IMX94_PAD_ETH4_TX_CLK__NETC_PINMUX_ETH4_TX_CLK		0x5fe
			IMX94_PAD_ETH4_RX_CTL__NETC_PINMUX_ETH4_RX_CTL		0x57e
			IMX94_PAD_ETH4_RX_CLK__NETC_PINMUX_ETH4_RX_CLK		0x5fe
			IMX94_PAD_ETH4_RXD0__NETC_PINMUX_ETH4_RXD0		0x57e
			IMX94_PAD_ETH4_RXD1__NETC_PINMUX_ETH4_RXD1		0x57e
			IMX94_PAD_ETH4_RXD2__NETC_PINMUX_ETH4_RXD2		0x57e
			IMX94_PAD_ETH4_RXD3__NETC_PINMUX_ETH4_RXD3		0x57e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			IMX94_PAD_UART1_TXD__LPUART1_TX		0x31e
			IMX94_PAD_UART1_RXD__LPUART1_RX		0x31e
		>;
	};
	pinctrl_lpi2c3: lpi2c3grp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO16__LPI2C3_SDA		0x40000b9e
			IMX94_PAD_GPIO_IO17__LPI2C3_SCL		0x40000b9e
		>;
	};

	pinctrl_lpi2c4: lpi2c4grp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO18__LPI2C4_SDA		0x40000b9e
			IMX94_PAD_GPIO_IO19__LPI2C4_SCL		0x40000b9e
		>;
	};

	pinctrl_lpi2c6: lpi2c6grp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO29__LPI2C6_SDA		0x40000b9e
			IMX94_PAD_GPIO_IO28__LPI2C6_SCL		0x40000b9e
		>;
	};

	pinctrl_lpi2c7: lpi2c7grp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO34__LPI2C7_SDA		0x40000b9e
			IMX94_PAD_GPIO_IO35__LPI2C7_SCL		0x40000b9e
		>;
	};


	pinctrl_typec: typecgrp {
		fsl,pins = <
			IMX94_PAD_GPIO_IO44__GPIO3_IO12		0x31e
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			IMX94_PAD_SD1_CLK__USDHC1_CLK		0x158e
			IMX94_PAD_SD1_CMD__USDHC1_CMD		0x138e
			IMX94_PAD_SD1_DATA0__USDHC1_DATA0	0x138e
			IMX94_PAD_SD1_DATA1__USDHC1_DATA1	0x138e
			IMX94_PAD_SD1_DATA2__USDHC1_DATA2	0x138e
			IMX94_PAD_SD1_DATA3__USDHC1_DATA3	0x138e
			IMX94_PAD_SD1_DATA4__USDHC1_DATA4	0x138e
			IMX94_PAD_SD1_DATA5__USDHC1_DATA5	0x138e
			IMX94_PAD_SD1_DATA6__USDHC1_DATA6	0x138e
			IMX94_PAD_SD1_DATA7__USDHC1_DATA7	0x138e
			IMX94_PAD_SD1_STROBE__USDHC1_STROBE	0x158e
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			IMX94_PAD_SD1_CLK__USDHC1_CLK		0x158e
			IMX94_PAD_SD1_CMD__USDHC1_CMD		0x138e
			IMX94_PAD_SD1_DATA0__USDHC1_DATA0	0x138e
			IMX94_PAD_SD1_DATA1__USDHC1_DATA1	0x138e
			IMX94_PAD_SD1_DATA2__USDHC1_DATA2	0x138e
			IMX94_PAD_SD1_DATA3__USDHC1_DATA3	0x138e
			IMX94_PAD_SD1_DATA4__USDHC1_DATA4	0x138e
			IMX94_PAD_SD1_DATA5__USDHC1_DATA5	0x138e
			IMX94_PAD_SD1_DATA6__USDHC1_DATA6	0x138e
			IMX94_PAD_SD1_DATA7__USDHC1_DATA7	0x138e
			IMX94_PAD_SD1_STROBE__USDHC1_STROBE	0x158e
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			IMX94_PAD_SD1_CLK__USDHC1_CLK		0x15fe
			IMX94_PAD_SD1_CMD__USDHC1_CMD		0x13fe
			IMX94_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
			IMX94_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
			IMX94_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
			IMX94_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
			IMX94_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
			IMX94_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
			IMX94_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
			IMX94_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
			IMX94_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			IMX94_PAD_SD2_CLK__USDHC2_CLK		0x158e
			IMX94_PAD_SD2_CMD__USDHC2_CMD		0x138e
			IMX94_PAD_SD2_DATA0__USDHC2_DATA0	0x138e
			IMX94_PAD_SD2_DATA1__USDHC2_DATA1	0x138e
			IMX94_PAD_SD2_DATA2__USDHC2_DATA2	0x138e
			IMX94_PAD_SD2_DATA3__USDHC2_DATA3	0x138e
			IMX94_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			IMX94_PAD_SD2_CLK__USDHC2_CLK		0x158e
			IMX94_PAD_SD2_CMD__USDHC2_CMD		0x138e
			IMX94_PAD_SD2_DATA0__USDHC2_DATA0	0x138e
			IMX94_PAD_SD2_DATA1__USDHC2_DATA1	0x138e
			IMX94_PAD_SD2_DATA2__USDHC2_DATA2	0x138e
			IMX94_PAD_SD2_DATA3__USDHC2_DATA3	0x138e
			IMX94_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			IMX94_PAD_SD2_CLK__USDHC2_CLK		0x15fe
			IMX94_PAD_SD2_CMD__USDHC2_CMD		0x13fe
			IMX94_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
			IMX94_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
			IMX94_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
			IMX94_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
			IMX94_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			IMX94_PAD_SD2_CD_B__GPIO4_IO20		0x31e
		>;
	};

	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
		fsl,pins = <
			IMX94_PAD_SD2_RESET_B__GPIO4_IO27	0x31e
		>;
	};

	pinctrl_xspi1: xspi1grp {
		fsl,pins = <
			IMX94_PAD_XSPI1_SCLK__XSPI1_A_SCLK	0x3fe
			IMX94_PAD_XSPI1_SS0_B__XSPI1_A_SS0_B	0x3fe
			IMX94_PAD_XSPI1_DATA0__XSPI1_A_DATA0	0x3fe
			IMX94_PAD_XSPI1_DATA1__XSPI1_A_DATA1	0x3fe
			IMX94_PAD_XSPI1_DATA2__XSPI1_A_DATA2	0x3fe
			IMX94_PAD_XSPI1_DATA3__XSPI1_A_DATA3	0x3fe
			IMX94_PAD_XSPI1_DATA4__XSPI1_A_DATA4	0x3fe
			IMX94_PAD_XSPI1_DATA5__XSPI1_A_DATA5	0x3fe
			IMX94_PAD_XSPI1_DATA6__XSPI1_A_DATA6	0x3fe
			IMX94_PAD_XSPI1_DATA7__XSPI1_A_DATA7	0x3fe
			IMX94_PAD_XSPI1_DQS__XSPI1_A_DQS	0x3fe
		>;
	};
};
