<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:5s</data>
            <data>265</data>
            <data>WINDOWS 10 x86_64</data>
            <data>11th Gen Intel(R) Core(TM) i5-11260H @ 2.60GHz</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">SDC-2017: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 22)] Nothing implicitly matched 'free_clk'.</data>
        </row>
        <row>
            <data message="6">SDC-2027: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 22)] One or more clocks can not find in the group '[get_clocks free_clk]', command 'set_clock_groups' is ignored.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 687)] Object 'p:free_clk' can not be found in current view.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 688)] Object 'p:free_clk' can not be found in current view.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 689)] Object 'p:free_clk' can not be found in current view.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 690)] Object 'p:free_clk' can not be found in current view.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 691)] Object 'p:free_clk' can not be found in current view.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 366)] | Port mem_dq[10] has been placed at location M1, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 377)] | Port mem_dq[11] has been placed at location M2, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 421)] | Port mem_dq[15] has been placed at location P3, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 698)] | Port pll_lock has been placed at location AA3, whose type is share pin.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>test_ddr</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>