# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cpu.srcs/sources_1/new/cpu.vhd" \
"../../../../cpu.srcs/sim_1/new/Test_bench.vhd" \

# Do not sort compile order
nosort
