INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/FIB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/_4bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _4bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/alladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/register1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/register2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab_2_2/lab_2_2.srcs/sim_1/new/FIB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_tb
