#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr  1 05:58:48 2021
# Process ID: 16476
# Current directory: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17224 E:\class\Master of ANU\6213_Digital Systems and Microprocessors\my_6213\lab5\door_access_system_test\door_access_system_test.xpr
# Log file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/vivado.log
# Journal file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1028.246 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  1 06:13:34 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.395 ; gain = 1110.148
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.runs/impl_1/dooraccess.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.runs/impl_1/dooraccess.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B04248A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: dooraccess
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2701.457 ; gain = 251.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dooraccess' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/dooraccess.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter COMPARE bound to: 2'b10 
	Parameter RESULT bound to: 2'b01 
	Parameter GRANT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:20]
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (1#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'doorshut' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doorshut.v:1]
INFO: [Synth 8-6157] synthesizing module 'heartbeat' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat' (2#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doorshut' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doorshut.v:1]
INFO: [Synth 8-6157] synthesizing module 'doubledebounce' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'heartbeat__parameterized0' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat__parameterized0' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doubledebounce' (4#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyproc' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/keyproc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keyproc' (5#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/keyproc.v:1]
INFO: [Synth 8-6157] synthesizing module 'LEDproc' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/LEDproc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDproc' (6#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/LEDproc.v:1]
INFO: [Synth 8-6157] synthesizing module 'PIN_rom' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:1]
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PIN_rom' (7#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'pincomp' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:1]
	Parameter WAIT bound to: 2'b00 
	Parameter CHECK bound to: 2'b10 
	Parameter DONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pincomp' (8#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dooraccess' (9#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/dooraccess.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.379 ; gain = 295.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2763.309 ; gain = 313.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2763.309 ; gain = 313.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2763.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/constrs_1/new/door_access_constrains_Basys3.xdc]
Finished Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/constrs_1/new/door_access_constrains_Basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2867.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2867.285 ; gain = 417.578
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2867.285 ; gain = 678.832
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 06:33:01 2021...
