#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec  5 02:51:28 2024
# Process ID: 11036
# Current directory: C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1
# Command line: vivado.exe -log Top_Level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl
# Log file: C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/Top_Level.vds
# Journal file: C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1\vivado.jou
# Running On: LAPTOP-4G708Q4E, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8382 MB
#-----------------------------------------------------------
source Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 431.266 ; gain = 163.137
Command: read_checkpoint -auto_incremental -incremental C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/utils_1/imports/synth_1/Top_Level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/utils_1/imports/synth_1/Top_Level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_Level -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3488
INFO: [Synth 8-11241] undeclared symbol 'done_y', assumed default net type 'wire' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/vertical_counter.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1277.375 ; gain = 411.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Top_Level.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_25' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/clk_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_25' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/clk_25_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_50' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/clk_50_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_50' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/clk_50_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'switch' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_top' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_controller' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'horizontal_counter' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/horizontal_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizontal_counter' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/horizontal_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/vertical_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/vertical_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_controller' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_out' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'Filtering_Flow' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Filtering_Flow.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Filtering_Flow' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Filtering_Flow.v:1]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Buffer1' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Buffer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_ram_1' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/buffer_ram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ram_1' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/buffer_ram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Buffer1' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Buffer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Buffer2' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Buffer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_ram_2' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/buffer_ram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ram_2' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/.Xil/Vivado-11036-LAPTOP-4G708Q4E/realtime/buffer_ram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Buffer2' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Buffer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'Filtering_Top' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Filtering_Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/GaussianFilter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/GaussianFilter.v:1]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/SobelFilter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/SobelFilter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Filtering_Top' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Filtering_Top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_out' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_top' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level' (0#1) [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/Top_Level.v:1]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_top.v:55]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.srcs/sources_1/new/VGA_top.v:56]
WARNING: [Synth 8-7129] Port vga in module Buffer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga in module Buffer1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.816 ; gain = 509.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.816 ; gain = 509.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.816 ; gain = 509.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1375.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_25/clk_25/clk_25_in_context.xdc] for cell 'c25'
Finished Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_25/clk_25/clk_25_in_context.xdc] for cell 'c25'
Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_50/clk_50/clk_50_in_context.xdc] for cell 'c50'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_50/clk_50/clk_50_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_50/clk_50/clk_50_in_context.xdc] for cell 'c50'
Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/buffer_ram_1/buffer_ram_1/buffer_ram_1_in_context.xdc] for cell 'Control_path/v1/b1/buffer_ram_1'
Finished Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/buffer_ram_1/buffer_ram_1/buffer_ram_1_in_context.xdc] for cell 'Control_path/v1/b1/buffer_ram_1'
Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/buffer_ram_2/buffer_ram_2/buffer_ram_2_in_context.xdc] for cell 'Control_path/v1/b2/buffer_ram_2'
Finished Parsing XDC File [c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/buffer_ram_2/buffer_ram_2/buffer_ram_2_in_context.xdc] for cell 'Control_path/v1/b2/buffer_ram_2'
Parsing XDC File [C:/Users/boram/Desktop/kernel_filtering/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/boram/Desktop/kernel_filtering/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/boram/Desktop/kernel_filtering/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1478.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1478.117 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Control_path/v1/b1/buffer_ram_1' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Control_path/v1/b2/buffer_ram_2' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_50/clk_50/clk_50_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/boram/Desktop/kernel_filtering/kernel_filtering.gen/sources_1/ip/clk_50/clk_50/clk_50_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for c25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for c50. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Control_path/v1/b1/buffer_ram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Control_path/v1/b2/buffer_ram_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Buffer1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Buffer2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 READ_LU |                        000000001 |                             0000
                 READ_CU |                        000000010 |                             0001
                 READ_RU |                        000000100 |                             0010
                 READ_LC |                        000001000 |                             0011
                 READ_CC |                        000010000 |                             0100
                 READ_RC |                        000100000 |                             0101
                 READ_LB |                        001000000 |                             0110
                 READ_CB |                        010000000 |                             0111
                 READ_RB |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Buffer1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 READ_LU |                        000000001 |                             0000
                 READ_CU |                        000000010 |                             0001
                 READ_RU |                        000000100 |                             0010
                 READ_LC |                        000001000 |                             0011
                 READ_CC |                        000010000 |                             0100
                 READ_RC |                        000100000 |                             0101
                 READ_LB |                        001000000 |                             0110
                 READ_CB |                        010000000 |                             0111
                 READ_RB |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Buffer2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 2     
	   9 Input    9 Bit       Adders := 2     
	   7 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 23    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   9 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_25        |         1|
|2     |clk_50        |         1|
|3     |buffer_ram_1  |         1|
|4     |buffer_ram_2  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |buffer_ram |     2|
|3     |clk        |     2|
|5     |CARRY4     |    78|
|6     |LUT1       |    84|
|7     |LUT2       |    54|
|8     |LUT3       |    53|
|9     |LUT4       |   140|
|10    |LUT5       |    75|
|11    |LUT6       |   172|
|12    |FDCE       |    26|
|13    |FDRE       |   180|
|14    |FDSE       |     2|
|15    |IBUF       |     7|
|16    |OBUF       |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.117 ; gain = 611.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1478.117 ; gain = 509.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1478.117 ; gain = 611.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1478.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 59ef1e8f
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1478.117 ; gain = 1013.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/boram/Desktop/kernel_filtering/kernel_filtering.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 02:52:38 2024...
