
*** Running vivado
    with args -log main_block_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_block_design_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saba/Documents/workstation6/2d_ultrasonic_radar/ip_repo/side_servo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top main_block_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_processing_system7_0_0/main_block_design_processing_system7_0_0.dcp' for cell 'main_block_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_rst_ps7_0_100M_0/main_block_design_rst_ps7_0_100M_0.dcp' for cell 'main_block_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_side_servo_0_0/main_block_design_side_servo_0_0.dcp' for cell 'main_block_design_i/side_servo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_auto_pc_0/main_block_design_auto_pc_0.dcp' for cell 'main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_processing_system7_0_0/main_block_design_processing_system7_0_0.xdc] for cell 'main_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_processing_system7_0_0/main_block_design_processing_system7_0_0.xdc] for cell 'main_block_design_i/processing_system7_0/inst'
Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_rst_ps7_0_100M_0/main_block_design_rst_ps7_0_100M_0_board.xdc] for cell 'main_block_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_rst_ps7_0_100M_0/main_block_design_rst_ps7_0_100M_0_board.xdc] for cell 'main_block_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_rst_ps7_0_100M_0/main_block_design_rst_ps7_0_100M_0.xdc] for cell 'main_block_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_rst_ps7_0_100M_0/main_block_design_rst_ps7_0_100M_0.xdc] for cell 'main_block_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/constrs_1/new/zedboard_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1682.551 ; gain = 427.043 ; free physical = 5674 ; free virtual = 12556
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.551 ; gain = 0.000 ; free physical = 5668 ; free virtual = 12549

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1673f796b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.082 ; gain = 391.531 ; free physical = 5283 ; free virtual = 12165

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e84b042a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: db809b8a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c550cd27

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 389 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c550cd27

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d6f73864

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d6f73864

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
Ending Logic Optimization Task | Checksum: 1d6f73864

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d6f73864

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d6f73864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.082 ; gain = 0.000 ; free physical = 5284 ; free virtual = 12166
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.082 ; gain = 392.531 ; free physical = 5284 ; free virtual = 12166
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2107.098 ; gain = 0.000 ; free physical = 5274 ; free virtual = 12158
INFO: [Common 17-1381] The checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_block_design_wrapper_drc_opted.rpt -pb main_block_design_wrapper_drc_opted.pb -rpx main_block_design_wrapper_drc_opted.rpx
Command: report_drc -file main_block_design_wrapper_drc_opted.rpt -pb main_block_design_wrapper_drc_opted.pb -rpx main_block_design_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5272 ; free virtual = 12153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1635607cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5272 ; free virtual = 12153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5272 ; free virtual = 12153

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e1ee1e63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5267 ; free virtual = 12149

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c0cd42fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5263 ; free virtual = 12145

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c0cd42fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5263 ; free virtual = 12145
Phase 1 Placer Initialization | Checksum: 1c0cd42fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5263 ; free virtual = 12145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e2c3d936

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5262 ; free virtual = 12143

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 170d6fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134
Phase 2 Global Placement | Checksum: 1b67f6a2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b67f6a2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28a8f0278

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2988d576c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2988d576c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5252 ; free virtual = 12134

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 132190a97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22423bcad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22423bcad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133
Phase 3 Detail Placement | Checksum: 22423bcad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c06e8ed

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c06e8ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.534. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e4455275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133
Phase 4.1 Post Commit Optimization | Checksum: 1e4455275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e4455275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12133

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e4455275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12134

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2b8490904

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12134
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b8490904

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5251 ; free virtual = 12134
Ending Placer Task | Checksum: 1edd558dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5261 ; free virtual = 12144
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5261 ; free virtual = 12144
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5253 ; free virtual = 12138
INFO: [Common 17-1381] The checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_block_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5245 ; free virtual = 12128
INFO: [runtcl-4] Executing : report_utilization -file main_block_design_wrapper_utilization_placed.rpt -pb main_block_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5257 ; free virtual = 12141
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_block_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2163.125 ; gain = 0.000 ; free physical = 5257 ; free virtual = 12140
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f8ef02fa ConstDB: 0 ShapeSum: f4e655e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5e8818c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2230.785 ; gain = 67.660 ; free physical = 5127 ; free virtual = 12010
Post Restoration Checksum: NetGraph: 2c9b5177 NumContArr: 31ecc750 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5e8818c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2230.785 ; gain = 67.660 ; free physical = 5127 ; free virtual = 12010

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5e8818c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2245.785 ; gain = 82.660 ; free physical = 5112 ; free virtual = 11995

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5e8818c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2245.785 ; gain = 82.660 ; free physical = 5112 ; free virtual = 11995
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1397feb99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5105 ; free virtual = 11988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.455  | TNS=0.000  | WHS=-0.192 | THS=-12.419|

Phase 2 Router Initialization | Checksum: 16d90047f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14dba66f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.232  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f43d607f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.232  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15ede4833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987
Phase 4 Rip-up And Reroute | Checksum: 15ede4833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15ede4833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ede4833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987
Phase 5 Delay and Skew Optimization | Checksum: 15ede4833

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5104 ; free virtual = 11987

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9a8d65f3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.232  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a52a619b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986
Phase 6 Post Hold Fix | Checksum: a52a619b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.168013 %
  Global Horizontal Routing Utilization  = 0.163962 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10add95c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10add95c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ac390510

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.232  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ac390510

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5103 ; free virtual = 11986
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5120 ; free virtual = 12003

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.840 ; gain = 108.715 ; free physical = 5120 ; free virtual = 12003
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2271.840 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11999
INFO: [Common 17-1381] The checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_block_design_wrapper_drc_routed.rpt -pb main_block_design_wrapper_drc_routed.pb -rpx main_block_design_wrapper_drc_routed.rpx
Command: report_drc -file main_block_design_wrapper_drc_routed.rpt -pb main_block_design_wrapper_drc_routed.pb -rpx main_block_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_block_design_wrapper_methodology_drc_routed.rpt -pb main_block_design_wrapper_methodology_drc_routed.pb -rpx main_block_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_block_design_wrapper_methodology_drc_routed.rpt -pb main_block_design_wrapper_methodology_drc_routed.pb -rpx main_block_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/main_block_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_block_design_wrapper_power_routed.rpt -pb main_block_design_wrapper_power_summary_routed.pb -rpx main_block_design_wrapper_power_routed.rpx
Command: report_power -file main_block_design_wrapper_power_routed.rpt -pb main_block_design_wrapper_power_summary_routed.pb -rpx main_block_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_block_design_wrapper_route_status.rpt -pb main_block_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_block_design_wrapper_timing_summary_routed.rpt -pb main_block_design_wrapper_timing_summary_routed.pb -rpx main_block_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_block_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_block_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_block_design_wrapper_bus_skew_routed.rpt -pb main_block_design_wrapper_bus_skew_routed.pb -rpx main_block_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 01:25:30 2018...

*** Running vivado
    with args -log main_block_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_block_design_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_block_design_wrapper.tcl -notrace
Command: open_checkpoint main_block_design_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1189.676 ; gain = 0.000 ; free physical = 6053 ; free virtual = 12939
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1949.871 ; gain = 0.000 ; free physical = 5324 ; free virtual = 12210
Restored from archive | CPU: 0.310000 secs | Memory: 2.252090 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1949.871 ; gain = 0.000 ; free physical = 5324 ; free virtual = 12210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2.2 (64-bit) build 2348494
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1949.871 ; gain = 760.195 ; free physical = 5323 ; free virtual = 12209
Command: write_bitstream -force main_block_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov 14 01:26:56 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2409.668 ; gain = 459.797 ; free physical = 5259 ; free virtual = 12143
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 01:26:56 2018...
