{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 15:00:41 2023 " "Info: Processing started: Thu Aug 24 15:00:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex2 -c Ex2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ex2 -c Ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ex2 " "Info: Found entity 1: Ex2" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ex2_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbenches/ex2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ex2_tb " "Info: Found entity 1: Ex2_tb" {  } { { "Testbenches/Ex2_tb.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Testbenches/Ex2_tb.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex2 " "Info: Elaborating entity \"Ex2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ex2.sv(13) " "Warning (10230): Verilog HDL assignment warning at Ex2.sv(13): truncated value with size 32 to match size of target (3)" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_dist Ex2.sv(9) " "Warning (10240): Verilog HDL Always Construct warning at Ex2.sv(9): inferring latch(es) for variable \"count_dist\", which holds its previous value in one or more paths through the always construct" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_dist\[0\] Ex2.sv(10) " "Info (10041): Inferred latch for \"count_dist\[0\]\" at Ex2.sv(10)" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_dist\[1\] Ex2.sv(10) " "Info (10041): Inferred latch for \"count_dist\[1\]\" at Ex2.sv(10)" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_dist\[2\] Ex2.sv(10) " "Info (10041): Inferred latch for \"count_dist\[2\]\" at Ex2.sv(10)" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count_dist\[0\] " "Warning: Latch count_dist\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal entrada\[5\]" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count_dist\[1\] " "Warning: Latch count_dist\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal entrada\[6\]" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count_dist\[2\] " "Warning: Latch count_dist\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal entrada\[5\]" {  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ex2.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex2/Ex2.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Info: Implemented 35 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 15:00:45 2023 " "Info: Processing ended: Thu Aug 24 15:00:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
