
*** Running vivado
    with args -log xem7320_adc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xem7320_adc.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xem7320_adc.tcl -notrace
Command: link_design -top xem7320_adc -part xc7a75tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/selectio_wiz_0/selectio_wiz_0.dcp' for cell 'dac_io'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk.dcp' for cell 'enc_clk_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'phy_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 940.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo/U0'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo/U0'
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk_board.xdc] for cell 'enc_clk_inst/inst'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk_board.xdc] for cell 'enc_clk_inst/inst'
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk.xdc] for cell 'enc_clk_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.434 ; gain = 577.066
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/enc_clk/enc_clk.xdc] for cell 'enc_clk_inst/inst'
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'phy_pll/inst'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'phy_pll/inst'
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'phy_pll/inst'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'phy_pll/inst'
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/selectio_wiz_0/selectio_wiz_0.xdc] for cell 'dac_io/inst'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/ip/selectio_wiz_0/selectio_wiz_0.xdc] for cell 'dac_io/inst'
Parsing XDC File [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc]
WARNING: [Vivado 12-584] No ports matched 'okRSVD[0]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'okRSVD[1]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'okRSVD[2]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'okRSVD[3]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'okRSVD[*]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'dac_opamp_en'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_opamp_en'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:338]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:346]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:346]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks dac_clk]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:346]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:347]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:347]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks dac_clk]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:347]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:348]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:348]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks dac_clk]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:348]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:349]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:349]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks dac_clk]'. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:349]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-401] set_false_path: 'adc_impl/reset_idelay_cnt_reg[0]/Q' is not a valid endpoint. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:352]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_impl/reset_idelay_cnt_reg[1]/Q' is not a valid endpoint. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:352]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_impl/reset_idelay_cnt_reg[2]/Q' is not a valid endpoint. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:352]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_impl/reset_idelay_cnt_reg[3]/Q' is not a valid endpoint. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:352]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_impl/reset_idelay_cnt_reg[4]/Q' is not a valid endpoint. [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:352]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc]
Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo/U0'
Finished Parsing XDC File [c:/Projects/2023/Single_Tx_Rx_System/SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  OBUFDS => OBUFDS: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

The system cannot find the path specified.
19 Infos, 18 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.508 ; gain = 1136.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 1634.508 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1634.508 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1967.000 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1967.000 ; gain = 0.000
Phase 1 Initialization | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1967.000 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1967.000 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1967.000 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 114cc7f31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1967.000 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b322e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1967.000 ; gain = 0.000
Retarget | Checksum: 1b322e782
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 29 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17889ae2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1967.000 ; gain = 0.000
Constant propagation | Checksum: 17889ae2d
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1db36c2fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1967.000 ; gain = 0.000
Sweep | Checksum: 1db36c2fb
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 1d394f4a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1967.000 ; gain = 0.000
BUFG optimization | Checksum: 1d394f4a2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d394f4a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1967.000 ; gain = 0.000
Shift Register Optimization | Checksum: 1d394f4a2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18d6d2353

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1967.000 ; gain = 0.000
Post Processing Netlist | Checksum: 18d6d2353
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b371d12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1967.000 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1967.000 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b371d12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1967.000 ; gain = 0.000
Phase 9 Finalization | Checksum: 1b371d12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1967.000 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              29  |                                             12  |
|  Constant propagation         |              13  |              14  |                                             12  |
|  Sweep                        |               2  |               4  |                                             26  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             12  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b371d12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1967.000 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1967.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 3 Total Ports: 10
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 29e8cb369

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2150.863 ; gain = 0.000
Ending Power Optimization Task | Checksum: 29e8cb369

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2150.863 ; gain = 183.863

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20b2dc6f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 20b2dc6f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.863 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20b2dc6f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 26 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 516.355
INFO: [runtcl-4] Executing : report_drc -file xem7320_adc_drc_opted.rpt -pb xem7320_adc_drc_opted.pb -rpx xem7320_adc_drc_opted.rpx
Command: report_drc -file xem7320_adc_drc_opted.rpt -pb xem7320_adc_drc_opted.pb -rpx xem7320_adc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_drc_opted.rpt.
report_drc completed successfully
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2150.863 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cc30d29c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2150.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 174bf39da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b07ef0e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b07ef0e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b07ef0e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.496 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20616cd79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ec960243

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2215df8fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14a6a15bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 87 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 0 LUT, combined 39 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             39  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             39  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16dd770e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: ff2bd4ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 2 Global Placement | Checksum: ff2bd4ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aecf37f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c0a5111

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10bc32e40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 139ef905a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b70ca696

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1236db70d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16837fd16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1381c5f2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1755c8d47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1755c8d47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e4618fa6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.521 | TNS=-208.136 |
Phase 1 Physical Synthesis Initialization | Checksum: c998696f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: c998696f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e4618fa6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.274. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: aa5cfa23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: aa5cfa23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: aa5cfa23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: aa5cfa23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: aa5cfa23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b66e90a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000
Ending Placer Task | Checksum: 10afaa1d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.863 ; gain = 0.000
95 Infos, 30 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file xem7320_adc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file xem7320_adc_utilization_placed.rpt -pb xem7320_adc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xem7320_adc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2150.863 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.274 | TNS=-200.019 |
Phase 1 Physical Synthesis Initialization | Checksum: 15be96fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.274 | TNS=-200.019 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15be96fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.274 | TNS=-200.019 |
INFO: [Physopt 32-702] Processed net dac_io/inst/data_out_to_pins_int[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net tx_en_reg_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net tx_en_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.267 | TNS=-199.563 |
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net dac_io_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net dac_io_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.244 | TNS=-201.529 |
INFO: [Physopt 32-702] Processed net dac_io/inst/data_out_to_pins_int[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dac_io_i_1_n_0_repN.  Re-placed instance dac_io_i_1_replica
INFO: [Physopt 32-735] Processed net dac_io_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.765 |
INFO: [Physopt 32-702] Processed net dac_io_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[0].  Re-placed instance dac_counter_reg[0]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.609 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[1].  Re-placed instance dac_counter_reg[1]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.453 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[7].  Re-placed instance dac_counter_reg[7]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.297 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[8].  Re-placed instance dac_counter_reg[8]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.141 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[10].  Re-placed instance dac_counter_reg[10]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.079 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[11].  Re-placed instance dac_counter_reg[11]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-199.017 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[2].  Re-placed instance dac_counter_reg[2]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-198.955 |
INFO: [Physopt 32-663] Processed net dac_counter_reg_n_0_[3].  Re-placed instance dac_counter_reg[3]
INFO: [Physopt 32-735] Processed net dac_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-198.893 |
INFO: [Physopt 32-702] Processed net dac_counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_io_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-198.893 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 15be96fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2150.863 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-198.893 |
INFO: [Physopt 32-702] Processed net dac_io/inst/data_out_to_pins_int[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net tx_en_reg_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net tx_en_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.937 | TNS=-197.453 |
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_io_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_io_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tx_en_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dac_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.937 | TNS=-197.453 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2150.863 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 15be96fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.937 | TNS=-197.453 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.337  |          2.566  |            4  |              0  |                    12  |           0  |           2  |  00:00:02  |
|  Total          |          0.337  |          2.566  |            4  |              0  |                    12  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.863 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d77e7001

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 30 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.863 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2150.863 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2150.863 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2150.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e78a80bf ConstDB: 0 ShapeSum: e95e94b8 RouteDB: 0
Post Restoration Checksum: NetGraph: 1c6f63b0 | NumContArr: 4f3c6fd1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f0fdc8bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.383 ; gain = 63.520

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f0fdc8bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.383 ; gain = 63.520

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f0fdc8bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.383 ; gain = 63.520
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2285caecb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.344 ; gain = 125.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.232 | TNS=-191.236| WHS=-1.951 | THS=-91.997|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2dfdce622

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.344 ; gain = 125.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.232 | TNS=-191.219| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2480c1034

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.344 ; gain = 125.480

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000304652 %
  Global Horizontal Routing Utilization  = 0.000213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2071
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2070
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ce67ac60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2291.324 ; gain = 140.461

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ce67ac60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2291.324 ; gain = 140.461

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 3492b9784

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2291.324 ; gain = 140.461
Phase 3 Initial Routing | Checksum: 3492b9784

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2291.324 ; gain = 140.461
INFO: [Route 35-580] Design has 36 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+====================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                |
+====================+====================+====================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | FSM_sequential_main_state_reg[2]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | FSM_sequential_main_state_reg[1]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | FSM_sequential_main_state_reg[0]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rx_sample_counter_reg[26]/CE       |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rx_sample_counter_reg[0]/CE        |
+--------------------+--------------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.553 | TNS=-270.444| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2382c0840

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2291.324 ; gain = 140.461
Phase 4 Rip-up And Reroute | Checksum: 2382c0840

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2291.324 ; gain = 140.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2863d1635

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2291.324 ; gain = 140.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.446 | TNS=-270.158| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26c05adcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26c05adcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191
Phase 5 Delay and Skew Optimization | Checksum: 26c05adcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e62003ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.446 | TNS=-269.148| WHS=-0.685 | THS=-5.811 |

Phase 6.1 Hold Fix Iter | Checksum: 1d271ce28

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 1989b2f92

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191
WARNING: [Route 35-468] The router encountered 19 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	FSM_sequential_main_state[2]_i_2/I0
	rx_sample_counter[32]_i_1/I0
	FSM_sequential_main_state[1]_i_2/I1
	adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2/I1
	rx_sample_counter_reg[10]/CE
	rx_sample_counter_reg[12]/CE
	rx_sample_counter_reg[13]/CE
	rx_sample_counter_reg[14]/CE
	rx_sample_counter_reg[11]/CE
	rx_sample_counter_reg[17]/CE
	.. and 9 more pins.

Phase 6 Post Hold Fix | Checksum: 1989b2f92

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.460939 %
  Global Horizontal Routing Utilization  = 0.390878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1989b2f92

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1989b2f92

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196d21161

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f746bc58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.446 | TNS=-310.099| WHS=0.071  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f746bc58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 104b726c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191
Ending Routing Task | Checksum: 104b726c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2292.055 ; gain = 141.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 32 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.055 ; gain = 141.191
INFO: [runtcl-4] Executing : report_drc -file xem7320_adc_drc_routed.rpt -pb xem7320_adc_drc_routed.pb -rpx xem7320_adc_drc_routed.rpx
Command: report_drc -file xem7320_adc_drc_routed.rpt -pb xem7320_adc_drc_routed.pb -rpx xem7320_adc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xem7320_adc_methodology_drc_routed.rpt -pb xem7320_adc_methodology_drc_routed.pb -rpx xem7320_adc_methodology_drc_routed.rpx
Command: report_methodology -file xem7320_adc_methodology_drc_routed.rpt -pb xem7320_adc_methodology_drc_routed.pb -rpx xem7320_adc_methodology_drc_routed.rpx
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file xem7320_adc_power_routed.rpt -pb xem7320_adc_power_summary_routed.pb -rpx xem7320_adc_power_routed.rpx
Command: report_power -file xem7320_adc_power_routed.rpt -pb xem7320_adc_power_summary_routed.pb -rpx xem7320_adc_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:79]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/gateware/xem7320-ltc2264-12.xdc:80]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
206 Infos, 36 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file xem7320_adc_route_status.rpt -pb xem7320_adc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file xem7320_adc_timing_summary_routed.rpt -pb xem7320_adc_timing_summary_routed.pb -rpx xem7320_adc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xem7320_adc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xem7320_adc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xem7320_adc_bus_skew_routed.rpt -pb xem7320_adc_bus_skew_routed.pb -rpx xem7320_adc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2292.055 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2292.055 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.055 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2292.055 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2292.055 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2292.055 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2292.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2023/Single_Tx_Rx_System/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.runs/impl_1/xem7320_adc_routed.dcp' has been generated.
Command: write_bitstream -force xem7320_adc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: adc_impl/adc_frame_impl/adc_serdes0: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: adc_impl/adc_phy1_impl/adc_serdes0: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: adc_impl/adc_phy1_impl/adc_serdes1: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: adc_impl/adc_phy2_impl/adc_serdes0: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: adc_impl/adc_phy2_impl/adc_serdes1: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: adc_impl/adc_frame_impl/adc_serdes0: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: adc_impl/adc_phy1_impl/adc_serdes0: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: adc_impl/adc_phy1_impl/adc_serdes1: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: adc_impl/adc_phy2_impl/adc_serdes0: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: adc_impl/adc_phy2_impl/adc_serdes1: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (okHI/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (okHI/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[10] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[11] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[12] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[13] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[5] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[6] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[7] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[8] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[9] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[10] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[11] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[12] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[13] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[5] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[6] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[7] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[8] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[9] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, and fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 22783360 bits.
Writing bitstream ./xem7320_adc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2691.633 ; gain = 399.578
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 00:17:26 2023...
