Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 15 16:39:26 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                 7911        0.038        0.000                      0                 7911        4.020        0.000                       0                  3288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.090        0.000                      0                 7911        0.038        0.000                      0                 7911        4.020        0.000                       0                  3288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 screen/collision/currRow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 5.040ns (51.404%)  route 4.765ns (48.596%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.640     5.402    screen/collision/clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  screen/collision/currRow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     5.858 f  screen/collision/currRow_reg[0]/Q
                         net (fo=12, routed)          0.515     6.373    screen/collision/currRow_reg_n_0_[0]
    SLICE_X49Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  screen/collision/death_i_559/O
                         net (fo=1, routed)           0.520     7.017    screen/collision/p_0_in[0]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.597 r  screen/collision/death_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000     7.597    screen/collision/death_reg_i_527_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  screen/collision/death_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000     7.711    screen/collision/death_reg_i_484_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  screen/collision/death_reg_i_479/CO[3]
                         net (fo=1, routed)           0.009     7.834    screen/collision/death_reg_i_479_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.056 r  screen/collision/death_reg_i_383/O[0]
                         net (fo=3, routed)           0.555     8.611    collision/collisionY4[13]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.299     8.910 r  death_i_482/O
                         net (fo=1, routed)           0.000     8.910    screen/collision/death_reg_i_239_3[1]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  screen/collision/death_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000     9.460    screen/collision/death_reg_i_363_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  screen/collision/death_reg_i_249/O[1]
                         net (fo=2, routed)           0.648    10.442    collision/collisionY3[21]
    SLICE_X47Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.147 r  death_reg_i_143/CO[3]
                         net (fo=1, routed)           0.009    11.156    death_reg_i_143_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.490 f  death_reg_i_142/O[1]
                         net (fo=4, routed)           0.674    12.164    screen/collision/collisionY2[16]
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.303    12.467 r  screen/collision/death_i_53/O
                         net (fo=1, routed)           0.000    12.467    screen/outMaster/death_i_3_5[1]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.000 f  screen/outMaster/death_reg_i_10/CO[3]
                         net (fo=1, routed)           1.057    14.057    screen/outMaster/collision/collisionY12_in
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124    14.181 f  screen/outMaster/death_i_3/O
                         net (fo=2, routed)           0.164    14.344    screen/collision/death_reg_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.468 r  screen/collision/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.615    15.083    screen/collision/FSM_sequential_state[0]_i_2_n_0
    SLICE_X46Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.207 r  screen/collision/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.207    screen/collision/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X46Y21         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.479    14.962    screen/collision/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.294    15.256    
                         clock uncertainty           -0.035    15.220    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.077    15.297    screen/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.518ns (5.696%)  route 8.577ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.796     5.558    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y8          FDRE                                         r  screen/sDesigner/vAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y8          FDRE (Prop_fdre_C_Q)         0.518     6.076 r  screen/sDesigner/vAddr_reg[13]/Q
                         net (fo=80, routed)          8.577    14.653    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.613    15.096    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.389    
                         clock uncertainty           -0.035    15.354    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.788    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 3.999ns (42.759%)  route 5.353ns (57.241%))
  Logic Levels:           8  (LUT4=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.949     5.712    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.166 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.074    10.239    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[62].ram.ram_doutb[7]
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.363 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    10.363    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    10.572 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8/O
                         net (fo=1, routed)           1.140    11.712    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I1_O)        0.297    12.009 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.009    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X52Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    12.254 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.869    13.123    screen/outMaster/doutb[10]
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.298    13.421 r  screen/outMaster/r[1]_i_4/O
                         net (fo=1, routed)           0.263    13.684    screen/outMaster/r[1]_i_4_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.808 f  screen/outMaster/r[1]_i_3/O
                         net (fo=6, routed)           0.554    14.362    screen/outMaster/r[1]_i_3_n_0
    SLICE_X55Y48         LUT4 (Prop_lut4_I0_O)        0.124    14.486 r  screen/outMaster/r[0]_i_2/O
                         net (fo=1, routed)           0.455    14.940    screen/outMaster/r[0]_i_2_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.064 r  screen/outMaster/r[0]_i_1/O
                         net (fo=1, routed)           0.000    15.064    screen/outMaster/r[0]_i_1_n_0
    SLICE_X55Y49         FDSE                                         r  screen/outMaster/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.551    15.034    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  screen/outMaster/r_reg[0]/C
                         clock pessimism              0.280    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y49         FDSE (Setup_fdse_C_D)        0.031    15.309    screen/outMaster/r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 0.518ns (5.826%)  route 8.373ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.796     5.558    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y8          FDRE                                         r  screen/sDesigner/vAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y8          FDRE (Prop_fdre_C_Q)         0.518     6.076 r  screen/sDesigner/vAddr_reg[13]/Q
                         net (fo=80, routed)          8.373    14.449    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.525    15.008    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.294    15.301    
                         clock uncertainty           -0.035    15.266    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.700    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.456ns (5.203%)  route 8.308ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.795     5.557    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X91Y10         FDRE                                         r  screen/sDesigner/vData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.456     6.013 r  screen/sDesigner/vData_reg[8]/Q
                         net (fo=57, routed)          8.308    14.321    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.621    15.104    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.397    
                         clock uncertainty           -0.035    15.362    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.625    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 0.518ns (5.917%)  route 8.236ns (94.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.795     5.557    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y10         FDSE                                         r  screen/sDesigner/vData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDSE (Prop_fdse_C_Q)         0.518     6.075 r  screen/sDesigner/vData_reg[9]/Q
                         net (fo=57, routed)          8.236    14.312    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.615    15.098    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.391    
                         clock uncertainty           -0.035    15.356    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.619    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.456ns (5.271%)  route 8.195ns (94.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.795     5.557    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X91Y10         FDRE                                         r  screen/sDesigner/vData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.456     6.013 r  screen/sDesigner/vData_reg[8]/Q
                         net (fo=57, routed)          8.195    14.208    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y6          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.528    15.011    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.304    
                         clock uncertainty           -0.035    15.269    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.532    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 0.456ns (5.236%)  route 8.252ns (94.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.795     5.557    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X91Y10         FDRE                                         r  screen/sDesigner/vData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.456     6.013 r  screen/sDesigner/vData_reg[8]/Q
                         net (fo=57, routed)          8.252    14.266    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y5          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.606    15.089    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.382    
                         clock uncertainty           -0.035    15.347    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.610    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 0.518ns (6.005%)  route 8.108ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.795     5.557    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y10         FDSE                                         r  screen/sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDSE (Prop_fdse_C_Q)         0.518     6.075 r  screen/sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.108    14.183    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.532    15.015    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.308    
                         clock uncertainty           -0.035    15.273    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.536    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 0.478ns (5.563%)  route 8.115ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.796     5.558    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y7          FDRE                                         r  screen/sDesigner/vAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y7          FDRE (Prop_fdre_C_Q)         0.478     6.036 r  screen/sDesigner/vAddr_reg[9]/Q
                         net (fo=80, routed)          8.115    14.152    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y11         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.523    15.006    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.286    
                         clock uncertainty           -0.035    15.250    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.738    14.512    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.900%)  route 0.202ns (52.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.558     1.505    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X49Y8          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.202     1.848    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/p_2_in[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/result_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.893    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND_n_52
    SLICE_X52Y9          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.822     2.016    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X52Y9          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[11]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.091     1.855    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.251ns (61.172%)  route 0.159ns (38.828%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.555     1.502    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X53Y8          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.159     1.802    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT_n_52
    SLICE_X49Y8          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.847    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/neg_mant_pza[12]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.912 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.912    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/D[12]
    SLICE_X49Y8          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.826     2.020    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X49Y8          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.105     1.873    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.903%)  route 0.238ns (56.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.559     1.506    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X49Y5          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.238     1.884    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/p_2_in[1]
    SLICE_X50Y6          LUT4 (Prop_lut4_I0_O)        0.045     1.929 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/result_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND_n_62
    SLICE_X50Y6          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.823     2.017    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X50Y6          FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.120     1.885    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.376%)  route 0.253ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.579     1.526    screen/dStruct/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  screen/dStruct/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  screen/dStruct/data_reg[17]/Q
                         net (fo=2, routed)           0.253     1.942    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.881     2.076    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.595    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.891    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.302%)  route 0.253ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.579     1.526    screen/dStruct/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  screen/dStruct/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  screen/dStruct/data_reg[16]/Q
                         net (fo=2, routed)           0.253     1.943    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.881     2.076    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.595    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.891    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.665%)  route 0.150ns (35.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.552     1.499    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=1, routed)           0.150     1.813    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT_n_24
    SLICE_X49Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.858    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/neg_mant_pza[40]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.923 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.923    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/D[40]
    SLICE_X49Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.821     2.015    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X49Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.105     1.868    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.549%)  route 0.261ns (61.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.579     1.526    screen/dStruct/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  screen/dStruct/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  screen/dStruct/data_reg[11]/Q
                         net (fo=2, routed)           0.261     1.951    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.881     2.076    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.595    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.891    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 movement/mover/remainData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.588     1.535    movement/mover/clk_IBUF_BUFG
    SLICE_X27Y8          FDRE                                         r  movement/mover/remainData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  movement/mover/remainData_reg[15]/Q
                         net (fo=2, routed)           0.119     1.795    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/s_axis_c_tdata[15]
    SLICE_X26Y7          SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.856     2.050    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/aclk
    SLICE_X26Y7          SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/CLK
                         clock pessimism             -0.499     1.551    
    SLICE_X26Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.734    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.870%)  route 0.258ns (58.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.557     1.504    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X47Y12         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=4, routed)           0.258     1.903    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_2
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.948 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=1, routed)           0.000     1.948    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[50]
    SLICE_X50Y14         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.818     2.012    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y14         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     1.881    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 screen/outMaster/startAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.274ns (59.573%)  route 0.186ns (40.427%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.552     1.499    screen/outMaster/clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  screen/outMaster/startAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  screen/outMaster/startAddr_reg[10]/Q
                         net (fo=3, routed)           0.186     1.849    screen/outMaster/startAddr_reg_n_0_[10]
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.894 r  screen/outMaster/address[11]_i_3/O
                         net (fo=1, routed)           0.000     1.894    screen/outMaster/address[11]_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.959 r  screen/outMaster/address_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    screen/outMaster/address0_in[10]
    SLICE_X50Y30         FDRE                                         r  screen/outMaster/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.813     2.007    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  screen/outMaster/address_reg[10]/C
                         clock pessimism             -0.252     1.755    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.889    screen/outMaster/address_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y1   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y1   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y5   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y5   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y22  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y22  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y22  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y22  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y30  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/h_rn_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 4.617ns (37.442%)  route 7.714ns (62.558%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[30]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/h_rn_reg[30]/Q
                         net (fo=2, routed)           0.875     1.331    screen/vga/h_rn[30]
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.455 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.822     2.277    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.401 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.811     3.212    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.336 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.643     3.979    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.817     4.921    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124     5.045 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.746     8.790    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    12.331 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.331    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.193ns  (logic 4.963ns (40.708%)  route 7.229ns (59.292%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[30]/C
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[30]/Q
                         net (fo=2, routed)           0.869     1.325    screen/vga/v_rn_reg_n_0_[30]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124     1.449 r  screen/vga/vsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.433     1.882    screen/vga/vsync_OBUF_inst_i_7_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I3_O)        0.124     2.006 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.727     2.734    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.150     2.884 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.552     4.436    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X54Y34         LUT3 (Prop_lut3_I0_O)        0.352     4.788 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.648     8.435    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.757    12.193 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.193    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.275ns (46.400%)  route 4.938ns (53.600%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           4.938     5.699    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.213 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.213    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 4.291ns (46.798%)  route 4.878ns (53.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[3]/G
    SLICE_X29Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  movement/atan/thresholds_reg[3]/Q
                         net (fo=1, routed)           4.878     5.639    thresholds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     9.169 r  thresholds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.169    thresholds[3]
    U21                                                               r  thresholds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 4.283ns (46.853%)  route 4.859ns (53.147%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X31Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           4.859     5.620    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.142 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.142    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 4.292ns (51.871%)  route 3.983ns (48.129%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           3.983     4.744    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.275 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.275    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.179ns (53.220%)  route 3.673ns (46.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE                         0.000     0.000 r  screen/vga/red_reg[3]/C
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  screen/vga/red_reg[3]/Q
                         net (fo=1, routed)           3.673     4.151    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.701     7.852 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.852    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 4.055ns (52.641%)  route 3.648ns (47.359%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE                         0.000     0.000 r  screen/vga/blue_reg[3]/C
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/blue_reg[3]/Q
                         net (fo=1, routed)           3.648     4.166    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     7.702 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.702    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.065ns (52.800%)  route 3.634ns (47.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE                         0.000     0.000 r  screen/vga/green_reg[3]/C
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/green_reg[3]/Q
                         net (fo=1, routed)           3.634     4.152    green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547     7.699 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.699    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.050ns (52.765%)  route 3.626ns (47.235%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE                         0.000     0.000 r  screen/vga/blue_reg[0]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.626     4.144    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.676 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.676    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[5]/C
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[5]/Q
                         net (fo=7, routed)           0.099     0.240    screen/vga/v_rn_reg_n_0_[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  screen/vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    screen/vga/v_rn[0]_i_1_n_0
    SLICE_X49Y35         FDRE                                         r  screen/vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    screen/vga/h_rn[28]
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  screen/vga/h_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    screen/vga/p_1_in[28]
    SLICE_X53Y37         FDRE                                         r  screen/vga/h_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[12]/C
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[12]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[12]
    SLICE_X53Y33         FDRE                                         r  screen/vga/h_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[16]/C
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[16]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[16]
    SLICE_X53Y34         FDRE                                         r  screen/vga/h_rn_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[4]/C
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[4]/Q
                         net (fo=4, routed)           0.120     0.261    screen/vga/h_rn[4]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[4]
    SLICE_X53Y31         FDRE                                         r  screen/vga/h_rn_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[24]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[24]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[24]
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[24]
    SLICE_X53Y36         FDRE                                         r  screen/vga/h_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[15]/C
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[15]/Q
                         net (fo=3, routed)           0.121     0.262    screen/vga/h_rn[15]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  screen/vga/h_rn_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[15]
    SLICE_X53Y34         FDRE                                         r  screen/vga/h_rn_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[19]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[19]/Q
                         net (fo=2, routed)           0.121     0.262    screen/vga/h_rn[19]
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  screen/vga/h_rn_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[19]
    SLICE_X53Y35         FDRE                                         r  screen/vga/h_rn_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[21]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[21]/Q
                         net (fo=3, routed)           0.117     0.258    screen/vga/h_rn[21]
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  screen/vga/h_rn_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[21]
    SLICE_X53Y36         FDRE                                         r  screen/vga/h_rn_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[25]/C
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[25]/Q
                         net (fo=3, routed)           0.117     0.258    screen/vga/h_rn[25]
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  screen/vga/h_rn_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[25]
    SLICE_X53Y37         FDRE                                         r  screen/vga/h_rn_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 2.015ns (30.088%)  route 4.682ns (69.912%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.712 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    movement/atan/minusOp_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.046 r  movement/atan/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.695    10.741    movement/atan/minusOp_carry__0_n_6
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.303    11.044 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           1.141    12.185    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X34Y18         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 1.710ns (26.207%)  route 4.815ns (73.793%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.742 r  movement/atan/minusOp_carry/O[2]
                         net (fo=1, routed)           1.087    10.829    movement/atan/minusOp_carry_n_5
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.302    11.131 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.882    12.013    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X34Y18         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 1.919ns (29.604%)  route 4.563ns (70.396%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.712 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    movement/atan/minusOp_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.951 r  movement/atan/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.947    10.898    movement/atan/minusOp_carry__0_n_5
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.302    11.200 r  movement/atan/angle_reg[7]_i_1/O
                         net (fo=1, routed)           0.770    11.971    movement/atan/angle_reg[7]_i_1_n_0
    SLICE_X35Y18         LDCE                                         r  movement/atan/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 4.087ns (65.131%)  route 2.188ns (34.869%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.828     5.590    movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDPE                                         r  movement/mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.518     6.108 f  movement/mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.188     8.296    mosi_TRI
    V10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    11.865 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.865    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.182ns (65.921%)  route 2.162ns (34.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.746     5.508    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X9Y34          FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDPE (Prop_fdpe_C_Q)         0.456     5.964 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.162     8.127    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.853 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.853    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.774ns (28.430%)  route 4.466ns (71.570%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.802 r  movement/atan/minusOp_carry/O[3]
                         net (fo=1, routed)           0.585    10.387    movement/atan/minusOp_carry_n_4
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.306    10.693 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           1.035    11.728    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 4.094ns (68.016%)  route 1.925ns (31.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.828     5.590    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.046 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           1.925     7.971    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    11.609 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.609    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 1.358ns (23.084%)  route 4.525ns (76.916%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.389 r  movement/atan/minusOp_carry/O[1]
                         net (fo=1, routed)           0.586     9.975    movement/atan/minusOp_carry_n_6
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.303    10.278 r  movement/atan/angle_reg[2]_i_1/O
                         net (fo=1, routed)           1.094    11.371    movement/atan/angle_reg[2]_i_1_n_0
    SLICE_X34Y18         LDCE                                         r  movement/atan/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.579ns  (logic 1.899ns (34.039%)  route 3.680ns (65.961%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=7, routed)           0.841     6.786    movement/atan/buffer_angle[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.974     7.883    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           1.031     9.038    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.162    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.712 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    movement/atan/minusOp_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.934 r  movement/atan/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.834    10.768    movement/atan/minusOp_carry__0_n_7
    SLICE_X31Y22         LUT5 (Prop_lut5_I4_O)        0.299    11.067 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.067    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X31Y22         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.922ns  (logic 1.245ns (25.295%)  route 3.677ns (74.705%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.726     5.488    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y26         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=10, routed)          1.410     7.354    movement/atan/buffer_angle[2]
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           0.656     8.134    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.258 r  movement/atan/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     8.258    movement/atan/minusOp_carry_i_5_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.505 r  movement/atan/minusOp_carry/O[0]
                         net (fo=1, routed)           0.606     9.111    movement/atan/minusOp_carry_n_7
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.294     9.405 r  movement/atan/angle_reg[1]_i_1/O
                         net (fo=1, routed)           1.005    10.410    movement/atan/angle_reg[1]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  movement/atan/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.577     1.524    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  screen/outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  screen/outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.169     1.834    screen/vga/b[2]
    SLICE_X56Y37         FDRE                                         r  screen/vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.916%)  route 0.252ns (64.084%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y47         FDSE                                         r  screen/outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  screen/outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.252     1.921    screen/vga/r[1]
    SLICE_X56Y39         FDRE                                         r  screen/vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.141ns (32.908%)  route 0.287ns (67.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y40         FDSE                                         r  screen/outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  screen/outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.287     1.930    screen/vga/b[3]
    SLICE_X54Y37         FDRE                                         r  screen/vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.356%)  route 0.295ns (67.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X52Y40         FDSE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.295     1.938    screen/vga/r[2]
    SLICE_X54Y37         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.043%)  route 0.273ns (65.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  screen/outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  screen/outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.273     1.942    screen/vga/r[0]
    SLICE_X56Y39         FDRE                                         r  screen/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.164ns (33.231%)  route 0.330ns (66.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  screen/outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  screen/outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.330     1.995    screen/vga/green_reg[3]_0[3]
    SLICE_X54Y37         FDRE                                         r  screen/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.164ns (33.108%)  route 0.331ns (66.892%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  screen/outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  screen/outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.331     1.997    screen/vga/r[3]
    SLICE_X54Y37         FDRE                                         r  screen/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.141ns (29.962%)  route 0.330ns (70.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  screen/outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  screen/outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.330     1.998    screen/vga/green_reg[3]_0[1]
    SLICE_X56Y37         FDRE                                         r  screen/vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.141ns (28.018%)  route 0.362ns (71.982%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  screen/outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  screen/outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.362     2.031    screen/vga/b[1]
    SLICE_X56Y34         FDRE                                         r  screen/vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.141ns (25.312%)  route 0.416ns (74.688%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        0.557     1.504    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  screen/outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  screen/outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.416     2.061    screen/vga/green_reg[3]_0[0]
    SLICE_X54Y37         FDRE                                         r  screen/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           550 Endpoints
Min Delay           550 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.354ns  (logic 1.106ns (9.745%)  route 10.248ns (90.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.228    11.354    movement/accelerometer/spi_master/reset
    SLICE_X21Y32         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.568     5.051    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 1.106ns (9.865%)  route 10.109ns (90.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.089    11.216    movement/accelerometer/AR[0]
    SLICE_X20Y31         FDCE                                         f  movement/accelerometer/acceleration_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  movement/accelerometer/acceleration_x_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 1.106ns (9.865%)  route 10.109ns (90.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.089    11.216    movement/accelerometer/AR[0]
    SLICE_X20Y31         FDCE                                         f  movement/accelerometer/acceleration_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  movement/accelerometer/acceleration_x_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 1.106ns (9.865%)  route 10.109ns (90.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.020     8.974    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.152     9.126 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.089    11.216    movement/accelerometer/AR[0]
    SLICE_X20Y31         FDCE                                         f  movement/accelerometer/acceleration_y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  movement/accelerometer/acceleration_y_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3287, routed)        1.841     5.603    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y3           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





