<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Finite State Machines · VerilogWriter Document</title><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.045/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.24/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="index.html">VerilogWriter Document</a></span></div><form class="docs-search" action="search.html"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li><a class="tocitem" href="index.html">Introduction</a></li><li><a class="tocitem" href="qstart.html">Quick Start</a></li><li><a class="tocitem" href="types.html">Basic Types</a></li><li><a class="tocitem" href="inference.html">Basic Automation</a></li><li class="is-active"><a class="tocitem" href="fsm.html">Finite State Machines</a><ul class="internal"><li><a class="tocitem" href="#Procedure-of-Designing-a-FSM"><span>Procedure of Designing a FSM</span></a></li><li><a class="tocitem" href="#Struct-FSM-Description"><span>Struct FSM Description</span></a></li></ul></li><li><a class="tocitem" href="reference.html">Reference</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href="fsm.html">Finite State Machines</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href="fsm.html">Finite State Machines</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/master/docs/src/fsm.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="Finite-State-Machine"><a class="docs-heading-anchor" href="#Finite-State-Machine">Finite State Machine</a><a id="Finite-State-Machine-1"></a><a class="docs-heading-anchor-permalink" href="#Finite-State-Machine" title="Permalink"></a></h1><p>We offer here an easy way to construct a Finite State Machine (FSM). </p><p>Finite State Machine is a common structure used in a hardware design. Offering a simple method to construct a FSM may be useful.</p><h2 id="Procedure-of-Designing-a-FSM"><a class="docs-heading-anchor" href="#Procedure-of-Designing-a-FSM">Procedure of Designing a FSM</a><a id="Procedure-of-Designing-a-FSM-1"></a><a class="docs-heading-anchor-permalink" href="#Procedure-of-Designing-a-FSM" title="Permalink"></a></h2><h3 id="Construct-a-FSM"><a class="docs-heading-anchor" href="#Construct-a-FSM">Construct a FSM</a><a id="Construct-a-FSM-1"></a><a class="docs-heading-anchor-permalink" href="#Construct-a-FSM" title="Permalink"></a></h3><p>First construct a FSM defining name of states and the machine itself.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.@FSM" href="#VerilogWriter.@FSM"><code>VerilogWriter.@FSM</code></a> — <span class="docstring-category">Macro</span></header><section><div><pre><code class="language-julia hljs">@FSM(mname, states)</code></pre><p>Create <code>FSM</code> with variables of (machine itself / states) names.</p><p>With the macro there is no need to explicitly make a string object for  machine/state names.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; m = @FSM m1 (s1, s2); # same as &quot;@FSM(m1, (s1, s2))&quot;

julia&gt; vshow(m)
reg m1;

localparam s1 = 0;
localparam s2 = 1;

case (m1)
    s1: begin
        
    end
    s2: begin
        
    end
endcase
type: FSM</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L57-L85">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM-Tuple{Any, Vararg{String}}" href="#VerilogWriter.FSM-Tuple{Any, Vararg{String}}"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">FSM(name, state::String...)</code></pre><p>Create an FSM object with name <code>name</code>, whose states are <code>state...</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L31-L35">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM-Tuple{Any, Vector{String}}" href="#VerilogWriter.FSM-Tuple{Any, Vector{String}}"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">FSM(name, states::Vector{String})</code></pre><p>Create an FSM object with name <code>name</code>, whose states are <code>states</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L37-L41">source</a></section></article><h3 id="Add-Transition-Rules"><a class="docs-heading-anchor" href="#Add-Transition-Rules">Add Transition Rules</a><a id="Add-Transition-Rules-1"></a><a class="docs-heading-anchor-permalink" href="#Add-Transition-Rules" title="Permalink"></a></h3><p>Add a new rule with <code>transadd!</code>.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.transadd!" href="#VerilogWriter.transadd!"><code>VerilogWriter.transadd!</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">transadd!(x::FSM, cond::Wireexpr, newtrans::Pair{String, String})</code></pre><p>Add a new transition rule for the state machine <code>x</code>.</p><p>The new rule here is:</p><ul><li>The transition from state <code>newtrans[1]</code> to state <code>newtrans[2]</code></li><li>This transition occures when <code>cond</code> is true and the current state is <code>newtrans[1]</code></li></ul><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; fsm = @FSM nstate (uno, dos, tres); # create a FSM

julia&gt; transadd!(fsm, (@wireexpr b1 == b2), @tstate uno =&gt; dos); # transition from &quot;uno&quot; to &quot;dos&quot; when &quot;b1 == b2&quot;

julia&gt; vshow(fsmconv(Case, fsm));
case (nstate)
    uno: begin
        if ((b1 == b2)) begin
            nstate &lt;= dos;
        end
    end
    dos: begin
        
    end
    tres: begin
        
    end
endcase
type: Case</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L133-L164">source</a></section><section><div><pre><code class="nohighlight hljs">transadd!(x::FSM, rules::Vector{Tuple{Wireexpr, Pair{String, String}}})</code></pre><p>Add muliple rules to <code>x</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L181-L185">source</a></section></article><p>As shown above <code>cond</code> is the condition to be true when the transition occurs, and as <code>newtrans</code> argument you assign a <code>Pair</code> object of strings, <code>&quot;srcstate&quot; =&gt; &quot;deststate&quot;</code>. You may instead call macro <code>@tstate srcstate =&gt; deststate</code>.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.@tstate" href="#VerilogWriter.@tstate"><code>VerilogWriter.@tstate</code></a> — <span class="docstring-category">Macro</span></header><section><div><pre><code class="language-julia hljs">@tstate(arg)</code></pre><p>Helper macro for argument in <code>transadd!</code>. </p><p>Convert a pair of variables to a pair of strings.</p><pre><code class="language-julia-repl hljs">julia&gt; @tstate a =&gt; b
&quot;a&quot; =&gt; &quot;b&quot;

julia&gt; m = @FSM machine s1, s2;

julia&gt; transadd!(m, (@wireexpr b), @tstate s1 =&gt; s2);

julia&gt; vshow(m)
reg machine;

localparam s1 = 0;
localparam s2 = 1;

case (machine)
    s1: begin
        if (b) begin
            machine &lt;= s2;
        end
    end
    s2: begin
        
    end
endcase
type: FSM</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L92-L124">source</a></section></article><h3 id="Generate-Condition-to-be-True-when-Transition-Occurs"><a class="docs-heading-anchor" href="#Generate-Condition-to-be-True-when-Transition-Occurs">Generate Condition to be True when Transition Occurs</a><a id="Generate-Condition-to-be-True-when-Transition-Occurs-1"></a><a class="docs-heading-anchor-permalink" href="#Generate-Condition-to-be-True-when-Transition-Occurs" title="Permalink"></a></h3><p>After adding transition rules you may generate <code>wireexpr</code> which would be true only when the transition occurs.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.transcond" href="#VerilogWriter.transcond"><code>VerilogWriter.transcond</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">transcond(m::FSM, states::Pair{String, String})</code></pre><p>Get the <code>wireexpr</code> whose value should be <code>true</code> iff the state of  the FSM changes from <code>states[1]</code> to <code>states[2]</code>.</p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; m = @FSM fsm s1, s2, s3; transadd!(m, (@wireexpr b1 == TCOND), @tstate s1=&gt;s2); vshow(fsmconv(Case, m));
case (fsm)
    s1: begin
        if ((b1 == TCOND)) begin
            fsm &lt;= s2;
        end
    end
    s2: begin
        
    end
    s3: begin
        
    end
endcase
type: Case

julia&gt; t = transcond(m, @tstate s1 =&gt; s2); vshow(t);
((fsm == s1) &amp;&amp; (b1 == TCOND))
type: Wireexpr

julia&gt; t = transcond(m, @tstate s2 =&gt; s1);
ERROR: transition rule not registered for &quot;s2&quot; =&gt; &quot;s1&quot;.</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L193-L224">source</a></section></article><h3 id="Convert-from-FSM-to-Verilog-Codes"><a class="docs-heading-anchor" href="#Convert-from-FSM-to-Verilog-Codes">Convert from FSM to Verilog Codes</a><a id="Convert-from-FSM-to-Verilog-Codes-1"></a><a class="docs-heading-anchor-permalink" href="#Convert-from-FSM-to-Verilog-Codes" title="Permalink"></a></h3><p>We offer methods to generate several components in verilog, which compose FSM structure.</p><p>They are </p><ul><li>A <code>case</code> statement for transition between states</li><li><code>reg</code> declaration that holds the current state information.</li><li><code>localparams</code> each of which represents one state in the FSM.</li></ul><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.fsmconv" href="#VerilogWriter.fsmconv"><code>VerilogWriter.fsmconv</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">fsmconv(::Type{Case}, x::FSM)</code></pre><p>Convert <code>FSM</code> object into <code>Case</code> object.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L242-L246">source</a></section><section><div><pre><code class="nohighlight hljs">fsmconv(::Type{Case}, x::FSM, atype::Atype)</code></pre><p>Accept as an argument <code>atype</code> to be used in assignments inside  a case statement. Defaults to <code>ff</code> in the method <code>fsmconv(::Type{Case}, x::FSM)</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L251-L256">source</a></section><section><div><pre><code class="nohighlight hljs">fsmconv(::Type{Ifcontent}, x::FSM)</code></pre><p>Convert <code>FSM</code> logic to <code>Ifcontent</code> object.</p><p>When <code>vshow(fsmconv(Ifcontent, x))</code> is evaluated one  case block will be the only output.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L276-L283">source</a></section><section><div><pre><code class="nohighlight hljs">fsmconv(::Type{Onedecl}, x::FSM)</code></pre><p>Generate one <code>reg</code> declaration in verilog that holds the state value at the time.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L292-L296">source</a></section><section><div><pre><code class="nohighlight hljs">fsmconv(::Type{Decls}, x::FSM)</code></pre><p>Generate <code>Decls</code> object from <code>x</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L303-L307">source</a></section><section><div><pre><code class="nohighlight hljs">fsmconv(::Type{Localparams}, x::FSM)</code></pre><p>Generate localparams that declare the value which corresponds to each state.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L312-L316">source</a></section></article><p><code>vpush!</code> is available to push all information above to a <code>Vmodule</code> object. You may also prewiew all of these with <code>vshow(x::FSM)</code>.</p><h2 id="Struct-FSM-Description"><a class="docs-heading-anchor" href="#Struct-FSM-Description">Struct FSM Description</a><a id="Struct-FSM-Description-1"></a><a class="docs-heading-anchor-permalink" href="#Struct-FSM-Description" title="Permalink"></a></h2><pre class="documenter-example-output"><code class="nohighlight hljs ansi">FSM(name::String, states::Vector{String}, transcond::Matrix{Wireexpr}, transvalid::Matrix{Bool})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM" href="#VerilogWriter.FSM"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Struct for a Finite State Machine, not the Flying Spaghetti Monster.</p><p>Each column of matrices corresponds to the source state, and row for  the destination state. Not supposed to directly edit the content of matrices without using handlers.</p><pre><code class="nohighlight hljs">[
    false false 
    true  false
]</code></pre><p>in <code>transvalid</code> means transition from the 1st state to  the 2nd state is provided.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/fsm.jl#L1-L16">source</a></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="inference.html">« Basic Automation</a><a class="docs-footer-nextpage" href="reference.html">Reference »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.22 on <span class="colophon-date" title="Sunday 2 July 2023 12:02">Sunday 2 July 2023</span>. Using Julia version 1.7.2.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
