Analysis & Elaboration report for non_pipelined_processor_quartus
Sat Oct 05 21:46:33 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |processor_tb
  5. Parameter Settings for User Entity Instance: pc:pc_inst
  6. Parameter Settings for User Entity Instance: adder:adder_inst1
  7. Parameter Settings for User Entity Instance: data_memory:data_memory_inst
  8. Parameter Settings for User Entity Instance: register_file:register_file_inst
  9. Parameter Settings for User Entity Instance: extend:extend_inst
 10. Parameter Settings for User Entity Instance: alu:alu_inst
 11. Parameter Settings for User Entity Instance: imem:imem_inst
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "imem:imem_inst"
 14. Port Connectivity Checks: "alu:alu_inst"
 15. Port Connectivity Checks: "register_file:register_file_inst"
 16. Port Connectivity Checks: "data_memory:data_memory_inst"
 17. Port Connectivity Checks: "adder:adder_inst1"
 18. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Oct 05 21:46:33 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; non_pipelined_processor_quartus            ;
; Top-level Entity Name              ; processor_tb                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor_tb ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:pc_inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_BUS_WIDTH ; 32    ; Signed Integer                                   ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:register_file_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; ADDR_BUS_WIDTH ; 5     ; Signed Integer                                       ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extend:extend_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_BUS_WIDTH ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:imem_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; ADDR_BUS_WIDTH ; 16    ; Signed Integer                     ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                   ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+
; Option                                                                     ; Setting            ; Default Value                   ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                                 ;
; Top-level entity name                                                      ; processor_tb       ; non_pipelined_processor_quartus ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX                   ;
; Use smart compilation                                                      ; Off                ; Off                             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                              ;
; Enable compact report table                                                ; Off                ; Off                             ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                            ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                             ;
; Preserve fewer node names                                                  ; On                 ; On                              ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001                    ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                       ;
; State Machine Processing                                                   ; Auto               ; Auto                            ;
; Safe State Machine                                                         ; Off                ; Off                             ;
; Extract Verilog State Machines                                             ; On                 ; On                              ;
; Extract VHDL State Machines                                                ; On                 ; On                              ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                             ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                            ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                              ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                              ;
; Parallel Synthesis                                                         ; On                 ; On                              ;
; DSP Block Balancing                                                        ; Auto               ; Auto                            ;
; NOT Gate Push-Back                                                         ; On                 ; On                              ;
; Power-Up Don't Care                                                        ; On                 ; On                              ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                             ;
; Remove Duplicate Registers                                                 ; On                 ; On                              ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                             ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                             ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                             ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                             ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                             ;
; Ignore SOFT Buffers                                                        ; On                 ; On                              ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                             ;
; Optimization Technique                                                     ; Balanced           ; Balanced                        ;
; Carry Chain Length                                                         ; 70                 ; 70                              ;
; Auto Carry Chains                                                          ; On                 ; On                              ;
; Auto Open-Drain Pins                                                       ; On                 ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                             ;
; Auto ROM Replacement                                                       ; On                 ; On                              ;
; Auto RAM Replacement                                                       ; On                 ; On                              ;
; Auto DSP Block Replacement                                                 ; On                 ; On                              ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                            ;
; Auto Clock Enable Replacement                                              ; On                 ; On                              ;
; Strict RAM Replacement                                                     ; Off                ; Off                             ;
; Allow Synchronous Control Signals                                          ; On                 ; On                              ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                             ;
; Auto RAM Block Balancing                                                   ; On                 ; On                              ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                             ;
; Auto Resource Sharing                                                      ; Off                ; Off                             ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                             ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                             ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                             ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                              ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                             ;
; Timing-Driven Synthesis                                                    ; On                 ; On                              ;
; Report Parameter Settings                                                  ; On                 ; On                              ;
; Report Source Assignments                                                  ; On                 ; On                              ;
; Report Connectivity Checks                                                 ; On                 ; On                              ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                             ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                               ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation              ;
; HDL message level                                                          ; Level2             ; Level2                          ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                             ;
; Clock MUX Protection                                                       ; On                 ; On                              ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                             ;
; Block Design Naming                                                        ; Auto               ; Auto                            ;
; SDC constraint protection                                                  ; Off                ; Off                             ;
; Synthesis Effort                                                           ; Auto               ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                              ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                             ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                          ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                            ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                              ;
; Synthesis Seed                                                             ; 1                  ; 1                               ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imem:imem_inst"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rd[14..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "alu:alu_inst" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; alu_op ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:register_file_inst"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_data2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "data_memory:data_memory_inst" ;
+------------+-------+----------+--------------------------+
; Port       ; Type  ; Severity ; Details                  ;
+------------+-------+----------+--------------------------+
; write_data ; Input ; Info     ; Stuck at GND             ;
; write_en   ; Input ; Info     ; Stuck at GND             ;
+------------+-------+----------+--------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adder:adder_inst1" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; b[15..3] ; Input ; Info     ; Stuck at GND    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND    ;
; b[2]     ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Oct 05 21:46:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off non_pipelined_processor_quartus -c non_pipelined_processor_quartus --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb
Info (12021): Found 1 design units, including 1 entities, in source file pc_tb.v
    Info (12023): Found entity 1: pc_tb
Info (12127): Elaborating entity "processor_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at processor_tb.v(12): assignments to clk create a combinational loop
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_inst"
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_inst1"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory_inst"
Warning (10855): Verilog HDL warning at data_memory.v(43): initial value for variable mem should be constant
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file_inst"
Info (12128): Elaborating entity "extend" for hierarchy "extend:extend_inst"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst"
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem_inst"
Warning (10855): Verilog HDL warning at imem.sv(21): initial value for variable memory should be constant
Warning (10030): Net "memory" at imem.sv(16) has no driver or initial value, using a default initial value '0'
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Sat Oct 05 21:46:33 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


