
---------- Begin Simulation Statistics ----------
final_tick                                58855652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207093                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   330632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.48                       # Real time elapsed on the host
host_tick_rate                              812023283                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15010119                       # Number of instructions simulated
sim_ops                                      23964299                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058856                       # Number of seconds simulated
sim_ticks                                 58855652500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.771129                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920421                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365555                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295810                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28447                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       97739803                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.084954                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313255                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          251                       # TLB misses on write requests
system.cpu0.numCycles                       117711305                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19971502                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5010118                       # Number of instructions committed
system.cpu1.committedOps                      9454931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.494701                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3125940                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     790555                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2020                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4790020                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18266                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      101925735                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.042563                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1977589                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu1.numCycles                       117711225                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4457570     47.15%     47.17% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.17% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.21% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.11%     49.35% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.41%     50.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4653997     49.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9454931                       # Class of committed instruction
system.cpu1.tickCycles                       15785490                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1503024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3007108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1544440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1072                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3088946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1072                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1492158                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10866                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1492959                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1492958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4511191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4511191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4511191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191759424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191759424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191759424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1504084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1504084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1504084                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9549591000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7853788500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302145                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302145                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11043                       # number of overall misses
system.cpu0.icache.overall_misses::total        11043                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    361290000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    361290000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    361290000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    361290000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313188                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313188                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313188                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004774                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004774                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004774                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004774                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32716.653083                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32716.653083                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32716.653083                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32716.653083                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11027                       # number of writebacks
system.cpu0.icache.writebacks::total            11027                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11043                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11043                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11043                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11043                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    350247000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    350247000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    350247000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    350247000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004774                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004774                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004774                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004774                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31716.653083                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31716.653083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31716.653083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31716.653083                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11027                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    361290000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    361290000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004774                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004774                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32716.653083                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32716.653083                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11043                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11043                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    350247000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    350247000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31716.653083                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31716.653083                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313188                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11043                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           209.470977                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999764                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18516547                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18516547                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320265                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320265                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465587                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465587                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465587                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465587                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 101177958500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101177958500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 101177958500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101177958500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785852                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785852                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785852                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785852                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69035.791461                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69035.791461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69035.791461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69035.791461                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912960                       # number of writebacks
system.cpu0.dcache.writebacks::total           912960                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546004                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546004                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919583                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919583                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  80631884000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  80631884000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  80631884000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  80631884000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87683.095490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87683.095490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87683.095490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87683.095490                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919566                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    433528000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    433528000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46228.193645                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46228.193645                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    408097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    408097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 45128.552472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45128.552472                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824623                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824623                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456209                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456209                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 100744430500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 100744430500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69182.672611                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69182.672611                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  80223786500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  80223786500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88105.724625                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88105.724625                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239847                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919582                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960427                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206398                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206398                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1968660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1968660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1968660                       # number of overall hits
system.cpu1.icache.overall_hits::total        1968660                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8886                       # number of overall misses
system.cpu1.icache.overall_misses::total         8886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228127500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228127500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228127500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228127500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1977546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1977546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1977546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1977546                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004493                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25672.687373                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25672.687373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25672.687373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25672.687373                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu1.icache.writebacks::total             8870                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219241500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219241500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219241500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219241500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004493                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004493                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004493                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004493                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24672.687373                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24672.687373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24672.687373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24672.687373                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8870                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1968660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1968660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228127500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228127500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1977546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1977546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25672.687373                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25672.687373                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219241500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219241500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004493                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004493                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24672.687373                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24672.687373                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1977546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           222.546253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15829254                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15829254                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4374798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4374798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4374798                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4374798                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1191542                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1191542                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1191542                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1191542                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105916005500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105916005500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105916005500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105916005500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5566340                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5566340                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5566340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5566340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214062                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214062                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214062                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214062                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88889.863303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88889.863303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88889.863303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88889.863303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       591464                       # number of writebacks
system.cpu1.dcache.writebacks::total           591464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       586548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       586548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       586548                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       586548                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       604994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       604994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       604994                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       604994                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52547109500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52547109500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52547109500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52547109500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108688                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108688                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108688                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108688                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86855.587824                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86855.587824                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86855.587824                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86855.587824                       # average overall mshr miss latency
system.cpu1.dcache.replacements                604977                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       771614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         771614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    417852500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    417852500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       788018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       788018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25472.598147                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25472.598147                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    388811000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    388811000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020431                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020431                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24149.751553                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24149.751553                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3603184                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3603184                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1175138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1175138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105498153000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105498153000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4778322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4778322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245931                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245931                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89775.118327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89775.118327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       586244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       586244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       588894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       588894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52158298500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52158298500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88569.926846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88569.926846                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999770                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4979791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           604993                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.231155                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999770                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45135713                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45135713                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6251                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18675                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40421                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8099                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6251                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7396                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18675                       # number of overall hits
system.l2.overall_hits::total                   40421                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            913332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            586319                       # number of demand (read+write) misses
system.l2.demand_misses::total                1504085                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2944                       # number of overall misses
system.l2.overall_misses::.cpu0.data           913332                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1490                       # number of overall misses
system.l2.overall_misses::.cpu1.data           586319                       # number of overall misses
system.l2.overall_misses::total               1504085                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    241514500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79175531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51371638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130912908500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    241514500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79175531500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124224000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51371638500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130912908500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          604994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1544506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         604994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1544506                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.266594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.993202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.167679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973829                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.266594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.993202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.167679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973829                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82036.175272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86688.664691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83371.812081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87617.216055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87038.238198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82036.175272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86688.664691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83371.812081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87617.216055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87038.238198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1492158                       # number of writebacks
system.l2.writebacks::total                   1492158                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       913332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       586319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1504085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       913332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       586319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1504085                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    212074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70042221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    109324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45508458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115872078500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    212074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70042221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    109324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45508458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115872078500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.266594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.993202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.167679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.266594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.993202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.167679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72036.175272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76688.675640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73371.812081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77617.233110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77038.251495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72036.175272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76688.675640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73371.812081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77617.233110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77038.251495                       # average overall mshr miss latency
system.l2.replacements                        1503644                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1504424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1504424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1504424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1504424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19897                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19897                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19897                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19897                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6474                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         583735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1492960                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78834357000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51149810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  129984167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       588894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1499434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86705.003712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87625.052464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87064.735157                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       583735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1492960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69742117000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45312470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115054587000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76705.014710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77625.069595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77064.748553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    241514500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124224000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    365738500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.266594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.167679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82036.175272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83371.812081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82485.002255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    212074500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    109324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    321398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.266594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.167679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72036.175272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73371.812081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72485.002255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    341174500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    221828500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    563003000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.454163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.160497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.266118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83071.463355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85846.942724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84143.326857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    300104500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195988500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    496093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.454163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.160497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.266118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73071.463355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75846.942724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74143.326857                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.465310                       # Cycle average of tags in use
system.l2.tags.total_refs                     3088492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1504668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.052607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.835132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.617713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      127.366104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.974761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      889.671601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.868820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26216236                       # Number of tag accesses
system.l2.tags.data_accesses                 26216236                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        188416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58453184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         95360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37524416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           96261376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       188416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        283776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95498112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95498112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         913331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         586319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1504084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1492158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1492158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3201324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        993161770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1620235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        637566901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1635550230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3201324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1620235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4821559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1622581824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1622581824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1622581824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3201324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       993161770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1620235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       637566901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3258132055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1492122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    913197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    586315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154058250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4159720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401763                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1504084                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1492158                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1504084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1492158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             94232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             94158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25377660750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7519730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53576648250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16874.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35624.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1378152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1394076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1504084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1492158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  777142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  579152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  147493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 105464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    856.750689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   746.851335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.390604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7150      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10347      4.62%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8080      3.61%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10295      4.60%     16.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8395      3.75%     19.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8982      4.01%     23.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6283      2.81%     26.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6436      2.88%     29.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157837     70.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.166792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.067712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.007789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92886     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            57      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            50      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.395580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91991     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              121      0.13%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               74      0.08%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      0.21%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              439      0.47%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              181      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96252544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95493760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                96261376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95498112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1635.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1622.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1635.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1622.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58855614000                       # Total gap between requests
system.mem_ctrls.avgGap                      19643.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       188416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58444608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        95360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37524160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95493760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3201323.781093073543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 993016057.378685951233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1620235.201708111214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 637562551.872141718864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1622507880.615205049515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       913331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       586319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1492158                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     91245750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  32316991000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     48106250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21120305250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1491952033500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30993.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35383.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32286.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36021.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    999861.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            797131020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            423685185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5365660020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3894949980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19233473520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6403961280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40764310125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.615040                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16343679000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40546893500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            800858100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            425654790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5372514420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3893759820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19207678170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6425683680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40771598100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.738868                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16402770250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40487802250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2996582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1499434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1499432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19929                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1814964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4633450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1412480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117282688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     76573248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196404800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1503644                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95498112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3048150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3047078     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1072      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3048150                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3068794000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         907507464                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13334488                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379438868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16633860                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58855652500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
