<block name="single_inv_reg.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^clock top^rst top^d_in 
	</inputs>

	<outputs>
		out:top^d_out 
	</outputs>

	<clocks>
		top^clock 
	</clocks>

	<block name="top^FF_NODE~3" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">open open top^d_in open open open open open open top^rst open </port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="open" instance="ble[2]"/>
		<block name="top^FF_NODE~3" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n9" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n9" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut4  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n9" instance="lut[0]">
						<inputs>
							<port name="in">lut4.in[0]->complete:lut4  lut4.in[2]->complete:lut4  open open </port>
						</inputs>
						<outputs>
							<port name="out">n9 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~3" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^d_in" instance="io[1]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^d_in" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^d_in </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^rst" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^rst" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^rst </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^clock" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^clock" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^clock </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

