<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ultrasonc Radar: Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ultrasonc Radar
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32g030xx_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">stm32g030xx.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32g030xx devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__stm32g0xx_8h_source.html">system_stm32g0xx.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="stm32g030xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g___type_def.html">DBG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Multiplexer.  <a href="struct_d_m_a_m_u_x___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynch Interrupt/Event Controller (EXTI)  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tamper and backup registers.  <a href="struct_t_a_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2b7180ed347a0e902c5765deb46e650e" id="r_ga2b7180ed347a0e902c5765deb46e650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga2b7180ed347a0e902c5765deb46e650e">__CM0PLUS_REV</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga2b7180ed347a0e902c5765deb46e650e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M0+ Processor and Core Peripherals.  <br /></td></tr>
<tr class="separator:ga2b7180ed347a0e902c5765deb46e650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448" id="r_ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbae1a1b57539f398eb5546a17de8f6" id="r_gaddbae1a1b57539f398eb5546a17de8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">__VTOR_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gaddbae1a1b57539f398eb5546a17de8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460" id="r_gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68" id="r_gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d72c3add7d201db1fabe5e09f37a87" id="r_ga58d72c3add7d201db1fabe5e09f37a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__registers__structures.html#ga58d72c3add7d201db1fabe5e09f37a87">TR1</a>&#160;&#160;&#160;AWD1TR</td></tr>
<tr class="separator:ga58d72c3add7d201db1fabe5e09f37a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acb2ded4f7783b7d2c92cb40f98df04" id="r_ga5acb2ded4f7783b7d2c92cb40f98df04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__registers__structures.html#ga5acb2ded4f7783b7d2c92cb40f98df04">TR2</a>&#160;&#160;&#160;AWD2TR</td></tr>
<tr class="separator:ga5acb2ded4f7783b7d2c92cb40f98df04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44536a826c4c4b040c11fc94d2839577" id="r_ga44536a826c4c4b040c11fc94d2839577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__registers__structures.html#ga44536a826c4c4b040c11fc94d2839577">TR3</a>&#160;&#160;&#160;AWD3TR</td></tr>
<tr class="separator:ga44536a826c4c4b040c11fc94d2839577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db" id="r_ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;(0x08000000UL)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc" id="r_ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0" id="r_ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86674438f184aee4c85b6f47d3125e19" id="r_ga86674438f184aee4c85b6f47d3125e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a>&#160;&#160;&#160;(0x50000000UL)</td></tr>
<tr class="separator:ga86674438f184aee4c85b6f47d3125e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90eb87ccfb6d49db632198f1c99d69e" id="r_gaf90eb87ccfb6d49db632198f1c99d69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf90eb87ccfb6d49db632198f1c99d69e">SRAM_SIZE_MAX</a>&#160;&#160;&#160;(0x00002000UL)</td></tr>
<tr class="separator:gaf90eb87ccfb6d49db632198f1c99d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69620948dea1b76e0ab7843ab719db7" id="r_gae69620948dea1b76e0ab7843ab719db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae69620948dea1b76e0ab7843ab719db7">FLASH_SIZE</a>&#160;&#160;&#160;(((*((uint32_t *)<a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>)) &amp; (0x007FU)) &lt;&lt; 10U)</td></tr>
<tr class="separator:gae69620948dea1b76e0ab7843ab719db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f31889eb6a3f651b563bbc7131f91" id="r_gac85f31889eb6a3f651b563bbc7131f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:gac85f31889eb6a3f651b563bbc7131f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5" id="r_ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a" id="r_gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000400UL)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862855347d6e1d92730dfe17ee8e90b8" id="r_ga862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002000UL)</td></tr>
<tr class="separator:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022" id="r_ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002800UL)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62" id="r_ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002C00UL)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55" id="r_ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003000UL)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86" id="r_gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003800UL)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090" id="r_gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004400UL)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3" id="r_gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005400UL)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d" id="r_ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005800UL)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a" id="r_gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007000UL)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c536f4e63f5f710948483a0ed95e0d" id="r_gab6c536f4e63f5f710948483a0ed95e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab6c536f4e63f5f710948483a0ed95e0d">TAMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x0000B000UL)</td></tr>
<tr class="separator:gab6c536f4e63f5f710948483a0ed95e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d" id="r_ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91" id="r_ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012400UL)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef44c8e4398bd3b3fbb0c981657f3d0" id="r_ga1ef44c8e4398bd3b3fbb0c981657f3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012708UL)</td></tr>
<tr class="separator:ga1ef44c8e4398bd3b3fbb0c981657f3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6" id="r_gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>) /* Kept for legacy purpose */</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a" id="r_gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012C00UL)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d" id="r_ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013000UL)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d" id="r_ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013800UL)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c97093a531d763b0794c3e6d09e1bf" id="r_ga16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014400UL)</td></tr>
<tr class="separator:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbedbe30e8c4cffdea326d6c1800574" id="r_gaffbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014800UL)</td></tr>
<tr class="separator:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae737bb7cafe397bbb545a0e6848e1957" id="r_gae737bb7cafe397bbb545a0e6848e1957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae737bb7cafe397bbb545a0e6848e1957">DBG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00015800UL)</td></tr>
<tr class="separator:gae737bb7cafe397bbb545a0e6848e1957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72" id="r_gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fc40a974f5bf83c2817d921ad95efd" id="r_ga67fc40a974f5bf83c2817d921ad95efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000800UL)</td></tr>
<tr class="separator:ga67fc40a974f5bf83c2817d921ad95efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d" id="r_ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001000UL)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061" id="r_ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001800UL)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b" id="r_ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00002000UL)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e" id="r_ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003000UL)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c" id="r_ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000008UL)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267" id="r_ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000001CUL)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d" id="r_ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000030UL)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692" id="r_ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000044UL)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478" id="r_gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000058UL)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfb10abd55a74b368b4c96c230808f5" id="r_gaccfb10abd55a74b368b4c96c230808f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaccfb10abd55a74b368b4c96c230808f5">DMAMUX1_Channel0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a>)</td></tr>
<tr class="separator:gaccfb10abd55a74b368b4c96c230808f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea698d2efb0595ed32e748f28eba3f3a" id="r_gaea698d2efb0595ed32e748f28eba3f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaea698d2efb0595ed32e748f28eba3f3a">DMAMUX1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000004UL)</td></tr>
<tr class="separator:gaea698d2efb0595ed32e748f28eba3f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4656629781ee3e6dd45c96e960ee2107" id="r_ga4656629781ee3e6dd45c96e960ee2107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4656629781ee3e6dd45c96e960ee2107">DMAMUX1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000008UL)</td></tr>
<tr class="separator:ga4656629781ee3e6dd45c96e960ee2107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1af2c5629d0bdd1bbb3c13724c4a299" id="r_gad1af2c5629d0bdd1bbb3c13724c4a299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad1af2c5629d0bdd1bbb3c13724c4a299">DMAMUX1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x0000000CUL)</td></tr>
<tr class="separator:gad1af2c5629d0bdd1bbb3c13724c4a299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d951becb3cfb504959d4044a7b9d058" id="r_ga1d951becb3cfb504959d4044a7b9d058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1d951becb3cfb504959d4044a7b9d058">DMAMUX1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000010UL)</td></tr>
<tr class="separator:ga1d951becb3cfb504959d4044a7b9d058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6cd371ee5ca30425ba4670566910f7" id="r_ga4a6cd371ee5ca30425ba4670566910f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4a6cd371ee5ca30425ba4670566910f7">DMAMUX1_RequestGenerator0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000100UL)</td></tr>
<tr class="separator:ga4a6cd371ee5ca30425ba4670566910f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae504e59cfd5eaf11893a1e70a8c99447" id="r_gae504e59cfd5eaf11893a1e70a8c99447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae504e59cfd5eaf11893a1e70a8c99447">DMAMUX1_RequestGenerator1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000104UL)</td></tr>
<tr class="separator:gae504e59cfd5eaf11893a1e70a8c99447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a406e4df5814aebf7a241f2f8695c0" id="r_gac7a406e4df5814aebf7a241f2f8695c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac7a406e4df5814aebf7a241f2f8695c0">DMAMUX1_RequestGenerator2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000108UL)</td></tr>
<tr class="separator:gac7a406e4df5814aebf7a241f2f8695c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bfb649f38140a0b8b845a57b7ff867" id="r_gaf6bfb649f38140a0b8b845a57b7ff867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf6bfb649f38140a0b8b845a57b7ff867">DMAMUX1_RequestGenerator3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x0000010CUL)</td></tr>
<tr class="separator:gaf6bfb649f38140a0b8b845a57b7ff867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c159f60f321afdf7871dbe5a13a33c6" id="r_ga1c159f60f321afdf7871dbe5a13a33c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1c159f60f321afdf7871dbe5a13a33c6">DMAMUX1_ChannelStatus_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000080UL)</td></tr>
<tr class="separator:ga1c159f60f321afdf7871dbe5a13a33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657882d8c743486033ac4d766d7c782e" id="r_ga657882d8c743486033ac4d766d7c782e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga657882d8c743486033ac4d766d7c782e">DMAMUX1_RequestGenStatus_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a> + 0x00000140UL)</td></tr>
<tr class="separator:ga657882d8c743486033ac4d766d7c782e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa" id="r_gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000000UL)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68" id="r_gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000400UL)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f" id="r_ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000800UL)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec" id="r_ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000C00UL)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e" id="r_ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00001400UL)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fc8a2912bd1ac72c6eddb456f0b096" id="r_ga88fc8a2912bd1ac72c6eddb456f0b096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">PACKAGE_BASE</a>&#160;&#160;&#160;(0x1FFF7500UL)</td></tr>
<tr class="separator:ga88fc8a2912bd1ac72c6eddb456f0b096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67" id="r_ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;(0x1FFF7590UL)</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78" id="r_ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;(0x1FFF75E0UL)</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9" id="r_ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd30f46fad69dd73e1d8941a43daffe" id="r_ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td></tr>
<tr class="separator:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304" id="r_ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c4110792684d6735dab4cd8d25d5e6" id="r_gad3c4110792684d6735dab4cd8d25d5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad3c4110792684d6735dab4cd8d25d5e6">TAMP</a>&#160;&#160;&#160;((<a class="el" href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab6c536f4e63f5f710948483a0ed95e0d">TAMP_BASE</a>)</td></tr>
<tr class="separator:gad3c4110792684d6735dab4cd8d25d5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1" id="r_ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7" id="r_gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b" id="r_gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930" id="r_gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc" id="r_gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16" id="r_gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e" id="r_ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4" id="r_ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac" id="r_ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8" id="r_ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb" id="r_ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f" id="r_gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da" id="r_ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec606e7dacf17e18c661e8ff8c7c8d" id="r_ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>)</td></tr>
<tr class="separator:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aea6c8b36439e44ad6cde0e6891aab" id="r_ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>)</td></tr>
<tr class="separator:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9" id="r_gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b" id="r_ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1" id="r_ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7" id="r_gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd" id="r_ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08" id="r_ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac" id="r_ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d" id="r_ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a" id="r_ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2" id="r_gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea" id="r_ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>) /* Kept for legacy purpose */</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a" id="r_gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949" id="r_ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0" id="r_gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a" id="r_gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff" id="r_ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd9451393b5f43783b46b8e5ca54a22" id="r_gacdd9451393b5f43783b46b8e5ca54a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacdd9451393b5f43783b46b8e5ca54a22">DMAMUX1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">DMAMUX1_BASE</a>)</td></tr>
<tr class="separator:gacdd9451393b5f43783b46b8e5ca54a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7672f776007b4a365bd34f2432142ab4" id="r_ga7672f776007b4a365bd34f2432142ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaccfb10abd55a74b368b4c96c230808f5">DMAMUX1_Channel0_BASE</a>)</td></tr>
<tr class="separator:ga7672f776007b4a365bd34f2432142ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadd8a5c0cf583d6416a3932b3445c08" id="r_gadadd8a5c0cf583d6416a3932b3445c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gadadd8a5c0cf583d6416a3932b3445c08">DMAMUX1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaea698d2efb0595ed32e748f28eba3f3a">DMAMUX1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gadadd8a5c0cf583d6416a3932b3445c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff7c36abeb207a583b7941a83d3c5c6" id="r_gacff7c36abeb207a583b7941a83d3c5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacff7c36abeb207a583b7941a83d3c5c6">DMAMUX1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4656629781ee3e6dd45c96e960ee2107">DMAMUX1_Channel2_BASE</a>)</td></tr>
<tr class="separator:gacff7c36abeb207a583b7941a83d3c5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad984a052e01de77e5f34675c432eeaa" id="r_gaad984a052e01de77e5f34675c432eeaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaad984a052e01de77e5f34675c432eeaa">DMAMUX1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1af2c5629d0bdd1bbb3c13724c4a299">DMAMUX1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gaad984a052e01de77e5f34675c432eeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61ad2c7671da23901e0e608a2afe602" id="r_gaa61ad2c7671da23901e0e608a2afe602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaa61ad2c7671da23901e0e608a2afe602">DMAMUX1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1d951becb3cfb504959d4044a7b9d058">DMAMUX1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gaa61ad2c7671da23901e0e608a2afe602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2de783aee1e5411ae43f2e59dc49d6" id="r_ga7f2de783aee1e5411ae43f2e59dc49d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7f2de783aee1e5411ae43f2e59dc49d6">DMAMUX1_RequestGenerator0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4a6cd371ee5ca30425ba4670566910f7">DMAMUX1_RequestGenerator0_BASE</a>)</td></tr>
<tr class="separator:ga7f2de783aee1e5411ae43f2e59dc49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e88aa28c950544c6ebf1abb20c373d" id="r_ga83e88aa28c950544c6ebf1abb20c373d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga83e88aa28c950544c6ebf1abb20c373d">DMAMUX1_RequestGenerator1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae504e59cfd5eaf11893a1e70a8c99447">DMAMUX1_RequestGenerator1_BASE</a>)</td></tr>
<tr class="separator:ga83e88aa28c950544c6ebf1abb20c373d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1450a8de2768f65e97bf6df9d4cecb4a" id="r_ga1450a8de2768f65e97bf6df9d4cecb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga1450a8de2768f65e97bf6df9d4cecb4a">DMAMUX1_RequestGenerator2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac7a406e4df5814aebf7a241f2f8695c0">DMAMUX1_RequestGenerator2_BASE</a>)</td></tr>
<tr class="separator:ga1450a8de2768f65e97bf6df9d4cecb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a66bf5b6f1c6303f622ab091dcce796" id="r_ga8a66bf5b6f1c6303f622ab091dcce796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga8a66bf5b6f1c6303f622ab091dcce796">DMAMUX1_RequestGenerator3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf6bfb649f38140a0b8b845a57b7ff867">DMAMUX1_RequestGenerator3_BASE</a>)</td></tr>
<tr class="separator:ga8a66bf5b6f1c6303f622ab091dcce796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bf9725a03595373c83946d3666174a" id="r_gaa3bf9725a03595373c83946d3666174a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaa3bf9725a03595373c83946d3666174a">DMAMUX1_ChannelStatus</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1c159f60f321afdf7871dbe5a13a33c6">DMAMUX1_ChannelStatus_BASE</a>)</td></tr>
<tr class="separator:gaa3bf9725a03595373c83946d3666174a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9a2e5335db4ae71ef7c2536fcf97b3" id="r_ga6c9a2e5335db4ae71ef7c2536fcf97b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6c9a2e5335db4ae71ef7c2536fcf97b3">DMAMUX1_RequestGenStatus</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga657882d8c743486033ac4d766d7c782e">DMAMUX1_RequestGenStatus_BASE</a>)</td></tr>
<tr class="separator:ga6c9a2e5335db4ae71ef7c2536fcf97b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49606be7356624568932ec81c0d429f4" id="r_ga49606be7356624568932ec81c0d429f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga49606be7356624568932ec81c0d429f4">DBG</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g___type_def.html">DBG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae737bb7cafe397bbb545a0e6848e1957">DBG_BASE</a>)</td></tr>
<tr class="separator:ga49606be7356624568932ec81c0d429f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea77371b070034ca2a56381a7e9de7" id="r_gab9ea77371b070034ca2a56381a7e9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">LSI_STARTUP_TIME</a>&#160;&#160;&#160;130U</td></tr>
<tr class="separator:gab9ea77371b070034ca2a56381a7e9de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19c4fef6f7378b0add98d47391bb9cd" id="r_gad19c4fef6f7378b0add98d47391bb9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">ADC_ISR_ADRDY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d192dae14cf2daa81ea3c7fe02082bd" id="r_ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">ADC_ISR_ADRDY_Pos</a>)</td></tr>
<tr class="separator:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8" id="r_ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a></td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d6d7f86820ba6a5601ce928859372" id="r_gaad6d6d7f86820ba6a5601ce928859372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">ADC_ISR_EOSMP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaad6d6d7f86820ba6a5601ce928859372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aca01f1e94e9cb20a24476342581e4b" id="r_ga0aca01f1e94e9cb20a24476342581e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">ADC_ISR_EOSMP_Pos</a>)</td></tr>
<tr class="separator:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11" id="r_ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a></td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0383b50a0b7c34b07143b4babf541f4a" id="r_ga0383b50a0b7c34b07143b4babf541f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">ADC_ISR_EOC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a1b6e32741acec254760c4114270a" id="r_ga7d3a1b6e32741acec254760c4114270a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">ADC_ISR_EOC_Pos</a>)</td></tr>
<tr class="separator:ga7d3a1b6e32741acec254760c4114270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550" id="r_ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a></td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2abd0a8f62130cb6ad98665158cfd5c" id="r_gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c">ADC_ISR_EOS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b497e9260ad2be98c5ce124848a58d9" id="r_ga5b497e9260ad2be98c5ce124848a58d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c">ADC_ISR_EOS_Pos</a>)</td></tr>
<tr class="separator:ga5b497e9260ad2be98c5ce124848a58d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50" id="r_ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a></td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdbc3d6b8db4b5680d83ad61b6484d4" id="r_ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">ADC_ISR_OVR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b28033954399020afcf36b016cc081" id="r_gab0b28033954399020afcf36b016cc081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">ADC_ISR_OVR_Pos</a>)</td></tr>
<tr class="separator:gab0b28033954399020afcf36b016cc081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61" id="r_ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a></td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec99e5d3bc6d63237978753b8f4e5fb" id="r_ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb">ADC_ISR_AWD1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f1bb1d356fbb1398c15601b82fa18" id="r_ga047f1bb1d356fbb1398c15601b82fa18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb">ADC_ISR_AWD1_Pos</a>)</td></tr>
<tr class="separator:ga047f1bb1d356fbb1398c15601b82fa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a11e5b28a1002826ef26b0b272b239" id="r_ga83a11e5b28a1002826ef26b0b272b239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a></td></tr>
<tr class="separator:ga83a11e5b28a1002826ef26b0b272b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a97bdc9663ce09aec4255a0b195293d" id="r_ga5a97bdc9663ce09aec4255a0b195293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d">ADC_ISR_AWD2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5a97bdc9663ce09aec4255a0b195293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771937d2ff2945e987accaa8fb76fa1f" id="r_ga771937d2ff2945e987accaa8fb76fa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d">ADC_ISR_AWD2_Pos</a>)</td></tr>
<tr class="separator:ga771937d2ff2945e987accaa8fb76fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b7e03179cd60a8f24b3779b6bb696" id="r_ga914b7e03179cd60a8f24b3779b6bb696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">ADC_ISR_AWD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a></td></tr>
<tr class="separator:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6800606914bab819905dd54bb7132928" id="r_ga6800606914bab819905dd54bb7132928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928">ADC_ISR_AWD3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6800606914bab819905dd54bb7132928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7223986ad3dd3f45e6b05a12cd8e17d5" id="r_ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928">ADC_ISR_AWD3_Pos</a>)</td></tr>
<tr class="separator:ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f54365f9b93d2d07f7e7bc32cf7468f" id="r_ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">ADC_ISR_AWD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a></td></tr>
<tr class="separator:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd284ec4791f4d9bfae70f50716ae9d" id="r_ga3bd284ec4791f4d9bfae70f50716ae9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">ADC_ISR_EOCAL_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3bd284ec4791f4d9bfae70f50716ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afa449f0271f892a4aca29982b00942" id="r_ga4afa449f0271f892a4aca29982b00942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">ADC_ISR_EOCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">ADC_ISR_EOCAL_Pos</a>)</td></tr>
<tr class="separator:ga4afa449f0271f892a4aca29982b00942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ef7277f6218ee3af4df1d57658031d" id="r_gad2ef7277f6218ee3af4df1d57658031d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ef7277f6218ee3af4df1d57658031d">ADC_ISR_EOCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">ADC_ISR_EOCAL_Msk</a></td></tr>
<tr class="separator:gad2ef7277f6218ee3af4df1d57658031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2e31fedfc41546232aa839dfc7af67" id="r_gacc2e31fedfc41546232aa839dfc7af67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2e31fedfc41546232aa839dfc7af67">ADC_ISR_CCRDY_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacc2e31fedfc41546232aa839dfc7af67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17078bd7c7df4cc1cb5efef0b0faff0" id="r_gad17078bd7c7df4cc1cb5efef0b0faff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad17078bd7c7df4cc1cb5efef0b0faff0">ADC_ISR_CCRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc2e31fedfc41546232aa839dfc7af67">ADC_ISR_CCRDY_Pos</a>)</td></tr>
<tr class="separator:gad17078bd7c7df4cc1cb5efef0b0faff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe035d79db441a2919bea151661724e" id="r_gabbe035d79db441a2919bea151661724e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe035d79db441a2919bea151661724e">ADC_ISR_CCRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad17078bd7c7df4cc1cb5efef0b0faff0">ADC_ISR_CCRDY_Msk</a></td></tr>
<tr class="separator:gabbe035d79db441a2919bea151661724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250856b1a5661a7e778b90ca52e92c1" id="r_ga2250856b1a5661a7e778b90ca52e92c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>)</td></tr>
<tr class="separator:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccda127223b6b216f423d43b9467c3a" id="r_gaeccda127223b6b216f423d43b9467c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">ADC_IER_ADRDYIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeccda127223b6b216f423d43b9467c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c5b62b488d346911cb6865b767cd6" id="r_gae81c5b62b488d346911cb6865b767cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">ADC_IER_ADRDYIE_Pos</a>)</td></tr>
<tr class="separator:gae81c5b62b488d346911cb6865b767cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b" id="r_ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4712f97cc8cb749debb6ecb09c69c" id="r_ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">ADC_IER_EOSMPIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31989175e19559ccda01b8632318e2f8" id="r_ga31989175e19559ccda01b8632318e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">ADC_IER_EOSMPIE_Pos</a>)</td></tr>
<tr class="separator:ga31989175e19559ccda01b8632318e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138" id="r_gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1b245365e1e24c2e7659a0b6f65c" id="r_gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">ADC_IER_EOCIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a189c99834bf55784fd4b7b69e9687" id="r_gaf5a189c99834bf55784fd4b7b69e9687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">ADC_IER_EOCIE_Pos</a>)</td></tr>
<tr class="separator:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985" id="r_ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bd2c0f26782ff0dd2177f329ced50" id="r_ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50">ADC_IER_EOSIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54252f722bf811578202880a17727763" id="r_ga54252f722bf811578202880a17727763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50">ADC_IER_EOSIE_Pos</a>)</td></tr>
<tr class="separator:ga54252f722bf811578202880a17727763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d" id="r_ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d46ce8771a632ba8371bbf060ffc9" id="r_ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">ADC_IER_OVRIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea659e540b09e6ac3e70ed7b561a7a4" id="r_gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">ADC_IER_OVRIE_Pos</a>)</td></tr>
<tr class="separator:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107" id="r_ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24b791120130865b6bd81bb051350c" id="r_ga2f24b791120130865b6bd81bb051350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c">ADC_IER_AWD1IE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2f24b791120130865b6bd81bb051350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c0e35bcb154cc2da118c3504b50d4" id="r_ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c">ADC_IER_AWD1IE_Pos</a>)</td></tr>
<tr class="separator:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69" id="r_ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fad178efb22e7bde70bed64dbc640f" id="r_ga45fad178efb22e7bde70bed64dbc640f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f">ADC_IER_AWD2IE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga45fad178efb22e7bde70bed64dbc640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45dadf4a4296fb104abee0021d2714a" id="r_gac45dadf4a4296fb104abee0021d2714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f">ADC_IER_AWD2IE_Pos</a>)</td></tr>
<tr class="separator:gac45dadf4a4296fb104abee0021d2714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40598e8fe688a7da26a4f2f111a549f3" id="r_ga40598e8fe688a7da26a4f2f111a549f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a></td></tr>
<tr class="separator:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1007214aed4912e62c43ca0efc2d55d" id="r_gab1007214aed4912e62c43ca0efc2d55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d">ADC_IER_AWD3IE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab1007214aed4912e62c43ca0efc2d55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b0519f34f03103db638cd3ca92fd26" id="r_ga08b0519f34f03103db638cd3ca92fd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d">ADC_IER_AWD3IE_Pos</a>)</td></tr>
<tr class="separator:ga08b0519f34f03103db638cd3ca92fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2737968030d4fe33a440231316f5407c" id="r_ga2737968030d4fe33a440231316f5407c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a></td></tr>
<tr class="separator:ga2737968030d4fe33a440231316f5407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9176efed35adfa1e8da1f2360def0b" id="r_gabd9176efed35adfa1e8da1f2360def0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">ADC_IER_EOCALIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gabd9176efed35adfa1e8da1f2360def0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbfc233719ee59bdc4f563a8e7080e0" id="r_gaecbfc233719ee59bdc4f563a8e7080e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">ADC_IER_EOCALIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">ADC_IER_EOCALIE_Pos</a>)</td></tr>
<tr class="separator:gaecbfc233719ee59bdc4f563a8e7080e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0afd44270f6be28d8bab84d7bb6cbbb" id="r_gaf0afd44270f6be28d8bab84d7bb6cbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb">ADC_IER_EOCALIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">ADC_IER_EOCALIE_Msk</a></td></tr>
<tr class="separator:gaf0afd44270f6be28d8bab84d7bb6cbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f78f5315ee2d63c4ca734e85d59e49" id="r_gad2f78f5315ee2d63c4ca734e85d59e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2f78f5315ee2d63c4ca734e85d59e49">ADC_IER_CCRDYIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad2f78f5315ee2d63c4ca734e85d59e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93505b703e8f92e1edc4bc8bfe4a7e3" id="r_gae93505b703e8f92e1edc4bc8bfe4a7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93505b703e8f92e1edc4bc8bfe4a7e3">ADC_IER_CCRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2f78f5315ee2d63c4ca734e85d59e49">ADC_IER_CCRDYIE_Pos</a>)</td></tr>
<tr class="separator:gae93505b703e8f92e1edc4bc8bfe4a7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef815c52e9a597a5269a1831ad59d52" id="r_ga4ef815c52e9a597a5269a1831ad59d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef815c52e9a597a5269a1831ad59d52">ADC_IER_CCRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae93505b703e8f92e1edc4bc8bfe4a7e3">ADC_IER_CCRDYIE_Msk</a></td></tr>
<tr class="separator:ga4ef815c52e9a597a5269a1831ad59d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35cb3b8d136e2f793e02ecf91f6fc05" id="r_gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1" id="r_gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">ADC_CR_ADEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d" id="r_ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">ADC_CR_ADEN_Pos</a>)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b" id="r_ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20" id="r_ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">ADC_CR_ADDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335" id="r_ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">ADC_CR_ADDIS_Pos</a>)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a" id="r_gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ee3b14e6b8c22f2abf7b4990d12181" id="r_ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">ADC_CR_ADSTART_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953c154b7b2b18679ed80a7839c908f3" id="r_ga953c154b7b2b18679ed80a7839c908f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">ADC_CR_ADSTART_Pos</a>)</td></tr>
<tr class="separator:ga953c154b7b2b18679ed80a7839c908f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218" id="r_ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ffa93cc8555d8d083dc9c0f34b3b81" id="r_ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">ADC_CR_ADSTP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55e4a2d2535b15287b714d8c6b1ee8" id="r_ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">ADC_CR_ADSTP_Pos</a>)</td></tr>
<tr class="separator:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5" id="r_ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca6812db3fec59db7d200ac442f083e" id="r_ga6ca6812db3fec59db7d200ac442f083e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">ADC_CR_ADVREGEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6ca6812db3fec59db7d200ac442f083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2a7882224b14c4c7ec4d1ce25941f" id="r_ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">ADC_CR_ADVREGEN_Pos</a>)</td></tr>
<tr class="separator:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be7ae16a57665a53f3efce3f8aeb493" id="r_ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a></td></tr>
<tr class="separator:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930e9200637ddd5530b0b56f7667874" id="r_ga4930e9200637ddd5530b0b56f7667874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">ADC_CR_ADCAL_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4930e9200637ddd5530b0b56f7667874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb7e1a024259251ac752a6a7b4279" id="r_ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">ADC_CR_ADCAL_Pos</a>)</td></tr>
<tr class="separator:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a" id="r_ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf353641c15a19c5580ba68b903a17ce9" id="r_gaf353641c15a19c5580ba68b903a17ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">ADC_CFGR1_DMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf353641c15a19c5580ba68b903a17ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f5b4a43c49576c2cf94ee945f1bf1a" id="r_ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">ADC_CFGR1_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466dacc8afdc2a11ed1d10720834c0f" id="r_ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a></td></tr>
<tr class="separator:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836d6591db0cae6a1e93358b452b0fc" id="r_ga2836d6591db0cae6a1e93358b452b0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">ADC_CFGR1_DMACFG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2836d6591db0cae6a1e93358b452b0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a2d12984ea98654c3ba5ee3dbde924" id="r_ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">ADC_CFGR1_DMACFG_Pos</a>)</td></tr>
<tr class="separator:ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698a32d964b2c094ba4d42931c21068" id="r_gab698a32d964b2c094ba4d42931c21068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a></td></tr>
<tr class="separator:gab698a32d964b2c094ba4d42931c21068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc34a24052ed0a9419951c5f80223bcc" id="r_gadc34a24052ed0a9419951c5f80223bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">ADC_CFGR1_SCANDIR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadc34a24052ed0a9419951c5f80223bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414db6f840ab53499a7ccca07ea07bec" id="r_ga414db6f840ab53499a7ccca07ea07bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">ADC_CFGR1_SCANDIR_Pos</a>)</td></tr>
<tr class="separator:ga414db6f840ab53499a7ccca07ea07bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4d67e5735326ffc922409f3fc8f4" id="r_ga138c4d67e5735326ffc922409f3fc8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a></td></tr>
<tr class="separator:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981ff45e8474ae53e42ef2858887d25e" id="r_ga981ff45e8474ae53e42ef2858887d25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga981ff45e8474ae53e42ef2858887d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa236546999710afa33d9210b96723489" id="r_gaa236546999710afa33d9210b96723489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:gaa236546999710afa33d9210b96723489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5676c559f66561a86e6236ba803f98" id="r_ga9d5676c559f66561a86e6236ba803f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a></td></tr>
<tr class="separator:ga9d5676c559f66561a86e6236ba803f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ba21ff2817d7633982748c7afe8ff" id="r_gaa09ba21ff2817d7633982748c7afe8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">ADC_CFGR1_RES_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540c4cec0b318ccc71dfa1317b4f659" id="r_ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">ADC_CFGR1_RES_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf10e4fc871ad35c69f3ca9c16934d46" id="r_gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">ADC_CFGR1_ALIGN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa426b1457baaefc8d6e9eedd0f4f9b4b" id="r_gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">ADC_CFGR1_ALIGN_Pos</a>)</td></tr>
<tr class="separator:gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7" id="r_ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a></td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162680bbcf7a916e2a9ee9b4fe44dfad" id="r_ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bf4fd10475fc722aaa40e42c2e57ee" id="r_gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01460f832e7bd04e150f86425aa922dd" id="r_ga01460f832e7bd04e150f86425aa922dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga01460f832e7bd04e150f86425aa922dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23e26a7ff780ae4a913f9eb3c4fafb" id="r_ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">ADC_CFGR1_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd08752ec8996d12b0dbf1b555f4a67f" id="r_gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">ADC_CFGR1_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417f2e3a6ca8d741d074fc2734e3b9d" id="r_gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">ADC_CFGR1_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7343627bda8eba05a3a91813e81912" id="r_ga4f7343627bda8eba05a3a91813e81912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4f7343627bda8eba05a3a91813e81912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d8e6d4b42e73e1d753b1340dc76499" id="r_ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc48e957d935d791a767c763b9225832" id="r_gafc48e957d935d791a767c763b9225832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a></td></tr>
<tr class="separator:gafc48e957d935d791a767c763b9225832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd587c78699a50b76f5e33f867285c2" id="r_ga7bd587c78699a50b76f5e33f867285c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">ADC_CFGR1_EXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga7bd587c78699a50b76f5e33f867285c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280aa8043f44ba5af39f6d9381169a1" id="r_gaf280aa8043f44ba5af39f6d9381169a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">ADC_CFGR1_EXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f77aa2a6bf622f0da6787ce30524b3" id="r_ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">ADC_CFGR1_OVRMOD_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34c3acc2cc1cca03427bd9fabb53a3" id="r_ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">ADC_CFGR1_OVRMOD_Pos</a>)</td></tr>
<tr class="separator:ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd980c2b24383afb370bfe69860064f" id="r_gadbd980c2b24383afb370bfe69860064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a></td></tr>
<tr class="separator:gadbd980c2b24383afb370bfe69860064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d526f71d005912ada748371aec6843" id="r_ga72d526f71d005912ada748371aec6843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">ADC_CFGR1_CONT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga72d526f71d005912ada748371aec6843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599ae2f682f21f719d888080fee9fdc0" id="r_ga599ae2f682f21f719d888080fee9fdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">ADC_CFGR1_CONT_Pos</a>)</td></tr>
<tr class="separator:ga599ae2f682f21f719d888080fee9fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68ef1ef5f97552db10e8a4303eb0a2" id="r_ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a></td></tr>
<tr class="separator:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d73b0d6253711bbe135364a80db887" id="r_ga29d73b0d6253711bbe135364a80db887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">ADC_CFGR1_WAIT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga29d73b0d6253711bbe135364a80db887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3149a99b68b2ac694e1875a74e312e" id="r_gaea3149a99b68b2ac694e1875a74e312e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">ADC_CFGR1_WAIT_Pos</a>)</td></tr>
<tr class="separator:gaea3149a99b68b2ac694e1875a74e312e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe986e2a65282b01053839f8c0877a3" id="r_ga2fe986e2a65282b01053839f8c0877a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a></td></tr>
<tr class="separator:ga2fe986e2a65282b01053839f8c0877a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fcdd459cb72e91916c99b10cf3f3d4" id="r_ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">ADC_CFGR1_AUTOFF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224daf2e65e108b177316de51f1c4128" id="r_ga224daf2e65e108b177316de51f1c4128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">ADC_CFGR1_AUTOFF_Pos</a>)</td></tr>
<tr class="separator:ga224daf2e65e108b177316de51f1c4128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff56271bc473179a89b075fda664512" id="r_ga2ff56271bc473179a89b075fda664512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a></td></tr>
<tr class="separator:ga2ff56271bc473179a89b075fda664512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1790fef0e8babfe323926e319ddd2383" id="r_ga1790fef0e8babfe323926e319ddd2383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">ADC_CFGR1_DISCEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1790fef0e8babfe323926e319ddd2383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbef648fff668b8ef05c1f4453fbc26" id="r_gacdbef648fff668b8ef05c1f4453fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">ADC_CFGR1_DISCEN_Pos</a>)</td></tr>
<tr class="separator:gacdbef648fff668b8ef05c1f4453fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26a4779335193192049e1d58e3b2718" id="r_gae26a4779335193192049e1d58e3b2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gae26a4779335193192049e1d58e3b2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e384278bd5f46638e42f9c7c2eb3656" id="r_ga9e384278bd5f46638e42f9c7c2eb3656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e384278bd5f46638e42f9c7c2eb3656">ADC_CFGR1_CHSELRMOD_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9e384278bd5f46638e42f9c7c2eb3656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c98ee6bb5ca54a9df0d59c7328699b" id="r_ga89c98ee6bb5ca54a9df0d59c7328699b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89c98ee6bb5ca54a9df0d59c7328699b">ADC_CFGR1_CHSELRMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e384278bd5f46638e42f9c7c2eb3656">ADC_CFGR1_CHSELRMOD_Pos</a>)</td></tr>
<tr class="separator:ga89c98ee6bb5ca54a9df0d59c7328699b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b734cd2a8fc8b538e21c54d2d147588" id="r_ga5b734cd2a8fc8b538e21c54d2d147588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b734cd2a8fc8b538e21c54d2d147588">ADC_CFGR1_CHSELRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89c98ee6bb5ca54a9df0d59c7328699b">ADC_CFGR1_CHSELRMOD_Msk</a></td></tr>
<tr class="separator:ga5b734cd2a8fc8b538e21c54d2d147588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70661171b8f495104da9615b59bc262b" id="r_ga70661171b8f495104da9615b59bc262b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70661171b8f495104da9615b59bc262b">ADC_CFGR1_AWD1SGL_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga70661171b8f495104da9615b59bc262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfc565e78991b785ab151925d49983e" id="r_ga6bfc565e78991b785ab151925d49983e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">ADC_CFGR1_AWD1SGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70661171b8f495104da9615b59bc262b">ADC_CFGR1_AWD1SGL_Pos</a>)</td></tr>
<tr class="separator:ga6bfc565e78991b785ab151925d49983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697af08860622dd7b88c9d3038456ba5" id="r_ga697af08860622dd7b88c9d3038456ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">ADC_CFGR1_AWD1SGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">ADC_CFGR1_AWD1SGL_Msk</a></td></tr>
<tr class="separator:ga697af08860622dd7b88c9d3038456ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c739291479827235c77f00b5245703" id="r_gae6c739291479827235c77f00b5245703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c739291479827235c77f00b5245703">ADC_CFGR1_AWD1EN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae6c739291479827235c77f00b5245703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44dced71b82895b090a7fb69ebe2caf" id="r_gaf44dced71b82895b090a7fb69ebe2caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">ADC_CFGR1_AWD1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c739291479827235c77f00b5245703">ADC_CFGR1_AWD1EN_Pos</a>)</td></tr>
<tr class="separator:gaf44dced71b82895b090a7fb69ebe2caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9773f646ed95db8219dc935e15bffa5" id="r_gaa9773f646ed95db8219dc935e15bffa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">ADC_CFGR1_AWD1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">ADC_CFGR1_AWD1EN_Msk</a></td></tr>
<tr class="separator:gaa9773f646ed95db8219dc935e15bffa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8a98a582609586d0ab71205ac9d6fb" id="r_gadd8a98a582609586d0ab71205ac9d6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gadd8a98a582609586d0ab71205ac9d6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dac7fe90fe780d6751f0ba461df49b" id="r_ga39dac7fe90fe780d6751f0ba461df49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">ADC_CFGR1_AWD1CH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:ga39dac7fe90fe780d6751f0ba461df49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806d97ed9f53a934977b9cf445358c2" id="r_gad806d97ed9f53a934977b9cf445358c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">ADC_CFGR1_AWD1CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">ADC_CFGR1_AWD1CH_Msk</a></td></tr>
<tr class="separator:gad806d97ed9f53a934977b9cf445358c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c83c3b6679def98fbf913d63349fb3b" id="r_ga6c83c3b6679def98fbf913d63349fb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">ADC_CFGR1_AWD1CH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:ga6c83c3b6679def98fbf913d63349fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ba31e1f4b86c28064b65207c93aebb" id="r_gab1ba31e1f4b86c28064b65207c93aebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">ADC_CFGR1_AWD1CH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:gab1ba31e1f4b86c28064b65207c93aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17bc65dbcb2831367b0ba9ae576d399" id="r_gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">ADC_CFGR1_AWD1CH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a4d73c4e0f2618a3f96ed466ae21de" id="r_ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">ADC_CFGR1_AWD1CH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bcca7b89fce298d3556714882f6e78" id="r_gad8bcca7b89fce298d3556714882f6e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">ADC_CFGR1_AWD1CH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">ADC_CFGR1_AWD1CH_Pos</a>)</td></tr>
<tr class="separator:gad8bcca7b89fce298d3556714882f6e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba4b5835e6defb1b6888c9640eeb0" id="r_ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">ADC_CFGR1_AUTDLY</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>)</td></tr>
<tr class="separator:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaae3b7cd60e4a750ccd29d94a25af10" id="r_gaeaae3b7cd60e4a750ccd29d94a25af10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">ADC_CFGR2_OVSE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeaae3b7cd60e4a750ccd29d94a25af10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae927e335f0655f62963701c2e6b3e1b7" id="r_gae927e335f0655f62963701c2e6b3e1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">ADC_CFGR2_OVSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">ADC_CFGR2_OVSE_Pos</a>)</td></tr>
<tr class="separator:gae927e335f0655f62963701c2e6b3e1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e1dc72f01498bc1cce5f6b4f264d4a" id="r_ga77e1dc72f01498bc1cce5f6b4f264d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">ADC_CFGR2_OVSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">ADC_CFGR2_OVSE_Msk</a></td></tr>
<tr class="separator:ga77e1dc72f01498bc1cce5f6b4f264d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e03d88430168d2fdbda12af0d85c488" id="r_ga5e03d88430168d2fdbda12af0d85c488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5e03d88430168d2fdbda12af0d85c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358b949245609b1918fd76353adfe723" id="r_ga358b949245609b1918fd76353adfe723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga358b949245609b1918fd76353adfe723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfff6ccf3acd6cc63734b91bd4fd9be" id="r_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a></td></tr>
<tr class="separator:ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adfdadcfedd26ab04b6e4ccf1f0ab94" id="r_ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">ADC_CFGR2_OVSR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda3542c2579fa9e5d5cd3c3d9b3d01" id="r_ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">ADC_CFGR2_OVSR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a80cacb01dd07755248ff3dae0874d" id="r_gaf2a80cacb01dd07755248ff3dae0874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">ADC_CFGR2_OVSR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:gaf2a80cacb01dd07755248ff3dae0874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbde02d4dd541f07d8d63b55c5f35b8" id="r_ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878dc48c6a74fbbd0dd3a831915ba28d" id="r_ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614603a6e2355d6e99a0f4349cf61ba8" id="r_ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a></td></tr>
<tr class="separator:ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e1712d2987a07d2528fd206ec954f4" id="r_ga38e1712d2987a07d2528fd206ec954f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">ADC_CFGR2_OVSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga38e1712d2987a07d2528fd206ec954f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9ee15e9b10f3779135ffde6acb4b3" id="r_gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">ADC_CFGR2_OVSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d6903b72afd52ffc65a95f94a8b248" id="r_ga42d6903b72afd52ffc65a95f94a8b248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">ADC_CFGR2_OVSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga42d6903b72afd52ffc65a95f94a8b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd1d224d98b9396e1f037715639c7f" id="r_ga54cd1d224d98b9396e1f037715639c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">ADC_CFGR2_OVSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga54cd1d224d98b9396e1f037715639c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce5c038e6108763bd5b19c63cf701be" id="r_gafce5c038e6108763bd5b19c63cf701be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">ADC_CFGR2_TOVS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafce5c038e6108763bd5b19c63cf701be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44529c7fb88fa7b386b36a765c662ba" id="r_gad44529c7fb88fa7b386b36a765c662ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">ADC_CFGR2_TOVS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">ADC_CFGR2_TOVS_Pos</a>)</td></tr>
<tr class="separator:gad44529c7fb88fa7b386b36a765c662ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccbaa9e3439cfaffa47678e11f403a6" id="r_gabccbaa9e3439cfaffa47678e11f403a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">ADC_CFGR2_TOVS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">ADC_CFGR2_TOVS_Msk</a></td></tr>
<tr class="separator:gabccbaa9e3439cfaffa47678e11f403a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c94a0bbd139cde02c941c9b6c319ec" id="r_gad4c94a0bbd139cde02c941c9b6c319ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c94a0bbd139cde02c941c9b6c319ec">ADC_CFGR2_LFTRIG_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad4c94a0bbd139cde02c941c9b6c319ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f83ccd902e8529373beb73f0e87509" id="r_gad7f83ccd902e8529373beb73f0e87509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f83ccd902e8529373beb73f0e87509">ADC_CFGR2_LFTRIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4c94a0bbd139cde02c941c9b6c319ec">ADC_CFGR2_LFTRIG_Pos</a>)</td></tr>
<tr class="separator:gad7f83ccd902e8529373beb73f0e87509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72f7bcc4fcd0dadb2535c4511f7543c" id="r_gab72f7bcc4fcd0dadb2535c4511f7543c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72f7bcc4fcd0dadb2535c4511f7543c">ADC_CFGR2_LFTRIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f83ccd902e8529373beb73f0e87509">ADC_CFGR2_LFTRIG_Msk</a></td></tr>
<tr class="separator:gab72f7bcc4fcd0dadb2535c4511f7543c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f73124957abb109ed3bc1d8360aac3" id="r_ga24f73124957abb109ed3bc1d8360aac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga24f73124957abb109ed3bc1d8360aac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53371bbd6f4a55732ba953e91cb83e0c" id="r_ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5821334c58af9ea7fa1205c1459f5a3a" id="r_ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a></td></tr>
<tr class="separator:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d90fdb7639030c0816d24f27cad4b" id="r_gadd8d90fdb7639030c0816d24f27cad4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603cb9fe211cb7cda8b29049dcde908" id="r_ga8603cb9fe211cb7cda8b29049dcde908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41057e94b6b486be37588a1ca3f77a0d" id="r_ga41057e94b6b486be37588a1ca3f77a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">ADC_SMPR_SMP1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga41057e94b6b486be37588a1ca3f77a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03980a9f04b23a9877202e1233f4458" id="r_gad03980a9f04b23a9877202e1233f4458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03980a9f04b23a9877202e1233f4458">ADC_SMPR_SMP1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">ADC_SMPR_SMP1_Pos</a>)</td></tr>
<tr class="separator:gad03980a9f04b23a9877202e1233f4458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270278a16f7de9d31f3dc6fd2b75d3e8" id="r_ga270278a16f7de9d31f3dc6fd2b75d3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga270278a16f7de9d31f3dc6fd2b75d3e8">ADC_SMPR_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03980a9f04b23a9877202e1233f4458">ADC_SMPR_SMP1_Msk</a></td></tr>
<tr class="separator:ga270278a16f7de9d31f3dc6fd2b75d3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e9986858ee9dda63b5878bb9f38b9e" id="r_ga50e9986858ee9dda63b5878bb9f38b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50e9986858ee9dda63b5878bb9f38b9e">ADC_SMPR_SMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">ADC_SMPR_SMP1_Pos</a>)</td></tr>
<tr class="separator:ga50e9986858ee9dda63b5878bb9f38b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa052848610852831aea3ceff067e2444" id="r_gaa052848610852831aea3ceff067e2444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa052848610852831aea3ceff067e2444">ADC_SMPR_SMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">ADC_SMPR_SMP1_Pos</a>)</td></tr>
<tr class="separator:gaa052848610852831aea3ceff067e2444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f633c00e773a9b3f4eff46f814b9405" id="r_ga9f633c00e773a9b3f4eff46f814b9405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f633c00e773a9b3f4eff46f814b9405">ADC_SMPR_SMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">ADC_SMPR_SMP1_Pos</a>)</td></tr>
<tr class="separator:ga9f633c00e773a9b3f4eff46f814b9405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b2a5478c24b6993a3cda3a19bc5db6" id="r_gaa2b2a5478c24b6993a3cda3a19bc5db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">ADC_SMPR_SMP2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa2b2a5478c24b6993a3cda3a19bc5db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600f0a23a1f743f416d2ee164da88b50" id="r_ga600f0a23a1f743f416d2ee164da88b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600f0a23a1f743f416d2ee164da88b50">ADC_SMPR_SMP2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">ADC_SMPR_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga600f0a23a1f743f416d2ee164da88b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072a59d72169522f5ed3f0bfc89c0c6d" id="r_ga072a59d72169522f5ed3f0bfc89c0c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga072a59d72169522f5ed3f0bfc89c0c6d">ADC_SMPR_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600f0a23a1f743f416d2ee164da88b50">ADC_SMPR_SMP2_Msk</a></td></tr>
<tr class="separator:ga072a59d72169522f5ed3f0bfc89c0c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383a8f94dffc417e2ce1e37a4caba60a" id="r_ga383a8f94dffc417e2ce1e37a4caba60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga383a8f94dffc417e2ce1e37a4caba60a">ADC_SMPR_SMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">ADC_SMPR_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga383a8f94dffc417e2ce1e37a4caba60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f6e28d3c786eda0b4330c5bf6d7d29" id="r_ga98f6e28d3c786eda0b4330c5bf6d7d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f6e28d3c786eda0b4330c5bf6d7d29">ADC_SMPR_SMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">ADC_SMPR_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga98f6e28d3c786eda0b4330c5bf6d7d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e58592e8532faa30f50b6ea794f0b20" id="r_ga3e58592e8532faa30f50b6ea794f0b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e58592e8532faa30f50b6ea794f0b20">ADC_SMPR_SMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">ADC_SMPR_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga3e58592e8532faa30f50b6ea794f0b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a53aa3876d7196cde602673094bb5d" id="r_gab1a53aa3876d7196cde602673094bb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1a53aa3876d7196cde602673094bb5d">ADC_SMPR_SMPSEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab1a53aa3876d7196cde602673094bb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eaca58ead0a93abe9a83c0306d92a3d" id="r_ga4eaca58ead0a93abe9a83c0306d92a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eaca58ead0a93abe9a83c0306d92a3d">ADC_SMPR_SMPSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1a53aa3876d7196cde602673094bb5d">ADC_SMPR_SMPSEL_Pos</a>)</td></tr>
<tr class="separator:ga4eaca58ead0a93abe9a83c0306d92a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066fc358907b789a177540db9be1adbc" id="r_ga066fc358907b789a177540db9be1adbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066fc358907b789a177540db9be1adbc">ADC_SMPR_SMPSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eaca58ead0a93abe9a83c0306d92a3d">ADC_SMPR_SMPSEL_Msk</a></td></tr>
<tr class="separator:ga066fc358907b789a177540db9be1adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca05c8c3c24611cd48d438af661bfb5" id="r_gaaca05c8c3c24611cd48d438af661bfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca05c8c3c24611cd48d438af661bfb5">ADC_SMPR_SMPSEL0_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaca05c8c3c24611cd48d438af661bfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf327b8a7f5c9b09e99cca8b69915f74" id="r_gacf327b8a7f5c9b09e99cca8b69915f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf327b8a7f5c9b09e99cca8b69915f74">ADC_SMPR_SMPSEL0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca05c8c3c24611cd48d438af661bfb5">ADC_SMPR_SMPSEL0_Pos</a>)</td></tr>
<tr class="separator:gacf327b8a7f5c9b09e99cca8b69915f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a7afce171d47d934e3ba4c184930ed" id="r_gaa6a7afce171d47d934e3ba4c184930ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a7afce171d47d934e3ba4c184930ed">ADC_SMPR_SMPSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf327b8a7f5c9b09e99cca8b69915f74">ADC_SMPR_SMPSEL0_Msk</a></td></tr>
<tr class="separator:gaa6a7afce171d47d934e3ba4c184930ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b37036d5bac13f572af9f5f42f179a" id="r_ga67b37036d5bac13f572af9f5f42f179a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67b37036d5bac13f572af9f5f42f179a">ADC_SMPR_SMPSEL1_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga67b37036d5bac13f572af9f5f42f179a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d82acb900897b0d465bfd3b1e55fff" id="r_gaf5d82acb900897b0d465bfd3b1e55fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d82acb900897b0d465bfd3b1e55fff">ADC_SMPR_SMPSEL1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67b37036d5bac13f572af9f5f42f179a">ADC_SMPR_SMPSEL1_Pos</a>)</td></tr>
<tr class="separator:gaf5d82acb900897b0d465bfd3b1e55fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f416ec0e6f348757d0dd252b634377" id="r_ga07f416ec0e6f348757d0dd252b634377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f416ec0e6f348757d0dd252b634377">ADC_SMPR_SMPSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d82acb900897b0d465bfd3b1e55fff">ADC_SMPR_SMPSEL1_Msk</a></td></tr>
<tr class="separator:ga07f416ec0e6f348757d0dd252b634377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5c89830719bb6ac7203e17cf1f88b5" id="r_gaaa5c89830719bb6ac7203e17cf1f88b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5c89830719bb6ac7203e17cf1f88b5">ADC_SMPR_SMPSEL2_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaaa5c89830719bb6ac7203e17cf1f88b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2599d9f34392c541baea2d7891267a6" id="r_gab2599d9f34392c541baea2d7891267a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2599d9f34392c541baea2d7891267a6">ADC_SMPR_SMPSEL2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5c89830719bb6ac7203e17cf1f88b5">ADC_SMPR_SMPSEL2_Pos</a>)</td></tr>
<tr class="separator:gab2599d9f34392c541baea2d7891267a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8380d6152ddd577db418e63e4cd13048" id="r_ga8380d6152ddd577db418e63e4cd13048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8380d6152ddd577db418e63e4cd13048">ADC_SMPR_SMPSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2599d9f34392c541baea2d7891267a6">ADC_SMPR_SMPSEL2_Msk</a></td></tr>
<tr class="separator:ga8380d6152ddd577db418e63e4cd13048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07db4b23be3781dacce0658cdd5156a7" id="r_ga07db4b23be3781dacce0658cdd5156a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07db4b23be3781dacce0658cdd5156a7">ADC_SMPR_SMPSEL3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga07db4b23be3781dacce0658cdd5156a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b8c1f8f98c5287fe2701f5a79f31f9" id="r_gad0b8c1f8f98c5287fe2701f5a79f31f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b8c1f8f98c5287fe2701f5a79f31f9">ADC_SMPR_SMPSEL3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07db4b23be3781dacce0658cdd5156a7">ADC_SMPR_SMPSEL3_Pos</a>)</td></tr>
<tr class="separator:gad0b8c1f8f98c5287fe2701f5a79f31f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd03523c1a292bb486ade83437dc6dcc" id="r_gadd03523c1a292bb486ade83437dc6dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd03523c1a292bb486ade83437dc6dcc">ADC_SMPR_SMPSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0b8c1f8f98c5287fe2701f5a79f31f9">ADC_SMPR_SMPSEL3_Msk</a></td></tr>
<tr class="separator:gadd03523c1a292bb486ade83437dc6dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46895ce373f8401fdab91cdd55204482" id="r_ga46895ce373f8401fdab91cdd55204482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46895ce373f8401fdab91cdd55204482">ADC_SMPR_SMPSEL4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga46895ce373f8401fdab91cdd55204482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e762d6d24c464f602999152beef9190" id="r_ga9e762d6d24c464f602999152beef9190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e762d6d24c464f602999152beef9190">ADC_SMPR_SMPSEL4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46895ce373f8401fdab91cdd55204482">ADC_SMPR_SMPSEL4_Pos</a>)</td></tr>
<tr class="separator:ga9e762d6d24c464f602999152beef9190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb71bc24f6fda8d0a3d1e91d0b3906b" id="r_ga3bb71bc24f6fda8d0a3d1e91d0b3906b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb71bc24f6fda8d0a3d1e91d0b3906b">ADC_SMPR_SMPSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e762d6d24c464f602999152beef9190">ADC_SMPR_SMPSEL4_Msk</a></td></tr>
<tr class="separator:ga3bb71bc24f6fda8d0a3d1e91d0b3906b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9fc9106348dad5f433a391275515f4" id="r_ga1d9fc9106348dad5f433a391275515f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9fc9106348dad5f433a391275515f4">ADC_SMPR_SMPSEL5_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga1d9fc9106348dad5f433a391275515f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b36bc76475041c92ad28b9d7e46adf" id="r_ga59b36bc76475041c92ad28b9d7e46adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b36bc76475041c92ad28b9d7e46adf">ADC_SMPR_SMPSEL5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9fc9106348dad5f433a391275515f4">ADC_SMPR_SMPSEL5_Pos</a>)</td></tr>
<tr class="separator:ga59b36bc76475041c92ad28b9d7e46adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf290b5feb9bbc6b1c9aad410b545b8" id="r_ga4bf290b5feb9bbc6b1c9aad410b545b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf290b5feb9bbc6b1c9aad410b545b8">ADC_SMPR_SMPSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b36bc76475041c92ad28b9d7e46adf">ADC_SMPR_SMPSEL5_Msk</a></td></tr>
<tr class="separator:ga4bf290b5feb9bbc6b1c9aad410b545b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e9fb0306ed16a3d3a7da817106514d" id="r_ga96e9fb0306ed16a3d3a7da817106514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96e9fb0306ed16a3d3a7da817106514d">ADC_SMPR_SMPSEL6_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga96e9fb0306ed16a3d3a7da817106514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8aa237d42002fb5357fc228f1257765" id="r_gae8aa237d42002fb5357fc228f1257765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8aa237d42002fb5357fc228f1257765">ADC_SMPR_SMPSEL6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96e9fb0306ed16a3d3a7da817106514d">ADC_SMPR_SMPSEL6_Pos</a>)</td></tr>
<tr class="separator:gae8aa237d42002fb5357fc228f1257765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c61c60c1ae6c79e36be0c5169453fe0" id="r_ga2c61c60c1ae6c79e36be0c5169453fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c61c60c1ae6c79e36be0c5169453fe0">ADC_SMPR_SMPSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8aa237d42002fb5357fc228f1257765">ADC_SMPR_SMPSEL6_Msk</a></td></tr>
<tr class="separator:ga2c61c60c1ae6c79e36be0c5169453fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe96f56f780aa0e426f31c2d3612c96c" id="r_gafe96f56f780aa0e426f31c2d3612c96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe96f56f780aa0e426f31c2d3612c96c">ADC_SMPR_SMPSEL7_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe96f56f780aa0e426f31c2d3612c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675d624bf172ee54801700d3b0552eb8" id="r_ga675d624bf172ee54801700d3b0552eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675d624bf172ee54801700d3b0552eb8">ADC_SMPR_SMPSEL7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe96f56f780aa0e426f31c2d3612c96c">ADC_SMPR_SMPSEL7_Pos</a>)</td></tr>
<tr class="separator:ga675d624bf172ee54801700d3b0552eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fa3268e71baecf47d8002cdcbe9052" id="r_gaa8fa3268e71baecf47d8002cdcbe9052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8fa3268e71baecf47d8002cdcbe9052">ADC_SMPR_SMPSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675d624bf172ee54801700d3b0552eb8">ADC_SMPR_SMPSEL7_Msk</a></td></tr>
<tr class="separator:gaa8fa3268e71baecf47d8002cdcbe9052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb4dc8d3a310e3015b08ab749706cd7" id="r_gafdb4dc8d3a310e3015b08ab749706cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb4dc8d3a310e3015b08ab749706cd7">ADC_SMPR_SMPSEL8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafdb4dc8d3a310e3015b08ab749706cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6304ae63dc637feb2f5d5cd6eac905" id="r_gaba6304ae63dc637feb2f5d5cd6eac905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba6304ae63dc637feb2f5d5cd6eac905">ADC_SMPR_SMPSEL8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdb4dc8d3a310e3015b08ab749706cd7">ADC_SMPR_SMPSEL8_Pos</a>)</td></tr>
<tr class="separator:gaba6304ae63dc637feb2f5d5cd6eac905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01184cffcef63e7f8fb9c30f523d3f7" id="r_gab01184cffcef63e7f8fb9c30f523d3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01184cffcef63e7f8fb9c30f523d3f7">ADC_SMPR_SMPSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba6304ae63dc637feb2f5d5cd6eac905">ADC_SMPR_SMPSEL8_Msk</a></td></tr>
<tr class="separator:gab01184cffcef63e7f8fb9c30f523d3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768af82456112e453c49a0bf59893fbc" id="r_ga768af82456112e453c49a0bf59893fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga768af82456112e453c49a0bf59893fbc">ADC_SMPR_SMPSEL9_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga768af82456112e453c49a0bf59893fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901eb2ee943cc2c7920ec07c14bd3504" id="r_ga901eb2ee943cc2c7920ec07c14bd3504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901eb2ee943cc2c7920ec07c14bd3504">ADC_SMPR_SMPSEL9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga768af82456112e453c49a0bf59893fbc">ADC_SMPR_SMPSEL9_Pos</a>)</td></tr>
<tr class="separator:ga901eb2ee943cc2c7920ec07c14bd3504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408a0a8994b9f8beb40f7104de37cf30" id="r_ga408a0a8994b9f8beb40f7104de37cf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga408a0a8994b9f8beb40f7104de37cf30">ADC_SMPR_SMPSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901eb2ee943cc2c7920ec07c14bd3504">ADC_SMPR_SMPSEL9_Msk</a></td></tr>
<tr class="separator:ga408a0a8994b9f8beb40f7104de37cf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06311bba8ce357e8031835420cdafb87" id="r_ga06311bba8ce357e8031835420cdafb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06311bba8ce357e8031835420cdafb87">ADC_SMPR_SMPSEL10_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga06311bba8ce357e8031835420cdafb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c67c26052c919d65376f1b81e81468" id="r_gae8c67c26052c919d65376f1b81e81468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c67c26052c919d65376f1b81e81468">ADC_SMPR_SMPSEL10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06311bba8ce357e8031835420cdafb87">ADC_SMPR_SMPSEL10_Pos</a>)</td></tr>
<tr class="separator:gae8c67c26052c919d65376f1b81e81468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac1b86f7cfbb30d7006cb456646aae4" id="r_gadac1b86f7cfbb30d7006cb456646aae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac1b86f7cfbb30d7006cb456646aae4">ADC_SMPR_SMPSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8c67c26052c919d65376f1b81e81468">ADC_SMPR_SMPSEL10_Msk</a></td></tr>
<tr class="separator:gadac1b86f7cfbb30d7006cb456646aae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f48a18e4a965ae5fa790a45664407c9" id="r_ga3f48a18e4a965ae5fa790a45664407c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f48a18e4a965ae5fa790a45664407c9">ADC_SMPR_SMPSEL11_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga3f48a18e4a965ae5fa790a45664407c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8930753c68df4e2bf2b9848271d5fcf7" id="r_ga8930753c68df4e2bf2b9848271d5fcf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8930753c68df4e2bf2b9848271d5fcf7">ADC_SMPR_SMPSEL11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f48a18e4a965ae5fa790a45664407c9">ADC_SMPR_SMPSEL11_Pos</a>)</td></tr>
<tr class="separator:ga8930753c68df4e2bf2b9848271d5fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bd75975886873e269cae4ffd2f9ef9" id="r_gaa9bd75975886873e269cae4ffd2f9ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bd75975886873e269cae4ffd2f9ef9">ADC_SMPR_SMPSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8930753c68df4e2bf2b9848271d5fcf7">ADC_SMPR_SMPSEL11_Msk</a></td></tr>
<tr class="separator:gaa9bd75975886873e269cae4ffd2f9ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584de67f8bc4581559afb9eafd0efc8" id="r_ga9584de67f8bc4581559afb9eafd0efc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584de67f8bc4581559afb9eafd0efc8">ADC_SMPR_SMPSEL12_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9584de67f8bc4581559afb9eafd0efc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0651038638c57447c4856072d5615d8" id="r_gae0651038638c57447c4856072d5615d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0651038638c57447c4856072d5615d8">ADC_SMPR_SMPSEL12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9584de67f8bc4581559afb9eafd0efc8">ADC_SMPR_SMPSEL12_Pos</a>)</td></tr>
<tr class="separator:gae0651038638c57447c4856072d5615d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d7a8eb97eb51ed381e9a6e0c109485" id="r_gaf4d7a8eb97eb51ed381e9a6e0c109485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d7a8eb97eb51ed381e9a6e0c109485">ADC_SMPR_SMPSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0651038638c57447c4856072d5615d8">ADC_SMPR_SMPSEL12_Msk</a></td></tr>
<tr class="separator:gaf4d7a8eb97eb51ed381e9a6e0c109485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8c3c46633523206ea430ebbf478ace" id="r_ga2c8c3c46633523206ea430ebbf478ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c8c3c46633523206ea430ebbf478ace">ADC_SMPR_SMPSEL13_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga2c8c3c46633523206ea430ebbf478ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b73ae816d5634b0ab94d33f3763fb8" id="r_ga19b73ae816d5634b0ab94d33f3763fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b73ae816d5634b0ab94d33f3763fb8">ADC_SMPR_SMPSEL13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c8c3c46633523206ea430ebbf478ace">ADC_SMPR_SMPSEL13_Pos</a>)</td></tr>
<tr class="separator:ga19b73ae816d5634b0ab94d33f3763fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad5ebe795a58f8fa6a3602f5a083de7" id="r_gabad5ebe795a58f8fa6a3602f5a083de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad5ebe795a58f8fa6a3602f5a083de7">ADC_SMPR_SMPSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19b73ae816d5634b0ab94d33f3763fb8">ADC_SMPR_SMPSEL13_Msk</a></td></tr>
<tr class="separator:gabad5ebe795a58f8fa6a3602f5a083de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fcd1e7bc4ce025a50f7a5d7c5e2f19" id="r_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fcd1e7bc4ce025a50f7a5d7c5e2f19">ADC_SMPR_SMPSEL14_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga07fcd1e7bc4ce025a50f7a5d7c5e2f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1392a93529bd16ff68a7b523ed010d8a" id="r_ga1392a93529bd16ff68a7b523ed010d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1392a93529bd16ff68a7b523ed010d8a">ADC_SMPR_SMPSEL14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07fcd1e7bc4ce025a50f7a5d7c5e2f19">ADC_SMPR_SMPSEL14_Pos</a>)</td></tr>
<tr class="separator:ga1392a93529bd16ff68a7b523ed010d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d67211debb2509b6a9ce641166d6699" id="r_ga9d67211debb2509b6a9ce641166d6699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d67211debb2509b6a9ce641166d6699">ADC_SMPR_SMPSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1392a93529bd16ff68a7b523ed010d8a">ADC_SMPR_SMPSEL14_Msk</a></td></tr>
<tr class="separator:ga9d67211debb2509b6a9ce641166d6699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc724499e44e6cf690a635350f44864" id="r_ga1cc724499e44e6cf690a635350f44864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc724499e44e6cf690a635350f44864">ADC_SMPR_SMPSEL15_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1cc724499e44e6cf690a635350f44864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12cfe206f03dab77665d78df0c9ed4a4" id="r_ga12cfe206f03dab77665d78df0c9ed4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12cfe206f03dab77665d78df0c9ed4a4">ADC_SMPR_SMPSEL15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc724499e44e6cf690a635350f44864">ADC_SMPR_SMPSEL15_Pos</a>)</td></tr>
<tr class="separator:ga12cfe206f03dab77665d78df0c9ed4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3773cbfc71fe23eefeaaedb91062c40" id="r_gac3773cbfc71fe23eefeaaedb91062c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3773cbfc71fe23eefeaaedb91062c40">ADC_SMPR_SMPSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12cfe206f03dab77665d78df0c9ed4a4">ADC_SMPR_SMPSEL15_Msk</a></td></tr>
<tr class="separator:gac3773cbfc71fe23eefeaaedb91062c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04787aeebe5b916182faafb25f29e24c" id="r_ga04787aeebe5b916182faafb25f29e24c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04787aeebe5b916182faafb25f29e24c">ADC_SMPR_SMPSEL16_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga04787aeebe5b916182faafb25f29e24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a01918ebcf679e1e8dca531c5d62e77" id="r_ga8a01918ebcf679e1e8dca531c5d62e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a01918ebcf679e1e8dca531c5d62e77">ADC_SMPR_SMPSEL16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04787aeebe5b916182faafb25f29e24c">ADC_SMPR_SMPSEL16_Pos</a>)</td></tr>
<tr class="separator:ga8a01918ebcf679e1e8dca531c5d62e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81db721ea44314691e098f760ea44735" id="r_ga81db721ea44314691e098f760ea44735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81db721ea44314691e098f760ea44735">ADC_SMPR_SMPSEL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a01918ebcf679e1e8dca531c5d62e77">ADC_SMPR_SMPSEL16_Msk</a></td></tr>
<tr class="separator:ga81db721ea44314691e098f760ea44735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16116176ee635697e7a822a9181f9a4e" id="r_ga16116176ee635697e7a822a9181f9a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16116176ee635697e7a822a9181f9a4e">ADC_SMPR_SMPSEL17_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga16116176ee635697e7a822a9181f9a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4310a0a53dac73b5588c763d4e02fcf9" id="r_ga4310a0a53dac73b5588c763d4e02fcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4310a0a53dac73b5588c763d4e02fcf9">ADC_SMPR_SMPSEL17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16116176ee635697e7a822a9181f9a4e">ADC_SMPR_SMPSEL17_Pos</a>)</td></tr>
<tr class="separator:ga4310a0a53dac73b5588c763d4e02fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ff33695912c3ef1d69d5970749a094" id="r_ga72ff33695912c3ef1d69d5970749a094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ff33695912c3ef1d69d5970749a094">ADC_SMPR_SMPSEL17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4310a0a53dac73b5588c763d4e02fcf9">ADC_SMPR_SMPSEL17_Msk</a></td></tr>
<tr class="separator:ga72ff33695912c3ef1d69d5970749a094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764697a4f951d5474d339a07da4512de" id="r_ga764697a4f951d5474d339a07da4512de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764697a4f951d5474d339a07da4512de">ADC_SMPR_SMPSEL18_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga764697a4f951d5474d339a07da4512de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900b87930aafb281ee9eeadc8654922f" id="r_ga900b87930aafb281ee9eeadc8654922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900b87930aafb281ee9eeadc8654922f">ADC_SMPR_SMPSEL18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga764697a4f951d5474d339a07da4512de">ADC_SMPR_SMPSEL18_Pos</a>)</td></tr>
<tr class="separator:ga900b87930aafb281ee9eeadc8654922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378714ab17bf5f3e294b91dcc4c41cee" id="r_ga378714ab17bf5f3e294b91dcc4c41cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378714ab17bf5f3e294b91dcc4c41cee">ADC_SMPR_SMPSEL18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga900b87930aafb281ee9eeadc8654922f">ADC_SMPR_SMPSEL18_Msk</a></td></tr>
<tr class="separator:ga378714ab17bf5f3e294b91dcc4c41cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa581f3980ade0e54ec4d5d2c834c90" id="r_gafaa581f3980ade0e54ec4d5d2c834c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafaa581f3980ade0e54ec4d5d2c834c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55d195b5017fea4365639920245cd2e" id="r_gab55d195b5017fea4365639920245cd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55d195b5017fea4365639920245cd2e">ADC_AWD1TR_LT1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gab55d195b5017fea4365639920245cd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d4a7de9ddf0bc8e05dc9eb95effe3d" id="r_gaf7d4a7de9ddf0bc8e05dc9eb95effe3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d4a7de9ddf0bc8e05dc9eb95effe3d">ADC_AWD1TR_LT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55d195b5017fea4365639920245cd2e">ADC_AWD1TR_LT1_Msk</a></td></tr>
<tr class="separator:gaf7d4a7de9ddf0bc8e05dc9eb95effe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de842de097a7b7220d4f5d268ea6f3" id="r_gaa1de842de097a7b7220d4f5d268ea6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de842de097a7b7220d4f5d268ea6f3">ADC_AWD1TR_LT1_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gaa1de842de097a7b7220d4f5d268ea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6b2273e96f7495309ea3fa8abb251e" id="r_gaab6b2273e96f7495309ea3fa8abb251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6b2273e96f7495309ea3fa8abb251e">ADC_AWD1TR_LT1_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gaab6b2273e96f7495309ea3fa8abb251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafaffe21ea14607524ab58f53ac4e31" id="r_gabafaffe21ea14607524ab58f53ac4e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabafaffe21ea14607524ab58f53ac4e31">ADC_AWD1TR_LT1_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gabafaffe21ea14607524ab58f53ac4e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23a5ab316b4f917d72db7ce98ebbe83" id="r_gac23a5ab316b4f917d72db7ce98ebbe83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23a5ab316b4f917d72db7ce98ebbe83">ADC_AWD1TR_LT1_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gac23a5ab316b4f917d72db7ce98ebbe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc46a8578af4eb9ab46149423ebe3e35" id="r_gadc46a8578af4eb9ab46149423ebe3e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc46a8578af4eb9ab46149423ebe3e35">ADC_AWD1TR_LT1_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gadc46a8578af4eb9ab46149423ebe3e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5748a2573eb66cab9460b508c3833c1d" id="r_ga5748a2573eb66cab9460b508c3833c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5748a2573eb66cab9460b508c3833c1d">ADC_AWD1TR_LT1_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:ga5748a2573eb66cab9460b508c3833c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde646a5b44ff8045540d4ddf67446e3" id="r_gacde646a5b44ff8045540d4ddf67446e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde646a5b44ff8045540d4ddf67446e3">ADC_AWD1TR_LT1_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gacde646a5b44ff8045540d4ddf67446e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b40a867b52f6959f42a639ffc8b747" id="r_ga52b40a867b52f6959f42a639ffc8b747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b40a867b52f6959f42a639ffc8b747">ADC_AWD1TR_LT1_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:ga52b40a867b52f6959f42a639ffc8b747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3426ea6f40add062dabc3b89215b372" id="r_gab3426ea6f40add062dabc3b89215b372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3426ea6f40add062dabc3b89215b372">ADC_AWD1TR_LT1_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gab3426ea6f40add062dabc3b89215b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fbf7a2d88770dbc1f03bf774f0842a" id="r_gaf6fbf7a2d88770dbc1f03bf774f0842a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6fbf7a2d88770dbc1f03bf774f0842a">ADC_AWD1TR_LT1_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gaf6fbf7a2d88770dbc1f03bf774f0842a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd00eeceef994fd3faac8c359c86ece" id="r_ga4fd00eeceef994fd3faac8c359c86ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fd00eeceef994fd3faac8c359c86ece">ADC_AWD1TR_LT1_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:ga4fd00eeceef994fd3faac8c359c86ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d9016656eee74017773e64236801a7" id="r_gaa8d9016656eee74017773e64236801a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d9016656eee74017773e64236801a7">ADC_AWD1TR_LT1_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">ADC_AWD1TR_LT1_Pos</a>)</td></tr>
<tr class="separator:gaa8d9016656eee74017773e64236801a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d9c00315d02c481530772ae2082d1d" id="r_ga10d9c00315d02c481530772ae2082d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga10d9c00315d02c481530772ae2082d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96ae290d686192f801bf8649b056bce" id="r_gad96ae290d686192f801bf8649b056bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96ae290d686192f801bf8649b056bce">ADC_AWD1TR_HT1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gad96ae290d686192f801bf8649b056bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455ddf63396b132f52d3aa5a69a9f2cb" id="r_ga455ddf63396b132f52d3aa5a69a9f2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ddf63396b132f52d3aa5a69a9f2cb">ADC_AWD1TR_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad96ae290d686192f801bf8649b056bce">ADC_AWD1TR_HT1_Msk</a></td></tr>
<tr class="separator:ga455ddf63396b132f52d3aa5a69a9f2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04e28387361ba24a767ac3e1abdfe9f" id="r_gae04e28387361ba24a767ac3e1abdfe9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04e28387361ba24a767ac3e1abdfe9f">ADC_AWD1TR_HT1_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gae04e28387361ba24a767ac3e1abdfe9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8042dbdec4c70773217344e238e2ff16" id="r_ga8042dbdec4c70773217344e238e2ff16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8042dbdec4c70773217344e238e2ff16">ADC_AWD1TR_HT1_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:ga8042dbdec4c70773217344e238e2ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dc22784bec2e52662b15f82ece89da" id="r_gaf3dc22784bec2e52662b15f82ece89da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3dc22784bec2e52662b15f82ece89da">ADC_AWD1TR_HT1_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gaf3dc22784bec2e52662b15f82ece89da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b2ea4c3dd9081a609779739b2a9bfe" id="r_ga29b2ea4c3dd9081a609779739b2a9bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b2ea4c3dd9081a609779739b2a9bfe">ADC_AWD1TR_HT1_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:ga29b2ea4c3dd9081a609779739b2a9bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae936f36249bc933146ec6c51bda64f3a" id="r_gae936f36249bc933146ec6c51bda64f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae936f36249bc933146ec6c51bda64f3a">ADC_AWD1TR_HT1_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gae936f36249bc933146ec6c51bda64f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cbd502dae922857e91e74723163d6f" id="r_gad8cbd502dae922857e91e74723163d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8cbd502dae922857e91e74723163d6f">ADC_AWD1TR_HT1_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gad8cbd502dae922857e91e74723163d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98c42b8c612d0cc8435419586443d20" id="r_gaa98c42b8c612d0cc8435419586443d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98c42b8c612d0cc8435419586443d20">ADC_AWD1TR_HT1_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gaa98c42b8c612d0cc8435419586443d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c94d870e712b3d53c3b481211f3aa04" id="r_ga4c94d870e712b3d53c3b481211f3aa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c94d870e712b3d53c3b481211f3aa04">ADC_AWD1TR_HT1_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:ga4c94d870e712b3d53c3b481211f3aa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71313a9bc7fb70893f2d1890dccf4d6c" id="r_ga71313a9bc7fb70893f2d1890dccf4d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71313a9bc7fb70893f2d1890dccf4d6c">ADC_AWD1TR_HT1_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:ga71313a9bc7fb70893f2d1890dccf4d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde2a703769b4c05e25902f419d437e9" id="r_gadde2a703769b4c05e25902f419d437e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadde2a703769b4c05e25902f419d437e9">ADC_AWD1TR_HT1_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gadde2a703769b4c05e25902f419d437e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab615e693b99535bd5282beff433da4b5" id="r_gab615e693b99535bd5282beff433da4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab615e693b99535bd5282beff433da4b5">ADC_AWD1TR_HT1_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:gab615e693b99535bd5282beff433da4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522fdfa48c1e3f21f6f4152bd7914ae5" id="r_ga522fdfa48c1e3f21f6f4152bd7914ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga522fdfa48c1e3f21f6f4152bd7914ae5">ADC_AWD1TR_HT1_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">ADC_AWD1TR_HT1_Pos</a>)</td></tr>
<tr class="separator:ga522fdfa48c1e3f21f6f4152bd7914ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7b00a5ded63d156bf4d1bf6bf62ca8" id="r_gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d4a7de9ddf0bc8e05dc9eb95effe3d">ADC_AWD1TR_LT1</a></td></tr>
<tr class="separator:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da7b993b06b77effba5f2f411b5eef9" id="r_ga9da7b993b06b77effba5f2f411b5eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">ADC_TR1_LT1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de842de097a7b7220d4f5d268ea6f3">ADC_AWD1TR_LT1_0</a></td></tr>
<tr class="separator:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae1040f7730eaa0e187e51564c8c1e" id="r_ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">ADC_TR1_LT1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6b2273e96f7495309ea3fa8abb251e">ADC_AWD1TR_LT1_1</a></td></tr>
<tr class="separator:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa676b8632fc1481ea7eea37949d1f1" id="r_ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">ADC_TR1_LT1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabafaffe21ea14607524ab58f53ac4e31">ADC_AWD1TR_LT1_2</a></td></tr>
<tr class="separator:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2eab5c680ef57576cb899b7a3ea85be" id="r_gac2eab5c680ef57576cb899b7a3ea85be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">ADC_TR1_LT1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac23a5ab316b4f917d72db7ce98ebbe83">ADC_AWD1TR_LT1_3</a></td></tr>
<tr class="separator:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b491b417bf3c634fa457479cf60d04" id="r_gac7b491b417bf3c634fa457479cf60d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">ADC_TR1_LT1_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc46a8578af4eb9ab46149423ebe3e35">ADC_AWD1TR_LT1_4</a></td></tr>
<tr class="separator:gac7b491b417bf3c634fa457479cf60d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52262a8d95b8a14748dcc72b6ea96aaa" id="r_ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">ADC_TR1_LT1_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5748a2573eb66cab9460b508c3833c1d">ADC_AWD1TR_LT1_5</a></td></tr>
<tr class="separator:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3990d7c9b211b93d4bad5de08fa02c" id="r_gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">ADC_TR1_LT1_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacde646a5b44ff8045540d4ddf67446e3">ADC_AWD1TR_LT1_6</a></td></tr>
<tr class="separator:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104e1362b305a5ca7f4ef659ade3902" id="r_gaa104e1362b305a5ca7f4ef659ade3902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">ADC_TR1_LT1_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52b40a867b52f6959f42a639ffc8b747">ADC_AWD1TR_LT1_7</a></td></tr>
<tr class="separator:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928806f57017847b5e7339a0a5f12dd8" id="r_ga928806f57017847b5e7339a0a5f12dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">ADC_TR1_LT1_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3426ea6f40add062dabc3b89215b372">ADC_AWD1TR_LT1_8</a></td></tr>
<tr class="separator:ga928806f57017847b5e7339a0a5f12dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05c654d328d3707ed3e342a6bb2a09" id="r_ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">ADC_TR1_LT1_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6fbf7a2d88770dbc1f03bf774f0842a">ADC_AWD1TR_LT1_9</a></td></tr>
<tr class="separator:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed073de1c8c1750e2b7bf83f433add0" id="r_gabed073de1c8c1750e2b7bf83f433add0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">ADC_TR1_LT1_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fd00eeceef994fd3faac8c359c86ece">ADC_AWD1TR_LT1_10</a></td></tr>
<tr class="separator:gabed073de1c8c1750e2b7bf83f433add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5af7fc08b67c8e7b4a783dfc0d8b64a" id="r_gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">ADC_TR1_LT1_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d9016656eee74017773e64236801a7">ADC_AWD1TR_LT1_11</a></td></tr>
<tr class="separator:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad1cfd78eff67df0be5c4925676819" id="r_ga90ad1cfd78eff67df0be5c4925676819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga455ddf63396b132f52d3aa5a69a9f2cb">ADC_AWD1TR_HT1</a></td></tr>
<tr class="separator:ga90ad1cfd78eff67df0be5c4925676819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7810b13d98a10a6a0c0f42ec4d6c4f8" id="r_gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">ADC_TR1_HT1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae04e28387361ba24a767ac3e1abdfe9f">ADC_AWD1TR_HT1_0</a></td></tr>
<tr class="separator:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b052c1fa80b353a3e568d18f9bdf2" id="r_gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">ADC_TR1_HT1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8042dbdec4c70773217344e238e2ff16">ADC_AWD1TR_HT1_1</a></td></tr>
<tr class="separator:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9d7a6c932a1161cae22bbd2c6345a" id="r_gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">ADC_TR1_HT1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3dc22784bec2e52662b15f82ece89da">ADC_AWD1TR_HT1_2</a></td></tr>
<tr class="separator:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aede5882699c1a14de192a9c9e2ff2" id="r_ga83aede5882699c1a14de192a9c9e2ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">ADC_TR1_HT1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29b2ea4c3dd9081a609779739b2a9bfe">ADC_AWD1TR_HT1_3</a></td></tr>
<tr class="separator:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3273f19057accc4fa63f243c778f306a" id="r_ga3273f19057accc4fa63f243c778f306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">ADC_TR1_HT1_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae936f36249bc933146ec6c51bda64f3a">ADC_AWD1TR_HT1_4</a></td></tr>
<tr class="separator:ga3273f19057accc4fa63f243c778f306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0aa4102b39935decbe2dc083e587c5" id="r_ga6d0aa4102b39935decbe2dc083e587c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">ADC_TR1_HT1_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8cbd502dae922857e91e74723163d6f">ADC_AWD1TR_HT1_5</a></td></tr>
<tr class="separator:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a957eeed81169f2aa46d86bfd24e5a" id="r_ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">ADC_TR1_HT1_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98c42b8c612d0cc8435419586443d20">ADC_AWD1TR_HT1_6</a></td></tr>
<tr class="separator:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b90376957036f86287ff09a5a7b91" id="r_gaed5b90376957036f86287ff09a5a7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">ADC_TR1_HT1_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c94d870e712b3d53c3b481211f3aa04">ADC_AWD1TR_HT1_7</a></td></tr>
<tr class="separator:gaed5b90376957036f86287ff09a5a7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9961fcd4c1edf4fd76e422d814872da0" id="r_ga9961fcd4c1edf4fd76e422d814872da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">ADC_TR1_HT1_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71313a9bc7fb70893f2d1890dccf4d6c">ADC_AWD1TR_HT1_8</a></td></tr>
<tr class="separator:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c964be610134e2f6ce2c7b7165512" id="r_ga778c964be610134e2f6ce2c7b7165512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">ADC_TR1_HT1_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadde2a703769b4c05e25902f419d437e9">ADC_AWD1TR_HT1_9</a></td></tr>
<tr class="separator:ga778c964be610134e2f6ce2c7b7165512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0460165b5a95af7ccadc8971ac7c5df8" id="r_ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">ADC_TR1_HT1_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab615e693b99535bd5282beff433da4b5">ADC_AWD1TR_HT1_10</a></td></tr>
<tr class="separator:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf69af30215febb5942d58939fed114" id="r_gabcf69af30215febb5942d58939fed114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">ADC_TR1_HT1_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga522fdfa48c1e3f21f6f4152bd7914ae5">ADC_AWD1TR_HT1_11</a></td></tr>
<tr class="separator:gabcf69af30215febb5942d58939fed114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeef281b726309711023f57548969db7" id="r_gabeef281b726309711023f57548969db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabeef281b726309711023f57548969db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92335e38df1cd0df2c3f59b94e2a323" id="r_gaa92335e38df1cd0df2c3f59b94e2a323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92335e38df1cd0df2c3f59b94e2a323">ADC_AWD2TR_LT2_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:gaa92335e38df1cd0df2c3f59b94e2a323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07351360a39820480132b479303fd7fd" id="r_ga07351360a39820480132b479303fd7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07351360a39820480132b479303fd7fd">ADC_AWD2TR_LT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa92335e38df1cd0df2c3f59b94e2a323">ADC_AWD2TR_LT2_Msk</a></td></tr>
<tr class="separator:ga07351360a39820480132b479303fd7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5a9dc83b462087c155afb79fefbd0c" id="r_gadc5a9dc83b462087c155afb79fefbd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5a9dc83b462087c155afb79fefbd0c">ADC_AWD2TR_LT2_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:gadc5a9dc83b462087c155afb79fefbd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100af1ee5dbec143645ef113b1f817c9" id="r_ga100af1ee5dbec143645ef113b1f817c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga100af1ee5dbec143645ef113b1f817c9">ADC_AWD2TR_LT2_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga100af1ee5dbec143645ef113b1f817c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f60b96d72a33a25224af8113fdadfba" id="r_ga1f60b96d72a33a25224af8113fdadfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f60b96d72a33a25224af8113fdadfba">ADC_AWD2TR_LT2_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga1f60b96d72a33a25224af8113fdadfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241c13528b928ded59c489cb41897757" id="r_ga241c13528b928ded59c489cb41897757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga241c13528b928ded59c489cb41897757">ADC_AWD2TR_LT2_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga241c13528b928ded59c489cb41897757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b5ae29e4867f7adf60a07ab77bf3ed" id="r_gaa6b5ae29e4867f7adf60a07ab77bf3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b5ae29e4867f7adf60a07ab77bf3ed">ADC_AWD2TR_LT2_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:gaa6b5ae29e4867f7adf60a07ab77bf3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea767c57370b9b8ddd9c84e563645b4d" id="r_gaea767c57370b9b8ddd9c84e563645b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea767c57370b9b8ddd9c84e563645b4d">ADC_AWD2TR_LT2_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:gaea767c57370b9b8ddd9c84e563645b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492beb1a37543418cc5e795adb44c247" id="r_ga492beb1a37543418cc5e795adb44c247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492beb1a37543418cc5e795adb44c247">ADC_AWD2TR_LT2_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga492beb1a37543418cc5e795adb44c247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404116b0d9ee842e60dad9648d83348a" id="r_ga404116b0d9ee842e60dad9648d83348a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404116b0d9ee842e60dad9648d83348a">ADC_AWD2TR_LT2_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga404116b0d9ee842e60dad9648d83348a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9d43f90262e2f04b81dfad64125e83" id="r_ga1e9d43f90262e2f04b81dfad64125e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9d43f90262e2f04b81dfad64125e83">ADC_AWD2TR_LT2_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga1e9d43f90262e2f04b81dfad64125e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574656f00272a3d5219e7cc18ce4b5f5" id="r_ga574656f00272a3d5219e7cc18ce4b5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574656f00272a3d5219e7cc18ce4b5f5">ADC_AWD2TR_LT2_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga574656f00272a3d5219e7cc18ce4b5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4614a54d39ee79d776b75b0cfeb90b2f" id="r_ga4614a54d39ee79d776b75b0cfeb90b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4614a54d39ee79d776b75b0cfeb90b2f">ADC_AWD2TR_LT2_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga4614a54d39ee79d776b75b0cfeb90b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbdd7073b93ed85bc0b2749bdf07688" id="r_ga7bbdd7073b93ed85bc0b2749bdf07688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbdd7073b93ed85bc0b2749bdf07688">ADC_AWD2TR_LT2_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7">ADC_AWD2TR_LT2_Pos</a>)</td></tr>
<tr class="separator:ga7bbdd7073b93ed85bc0b2749bdf07688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0707a8f9dc7119b0f4191155293da659" id="r_ga0707a8f9dc7119b0f4191155293da659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0707a8f9dc7119b0f4191155293da659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d1fb910d357434c6424ffd25f884bb" id="r_ga71d1fb910d357434c6424ffd25f884bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1fb910d357434c6424ffd25f884bb">ADC_AWD2TR_HT2_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga71d1fb910d357434c6424ffd25f884bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7283d3243b635192db0416f87fd9f2f" id="r_gac7283d3243b635192db0416f87fd9f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7283d3243b635192db0416f87fd9f2f">ADC_AWD2TR_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1fb910d357434c6424ffd25f884bb">ADC_AWD2TR_HT2_Msk</a></td></tr>
<tr class="separator:gac7283d3243b635192db0416f87fd9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd83cb7643872998c58c9db3c859d95c" id="r_gacd83cb7643872998c58c9db3c859d95c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd83cb7643872998c58c9db3c859d95c">ADC_AWD2TR_HT2_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:gacd83cb7643872998c58c9db3c859d95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19278fdaa363ab251a07d72c3fd5e549" id="r_ga19278fdaa363ab251a07d72c3fd5e549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19278fdaa363ab251a07d72c3fd5e549">ADC_AWD2TR_HT2_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga19278fdaa363ab251a07d72c3fd5e549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b4c88e377c11614e43f509985808f9" id="r_ga57b4c88e377c11614e43f509985808f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b4c88e377c11614e43f509985808f9">ADC_AWD2TR_HT2_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga57b4c88e377c11614e43f509985808f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3bcfe37128201874ed5f41c912a27e" id="r_ga3b3bcfe37128201874ed5f41c912a27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3bcfe37128201874ed5f41c912a27e">ADC_AWD2TR_HT2_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga3b3bcfe37128201874ed5f41c912a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9595f443c2777026fc6da414af04732" id="r_gae9595f443c2777026fc6da414af04732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9595f443c2777026fc6da414af04732">ADC_AWD2TR_HT2_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:gae9595f443c2777026fc6da414af04732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca33b9b3e7ec32ff71d0ea001ebf593d" id="r_gaca33b9b3e7ec32ff71d0ea001ebf593d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca33b9b3e7ec32ff71d0ea001ebf593d">ADC_AWD2TR_HT2_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:gaca33b9b3e7ec32ff71d0ea001ebf593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848ba665d68a4d98332516df2b0e4204" id="r_ga848ba665d68a4d98332516df2b0e4204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga848ba665d68a4d98332516df2b0e4204">ADC_AWD2TR_HT2_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga848ba665d68a4d98332516df2b0e4204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb9aa4832932c3f82062168248f315" id="r_ga81cb9aa4832932c3f82062168248f315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81cb9aa4832932c3f82062168248f315">ADC_AWD2TR_HT2_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga81cb9aa4832932c3f82062168248f315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae018a4f080f146dc67e38f904a8a418c" id="r_gae018a4f080f146dc67e38f904a8a418c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae018a4f080f146dc67e38f904a8a418c">ADC_AWD2TR_HT2_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:gae018a4f080f146dc67e38f904a8a418c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0412f41aa0cb1d33248a87f316aee7e5" id="r_ga0412f41aa0cb1d33248a87f316aee7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0412f41aa0cb1d33248a87f316aee7e5">ADC_AWD2TR_HT2_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga0412f41aa0cb1d33248a87f316aee7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c24bd119561e19b78427d8c80a4222" id="r_gad0c24bd119561e19b78427d8c80a4222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c24bd119561e19b78427d8c80a4222">ADC_AWD2TR_HT2_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:gad0c24bd119561e19b78427d8c80a4222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68359b2ed284a908b3d4e18642f64cd4" id="r_ga68359b2ed284a908b3d4e18642f64cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68359b2ed284a908b3d4e18642f64cd4">ADC_AWD2TR_HT2_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659">ADC_AWD2TR_HT2_Pos</a>)</td></tr>
<tr class="separator:ga68359b2ed284a908b3d4e18642f64cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20840a5fcb23b91a8ac686e887d7d144" id="r_ga20840a5fcb23b91a8ac686e887d7d144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07351360a39820480132b479303fd7fd">ADC_AWD2TR_LT2</a></td></tr>
<tr class="separator:ga20840a5fcb23b91a8ac686e887d7d144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ecb878d29b2299faafb578852f8a47" id="r_ga34ecb878d29b2299faafb578852f8a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47">ADC_TR2_LT2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc5a9dc83b462087c155afb79fefbd0c">ADC_AWD2TR_LT2_0</a></td></tr>
<tr class="separator:ga34ecb878d29b2299faafb578852f8a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3179a92dfb4f62017fd6dca5e7e47a0a" id="r_ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a">ADC_TR2_LT2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100af1ee5dbec143645ef113b1f817c9">ADC_AWD2TR_LT2_1</a></td></tr>
<tr class="separator:ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508f2fd314abce9d0fd12a49f97cbe9d" id="r_ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d">ADC_TR2_LT2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f60b96d72a33a25224af8113fdadfba">ADC_AWD2TR_LT2_2</a></td></tr>
<tr class="separator:ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52de181b6536eedc3c69bf8c1d21084d" id="r_ga52de181b6536eedc3c69bf8c1d21084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d">ADC_TR2_LT2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga241c13528b928ded59c489cb41897757">ADC_AWD2TR_LT2_3</a></td></tr>
<tr class="separator:ga52de181b6536eedc3c69bf8c1d21084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de4fd6ca585fa9a9089b66d7c49c597" id="r_ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597">ADC_TR2_LT2_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b5ae29e4867f7adf60a07ab77bf3ed">ADC_AWD2TR_LT2_4</a></td></tr>
<tr class="separator:ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d52b371e77f5d5946e086863a07b8d2" id="r_ga7d52b371e77f5d5946e086863a07b8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2">ADC_TR2_LT2_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea767c57370b9b8ddd9c84e563645b4d">ADC_AWD2TR_LT2_5</a></td></tr>
<tr class="separator:ga7d52b371e77f5d5946e086863a07b8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077bff6b42847a0b971b72c917b99cd8" id="r_ga077bff6b42847a0b971b72c917b99cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8">ADC_TR2_LT2_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga492beb1a37543418cc5e795adb44c247">ADC_AWD2TR_LT2_6</a></td></tr>
<tr class="separator:ga077bff6b42847a0b971b72c917b99cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b77e5627dda6befdd9c78ce2a33bed5" id="r_ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5">ADC_TR2_LT2_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga404116b0d9ee842e60dad9648d83348a">ADC_AWD2TR_LT2_7</a></td></tr>
<tr class="separator:ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0660c27ef2358b98c55e3b63334ac6e2" id="r_ga0660c27ef2358b98c55e3b63334ac6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0660c27ef2358b98c55e3b63334ac6e2">ADC_TR2_LT2_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9d43f90262e2f04b81dfad64125e83">ADC_AWD2TR_LT2_8</a></td></tr>
<tr class="separator:ga0660c27ef2358b98c55e3b63334ac6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7de3c5392a6d986117054483e2e98d4" id="r_gab7de3c5392a6d986117054483e2e98d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7de3c5392a6d986117054483e2e98d4">ADC_TR2_LT2_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574656f00272a3d5219e7cc18ce4b5f5">ADC_AWD2TR_LT2_9</a></td></tr>
<tr class="separator:gab7de3c5392a6d986117054483e2e98d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae54958a3a11f2fc76aba44278de047a" id="r_gaae54958a3a11f2fc76aba44278de047a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae54958a3a11f2fc76aba44278de047a">ADC_TR2_LT2_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4614a54d39ee79d776b75b0cfeb90b2f">ADC_AWD2TR_LT2_10</a></td></tr>
<tr class="separator:gaae54958a3a11f2fc76aba44278de047a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e3830580ec14350d1218b05ed8d034" id="r_gac3e3830580ec14350d1218b05ed8d034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e3830580ec14350d1218b05ed8d034">ADC_TR2_LT2_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbdd7073b93ed85bc0b2749bdf07688">ADC_AWD2TR_LT2_11</a></td></tr>
<tr class="separator:gac3e3830580ec14350d1218b05ed8d034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b14e08b2f66cf148d43c61c68771f" id="r_ga066b14e08b2f66cf148d43c61c68771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7283d3243b635192db0416f87fd9f2f">ADC_AWD2TR_HT2</a></td></tr>
<tr class="separator:ga066b14e08b2f66cf148d43c61c68771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b3b1e829f61faaae29c3c2dda23eef" id="r_ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef">ADC_TR2_HT2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd83cb7643872998c58c9db3c859d95c">ADC_AWD2TR_HT2_0</a></td></tr>
<tr class="separator:ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026f0d39dff596f96ba18389e3e83c81" id="r_ga026f0d39dff596f96ba18389e3e83c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81">ADC_TR2_HT2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19278fdaa363ab251a07d72c3fd5e549">ADC_AWD2TR_HT2_1</a></td></tr>
<tr class="separator:ga026f0d39dff596f96ba18389e3e83c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c72193f37168c1cae5eef1df911935" id="r_ga50c72193f37168c1cae5eef1df911935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935">ADC_TR2_HT2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b4c88e377c11614e43f509985808f9">ADC_AWD2TR_HT2_2</a></td></tr>
<tr class="separator:ga50c72193f37168c1cae5eef1df911935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d41cb39ae353cdb6f3cb1a171a666a" id="r_gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a">ADC_TR2_HT2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3bcfe37128201874ed5f41c912a27e">ADC_AWD2TR_HT2_3</a></td></tr>
<tr class="separator:gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f68b1827b5e65ed2a9caa71ee0db" id="r_gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db">ADC_TR2_HT2_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9595f443c2777026fc6da414af04732">ADC_AWD2TR_HT2_4</a></td></tr>
<tr class="separator:gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763c3cdad0768b82ce8f32367a2d8aa5" id="r_ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5">ADC_TR2_HT2_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca33b9b3e7ec32ff71d0ea001ebf593d">ADC_AWD2TR_HT2_5</a></td></tr>
<tr class="separator:ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845afafcc3c1121253967b5b565dd317" id="r_ga845afafcc3c1121253967b5b565dd317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317">ADC_TR2_HT2_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga848ba665d68a4d98332516df2b0e4204">ADC_AWD2TR_HT2_6</a></td></tr>
<tr class="separator:ga845afafcc3c1121253967b5b565dd317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea36851c36dc6ff4f6bac11629c5d8" id="r_ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8">ADC_TR2_HT2_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81cb9aa4832932c3f82062168248f315">ADC_AWD2TR_HT2_7</a></td></tr>
<tr class="separator:ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad12069d839ee801af140011156b654" id="r_ga8ad12069d839ee801af140011156b654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad12069d839ee801af140011156b654">ADC_TR2_HT2_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae018a4f080f146dc67e38f904a8a418c">ADC_AWD2TR_HT2_8</a></td></tr>
<tr class="separator:ga8ad12069d839ee801af140011156b654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa391e3935c52fb95d27db3bc1ba3013d" id="r_gaa391e3935c52fb95d27db3bc1ba3013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa391e3935c52fb95d27db3bc1ba3013d">ADC_TR2_HT2_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0412f41aa0cb1d33248a87f316aee7e5">ADC_AWD2TR_HT2_9</a></td></tr>
<tr class="separator:gaa391e3935c52fb95d27db3bc1ba3013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105998f6755e1ad088feda981062c578" id="r_ga105998f6755e1ad088feda981062c578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105998f6755e1ad088feda981062c578">ADC_TR2_HT2_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c24bd119561e19b78427d8c80a4222">ADC_AWD2TR_HT2_10</a></td></tr>
<tr class="separator:ga105998f6755e1ad088feda981062c578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20edd34d5921132795655bcae86b83ec" id="r_ga20edd34d5921132795655bcae86b83ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20edd34d5921132795655bcae86b83ec">ADC_TR2_HT2_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68359b2ed284a908b3d4e18642f64cd4">ADC_AWD2TR_HT2_11</a></td></tr>
<tr class="separator:ga20edd34d5921132795655bcae86b83ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d7d7277652dd4c2f070106dd993ee4" id="r_ga18d7d7277652dd4c2f070106dd993ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4">ADC_CHSELR_CHSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18d7d7277652dd4c2f070106dd993ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b59d55fef67e80101e5c2a1772ec50d" id="r_ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4">ADC_CHSELR_CHSEL_Pos</a>)</td></tr>
<tr class="separator:ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca21fba6d475be2101310ee709e3434" id="r_ga9ca21fba6d475be2101310ee709e3434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a></td></tr>
<tr class="separator:ga9ca21fba6d475be2101310ee709e3434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bb17ae180a315348377c1027e1e93c" id="r_gaa2bb17ae180a315348377c1027e1e93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c">ADC_CHSELR_CHSEL18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa2bb17ae180a315348377c1027e1e93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1c98512c1e24e5f71c5da63e304573" id="r_gafa1c98512c1e24e5f71c5da63e304573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c">ADC_CHSELR_CHSEL18_Pos</a>)</td></tr>
<tr class="separator:gafa1c98512c1e24e5f71c5da63e304573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056645767f844ce037f2a45fdb54ca6" id="r_ga8056645767f844ce037f2a45fdb54ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a></td></tr>
<tr class="separator:ga8056645767f844ce037f2a45fdb54ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b18ec9ebd4c9e95efd1a300f7c4cde" id="r_gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde">ADC_CHSELR_CHSEL17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46d6cc9802bd5df7500709d562bc3d" id="r_ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde">ADC_CHSELR_CHSEL17_Pos</a>)</td></tr>
<tr class="separator:ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0461a534becec3c117d67abeb386b4" id="r_gaec0461a534becec3c117d67abeb386b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a></td></tr>
<tr class="separator:gaec0461a534becec3c117d67abeb386b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04830d32a93a58406b973870165d79ff" id="r_ga04830d32a93a58406b973870165d79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff">ADC_CHSELR_CHSEL16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga04830d32a93a58406b973870165d79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cd489db1657f1ae26345e3ebcaa162" id="r_ga91cd489db1657f1ae26345e3ebcaa162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff">ADC_CHSELR_CHSEL16_Pos</a>)</td></tr>
<tr class="separator:ga91cd489db1657f1ae26345e3ebcaa162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfc51c25f28841ceffb83ba992d07c5" id="r_ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a></td></tr>
<tr class="separator:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c951d01f1db2222c62298a4e4b00f" id="r_ga478c951d01f1db2222c62298a4e4b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f">ADC_CHSELR_CHSEL15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga478c951d01f1db2222c62298a4e4b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f2987b60396f53ee2968a18fbfbf06" id="r_ga12f2987b60396f53ee2968a18fbfbf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f">ADC_CHSELR_CHSEL15_Pos</a>)</td></tr>
<tr class="separator:ga12f2987b60396f53ee2968a18fbfbf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84928f30f310c5995fda17d09356caa" id="r_gab84928f30f310c5995fda17d09356caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a></td></tr>
<tr class="separator:gab84928f30f310c5995fda17d09356caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac594f5ffe6a55d45a0c2421c847f0b70" id="r_gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70">ADC_CHSELR_CHSEL14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6c6ae7886562fb1ee5c74e5dcebcf" id="r_gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70">ADC_CHSELR_CHSEL14_Pos</a>)</td></tr>
<tr class="separator:gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b84d83a703faf41021f5aed1b08d1f" id="r_gab5b84d83a703faf41021f5aed1b08d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a></td></tr>
<tr class="separator:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9712cbe5717263afd082e605ad256d" id="r_gabf9712cbe5717263afd082e605ad256d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d">ADC_CHSELR_CHSEL13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabf9712cbe5717263afd082e605ad256d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f05a1fce3fb5a476a3d6a1efa7e0f5" id="r_ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d">ADC_CHSELR_CHSEL13_Pos</a>)</td></tr>
<tr class="separator:ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9615a92dc5d719eda04efc0fbcc2274" id="r_gad9615a92dc5d719eda04efc0fbcc2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a></td></tr>
<tr class="separator:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa94fa077e46b5c294a27bc24a81dc94" id="r_gafa94fa077e46b5c294a27bc24a81dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94">ADC_CHSELR_CHSEL12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafa94fa077e46b5c294a27bc24a81dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066545b519da65f4dee67b20ddd43bcd" id="r_ga066545b519da65f4dee67b20ddd43bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94">ADC_CHSELR_CHSEL12_Pos</a>)</td></tr>
<tr class="separator:ga066545b519da65f4dee67b20ddd43bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5a1068e5b4746a61a637831a6add" id="r_ga835b5a1068e5b4746a61a637831a6add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a></td></tr>
<tr class="separator:ga835b5a1068e5b4746a61a637831a6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a96bfb55e4ac0b7b5fd512dc8c5c07" id="r_ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07">ADC_CHSELR_CHSEL11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad672dcfeb5d382e77dc94d280d77f2c3" id="r_gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07">ADC_CHSELR_CHSEL11_Pos</a>)</td></tr>
<tr class="separator:gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74cdf4888bb431e36aa8f636c66e75" id="r_ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a></td></tr>
<tr class="separator:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5cb0ea5c509e683f24c444e3fe262a" id="r_gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a">ADC_CHSELR_CHSEL10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c09f86005172696eaeb796fcffd041" id="r_gad0c09f86005172696eaeb796fcffd041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a">ADC_CHSELR_CHSEL10_Pos</a>)</td></tr>
<tr class="separator:gad0c09f86005172696eaeb796fcffd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6252eddc09ac86f0ba2fc34e9973b52" id="r_gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a></td></tr>
<tr class="separator:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b8cbaabfdb773f7bc9b4385ca3133e" id="r_ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e">ADC_CHSELR_CHSEL9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06703614fbccb72f2abc8a1a3d80647" id="r_gab06703614fbccb72f2abc8a1a3d80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e">ADC_CHSELR_CHSEL9_Pos</a>)</td></tr>
<tr class="separator:gab06703614fbccb72f2abc8a1a3d80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfdf93021c4aa68f312f6f58c437091" id="r_gaacfdf93021c4aa68f312f6f58c437091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a></td></tr>
<tr class="separator:gaacfdf93021c4aa68f312f6f58c437091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74deb460b9d900fb3d97d81d440a586" id="r_gae74deb460b9d900fb3d97d81d440a586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586">ADC_CHSELR_CHSEL8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae74deb460b9d900fb3d97d81d440a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148cef813445cc4506d6f89fb0409156" id="r_ga148cef813445cc4506d6f89fb0409156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586">ADC_CHSELR_CHSEL8_Pos</a>)</td></tr>
<tr class="separator:ga148cef813445cc4506d6f89fb0409156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e1d27f5eba18a59660d7b32611f068" id="r_ga01e1d27f5eba18a59660d7b32611f068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a></td></tr>
<tr class="separator:ga01e1d27f5eba18a59660d7b32611f068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253f2d8c6cd7523422e0ff35998b94c" id="r_ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c">ADC_CHSELR_CHSEL7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566c041a57836d75b217dcf2466f5f8" id="r_gac566c041a57836d75b217dcf2466f5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c">ADC_CHSELR_CHSEL7_Pos</a>)</td></tr>
<tr class="separator:gac566c041a57836d75b217dcf2466f5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b146cfe8e9ca180676f8e9af40b8b" id="r_ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a></td></tr>
<tr class="separator:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496c3b47d45f280844cc9057a67f4a8f" id="r_ga496c3b47d45f280844cc9057a67f4a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f">ADC_CHSELR_CHSEL6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga496c3b47d45f280844cc9057a67f4a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9627edf91b62eb894a5d713898aeb84b" id="r_ga9627edf91b62eb894a5d713898aeb84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f">ADC_CHSELR_CHSEL6_Pos</a>)</td></tr>
<tr class="separator:ga9627edf91b62eb894a5d713898aeb84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae" id="r_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a></td></tr>
<tr class="separator:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf8620842807c83a2fc58b57dd1423" id="r_gaeaaf8620842807c83a2fc58b57dd1423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423">ADC_CHSELR_CHSEL5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaeaaf8620842807c83a2fc58b57dd1423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c246993f940904e9c44cbdabba150e1" id="r_ga4c246993f940904e9c44cbdabba150e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423">ADC_CHSELR_CHSEL5_Pos</a>)</td></tr>
<tr class="separator:ga4c246993f940904e9c44cbdabba150e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb861455b1d4bcfc419e7a5d76655ec" id="r_ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a></td></tr>
<tr class="separator:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b81185c921897c7de18340cef3b91d" id="r_ga78b81185c921897c7de18340cef3b91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d">ADC_CHSELR_CHSEL4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga78b81185c921897c7de18340cef3b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b66d105354c14511b62cb75fd8117" id="r_ga2c2b66d105354c14511b62cb75fd8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d">ADC_CHSELR_CHSEL4_Pos</a>)</td></tr>
<tr class="separator:ga2c2b66d105354c14511b62cb75fd8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a9b3ba55c541de0fd39ce647ba619" id="r_gae71a9b3ba55c541de0fd39ce647ba619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a></td></tr>
<tr class="separator:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4033868b74b19544304e5f202e47972" id="r_gaf4033868b74b19544304e5f202e47972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972">ADC_CHSELR_CHSEL3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4033868b74b19544304e5f202e47972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4437436d6391d03ea0b46605164b5" id="r_ga43a4437436d6391d03ea0b46605164b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972">ADC_CHSELR_CHSEL3_Pos</a>)</td></tr>
<tr class="separator:ga43a4437436d6391d03ea0b46605164b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a712147bfa61fd786ae5ce3ca2bfa" id="r_ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a></td></tr>
<tr class="separator:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b5a6c1d562c5cdaa2560aba5af92c5" id="r_ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5">ADC_CHSELR_CHSEL2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d705d015fd20a8e5328ed49d6fcc355" id="r_ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5">ADC_CHSELR_CHSEL2_Pos</a>)</td></tr>
<tr class="separator:ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828269a978a7bee65fc836de87b422d7" id="r_ga828269a978a7bee65fc836de87b422d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a></td></tr>
<tr class="separator:ga828269a978a7bee65fc836de87b422d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c351e86765207a289da47a7ba12261" id="r_ga81c351e86765207a289da47a7ba12261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261">ADC_CHSELR_CHSEL1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga81c351e86765207a289da47a7ba12261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6189343dc80a0b0f88c27cbcd8188" id="r_gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261">ADC_CHSELR_CHSEL1_Pos</a>)</td></tr>
<tr class="separator:gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617214deca9d2d1fe358e7012de53b7" id="r_ga2617214deca9d2d1fe358e7012de53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a></td></tr>
<tr class="separator:ga2617214deca9d2d1fe358e7012de53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc468021a66564b9f9255c9a33fc46f3" id="r_gafc468021a66564b9f9255c9a33fc46f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3">ADC_CHSELR_CHSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc468021a66564b9f9255c9a33fc46f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bfc56437a61398d433d775549c7d7e" id="r_gab6bfc56437a61398d433d775549c7d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3">ADC_CHSELR_CHSEL0_Pos</a>)</td></tr>
<tr class="separator:gab6bfc56437a61398d433d775549c7d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167e83ae3042f3041d4da630d58ccc6" id="r_gab167e83ae3042f3041d4da630d58ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a></td></tr>
<tr class="separator:gab167e83ae3042f3041d4da630d58ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6242ef88cfcad14f27ee22320bbed8a6" id="r_ga6242ef88cfcad14f27ee22320bbed8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6242ef88cfcad14f27ee22320bbed8a6">ADC_CHSELR_SQ_ALL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6242ef88cfcad14f27ee22320bbed8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6b1b987082c569bb4228911980ab01" id="r_ga3c6b1b987082c569bb4228911980ab01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6b1b987082c569bb4228911980ab01">ADC_CHSELR_SQ_ALL_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6242ef88cfcad14f27ee22320bbed8a6">ADC_CHSELR_SQ_ALL_Pos</a>)</td></tr>
<tr class="separator:ga3c6b1b987082c569bb4228911980ab01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898c13cda2f4afb7993a59f7356c342b" id="r_ga898c13cda2f4afb7993a59f7356c342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898c13cda2f4afb7993a59f7356c342b">ADC_CHSELR_SQ_ALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6b1b987082c569bb4228911980ab01">ADC_CHSELR_SQ_ALL_Msk</a></td></tr>
<tr class="separator:ga898c13cda2f4afb7993a59f7356c342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14fac0b77c35f1d096b958eb1875e0e" id="r_gaa14fac0b77c35f1d096b958eb1875e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaa14fac0b77c35f1d096b958eb1875e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68da7102623bc05dfa9ba9572e102feb" id="r_ga68da7102623bc05dfa9ba9572e102feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68da7102623bc05dfa9ba9572e102feb">ADC_CHSELR_SQ8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga68da7102623bc05dfa9ba9572e102feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10daa5b36054e636b4a8f0c9820122cf" id="r_ga10daa5b36054e636b4a8f0c9820122cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10daa5b36054e636b4a8f0c9820122cf">ADC_CHSELR_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68da7102623bc05dfa9ba9572e102feb">ADC_CHSELR_SQ8_Msk</a></td></tr>
<tr class="separator:ga10daa5b36054e636b4a8f0c9820122cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2ad778950e43de324ed3b40bf02516" id="r_ga7c2ad778950e43de324ed3b40bf02516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2ad778950e43de324ed3b40bf02516">ADC_CHSELR_SQ8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga7c2ad778950e43de324ed3b40bf02516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b9452519756f35ec9a36c406f3373a" id="r_ga93b9452519756f35ec9a36c406f3373a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b9452519756f35ec9a36c406f3373a">ADC_CHSELR_SQ8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga93b9452519756f35ec9a36c406f3373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d3fb8510c87964d3f15a96749c11c7" id="r_gac2d3fb8510c87964d3f15a96749c11c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d3fb8510c87964d3f15a96749c11c7">ADC_CHSELR_SQ8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>)</td></tr>
<tr class="separator:gac2d3fb8510c87964d3f15a96749c11c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745b44a22d7ac58820ab912d4711b40d" id="r_ga745b44a22d7ac58820ab912d4711b40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga745b44a22d7ac58820ab912d4711b40d">ADC_CHSELR_SQ8_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e">ADC_CHSELR_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga745b44a22d7ac58820ab912d4711b40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38500aeea046909cb0afe79f02a2450" id="r_gad38500aeea046909cb0afe79f02a2450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad38500aeea046909cb0afe79f02a2450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0d161e244df7d4b6fd567f6e0e7467" id="r_ga6d0d161e244df7d4b6fd567f6e0e7467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d161e244df7d4b6fd567f6e0e7467">ADC_CHSELR_SQ7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga6d0d161e244df7d4b6fd567f6e0e7467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2f8bc76e1eda235c8b4971354f2b75" id="r_gaee2f8bc76e1eda235c8b4971354f2b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2f8bc76e1eda235c8b4971354f2b75">ADC_CHSELR_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d161e244df7d4b6fd567f6e0e7467">ADC_CHSELR_SQ7_Msk</a></td></tr>
<tr class="separator:gaee2f8bc76e1eda235c8b4971354f2b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7468a7ff1306edb93dca613eb758be4f" id="r_ga7468a7ff1306edb93dca613eb758be4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7468a7ff1306edb93dca613eb758be4f">ADC_CHSELR_SQ7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga7468a7ff1306edb93dca613eb758be4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe7e1e8d5f14aaa9425a96c65fc7fff" id="r_gaefe7e1e8d5f14aaa9425a96c65fc7fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe7e1e8d5f14aaa9425a96c65fc7fff">ADC_CHSELR_SQ7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>)</td></tr>
<tr class="separator:gaefe7e1e8d5f14aaa9425a96c65fc7fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca75a5722c58ed57d2775118e800b83" id="r_gafca75a5722c58ed57d2775118e800b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca75a5722c58ed57d2775118e800b83">ADC_CHSELR_SQ7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>)</td></tr>
<tr class="separator:gafca75a5722c58ed57d2775118e800b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120927ed270ae8a8e569e963265d925a" id="r_ga120927ed270ae8a8e569e963265d925a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga120927ed270ae8a8e569e963265d925a">ADC_CHSELR_SQ7_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450">ADC_CHSELR_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga120927ed270ae8a8e569e963265d925a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacafbba93f83f1977880b3daf48512d6" id="r_gaacafbba93f83f1977880b3daf48512d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaacafbba93f83f1977880b3daf48512d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f865f37f4f060d0810515117f853113" id="r_ga0f865f37f4f060d0810515117f853113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f865f37f4f060d0810515117f853113">ADC_CHSELR_SQ6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga0f865f37f4f060d0810515117f853113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cef244b651e66f0db83448e5c986538" id="r_ga2cef244b651e66f0db83448e5c986538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cef244b651e66f0db83448e5c986538">ADC_CHSELR_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f865f37f4f060d0810515117f853113">ADC_CHSELR_SQ6_Msk</a></td></tr>
<tr class="separator:ga2cef244b651e66f0db83448e5c986538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e430f2794ca2a0e82fa282090370d3f" id="r_ga2e430f2794ca2a0e82fa282090370d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e430f2794ca2a0e82fa282090370d3f">ADC_CHSELR_SQ6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga2e430f2794ca2a0e82fa282090370d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b87d544c317129b4484d36017094d04" id="r_ga5b87d544c317129b4484d36017094d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b87d544c317129b4484d36017094d04">ADC_CHSELR_SQ6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga5b87d544c317129b4484d36017094d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdede291ff21f892f56edf0efce76cb" id="r_gafcdede291ff21f892f56edf0efce76cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdede291ff21f892f56edf0efce76cb">ADC_CHSELR_SQ6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>)</td></tr>
<tr class="separator:gafcdede291ff21f892f56edf0efce76cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab47014cec46918008de88e3c1c5f99" id="r_ga5ab47014cec46918008de88e3c1c5f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab47014cec46918008de88e3c1c5f99">ADC_CHSELR_SQ6_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6">ADC_CHSELR_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga5ab47014cec46918008de88e3c1c5f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3a3985f97494076fbb8deb60be7a85" id="r_gaff3a3985f97494076fbb8deb60be7a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaff3a3985f97494076fbb8deb60be7a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f17df5da60ad99387d3562dc3102ff" id="r_gaf6f17df5da60ad99387d3562dc3102ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f17df5da60ad99387d3562dc3102ff">ADC_CHSELR_SQ5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>)</td></tr>
<tr class="separator:gaf6f17df5da60ad99387d3562dc3102ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407c45aca2beea5521a6e65cd9c11c39" id="r_ga407c45aca2beea5521a6e65cd9c11c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407c45aca2beea5521a6e65cd9c11c39">ADC_CHSELR_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f17df5da60ad99387d3562dc3102ff">ADC_CHSELR_SQ5_Msk</a></td></tr>
<tr class="separator:ga407c45aca2beea5521a6e65cd9c11c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136d1c5f45ab464c16c0e451eefd21e" id="r_ga3136d1c5f45ab464c16c0e451eefd21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136d1c5f45ab464c16c0e451eefd21e">ADC_CHSELR_SQ5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga3136d1c5f45ab464c16c0e451eefd21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd22898647a6b40904f614bbdf5d28a5" id="r_gadd22898647a6b40904f614bbdf5d28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd22898647a6b40904f614bbdf5d28a5">ADC_CHSELR_SQ5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>)</td></tr>
<tr class="separator:gadd22898647a6b40904f614bbdf5d28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459ae51337e5533c13f537d3ddc530e9" id="r_ga459ae51337e5533c13f537d3ddc530e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga459ae51337e5533c13f537d3ddc530e9">ADC_CHSELR_SQ5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga459ae51337e5533c13f537d3ddc530e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40312328e4dd3409e0342b19f1f8ab46" id="r_ga40312328e4dd3409e0342b19f1f8ab46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40312328e4dd3409e0342b19f1f8ab46">ADC_CHSELR_SQ5_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85">ADC_CHSELR_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga40312328e4dd3409e0342b19f1f8ab46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834bce92978ddfa132671d963bb19029" id="r_ga834bce92978ddfa132671d963bb19029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga834bce92978ddfa132671d963bb19029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f7609366ba21a02aa4e9a4c116cfa9" id="r_gac0f7609366ba21a02aa4e9a4c116cfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f7609366ba21a02aa4e9a4c116cfa9">ADC_CHSELR_SQ4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>)</td></tr>
<tr class="separator:gac0f7609366ba21a02aa4e9a4c116cfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb173811f126feac66209cbe4772010" id="r_ga3bb173811f126feac66209cbe4772010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb173811f126feac66209cbe4772010">ADC_CHSELR_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0f7609366ba21a02aa4e9a4c116cfa9">ADC_CHSELR_SQ4_Msk</a></td></tr>
<tr class="separator:ga3bb173811f126feac66209cbe4772010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63133f120c7a46bde86773aff936628e" id="r_ga63133f120c7a46bde86773aff936628e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63133f120c7a46bde86773aff936628e">ADC_CHSELR_SQ4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>)</td></tr>
<tr class="separator:ga63133f120c7a46bde86773aff936628e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c579cd790e1fba31abbd4803e58697d" id="r_ga5c579cd790e1fba31abbd4803e58697d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c579cd790e1fba31abbd4803e58697d">ADC_CHSELR_SQ4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>)</td></tr>
<tr class="separator:ga5c579cd790e1fba31abbd4803e58697d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8163ee24f70aa204b6519fd0bdfac7b" id="r_gac8163ee24f70aa204b6519fd0bdfac7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8163ee24f70aa204b6519fd0bdfac7b">ADC_CHSELR_SQ4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>)</td></tr>
<tr class="separator:gac8163ee24f70aa204b6519fd0bdfac7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2626a53e866a3ef20542185ee74767da" id="r_ga2626a53e866a3ef20542185ee74767da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2626a53e866a3ef20542185ee74767da">ADC_CHSELR_SQ4_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029">ADC_CHSELR_SQ4_Pos</a>)</td></tr>
<tr class="separator:ga2626a53e866a3ef20542185ee74767da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa64cf32ccd61b4386d206080df92a33" id="r_gafa64cf32ccd61b4386d206080df92a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafa64cf32ccd61b4386d206080df92a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b7c317640e10997fcc50b6f2448718" id="r_ga27b7c317640e10997fcc50b6f2448718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b7c317640e10997fcc50b6f2448718">ADC_CHSELR_SQ3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga27b7c317640e10997fcc50b6f2448718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503cac2a7b5f3b454681ad3c2f06c9b9" id="r_ga503cac2a7b5f3b454681ad3c2f06c9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503cac2a7b5f3b454681ad3c2f06c9b9">ADC_CHSELR_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b7c317640e10997fcc50b6f2448718">ADC_CHSELR_SQ3_Msk</a></td></tr>
<tr class="separator:ga503cac2a7b5f3b454681ad3c2f06c9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2f4b02de5a2d13b9455c8a088ed381" id="r_ga7c2f4b02de5a2d13b9455c8a088ed381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2f4b02de5a2d13b9455c8a088ed381">ADC_CHSELR_SQ3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga7c2f4b02de5a2d13b9455c8a088ed381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8352eafa7d339b8d00cf5bd502bbb47" id="r_gab8352eafa7d339b8d00cf5bd502bbb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8352eafa7d339b8d00cf5bd502bbb47">ADC_CHSELR_SQ3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>)</td></tr>
<tr class="separator:gab8352eafa7d339b8d00cf5bd502bbb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d2b077b496ec22f7d5a45c7c4c3c0e" id="r_ga81d2b077b496ec22f7d5a45c7c4c3c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d2b077b496ec22f7d5a45c7c4c3c0e">ADC_CHSELR_SQ3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga81d2b077b496ec22f7d5a45c7c4c3c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209dacdb56fe075f97425a63cdf9b4a5" id="r_ga209dacdb56fe075f97425a63cdf9b4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209dacdb56fe075f97425a63cdf9b4a5">ADC_CHSELR_SQ3_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33">ADC_CHSELR_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga209dacdb56fe075f97425a63cdf9b4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649a45bc09463ff53354fbdd3683dff7" id="r_ga649a45bc09463ff53354fbdd3683dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga649a45bc09463ff53354fbdd3683dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644df3a08e59e88add0116a526f380b" id="r_ga8644df3a08e59e88add0116a526f380b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8644df3a08e59e88add0116a526f380b">ADC_CHSELR_SQ2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga8644df3a08e59e88add0116a526f380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eeea031b6b0799d0d4bd2edaabe9a8" id="r_ga26eeea031b6b0799d0d4bd2edaabe9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26eeea031b6b0799d0d4bd2edaabe9a8">ADC_CHSELR_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8644df3a08e59e88add0116a526f380b">ADC_CHSELR_SQ2_Msk</a></td></tr>
<tr class="separator:ga26eeea031b6b0799d0d4bd2edaabe9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ab40f1891d602ede9f6393eed53393" id="r_gad5ab40f1891d602ede9f6393eed53393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5ab40f1891d602ede9f6393eed53393">ADC_CHSELR_SQ2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>)</td></tr>
<tr class="separator:gad5ab40f1891d602ede9f6393eed53393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b1f996984c7342652f258eea0d48c3" id="r_ga65b1f996984c7342652f258eea0d48c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b1f996984c7342652f258eea0d48c3">ADC_CHSELR_SQ2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga65b1f996984c7342652f258eea0d48c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e8c13ec4d0d783f2d7ddd9a5f3703" id="r_gafb1e8c13ec4d0d783f2d7ddd9a5f3703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1e8c13ec4d0d783f2d7ddd9a5f3703">ADC_CHSELR_SQ2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>)</td></tr>
<tr class="separator:gafb1e8c13ec4d0d783f2d7ddd9a5f3703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d571e91b67910b0569b77b39762fac" id="r_ga85d571e91b67910b0569b77b39762fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d571e91b67910b0569b77b39762fac">ADC_CHSELR_SQ2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7">ADC_CHSELR_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga85d571e91b67910b0569b77b39762fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0acf1af3e5e83cf3a198d21c177acbe" id="r_gad0acf1af3e5e83cf3a198d21c177acbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad0acf1af3e5e83cf3a198d21c177acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab775c0fc26d6cea4ee026319905d05ef" id="r_gab775c0fc26d6cea4ee026319905d05ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab775c0fc26d6cea4ee026319905d05ef">ADC_CHSELR_SQ1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>)</td></tr>
<tr class="separator:gab775c0fc26d6cea4ee026319905d05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e01f97657f4eeadbca43eec116e28a" id="r_gad0e01f97657f4eeadbca43eec116e28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e01f97657f4eeadbca43eec116e28a">ADC_CHSELR_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab775c0fc26d6cea4ee026319905d05ef">ADC_CHSELR_SQ1_Msk</a></td></tr>
<tr class="separator:gad0e01f97657f4eeadbca43eec116e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480e9da3824da1aff16a8e5de8e5f538" id="r_ga480e9da3824da1aff16a8e5de8e5f538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga480e9da3824da1aff16a8e5de8e5f538">ADC_CHSELR_SQ1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga480e9da3824da1aff16a8e5de8e5f538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84491a3e80ebef8137c640783d9179ee" id="r_ga84491a3e80ebef8137c640783d9179ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84491a3e80ebef8137c640783d9179ee">ADC_CHSELR_SQ1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga84491a3e80ebef8137c640783d9179ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d1c2c39c241f0f17076161602cda4e" id="r_ga71d1c2c39c241f0f17076161602cda4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1c2c39c241f0f17076161602cda4e">ADC_CHSELR_SQ1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga71d1c2c39c241f0f17076161602cda4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa228f7f0cbbff788561b96580138dab" id="r_gaaa228f7f0cbbff788561b96580138dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa228f7f0cbbff788561b96580138dab">ADC_CHSELR_SQ1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe">ADC_CHSELR_SQ1_Pos</a>)</td></tr>
<tr class="separator:gaaa228f7f0cbbff788561b96580138dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112f0440696296fa9c921c1983312d00" id="r_ga112f0440696296fa9c921c1983312d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga112f0440696296fa9c921c1983312d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1463d5c00c0375a550fe07328f5fed6b" id="r_ga1463d5c00c0375a550fe07328f5fed6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1463d5c00c0375a550fe07328f5fed6b">ADC_AWD3TR_LT3_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga1463d5c00c0375a550fe07328f5fed6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef81ff9e88c3b933eba4a0209a4faee1" id="r_gaef81ff9e88c3b933eba4a0209a4faee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef81ff9e88c3b933eba4a0209a4faee1">ADC_AWD3TR_LT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1463d5c00c0375a550fe07328f5fed6b">ADC_AWD3TR_LT3_Msk</a></td></tr>
<tr class="separator:gaef81ff9e88c3b933eba4a0209a4faee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63dafab1cdebfe585e3ef1113d8840d" id="r_gaa63dafab1cdebfe585e3ef1113d8840d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63dafab1cdebfe585e3ef1113d8840d">ADC_AWD3TR_LT3_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:gaa63dafab1cdebfe585e3ef1113d8840d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddd45d34f0e14305828e0e924361000" id="r_gabddd45d34f0e14305828e0e924361000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddd45d34f0e14305828e0e924361000">ADC_AWD3TR_LT3_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:gabddd45d34f0e14305828e0e924361000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685629ec41fb90f750c44843cd4efe3a" id="r_ga685629ec41fb90f750c44843cd4efe3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga685629ec41fb90f750c44843cd4efe3a">ADC_AWD3TR_LT3_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga685629ec41fb90f750c44843cd4efe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9736e9e244717642a6ad3f18ebd8a3f1" id="r_ga9736e9e244717642a6ad3f18ebd8a3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9736e9e244717642a6ad3f18ebd8a3f1">ADC_AWD3TR_LT3_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga9736e9e244717642a6ad3f18ebd8a3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56c5f676c05ef93228ac34954146802" id="r_gaf56c5f676c05ef93228ac34954146802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56c5f676c05ef93228ac34954146802">ADC_AWD3TR_LT3_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:gaf56c5f676c05ef93228ac34954146802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ccceeeb189f97021bd5e2a3b4a52c9" id="r_ga63ccceeeb189f97021bd5e2a3b4a52c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccceeeb189f97021bd5e2a3b4a52c9">ADC_AWD3TR_LT3_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga63ccceeeb189f97021bd5e2a3b4a52c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada504b89d6c237e6d6b25802a0a98d90" id="r_gada504b89d6c237e6d6b25802a0a98d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada504b89d6c237e6d6b25802a0a98d90">ADC_AWD3TR_LT3_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:gada504b89d6c237e6d6b25802a0a98d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221069000098f6cd4f77b4f80f0a0050" id="r_ga221069000098f6cd4f77b4f80f0a0050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga221069000098f6cd4f77b4f80f0a0050">ADC_AWD3TR_LT3_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga221069000098f6cd4f77b4f80f0a0050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8ba3210ff17295851878a14c58bc2a" id="r_ga1a8ba3210ff17295851878a14c58bc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8ba3210ff17295851878a14c58bc2a">ADC_AWD3TR_LT3_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga1a8ba3210ff17295851878a14c58bc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb8f1f07d8f5a2c8303834505730422" id="r_gabfb8f1f07d8f5a2c8303834505730422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb8f1f07d8f5a2c8303834505730422">ADC_AWD3TR_LT3_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:gabfb8f1f07d8f5a2c8303834505730422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63967696194f261cbc84cbe75c77676b" id="r_ga63967696194f261cbc84cbe75c77676b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63967696194f261cbc84cbe75c77676b">ADC_AWD3TR_LT3_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga63967696194f261cbc84cbe75c77676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef42b69c602fb0872273d7b8f3983ac" id="r_ga6ef42b69c602fb0872273d7b8f3983ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef42b69c602fb0872273d7b8f3983ac">ADC_AWD3TR_LT3_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00">ADC_AWD3TR_LT3_Pos</a>)</td></tr>
<tr class="separator:ga6ef42b69c602fb0872273d7b8f3983ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0123b77273fafa6016a9fb8a1bf6d0d" id="r_gaa0123b77273fafa6016a9fb8a1bf6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa0123b77273fafa6016a9fb8a1bf6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d97302dce6cb2b5c6816b3a3ef8effe" id="r_ga2d97302dce6cb2b5c6816b3a3ef8effe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d97302dce6cb2b5c6816b3a3ef8effe">ADC_AWD3TR_HT3_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga2d97302dce6cb2b5c6816b3a3ef8effe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e88289a25428afd28116441e507713" id="r_ga07e88289a25428afd28116441e507713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07e88289a25428afd28116441e507713">ADC_AWD3TR_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d97302dce6cb2b5c6816b3a3ef8effe">ADC_AWD3TR_HT3_Msk</a></td></tr>
<tr class="separator:ga07e88289a25428afd28116441e507713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa495c65a15955e382b89d5500ba3fb48" id="r_gaa495c65a15955e382b89d5500ba3fb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa495c65a15955e382b89d5500ba3fb48">ADC_AWD3TR_HT3_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gaa495c65a15955e382b89d5500ba3fb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88b02d7e35fe9593753134adbdbab41" id="r_gac88b02d7e35fe9593753134adbdbab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88b02d7e35fe9593753134adbdbab41">ADC_AWD3TR_HT3_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gac88b02d7e35fe9593753134adbdbab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ae7fcd5bf50d04b3c0e2e3f657517c" id="r_ga77ae7fcd5bf50d04b3c0e2e3f657517c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae7fcd5bf50d04b3c0e2e3f657517c">ADC_AWD3TR_HT3_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga77ae7fcd5bf50d04b3c0e2e3f657517c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4172583316c094d1df419f5e27faec1" id="r_gaf4172583316c094d1df419f5e27faec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4172583316c094d1df419f5e27faec1">ADC_AWD3TR_HT3_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gaf4172583316c094d1df419f5e27faec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32423ed2d0326c6a204868c885f104b" id="r_gaa32423ed2d0326c6a204868c885f104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32423ed2d0326c6a204868c885f104b">ADC_AWD3TR_HT3_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gaa32423ed2d0326c6a204868c885f104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb5303c4f850c96ccad076c2dbe7135" id="r_ga5fb5303c4f850c96ccad076c2dbe7135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb5303c4f850c96ccad076c2dbe7135">ADC_AWD3TR_HT3_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga5fb5303c4f850c96ccad076c2dbe7135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4729fed8e783d72be36cd309043e4de8" id="r_ga4729fed8e783d72be36cd309043e4de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4729fed8e783d72be36cd309043e4de8">ADC_AWD3TR_HT3_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga4729fed8e783d72be36cd309043e4de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa77fdd6a06ab38d18ffc7b53863ed4" id="r_gadaa77fdd6a06ab38d18ffc7b53863ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaa77fdd6a06ab38d18ffc7b53863ed4">ADC_AWD3TR_HT3_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gadaa77fdd6a06ab38d18ffc7b53863ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983bfd5951f24583927e8627341d6e5d" id="r_ga983bfd5951f24583927e8627341d6e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983bfd5951f24583927e8627341d6e5d">ADC_AWD3TR_HT3_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga983bfd5951f24583927e8627341d6e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2da1f23f3a765fe8a258976b3fc651f" id="r_gaa2da1f23f3a765fe8a258976b3fc651f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2da1f23f3a765fe8a258976b3fc651f">ADC_AWD3TR_HT3_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:gaa2da1f23f3a765fe8a258976b3fc651f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e20029e3ec762414e9c4100471d621b" id="r_ga8e20029e3ec762414e9c4100471d621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e20029e3ec762414e9c4100471d621b">ADC_AWD3TR_HT3_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga8e20029e3ec762414e9c4100471d621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be268b0811bea2431f82548d90cd13b" id="r_ga5be268b0811bea2431f82548d90cd13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be268b0811bea2431f82548d90cd13b">ADC_AWD3TR_HT3_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d">ADC_AWD3TR_HT3_Pos</a>)</td></tr>
<tr class="separator:ga5be268b0811bea2431f82548d90cd13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e00ddb0cb78fce86eb721d8a328a7be" id="r_ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef81ff9e88c3b933eba4a0209a4faee1">ADC_AWD3TR_LT3</a></td></tr>
<tr class="separator:ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9160eb1deeecf0c7597d911d088ab3b" id="r_gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b">ADC_TR3_LT3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63dafab1cdebfe585e3ef1113d8840d">ADC_AWD3TR_LT3_0</a></td></tr>
<tr class="separator:gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e3760bafc3d0fa1e6c5b214091612" id="r_ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612">ADC_TR3_LT3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabddd45d34f0e14305828e0e924361000">ADC_AWD3TR_LT3_1</a></td></tr>
<tr class="separator:ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0881b45f3505329b69150505fb5189" id="r_ga6a0881b45f3505329b69150505fb5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189">ADC_TR3_LT3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga685629ec41fb90f750c44843cd4efe3a">ADC_AWD3TR_LT3_2</a></td></tr>
<tr class="separator:ga6a0881b45f3505329b69150505fb5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e" id="r_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e">ADC_TR3_LT3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9736e9e244717642a6ad3f18ebd8a3f1">ADC_AWD3TR_LT3_3</a></td></tr>
<tr class="separator:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21edb96d1dbc534a808bd30a51c7e93" id="r_gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93">ADC_TR3_LT3_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf56c5f676c05ef93228ac34954146802">ADC_AWD3TR_LT3_4</a></td></tr>
<tr class="separator:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09e180af5af055ffd917d1396e07c33" id="r_gae09e180af5af055ffd917d1396e07c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33">ADC_TR3_LT3_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccceeeb189f97021bd5e2a3b4a52c9">ADC_AWD3TR_LT3_5</a></td></tr>
<tr class="separator:gae09e180af5af055ffd917d1396e07c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a6a325718e7104269f670bc5153a11" id="r_ga98a6a325718e7104269f670bc5153a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11">ADC_TR3_LT3_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada504b89d6c237e6d6b25802a0a98d90">ADC_AWD3TR_LT3_6</a></td></tr>
<tr class="separator:ga98a6a325718e7104269f670bc5153a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40aaff0ba5d02e790c7cde568d20f9c" id="r_gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c">ADC_TR3_LT3_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga221069000098f6cd4f77b4f80f0a0050">ADC_AWD3TR_LT3_7</a></td></tr>
<tr class="separator:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8703a292b415e7d0325cdd34360eee" id="r_ga8e8703a292b415e7d0325cdd34360eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8703a292b415e7d0325cdd34360eee">ADC_TR3_LT3_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8ba3210ff17295851878a14c58bc2a">ADC_AWD3TR_LT3_8</a></td></tr>
<tr class="separator:ga8e8703a292b415e7d0325cdd34360eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53fe93e40477c2348cdee4fd39563c8" id="r_gad53fe93e40477c2348cdee4fd39563c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53fe93e40477c2348cdee4fd39563c8">ADC_TR3_LT3_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfb8f1f07d8f5a2c8303834505730422">ADC_AWD3TR_LT3_9</a></td></tr>
<tr class="separator:gad53fe93e40477c2348cdee4fd39563c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9761ed856ab30405180eea60a944f77" id="r_gab9761ed856ab30405180eea60a944f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9761ed856ab30405180eea60a944f77">ADC_TR3_LT3_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63967696194f261cbc84cbe75c77676b">ADC_AWD3TR_LT3_10</a></td></tr>
<tr class="separator:gab9761ed856ab30405180eea60a944f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d465e819632980bc90a5b2fc846058" id="r_ga48d465e819632980bc90a5b2fc846058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d465e819632980bc90a5b2fc846058">ADC_TR3_LT3_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef42b69c602fb0872273d7b8f3983ac">ADC_AWD3TR_LT3_11</a></td></tr>
<tr class="separator:ga48d465e819632980bc90a5b2fc846058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b99aca9e1f5822d78fc7b6ec2698f7" id="r_ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07e88289a25428afd28116441e507713">ADC_AWD3TR_HT3</a></td></tr>
<tr class="separator:ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc86fe36a74112a7b665bede79a65e" id="r_ga66cc86fe36a74112a7b665bede79a65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e">ADC_TR3_HT3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa495c65a15955e382b89d5500ba3fb48">ADC_AWD3TR_HT3_0</a></td></tr>
<tr class="separator:ga66cc86fe36a74112a7b665bede79a65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f529e197af9adba119e8f4d976f8cd" id="r_ga42f529e197af9adba119e8f4d976f8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd">ADC_TR3_HT3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac88b02d7e35fe9593753134adbdbab41">ADC_AWD3TR_HT3_1</a></td></tr>
<tr class="separator:ga42f529e197af9adba119e8f4d976f8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608732060caf630f1b0d757e16323ae6" id="r_ga608732060caf630f1b0d757e16323ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6">ADC_TR3_HT3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae7fcd5bf50d04b3c0e2e3f657517c">ADC_AWD3TR_HT3_2</a></td></tr>
<tr class="separator:ga608732060caf630f1b0d757e16323ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765b8dea81f4a9ff67d01ad7c20717ef" id="r_ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef">ADC_TR3_HT3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4172583316c094d1df419f5e27faec1">ADC_AWD3TR_HT3_3</a></td></tr>
<tr class="separator:ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5ee924871e9f36610345726a3780e0" id="r_gafc5ee924871e9f36610345726a3780e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0">ADC_TR3_HT3_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa32423ed2d0326c6a204868c885f104b">ADC_AWD3TR_HT3_4</a></td></tr>
<tr class="separator:gafc5ee924871e9f36610345726a3780e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23161cc0272314389f78b5ba9ed36ccc" id="r_ga23161cc0272314389f78b5ba9ed36ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc">ADC_TR3_HT3_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb5303c4f850c96ccad076c2dbe7135">ADC_AWD3TR_HT3_5</a></td></tr>
<tr class="separator:ga23161cc0272314389f78b5ba9ed36ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1843adaf3799922879d63959750e519" id="r_gad1843adaf3799922879d63959750e519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519">ADC_TR3_HT3_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4729fed8e783d72be36cd309043e4de8">ADC_AWD3TR_HT3_6</a></td></tr>
<tr class="separator:gad1843adaf3799922879d63959750e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794f95d883970ea727a0b649543425f7" id="r_ga794f95d883970ea727a0b649543425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7">ADC_TR3_HT3_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaa77fdd6a06ab38d18ffc7b53863ed4">ADC_AWD3TR_HT3_7</a></td></tr>
<tr class="separator:ga794f95d883970ea727a0b649543425f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf787ebad98215a79207d64beaebb463e" id="r_gaf787ebad98215a79207d64beaebb463e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf787ebad98215a79207d64beaebb463e">ADC_TR3_HT3_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983bfd5951f24583927e8627341d6e5d">ADC_AWD3TR_HT3_8</a></td></tr>
<tr class="separator:gaf787ebad98215a79207d64beaebb463e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7436faa14823f8fd7fee9be55e817c" id="r_ga2d7436faa14823f8fd7fee9be55e817c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7436faa14823f8fd7fee9be55e817c">ADC_TR3_HT3_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2da1f23f3a765fe8a258976b3fc651f">ADC_AWD3TR_HT3_9</a></td></tr>
<tr class="separator:ga2d7436faa14823f8fd7fee9be55e817c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4278c92e855b9021fa9e9cf70f045203" id="r_ga4278c92e855b9021fa9e9cf70f045203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4278c92e855b9021fa9e9cf70f045203">ADC_TR3_HT3_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e20029e3ec762414e9c4100471d621b">ADC_AWD3TR_HT3_10</a></td></tr>
<tr class="separator:ga4278c92e855b9021fa9e9cf70f045203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c845f6d87d21a24245e7bfecf30e4c9" id="r_ga2c845f6d87d21a24245e7bfecf30e4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c845f6d87d21a24245e7bfecf30e4c9">ADC_TR3_HT3_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be268b0811bea2431f82548d90cd13b">ADC_AWD3TR_HT3_11</a></td></tr>
<tr class="separator:ga2c845f6d87d21a24245e7bfecf30e4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06" id="r_ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7" id="r_ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038" id="r_gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939e7a0780b9759e6c3f344553797101" id="r_ga939e7a0780b9759e6c3f344553797101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101">ADC_DR_DATA_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga939e7a0780b9759e6c3f344553797101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae696f0e147022ffcb55785e4fb7878" id="r_gacae696f0e147022ffcb55785e4fb7878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878">ADC_DR_DATA_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gacae696f0e147022ffcb55785e4fb7878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc56241e0b3ab0798a981b14d3e302f" id="r_gabfc56241e0b3ab0798a981b14d3e302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f">ADC_DR_DATA_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gabfc56241e0b3ab0798a981b14d3e302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab730b1087788f3ab18ec6145d84597d3" id="r_gab730b1087788f3ab18ec6145d84597d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3">ADC_DR_DATA_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gab730b1087788f3ab18ec6145d84597d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3f982a8420ece922b3f8684226307c" id="r_ga5f3f982a8420ece922b3f8684226307c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c">ADC_DR_DATA_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga5f3f982a8420ece922b3f8684226307c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6596f4834f2dd7e2604d4492135a4e3" id="r_gad6596f4834f2dd7e2604d4492135a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3">ADC_DR_DATA_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gad6596f4834f2dd7e2604d4492135a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27e67b6170a6873797fbf7e5c337fe" id="r_ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe">ADC_DR_DATA_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0869cc00218b560ced2a4cf19770e5" id="r_ga1f0869cc00218b560ced2a4cf19770e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5">ADC_DR_DATA_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga1f0869cc00218b560ced2a4cf19770e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d8950acc2211570da7c927ae77886b" id="r_ga00d8950acc2211570da7c927ae77886b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b">ADC_DR_DATA_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga00d8950acc2211570da7c927ae77886b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec727a1d5e3c082f49cead8dfac6aa" id="r_gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa">ADC_DR_DATA_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b611b9e68b09cf5a4f08cc0935b52" id="r_ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52">ADC_DR_DATA_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d8797443083b98d499e701de0c86ff" id="r_gad7d8797443083b98d499e701de0c86ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff">ADC_DR_DATA_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gad7d8797443083b98d499e701de0c86ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfab758993417e28973d15df01d2186" id="r_ga9bfab758993417e28973d15df01d2186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186">ADC_DR_DATA_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga9bfab758993417e28973d15df01d2186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8172b28fabb7022660cc1779da9547f0" id="r_ga8172b28fabb7022660cc1779da9547f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0">ADC_DR_DATA_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga8172b28fabb7022660cc1779da9547f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae936291a38f1ecda447e0bf63c3a4e96" id="r_gae936291a38f1ecda447e0bf63c3a4e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96">ADC_DR_DATA_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gae936291a38f1ecda447e0bf63c3a4e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59822569482aa21059cbb6b706fb8c0" id="r_gac59822569482aa21059cbb6b706fb8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0">ADC_DR_DATA_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:gac59822569482aa21059cbb6b706fb8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc399c76ee2eff2678ae1b2d5de04f5f" id="r_gacc399c76ee2eff2678ae1b2d5de04f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacc399c76ee2eff2678ae1b2d5de04f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7c3d853798db04c785e9e290a44663" id="r_ga0a7c3d853798db04c785e9e290a44663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663">ADC_AWD2CR_AWD2CH_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga0a7c3d853798db04c785e9e290a44663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f2ff6a85748943d4f2c45813222d66" id="r_ga64f2ff6a85748943d4f2c45813222d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">ADC_AWD2CR_AWD2CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663">ADC_AWD2CR_AWD2CH_Msk</a></td></tr>
<tr class="separator:ga64f2ff6a85748943d4f2c45813222d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3ac73479e69a95097301f82149ff6f" id="r_gafd3ac73479e69a95097301f82149ff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a>&#160;&#160;&#160;(0x00001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gafd3ac73479e69a95097301f82149ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbded0e6f8693b64865e54209a190442" id="r_gafbded0e6f8693b64865e54209a190442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442">ADC_AWD2CR_AWD2CH_1</a>&#160;&#160;&#160;(0x00002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gafbded0e6f8693b64865e54209a190442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf7c7776e6383aaaf1b35d8363e6405" id="r_ga5cf7c7776e6383aaaf1b35d8363e6405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405">ADC_AWD2CR_AWD2CH_2</a>&#160;&#160;&#160;(0x00004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga5cf7c7776e6383aaaf1b35d8363e6405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5af3cbdf3b150e4127ad0540a9e4c9" id="r_gadf5af3cbdf3b150e4127ad0540a9e4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9">ADC_AWD2CR_AWD2CH_3</a>&#160;&#160;&#160;(0x00008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gadf5af3cbdf3b150e4127ad0540a9e4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a851caa977d3fbd98529662f70d905b" id="r_ga4a851caa977d3fbd98529662f70d905b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b">ADC_AWD2CR_AWD2CH_4</a>&#160;&#160;&#160;(0x00010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga4a851caa977d3fbd98529662f70d905b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4831e19fb2cccb4636b5be9e06c09e" id="r_ga8e4831e19fb2cccb4636b5be9e06c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e">ADC_AWD2CR_AWD2CH_5</a>&#160;&#160;&#160;(0x00020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga8e4831e19fb2cccb4636b5be9e06c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7b90dada15c9e4fe90905362cd60e6" id="r_ga2e7b90dada15c9e4fe90905362cd60e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6">ADC_AWD2CR_AWD2CH_6</a>&#160;&#160;&#160;(0x00040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga2e7b90dada15c9e4fe90905362cd60e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76da903e269a6aefe0a47fb5883f9c" id="r_ga4c76da903e269a6aefe0a47fb5883f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c">ADC_AWD2CR_AWD2CH_7</a>&#160;&#160;&#160;(0x00080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga4c76da903e269a6aefe0a47fb5883f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844287d4ae6c6d5bde6fdc83f9da633" id="r_ga1844287d4ae6c6d5bde6fdc83f9da633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633">ADC_AWD2CR_AWD2CH_8</a>&#160;&#160;&#160;(0x00100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga1844287d4ae6c6d5bde6fdc83f9da633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b882a89cba4eb2d09dde3ff58a4be4" id="r_gaa5b882a89cba4eb2d09dde3ff58a4be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4">ADC_AWD2CR_AWD2CH_9</a>&#160;&#160;&#160;(0x00200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gaa5b882a89cba4eb2d09dde3ff58a4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd9de42f1d351ae398c15f248f5c320" id="r_gaefd9de42f1d351ae398c15f248f5c320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320">ADC_AWD2CR_AWD2CH_10</a>&#160;&#160;&#160;(0x00400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gaefd9de42f1d351ae398c15f248f5c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae9ca5224499a762297a5cb49c7a6da" id="r_ga4ae9ca5224499a762297a5cb49c7a6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da">ADC_AWD2CR_AWD2CH_11</a>&#160;&#160;&#160;(0x00800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga4ae9ca5224499a762297a5cb49c7a6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e7823a49ef25c0d34b283c22b77bc1" id="r_gab9e7823a49ef25c0d34b283c22b77bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1">ADC_AWD2CR_AWD2CH_12</a>&#160;&#160;&#160;(0x01000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gab9e7823a49ef25c0d34b283c22b77bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef49e72526ac2d27a0da3c29386bbbf" id="r_ga0ef49e72526ac2d27a0da3c29386bbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf">ADC_AWD2CR_AWD2CH_13</a>&#160;&#160;&#160;(0x02000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga0ef49e72526ac2d27a0da3c29386bbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5beaff04c063ecc2a61a642337e785e1" id="r_ga5beaff04c063ecc2a61a642337e785e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1">ADC_AWD2CR_AWD2CH_14</a>&#160;&#160;&#160;(0x04000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga5beaff04c063ecc2a61a642337e785e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a40519b8ff3af80aed59d38b1ac8e9" id="r_ga90a40519b8ff3af80aed59d38b1ac8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9">ADC_AWD2CR_AWD2CH_15</a>&#160;&#160;&#160;(0x08000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga90a40519b8ff3af80aed59d38b1ac8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf56cfd88d9320ab98505317c9a93735" id="r_gadf56cfd88d9320ab98505317c9a93735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735">ADC_AWD2CR_AWD2CH_16</a>&#160;&#160;&#160;(0x10000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gadf56cfd88d9320ab98505317c9a93735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663d5e6406051947ef94c8573032993c" id="r_ga663d5e6406051947ef94c8573032993c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c">ADC_AWD2CR_AWD2CH_17</a>&#160;&#160;&#160;(0x20000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:ga663d5e6406051947ef94c8573032993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6c93bd70561bbb40c23a0acfdd33bd" id="r_gaae6c93bd70561bbb40c23a0acfdd33bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd">ADC_AWD2CR_AWD2CH_18</a>&#160;&#160;&#160;(0x40000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">ADC_AWD2CR_AWD2CH_Pos</a>)</td></tr>
<tr class="separator:gaae6c93bd70561bbb40c23a0acfdd33bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef56e97e017d9c1219d631158380501" id="r_ga9ef56e97e017d9c1219d631158380501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9ef56e97e017d9c1219d631158380501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db4fee77c52a207698c8ccf5764a52f" id="r_ga5db4fee77c52a207698c8ccf5764a52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f">ADC_AWD3CR_AWD3CH_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga5db4fee77c52a207698c8ccf5764a52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d897f4cff317a185a26376161349de" id="r_ga31d897f4cff317a185a26376161349de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">ADC_AWD3CR_AWD3CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f">ADC_AWD3CR_AWD3CH_Msk</a></td></tr>
<tr class="separator:ga31d897f4cff317a185a26376161349de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e35d6d73c8775cae09e11340d3290d" id="r_ga19e35d6d73c8775cae09e11340d3290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d">ADC_AWD3CR_AWD3CH_0</a>&#160;&#160;&#160;(0x00001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga19e35d6d73c8775cae09e11340d3290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2a5b362c41ec27a36885a6e3652220" id="r_ga7b2a5b362c41ec27a36885a6e3652220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220">ADC_AWD3CR_AWD3CH_1</a>&#160;&#160;&#160;(0x00002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga7b2a5b362c41ec27a36885a6e3652220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc30b341dc0b888486c56c031583a4" id="r_gad4fc30b341dc0b888486c56c031583a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4">ADC_AWD3CR_AWD3CH_2</a>&#160;&#160;&#160;(0x00004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gad4fc30b341dc0b888486c56c031583a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad648e2ed7a860dc84519a181a604cc6d" id="r_gad648e2ed7a860dc84519a181a604cc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d">ADC_AWD3CR_AWD3CH_3</a>&#160;&#160;&#160;(0x00008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gad648e2ed7a860dc84519a181a604cc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21773d70cff14af2cf94a2e51c7805c3" id="r_ga21773d70cff14af2cf94a2e51c7805c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3">ADC_AWD3CR_AWD3CH_4</a>&#160;&#160;&#160;(0x00010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga21773d70cff14af2cf94a2e51c7805c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b05e7b856f38aae4ebeaa715d81d7b" id="r_ga71b05e7b856f38aae4ebeaa715d81d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b">ADC_AWD3CR_AWD3CH_5</a>&#160;&#160;&#160;(0x00020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga71b05e7b856f38aae4ebeaa715d81d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fb456336aa5a568c10f2cc11943021" id="r_ga03fb456336aa5a568c10f2cc11943021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021">ADC_AWD3CR_AWD3CH_6</a>&#160;&#160;&#160;(0x00040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga03fb456336aa5a568c10f2cc11943021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8ea2b437b1a6347a0dd1df05235ddf" id="r_gaeb8ea2b437b1a6347a0dd1df05235ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf">ADC_AWD3CR_AWD3CH_7</a>&#160;&#160;&#160;(0x00080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gaeb8ea2b437b1a6347a0dd1df05235ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd495e164cd4e2e130e249609fde008f" id="r_gafd495e164cd4e2e130e249609fde008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f">ADC_AWD3CR_AWD3CH_8</a>&#160;&#160;&#160;(0x00100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gafd495e164cd4e2e130e249609fde008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac393d55175c4cb35e808846985e80c3b" id="r_gac393d55175c4cb35e808846985e80c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b">ADC_AWD3CR_AWD3CH_9</a>&#160;&#160;&#160;(0x00200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gac393d55175c4cb35e808846985e80c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a129326f31ee47afa9bb833e2e23c93" id="r_ga0a129326f31ee47afa9bb833e2e23c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93">ADC_AWD3CR_AWD3CH_10</a>&#160;&#160;&#160;(0x00400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga0a129326f31ee47afa9bb833e2e23c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c579bee34393faeb1462600d2ee8d7" id="r_ga12c579bee34393faeb1462600d2ee8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7">ADC_AWD3CR_AWD3CH_11</a>&#160;&#160;&#160;(0x00800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga12c579bee34393faeb1462600d2ee8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bd81db538bf5d021c775791ec47a35" id="r_ga73bd81db538bf5d021c775791ec47a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35">ADC_AWD3CR_AWD3CH_12</a>&#160;&#160;&#160;(0x01000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga73bd81db538bf5d021c775791ec47a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1bdeef70f333bd1c162cc38f2861ef" id="r_ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef">ADC_AWD3CR_AWD3CH_13</a>&#160;&#160;&#160;(0x02000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9444d38dd0a96a3efbb9f92d3130216" id="r_gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216">ADC_AWD3CR_AWD3CH_14</a>&#160;&#160;&#160;(0x04000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8a16f13baf0a58af615c583fe3a6e3" id="r_ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3">ADC_AWD3CR_AWD3CH_15</a>&#160;&#160;&#160;(0x08000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4071535e5e60489200d74f0461b59235" id="r_ga4071535e5e60489200d74f0461b59235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235">ADC_AWD3CR_AWD3CH_16</a>&#160;&#160;&#160;(0x10000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:ga4071535e5e60489200d74f0461b59235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd055292e3768cfd376f0adea054e6aa" id="r_gabd055292e3768cfd376f0adea054e6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa">ADC_AWD3CR_AWD3CH_17</a>&#160;&#160;&#160;(0x20000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gabd055292e3768cfd376f0adea054e6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7aa336b112be95de2bc99d4bada112f" id="r_gaf7aa336b112be95de2bc99d4bada112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f">ADC_AWD3CR_AWD3CH_18</a>&#160;&#160;&#160;(0x40000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">ADC_AWD3CR_AWD3CH_Pos</a>)</td></tr>
<tr class="separator:gaf7aa336b112be95de2bc99d4bada112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c44c40266eeb29d6c82893c9108611b" id="r_ga2c44c40266eeb29d6c82893c9108611b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c44c40266eeb29d6c82893c9108611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ed45c6f668636ec26125c16099cad2" id="r_gab3ed45c6f668636ec26125c16099cad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2">ADC_CALFACT_CALFACT_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:gab3ed45c6f668636ec26125c16099cad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5429b469688c6b1ac1bd9216ba743a" id="r_ga1d5429b469688c6b1ac1bd9216ba743a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a">ADC_CALFACT_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2">ADC_CALFACT_CALFACT_Msk</a></td></tr>
<tr class="separator:ga1d5429b469688c6b1ac1bd9216ba743a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd077f70f6db63fe67fcaa43a998c1d" id="r_ga8fd077f70f6db63fe67fcaa43a998c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd077f70f6db63fe67fcaa43a998c1d">ADC_CALFACT_CALFACT_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga8fd077f70f6db63fe67fcaa43a998c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a55ab6550a69e167e990ce53b9d2fc2" id="r_ga5a55ab6550a69e167e990ce53b9d2fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a55ab6550a69e167e990ce53b9d2fc2">ADC_CALFACT_CALFACT_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga5a55ab6550a69e167e990ce53b9d2fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac2ec422d4ae0925c5e73c31d1798a0" id="r_ga5ac2ec422d4ae0925c5e73c31d1798a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac2ec422d4ae0925c5e73c31d1798a0">ADC_CALFACT_CALFACT_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga5ac2ec422d4ae0925c5e73c31d1798a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305b0e94e4799e01bcd210143aac42d9" id="r_ga305b0e94e4799e01bcd210143aac42d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305b0e94e4799e01bcd210143aac42d9">ADC_CALFACT_CALFACT_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga305b0e94e4799e01bcd210143aac42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28aaf8121d78f0d038798a875927dd36" id="r_ga28aaf8121d78f0d038798a875927dd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28aaf8121d78f0d038798a875927dd36">ADC_CALFACT_CALFACT_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga28aaf8121d78f0d038798a875927dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c84720845d7a25dae1c9672908d14d0" id="r_ga9c84720845d7a25dae1c9672908d14d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c84720845d7a25dae1c9672908d14d0">ADC_CALFACT_CALFACT_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:ga9c84720845d7a25dae1c9672908d14d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38c357647682d6455c66f01201b5713" id="r_gaa38c357647682d6455c66f01201b5713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38c357647682d6455c66f01201b5713">ADC_CALFACT_CALFACT_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:gaa38c357647682d6455c66f01201b5713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf79b4cb81ef1631966dbe68279cc376" id="r_gabf79b4cb81ef1631966dbe68279cc376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf79b4cb81ef1631966dbe68279cc376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d02b14eeaed9f694205f120c02a101" id="r_gab2d02b14eeaed9f694205f120c02a101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101">ADC_CCR_PRESC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gab2d02b14eeaed9f694205f120c02a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163968c55b1756d3880add05e08e452f" id="r_ga163968c55b1756d3880add05e08e452f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101">ADC_CCR_PRESC_Msk</a></td></tr>
<tr class="separator:ga163968c55b1756d3880add05e08e452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99705967921bc72f3351ed71bc4404a" id="r_gaf99705967921bc72f3351ed71bc4404a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gaf99705967921bc72f3351ed71bc4404a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08cc8ad4ec45d16616ea43656faeca1" id="r_gac08cc8ad4ec45d16616ea43656faeca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gac08cc8ad4ec45d16616ea43656faeca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab320da1879988808eea121ecfa8b709f" id="r_gab320da1879988808eea121ecfa8b709f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gab320da1879988808eea121ecfa8b709f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c0b142eb7a2ef638ecac34a7d59461" id="r_ga33c0b142eb7a2ef638ecac34a7d59461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga33c0b142eb7a2ef638ecac34a7d59461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f090284807523a73618d65e544615e0" id="r_ga4f090284807523a73618d65e544615e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0">ADC_CCR_VREFEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4f090284807523a73618d65e544615e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1002ffadbdbd09104840b4300c63c9" id="r_ga7a1002ffadbdbd09104840b4300c63c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0">ADC_CCR_VREFEN_Pos</a>)</td></tr>
<tr class="separator:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054" id="r_gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d249828559456628051dfb177da1a" id="r_ga412d249828559456628051dfb177da1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a">ADC_CCR_TSEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga412d249828559456628051dfb177da1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8a6d7e4ca5663cbf6fb451279d7070" id="r_ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a">ADC_CCR_TSEN_Pos</a>)</td></tr>
<tr class="separator:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada" id="r_gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb3016a3acfed2d88b40124af68a459" id="r_ga1cb3016a3acfed2d88b40124af68a459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459">ADC_CCR_VBATEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1cb3016a3acfed2d88b40124af68a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba58395ea4e7d95827214a5463acb11" id="r_ga5ba58395ea4e7d95827214a5463acb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11">ADC_CCR_VBATEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459">ADC_CCR_VBATEN_Pos</a>)</td></tr>
<tr class="separator:ga5ba58395ea4e7d95827214a5463acb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefa6f00268db0df10fb97112a9f456" id="r_gaaeefa6f00268db0df10fb97112a9f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11">ADC_CCR_VBATEN_Msk</a></td></tr>
<tr class="separator:gaaeefa6f00268db0df10fb97112a9f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb366d40dfc7e003ba9967a65db6fd" id="r_ga3deb366d40dfc7e003ba9967a65db6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd">ADC_CCR_LFMEN_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga3deb366d40dfc7e003ba9967a65db6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4373f310e631ce562f0759c8a3ffbe58" id="r_ga4373f310e631ce562f0759c8a3ffbe58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58">ADC_CCR_LFMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd">ADC_CCR_LFMEN_Pos</a>)</td></tr>
<tr class="separator:ga4373f310e631ce562f0759c8a3ffbe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749582e7b291b726615c67975e92644d" id="r_ga749582e7b291b726615c67975e92644d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d">ADC_CCR_LFMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58">ADC_CCR_LFMEN_Msk</a></td></tr>
<tr class="separator:ga749582e7b291b726615c67975e92644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5" id="r_ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1" id="r_gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105" id="r_ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85" id="r_gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab63759809b1cd1cfdf46d92becc60f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a" id="r_ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>)</td></tr>
<tr class="separator:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0" id="r_gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1" id="r_ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5" id="r_ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7" id="r_ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fa2eebbf573932af772c709cf89841" id="r_ga29fa2eebbf573932af772c709cf89841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga29fa2eebbf573932af772c709cf89841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac936837464e128d0a454320353e96857" id="r_gac936837464e128d0a454320353e96857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857">CRC_CR_POLYSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:gac936837464e128d0a454320353e96857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59a490e24d6d3775e71cf03e347ff03" id="r_gaa59a490e24d6d3775e71cf03e347ff03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03">CRC_CR_POLYSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857">CRC_CR_POLYSIZE_Msk</a></td></tr>
<tr class="separator:gaa59a490e24d6d3775e71cf03e347ff03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684388729236be158fa8d084003d92ce" id="r_ga684388729236be158fa8d084003d92ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce">CRC_CR_POLYSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:ga684388729236be158fa8d084003d92ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375d58bc44bffc8aac3da25e6f7287e5" id="r_ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5">CRC_CR_POLYSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ec504b3e14150346370aa1c1c691a8" id="r_ga95ec504b3e14150346370aa1c1c691a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga95ec504b3e14150346370aa1c1c691a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06f0d41ead26a009a4dd09129f2fd5f" id="r_gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a6e8ab7464ff35f1e5f424b76c15a" id="r_ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">CRC_CR_REV_IN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a></td></tr>
<tr class="separator:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fda6ff4d3290ee41e59a13e2e8037b" id="r_ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">CRC_CR_REV_IN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffd71a81205713ba49123a7c4e7a7ef" id="r_ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">CRC_CR_REV_IN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea775e87da619d420bfde9d7eb54e22" id="r_gaeea775e87da619d420bfde9d7eb54e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22">CRC_CR_REV_OUT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaeea775e87da619d420bfde9d7eb54e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af78df77ce172d08e399e34c5ded959" id="r_ga2af78df77ce172d08e399e34c5ded959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22">CRC_CR_REV_OUT_Pos</a>)</td></tr>
<tr class="separator:ga2af78df77ce172d08e399e34c5ded959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72fcad54fe50ab75d2895d6e155f7" id="r_ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">CRC_CR_REV_OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a></td></tr>
<tr class="separator:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d94ab2c2c2e91e49d8a1bed2c64f070" id="r_ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070">CRC_INIT_INIT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebf0e8c81cc54aeb79c3489b5ebf542" id="r_ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070">CRC_INIT_INIT_Pos</a>)</td></tr>
<tr class="separator:ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35e084536ff8919f5cd2a88ea86d8b2" id="r_gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">CRC_INIT_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a></td></tr>
<tr class="separator:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff396de342974b7bd130abce1ae5d0" id="r_gaf6ff396de342974b7bd130abce1ae5d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0">CRC_POL_POL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf6ff396de342974b7bd130abce1ae5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa75e2e967960b9fbbd5b8d12f9c97c" id="r_ga7fa75e2e967960b9fbbd5b8d12f9c97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c">CRC_POL_POL_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0">CRC_POL_POL_Pos</a>)</td></tr>
<tr class="separator:ga7fa75e2e967960b9fbbd5b8d12f9c97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c2b37901e5bf6a4b2bf599337c8c9f" id="r_ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f">CRC_POL_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c">CRC_POL_POL_Msk</a></td></tr>
<tr class="separator:ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52" id="r_ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d" id="r_ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186" id="r_ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281" id="r_gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb" id="r_ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680" id="r_ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b" id="r_gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295" id="r_ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c" id="r_ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464" id="r_ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8" id="r_ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a" id="r_ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed" id="r_ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781" id="r_ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95" id="r_ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a" id="r_gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6" id="r_ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2" id="r_ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4" id="r_gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400" id="r_ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646" id="r_ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6" id="r_ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2" id="r_gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38" id="r_ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335" id="r_ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71" id="r_ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17" id="r_gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d" id="r_gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432" id="r_ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495" id="r_ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d" id="r_ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0" id="r_ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1" id="r_ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516" id="r_ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389" id="r_gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10" id="r_gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073" id="r_ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9" id="r_ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180" id="r_gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e" id="r_ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512" id="r_ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a" id="r_gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8" id="r_ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6" id="r_gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad" id="r_ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0" id="r_ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4" id="r_ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253" id="r_ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad" id="r_gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c" id="r_ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd" id="r_ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521" id="r_gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e" id="r_ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70" id="r_ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1" id="r_ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4" id="r_ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736" id="r_ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d" id="r_ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1" id="r_gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3" id="r_ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4eabd1be5d69031f89e738b5c74b67" id="r_gadf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf020c2884b4b0cdb989a03444bfc73e" id="r_gabf020c2884b4b0cdb989a03444bfc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>)</td></tr>
<tr class="separator:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8" id="r_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a></td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a0e94ffea3d92ae1dc0eb5747cecc1" id="r_ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbc2f4cd53304a1205bd7ee0815bb62" id="r_ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>)</td></tr>
<tr class="separator:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058" id="r_ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a></td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cbdca367113e9af5ded68c90e8523" id="r_gae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a1c7f7eb939ef3c23e5bbf3df6dd90" id="r_gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>)</td></tr>
<tr class="separator:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f" id="r_ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963d5205894b028565a3845600f4ffd6" id="r_ga963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb0950434096cb39a761f9cc2f1f1e" id="r_gadddb0950434096cb39a761f9cc2f1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>)</td></tr>
<tr class="separator:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a" id="r_gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a></td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c37f4c5e50c523965acdd6fb68407" id="r_ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1e2d659efe7036b98c32743da70fb" id="r_gaddf1e2d659efe7036b98c32743da70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>)</td></tr>
<tr class="separator:gaddf1e2d659efe7036b98c32743da70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd" id="r_ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a></td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf045c89aa989b77cd4a81d5995a35350" id="r_gaf045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a70e344cc5c4ef3973c0aabec11a02" id="r_ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>)</td></tr>
<tr class="separator:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732" id="r_ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a></td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797a964a31272c1fcab6b10f248f01b2" id="r_ga797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b77f87a8292a16891e424759e92da" id="r_gaea5b77f87a8292a16891e424759e92da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>)</td></tr>
<tr class="separator:gaea5b77f87a8292a16891e424759e92da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb" id="r_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a></td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b3332efbd7d8fdd094e791de94812" id="r_ga206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0c9b3644d220947be34de82ae99cde" id="r_gaaf0c9b3644d220947be34de82ae99cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>)</td></tr>
<tr class="separator:gaaf0c9b3644d220947be34de82ae99cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31" id="r_gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a></td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777" id="r_ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a" id="r_gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122" id="r_ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2" id="r_ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893" id="r_gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1" id="r_ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2" id="r_ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4" id="r_ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb" id="r_ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03" id="r_gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5" id="r_gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29" id="r_ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802" id="r_ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd" id="r_ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f" id="r_gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8" id="r_gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a" id="r_ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09" id="r_ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094" id="r_ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04" id="r_gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760" id="r_ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78" id="r_ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104" id="r_ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67" id="r_ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2" id="r_gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705" id="r_ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d" id="r_ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21" id="r_gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0" id="r_ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d" id="r_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6" id="r_gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f" id="r_gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6" id="r_ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a" id="r_ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3" id="r_ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067" id="r_ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273" id="r_gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87" id="r_ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c" id="r_ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95" id="r_ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c" id="r_ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb" id="r_ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872" id="r_ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3" id="r_ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b" id="r_ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7" id="r_ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544" id="r_ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c" id="r_ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70" id="r_ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a" id="r_gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc" id="r_ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7" id="r_gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684" id="r_ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327" id="r_gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a" id="r_gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd" id="r_ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d" id="r_ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a" id="r_ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4" id="r_ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9" id="r_ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947a2b4d94e4d611a087a9a9d26069" id="r_ga65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1c47744a404b385329674a94579b4d" id="r_ga0f1c47744a404b385329674a94579b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>)</td></tr>
<tr class="separator:ga0f1c47744a404b385329674a94579b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984" id="r_ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a></td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e93900522ede13863a0419ebedc67e" id="r_ga94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0a844b994d2de4e44b2666d3ee4020" id="r_ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>)</td></tr>
<tr class="separator:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75" id="r_gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0d87ce3ac10330dc041aba3a26476" id="r_ga93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1313e55a28937bdd073af20eb2d3cb" id="r_ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>)</td></tr>
<tr class="separator:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4" id="r_gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55707c4ab09e3bb7905a7ccd9e15cb02" id="r_ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f9c6315d0d006a4e8ea49508114c0" id="r_gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>)</td></tr>
<tr class="separator:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933" id="r_ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191c8a88496206410e22515c1dc8f726" id="r_ga191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efd58f74d49c8fa034d52a38f5649ed" id="r_ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>)</td></tr>
<tr class="separator:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099" id="r_gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a></td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00709a6aa2ad9e2a2bd93ecaea62a47b" id="r_ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50594831aa1c987fae982c611a9e15fc" id="r_ga50594831aa1c987fae982c611a9e15fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>)</td></tr>
<tr class="separator:ga50594831aa1c987fae982c611a9e15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b" id="r_gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149a3b9b879b9f8ad6ba03021df818" id="r_ga03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b27f69e703bd1dc9a9f33a37a990d" id="r_ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>)</td></tr>
<tr class="separator:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272" id="r_gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cdda5706c58ca9294f1457576c3d87" id="r_ga61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126a30edb722263251fe5d0ceae6c" id="r_ga85a126a30edb722263251fe5d0ceae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>)</td></tr>
<tr class="separator:ga85a126a30edb722263251fe5d0ceae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d" id="r_ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c" id="r_ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af" id="r_ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2" id="r_gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a" id="r_gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0" id="r_gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a" id="r_gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5675e39ff8c23a18657c52281efc4c7e" id="r_ga5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf0cff13434afd29515a971b42a37f6" id="r_ga0cf0cff13434afd29515a971b42a37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>)</td></tr>
<tr class="separator:ga0cf0cff13434afd29515a971b42a37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b" id="r_ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2744612a297431a80718a67c7c79f19" id="r_gab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b604ae976f8a76fd8bec74cf8a740f" id="r_ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>)</td></tr>
<tr class="separator:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f" id="r_ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcc441150b42892a6ae5a4ae784d85e" id="r_ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5dcfd5d097dbde187a6685bb211c26" id="r_ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>)</td></tr>
<tr class="separator:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2" id="r_ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4138896fef96641f9ad5eb269f4c4" id="r_ga66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193971f396ec153ee7b0548a3c48b43" id="r_gae193971f396ec153ee7b0548a3c48b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>)</td></tr>
<tr class="separator:gae193971f396ec153ee7b0548a3c48b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c" id="r_ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bb032ce1148af49048daec69508e9" id="r_ga165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94c11e212ec0d02a1c318909033437" id="r_ga5b94c11e212ec0d02a1c318909033437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>)</td></tr>
<tr class="separator:ga5b94c11e212ec0d02a1c318909033437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e" id="r_ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f07a706a1a1b3b351151aff8b48be2" id="r_gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2ca356e4f635c16849392655d3b9dd" id="r_gabb2ca356e4f635c16849392655d3b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>)</td></tr>
<tr class="separator:gabb2ca356e4f635c16849392655d3b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e" id="r_gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73550e263e014a80ba68b9d44d335a83" id="r_ga73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae59fa854e52290fc47acef7ddd6f8d" id="r_gadae59fa854e52290fc47acef7ddd6f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516" id="r_ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128" id="r_ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d" id="r_ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0ff14a5994586ebdeba33fde4a2c36" id="r_gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c808385ecd238b095a02d85298c9f6" id="r_gaa3c808385ecd238b095a02d85298c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:gaa3c808385ecd238b095a02d85298c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf" id="r_ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad" id="r_ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27" id="r_ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49ebf3f4035ea2357b791da026846b" id="r_ga6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ab0dfa59b749016e1c6a40e0c8d831" id="r_ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284" id="r_ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247" id="r_gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8" id="r_ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d87d39e76e413ecfd4135d1d069aa2" id="r_gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2">DMA_CCR_MEM2MEM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97140fa074f33a93bcbd77519b5eb383" id="r_ga97140fa074f33a93bcbd77519b5eb383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2">DMA_CCR_MEM2MEM_Pos</a>)</td></tr>
<tr class="separator:ga97140fa074f33a93bcbd77519b5eb383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215" id="r_ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96337334b23e814de339a9697b8cfe52" id="r_ga96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fb27883d05db94d55f910f05d5c430" id="r_ga40fb27883d05db94d55f910f05d5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>)</td></tr>
<tr class="separator:ga40fb27883d05db94d55f910f05d5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a" id="r_gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe38bfd0952b6490a0517143030eb0" id="r_gaedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27c56cf129fefefab11773b3f40100a" id="r_gac27c56cf129fefefab11773b3f40100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>)</td></tr>
<tr class="separator:gac27c56cf129fefefab11773b3f40100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1" id="r_gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8680eed5bbb2c59ececcacbdb9cdd5b" id="r_gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586545e18a7bb57d01798ae3376cf6af" id="r_ga586545e18a7bb57d01798ae3376cf6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>)</td></tr>
<tr class="separator:ga586545e18a7bb57d01798ae3376cf6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7" id="r_gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38ed8dbfb389d230728c2e6a93ca0f6" id="r_gad38ed8dbfb389d230728c2e6a93ca0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad38ed8dbfb389d230728c2e6a93ca0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eb0d6de27b74c7c51428ee488a7ac8" id="r_ga50eb0d6de27b74c7c51428ee488a7ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50eb0d6de27b74c7c51428ee488a7ac8">DMAMUX_CxCR_DMAREQ_ID_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:ga50eb0d6de27b74c7c51428ee488a7ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429e04913f0ea2ec973e5e82c0264766" id="r_ga429e04913f0ea2ec973e5e82c0264766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50eb0d6de27b74c7c51428ee488a7ac8">DMAMUX_CxCR_DMAREQ_ID_Msk</a></td></tr>
<tr class="separator:ga429e04913f0ea2ec973e5e82c0264766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6126943f2f3748939bb349412d3f03b" id="r_gab6126943f2f3748939bb349412d3f03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6126943f2f3748939bb349412d3f03b">DMAMUX_CxCR_DMAREQ_ID_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:gab6126943f2f3748939bb349412d3f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa32452d1f2a7d91e4c4218a1610c667" id="r_gaaa32452d1f2a7d91e4c4218a1610c667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa32452d1f2a7d91e4c4218a1610c667">DMAMUX_CxCR_DMAREQ_ID_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:gaaa32452d1f2a7d91e4c4218a1610c667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2831ce899f332f8da4f1d254263b3bc" id="r_gab2831ce899f332f8da4f1d254263b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2831ce899f332f8da4f1d254263b3bc">DMAMUX_CxCR_DMAREQ_ID_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:gab2831ce899f332f8da4f1d254263b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb52dc4b53c9a66f609e8caf59cd6b44" id="r_gabb52dc4b53c9a66f609e8caf59cd6b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb52dc4b53c9a66f609e8caf59cd6b44">DMAMUX_CxCR_DMAREQ_ID_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:gabb52dc4b53c9a66f609e8caf59cd6b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7a3fff34272749e272f72aeb7fa1cc" id="r_ga2c7a3fff34272749e272f72aeb7fa1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7a3fff34272749e272f72aeb7fa1cc">DMAMUX_CxCR_DMAREQ_ID_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:ga2c7a3fff34272749e272f72aeb7fa1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db91cb8138352e96739f824a83532be" id="r_ga9db91cb8138352e96739f824a83532be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db91cb8138352e96739f824a83532be">DMAMUX_CxCR_DMAREQ_ID_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:ga9db91cb8138352e96739f824a83532be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e544e1b59d38ed2058e118bef967fe" id="r_ga92e544e1b59d38ed2058e118bef967fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e544e1b59d38ed2058e118bef967fe">DMAMUX_CxCR_DMAREQ_ID_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6">DMAMUX_CxCR_DMAREQ_ID_Pos</a>)</td></tr>
<tr class="separator:ga92e544e1b59d38ed2058e118bef967fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada366ca555c297eafd90e68c02d02044" id="r_gada366ca555c297eafd90e68c02d02044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada366ca555c297eafd90e68c02d02044">DMAMUX_CxCR_SOIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada366ca555c297eafd90e68c02d02044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d12b80048691d428a6f4401992c043e" id="r_ga4d12b80048691d428a6f4401992c043e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d12b80048691d428a6f4401992c043e">DMAMUX_CxCR_SOIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada366ca555c297eafd90e68c02d02044">DMAMUX_CxCR_SOIE_Pos</a>)</td></tr>
<tr class="separator:ga4d12b80048691d428a6f4401992c043e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15775843ac0ed584bf9a1cfffd8f38b8" id="r_ga15775843ac0ed584bf9a1cfffd8f38b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15775843ac0ed584bf9a1cfffd8f38b8">DMAMUX_CxCR_SOIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d12b80048691d428a6f4401992c043e">DMAMUX_CxCR_SOIE_Msk</a></td></tr>
<tr class="separator:ga15775843ac0ed584bf9a1cfffd8f38b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c0f39653ddcd626ff87df03cb6611d" id="r_ga01c0f39653ddcd626ff87df03cb6611d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01c0f39653ddcd626ff87df03cb6611d">DMAMUX_CxCR_EGE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga01c0f39653ddcd626ff87df03cb6611d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72adb92599bab89ba940ea2047fcc23b" id="r_ga72adb92599bab89ba940ea2047fcc23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72adb92599bab89ba940ea2047fcc23b">DMAMUX_CxCR_EGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01c0f39653ddcd626ff87df03cb6611d">DMAMUX_CxCR_EGE_Pos</a>)</td></tr>
<tr class="separator:ga72adb92599bab89ba940ea2047fcc23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc99ef1ca19c4c307bf9b432150a59fc" id="r_gacc99ef1ca19c4c307bf9b432150a59fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc99ef1ca19c4c307bf9b432150a59fc">DMAMUX_CxCR_EGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72adb92599bab89ba940ea2047fcc23b">DMAMUX_CxCR_EGE_Msk</a></td></tr>
<tr class="separator:gacc99ef1ca19c4c307bf9b432150a59fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a64292fb2e083d9e656cf6ba117284d" id="r_ga7a64292fb2e083d9e656cf6ba117284d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a64292fb2e083d9e656cf6ba117284d">DMAMUX_CxCR_SE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7a64292fb2e083d9e656cf6ba117284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0c68ee551da1062288a80a6fe0e12" id="r_gaf4f0c68ee551da1062288a80a6fe0e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f0c68ee551da1062288a80a6fe0e12">DMAMUX_CxCR_SE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a64292fb2e083d9e656cf6ba117284d">DMAMUX_CxCR_SE_Pos</a>)</td></tr>
<tr class="separator:gaf4f0c68ee551da1062288a80a6fe0e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedb99c6edfa679f95441003a4fa184d" id="r_gaeedb99c6edfa679f95441003a4fa184d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeedb99c6edfa679f95441003a4fa184d">DMAMUX_CxCR_SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f0c68ee551da1062288a80a6fe0e12">DMAMUX_CxCR_SE_Msk</a></td></tr>
<tr class="separator:gaeedb99c6edfa679f95441003a4fa184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5deff6a141ed349bc33529851de2346" id="r_gac5deff6a141ed349bc33529851de2346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5deff6a141ed349bc33529851de2346">DMAMUX_CxCR_SPOL_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gac5deff6a141ed349bc33529851de2346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057f0d2e2dc4faccf8675ef9120185de" id="r_ga057f0d2e2dc4faccf8675ef9120185de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga057f0d2e2dc4faccf8675ef9120185de">DMAMUX_CxCR_SPOL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5deff6a141ed349bc33529851de2346">DMAMUX_CxCR_SPOL_Pos</a>)</td></tr>
<tr class="separator:ga057f0d2e2dc4faccf8675ef9120185de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4d57f6e7b5585e040d495f45b0f9eb" id="r_gaff4d57f6e7b5585e040d495f45b0f9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4d57f6e7b5585e040d495f45b0f9eb">DMAMUX_CxCR_SPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga057f0d2e2dc4faccf8675ef9120185de">DMAMUX_CxCR_SPOL_Msk</a></td></tr>
<tr class="separator:gaff4d57f6e7b5585e040d495f45b0f9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac078458a819c5c33e03264f172470826" id="r_gac078458a819c5c33e03264f172470826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac078458a819c5c33e03264f172470826">DMAMUX_CxCR_SPOL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5deff6a141ed349bc33529851de2346">DMAMUX_CxCR_SPOL_Pos</a>)</td></tr>
<tr class="separator:gac078458a819c5c33e03264f172470826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a8b56ab4ad4d28cd1de9e4c6302b1" id="r_ga159a8b56ab4ad4d28cd1de9e4c6302b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a8b56ab4ad4d28cd1de9e4c6302b1">DMAMUX_CxCR_SPOL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5deff6a141ed349bc33529851de2346">DMAMUX_CxCR_SPOL_Pos</a>)</td></tr>
<tr class="separator:ga159a8b56ab4ad4d28cd1de9e4c6302b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb7f89e2c1a386244906df90ac15e2b" id="r_ga8cb7f89e2c1a386244906df90ac15e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8cb7f89e2c1a386244906df90ac15e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401deeb3df6e797e58eaa7957c209b01" id="r_ga401deeb3df6e797e58eaa7957c209b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga401deeb3df6e797e58eaa7957c209b01">DMAMUX_CxCR_NBREQ_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:ga401deeb3df6e797e58eaa7957c209b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb24fe594a98ab3c48ab93f1ab8a26ab" id="r_gafb24fe594a98ab3c48ab93f1ab8a26ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb24fe594a98ab3c48ab93f1ab8a26ab">DMAMUX_CxCR_NBREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga401deeb3df6e797e58eaa7957c209b01">DMAMUX_CxCR_NBREQ_Msk</a></td></tr>
<tr class="separator:gafb24fe594a98ab3c48ab93f1ab8a26ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf7d7cb745db1ed6bb2714839b24ac" id="r_ga63bf7d7cb745db1ed6bb2714839b24ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63bf7d7cb745db1ed6bb2714839b24ac">DMAMUX_CxCR_NBREQ_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:ga63bf7d7cb745db1ed6bb2714839b24ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e3320cc81ab30ec0093882462062dd" id="r_gab1e3320cc81ab30ec0093882462062dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e3320cc81ab30ec0093882462062dd">DMAMUX_CxCR_NBREQ_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:gab1e3320cc81ab30ec0093882462062dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2033b6545b982157ab9688e6d325938" id="r_gad2033b6545b982157ab9688e6d325938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2033b6545b982157ab9688e6d325938">DMAMUX_CxCR_NBREQ_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:gad2033b6545b982157ab9688e6d325938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5999cb7324e7b2a9185c5d8a77eb23e" id="r_gae5999cb7324e7b2a9185c5d8a77eb23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5999cb7324e7b2a9185c5d8a77eb23e">DMAMUX_CxCR_NBREQ_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:gae5999cb7324e7b2a9185c5d8a77eb23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8457b740a73ff1a0686d29a2b0a743d4" id="r_ga8457b740a73ff1a0686d29a2b0a743d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8457b740a73ff1a0686d29a2b0a743d4">DMAMUX_CxCR_NBREQ_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b">DMAMUX_CxCR_NBREQ_Pos</a>)</td></tr>
<tr class="separator:ga8457b740a73ff1a0686d29a2b0a743d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd8ee6a5fb5deab22672b90078be4f1" id="r_ga8fd8ee6a5fb5deab22672b90078be4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8fd8ee6a5fb5deab22672b90078be4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172f63fee79a62bb437097de54112040" id="r_ga172f63fee79a62bb437097de54112040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172f63fee79a62bb437097de54112040">DMAMUX_CxCR_SYNC_ID_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:ga172f63fee79a62bb437097de54112040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03842cdf2e83bfd10cb18ccb9950294c" id="r_ga03842cdf2e83bfd10cb18ccb9950294c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03842cdf2e83bfd10cb18ccb9950294c">DMAMUX_CxCR_SYNC_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga172f63fee79a62bb437097de54112040">DMAMUX_CxCR_SYNC_ID_Msk</a></td></tr>
<tr class="separator:ga03842cdf2e83bfd10cb18ccb9950294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34a255277050f889accff6296d4d2c4" id="r_gae34a255277050f889accff6296d4d2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34a255277050f889accff6296d4d2c4">DMAMUX_CxCR_SYNC_ID_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:gae34a255277050f889accff6296d4d2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46140d9ab832b7fc0abbb61b5443769" id="r_gac46140d9ab832b7fc0abbb61b5443769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46140d9ab832b7fc0abbb61b5443769">DMAMUX_CxCR_SYNC_ID_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:gac46140d9ab832b7fc0abbb61b5443769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6d195feffdc8e198cb1b81973827cf" id="r_ga4d6d195feffdc8e198cb1b81973827cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6d195feffdc8e198cb1b81973827cf">DMAMUX_CxCR_SYNC_ID_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:ga4d6d195feffdc8e198cb1b81973827cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668b6c82bb519b3368d0d07fce1ff400" id="r_ga668b6c82bb519b3368d0d07fce1ff400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga668b6c82bb519b3368d0d07fce1ff400">DMAMUX_CxCR_SYNC_ID_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:ga668b6c82bb519b3368d0d07fce1ff400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d2f8548523521c0f29bac302e62fb" id="r_ga9c3d2f8548523521c0f29bac302e62fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c3d2f8548523521c0f29bac302e62fb">DMAMUX_CxCR_SYNC_ID_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1">DMAMUX_CxCR_SYNC_ID_Pos</a>)</td></tr>
<tr class="separator:ga9c3d2f8548523521c0f29bac302e62fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c410a8e8b7faf498cdd3d359370b57e" id="r_ga4c410a8e8b7faf498cdd3d359370b57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c410a8e8b7faf498cdd3d359370b57e">DMAMUX_CSR_SOF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4c410a8e8b7faf498cdd3d359370b57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0763cd9ce57e8bd27b63d4674f434043" id="r_ga0763cd9ce57e8bd27b63d4674f434043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0763cd9ce57e8bd27b63d4674f434043">DMAMUX_CSR_SOF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c410a8e8b7faf498cdd3d359370b57e">DMAMUX_CSR_SOF0_Pos</a>)</td></tr>
<tr class="separator:ga0763cd9ce57e8bd27b63d4674f434043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0670ce82c5515dbd0fa7ffb30c5e310f" id="r_ga0670ce82c5515dbd0fa7ffb30c5e310f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0670ce82c5515dbd0fa7ffb30c5e310f">DMAMUX_CSR_SOF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0763cd9ce57e8bd27b63d4674f434043">DMAMUX_CSR_SOF0_Msk</a></td></tr>
<tr class="separator:ga0670ce82c5515dbd0fa7ffb30c5e310f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8626aed7e6283cae9c5e822eca6530" id="r_ga0a8626aed7e6283cae9c5e822eca6530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8626aed7e6283cae9c5e822eca6530">DMAMUX_CSR_SOF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0a8626aed7e6283cae9c5e822eca6530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9221c044ab6847851ce304f70c49917" id="r_gaf9221c044ab6847851ce304f70c49917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9221c044ab6847851ce304f70c49917">DMAMUX_CSR_SOF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8626aed7e6283cae9c5e822eca6530">DMAMUX_CSR_SOF1_Pos</a>)</td></tr>
<tr class="separator:gaf9221c044ab6847851ce304f70c49917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f62e6a76515c51c49b69c065493474" id="r_ga07f62e6a76515c51c49b69c065493474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f62e6a76515c51c49b69c065493474">DMAMUX_CSR_SOF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9221c044ab6847851ce304f70c49917">DMAMUX_CSR_SOF1_Msk</a></td></tr>
<tr class="separator:ga07f62e6a76515c51c49b69c065493474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2253152dfd4a7763bf392ef62d4a4978" id="r_ga2253152dfd4a7763bf392ef62d4a4978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2253152dfd4a7763bf392ef62d4a4978">DMAMUX_CSR_SOF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2253152dfd4a7763bf392ef62d4a4978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26af52307a3f438cc6bbd4a45644246d" id="r_ga26af52307a3f438cc6bbd4a45644246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26af52307a3f438cc6bbd4a45644246d">DMAMUX_CSR_SOF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2253152dfd4a7763bf392ef62d4a4978">DMAMUX_CSR_SOF2_Pos</a>)</td></tr>
<tr class="separator:ga26af52307a3f438cc6bbd4a45644246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897d89e7184b94eb0afbca21cb8750db" id="r_ga897d89e7184b94eb0afbca21cb8750db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga897d89e7184b94eb0afbca21cb8750db">DMAMUX_CSR_SOF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26af52307a3f438cc6bbd4a45644246d">DMAMUX_CSR_SOF2_Msk</a></td></tr>
<tr class="separator:ga897d89e7184b94eb0afbca21cb8750db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8820bb392d3c91706bf2886847c2d606" id="r_ga8820bb392d3c91706bf2886847c2d606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8820bb392d3c91706bf2886847c2d606">DMAMUX_CSR_SOF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8820bb392d3c91706bf2886847c2d606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d3037907966123fd00327981a64f6e" id="r_gab0d3037907966123fd00327981a64f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0d3037907966123fd00327981a64f6e">DMAMUX_CSR_SOF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8820bb392d3c91706bf2886847c2d606">DMAMUX_CSR_SOF3_Pos</a>)</td></tr>
<tr class="separator:gab0d3037907966123fd00327981a64f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0ed04270f1d02833c7dc9a7b0c312f" id="r_ga7b0ed04270f1d02833c7dc9a7b0c312f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0ed04270f1d02833c7dc9a7b0c312f">DMAMUX_CSR_SOF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0d3037907966123fd00327981a64f6e">DMAMUX_CSR_SOF3_Msk</a></td></tr>
<tr class="separator:ga7b0ed04270f1d02833c7dc9a7b0c312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b8d8b6ca900db74bb766d955f565c4" id="r_gac7b8d8b6ca900db74bb766d955f565c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8d8b6ca900db74bb766d955f565c4">DMAMUX_CSR_SOF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac7b8d8b6ca900db74bb766d955f565c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896264d5a6c4f9b447b9bc4a80d154ca" id="r_ga896264d5a6c4f9b447b9bc4a80d154ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga896264d5a6c4f9b447b9bc4a80d154ca">DMAMUX_CSR_SOF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8d8b6ca900db74bb766d955f565c4">DMAMUX_CSR_SOF4_Pos</a>)</td></tr>
<tr class="separator:ga896264d5a6c4f9b447b9bc4a80d154ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e851a768425793ea5420c35b4829b0" id="r_ga66e851a768425793ea5420c35b4829b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e851a768425793ea5420c35b4829b0">DMAMUX_CSR_SOF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga896264d5a6c4f9b447b9bc4a80d154ca">DMAMUX_CSR_SOF4_Msk</a></td></tr>
<tr class="separator:ga66e851a768425793ea5420c35b4829b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00df667fd758d6ebf4e3b076e9e400b" id="r_gae00df667fd758d6ebf4e3b076e9e400b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae00df667fd758d6ebf4e3b076e9e400b">DMAMUX_CSR_SOF5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae00df667fd758d6ebf4e3b076e9e400b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8437f502cf16f6b389d25f7890fa9d3a" id="r_ga8437f502cf16f6b389d25f7890fa9d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8437f502cf16f6b389d25f7890fa9d3a">DMAMUX_CSR_SOF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae00df667fd758d6ebf4e3b076e9e400b">DMAMUX_CSR_SOF5_Pos</a>)</td></tr>
<tr class="separator:ga8437f502cf16f6b389d25f7890fa9d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeee06709196b4ba722e7ce237b27ef1" id="r_gafeee06709196b4ba722e7ce237b27ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeee06709196b4ba722e7ce237b27ef1">DMAMUX_CSR_SOF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8437f502cf16f6b389d25f7890fa9d3a">DMAMUX_CSR_SOF5_Msk</a></td></tr>
<tr class="separator:gafeee06709196b4ba722e7ce237b27ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae375a912ddb7187a20584c7793230773" id="r_gae375a912ddb7187a20584c7793230773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae375a912ddb7187a20584c7793230773">DMAMUX_CSR_SOF6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae375a912ddb7187a20584c7793230773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8188e38943bb3fd566bf39adeb747f7d" id="r_ga8188e38943bb3fd566bf39adeb747f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8188e38943bb3fd566bf39adeb747f7d">DMAMUX_CSR_SOF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae375a912ddb7187a20584c7793230773">DMAMUX_CSR_SOF6_Pos</a>)</td></tr>
<tr class="separator:ga8188e38943bb3fd566bf39adeb747f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf916a041d2e0a1d335dd88c59a3164f4" id="r_gaf916a041d2e0a1d335dd88c59a3164f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf916a041d2e0a1d335dd88c59a3164f4">DMAMUX_CSR_SOF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8188e38943bb3fd566bf39adeb747f7d">DMAMUX_CSR_SOF6_Msk</a></td></tr>
<tr class="separator:gaf916a041d2e0a1d335dd88c59a3164f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbfe54d3cc58a6944aa2976e01d1094" id="r_gaedbfe54d3cc58a6944aa2976e01d1094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbfe54d3cc58a6944aa2976e01d1094">DMAMUX_CFR_CSOF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbfe54d3cc58a6944aa2976e01d1094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0332555e968d2c2e45a98c8f9dd94f56" id="r_ga0332555e968d2c2e45a98c8f9dd94f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0332555e968d2c2e45a98c8f9dd94f56">DMAMUX_CFR_CSOF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaedbfe54d3cc58a6944aa2976e01d1094">DMAMUX_CFR_CSOF0_Pos</a>)</td></tr>
<tr class="separator:ga0332555e968d2c2e45a98c8f9dd94f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef7c29bdda17ad3b1bed01644b1ab33" id="r_gaeef7c29bdda17ad3b1bed01644b1ab33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef7c29bdda17ad3b1bed01644b1ab33">DMAMUX_CFR_CSOF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0332555e968d2c2e45a98c8f9dd94f56">DMAMUX_CFR_CSOF0_Msk</a></td></tr>
<tr class="separator:gaeef7c29bdda17ad3b1bed01644b1ab33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb45386fe58e41a6247cf6ccb5a0d2d" id="r_ga8eb45386fe58e41a6247cf6ccb5a0d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb45386fe58e41a6247cf6ccb5a0d2d">DMAMUX_CFR_CSOF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8eb45386fe58e41a6247cf6ccb5a0d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7322eb0483c792ebfbbad8707247a2" id="r_ga6e7322eb0483c792ebfbbad8707247a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7322eb0483c792ebfbbad8707247a2">DMAMUX_CFR_CSOF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb45386fe58e41a6247cf6ccb5a0d2d">DMAMUX_CFR_CSOF1_Pos</a>)</td></tr>
<tr class="separator:ga6e7322eb0483c792ebfbbad8707247a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef484190cb68042bf4e9e8a50644f754" id="r_gaef484190cb68042bf4e9e8a50644f754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484190cb68042bf4e9e8a50644f754">DMAMUX_CFR_CSOF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7322eb0483c792ebfbbad8707247a2">DMAMUX_CFR_CSOF1_Msk</a></td></tr>
<tr class="separator:gaef484190cb68042bf4e9e8a50644f754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0879515484911a03231910b6d7fab6" id="r_ga4e0879515484911a03231910b6d7fab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0879515484911a03231910b6d7fab6">DMAMUX_CFR_CSOF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga4e0879515484911a03231910b6d7fab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8138a94bf419813181476a47fd0e96" id="r_ga0d8138a94bf419813181476a47fd0e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8138a94bf419813181476a47fd0e96">DMAMUX_CFR_CSOF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0879515484911a03231910b6d7fab6">DMAMUX_CFR_CSOF2_Pos</a>)</td></tr>
<tr class="separator:ga0d8138a94bf419813181476a47fd0e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b3e64ad19bc75863f33f52a03fd75a" id="r_ga83b3e64ad19bc75863f33f52a03fd75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b3e64ad19bc75863f33f52a03fd75a">DMAMUX_CFR_CSOF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8138a94bf419813181476a47fd0e96">DMAMUX_CFR_CSOF2_Msk</a></td></tr>
<tr class="separator:ga83b3e64ad19bc75863f33f52a03fd75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c2fcab2b56ff07dd5e112f913e9619" id="r_ga10c2fcab2b56ff07dd5e112f913e9619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10c2fcab2b56ff07dd5e112f913e9619">DMAMUX_CFR_CSOF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga10c2fcab2b56ff07dd5e112f913e9619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4607f5dc625da9d32548237fe430220" id="r_gac4607f5dc625da9d32548237fe430220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4607f5dc625da9d32548237fe430220">DMAMUX_CFR_CSOF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10c2fcab2b56ff07dd5e112f913e9619">DMAMUX_CFR_CSOF3_Pos</a>)</td></tr>
<tr class="separator:gac4607f5dc625da9d32548237fe430220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b9cdd5ab4cf0a2fb0887b5db4e0a58" id="r_ga68b9cdd5ab4cf0a2fb0887b5db4e0a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68b9cdd5ab4cf0a2fb0887b5db4e0a58">DMAMUX_CFR_CSOF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4607f5dc625da9d32548237fe430220">DMAMUX_CFR_CSOF3_Msk</a></td></tr>
<tr class="separator:ga68b9cdd5ab4cf0a2fb0887b5db4e0a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16578f3755866ab90caa2d3d2f51a00a" id="r_ga16578f3755866ab90caa2d3d2f51a00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16578f3755866ab90caa2d3d2f51a00a">DMAMUX_CFR_CSOF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga16578f3755866ab90caa2d3d2f51a00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd248fef9aa0bba76cc9435ff4c3bcf" id="r_ga1dd248fef9aa0bba76cc9435ff4c3bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd248fef9aa0bba76cc9435ff4c3bcf">DMAMUX_CFR_CSOF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16578f3755866ab90caa2d3d2f51a00a">DMAMUX_CFR_CSOF4_Pos</a>)</td></tr>
<tr class="separator:ga1dd248fef9aa0bba76cc9435ff4c3bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026bccb90d1300c53d8700e25942d144" id="r_ga026bccb90d1300c53d8700e25942d144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga026bccb90d1300c53d8700e25942d144">DMAMUX_CFR_CSOF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd248fef9aa0bba76cc9435ff4c3bcf">DMAMUX_CFR_CSOF4_Msk</a></td></tr>
<tr class="separator:ga026bccb90d1300c53d8700e25942d144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d40156b9f560992a041b20d21c3c1f" id="r_ga48d40156b9f560992a041b20d21c3c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d40156b9f560992a041b20d21c3c1f">DMAMUX_CFR_CSOF5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga48d40156b9f560992a041b20d21c3c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767e0e2082ff697051cf234be671c943" id="r_ga767e0e2082ff697051cf234be671c943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga767e0e2082ff697051cf234be671c943">DMAMUX_CFR_CSOF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d40156b9f560992a041b20d21c3c1f">DMAMUX_CFR_CSOF5_Pos</a>)</td></tr>
<tr class="separator:ga767e0e2082ff697051cf234be671c943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae176fa2b8832da594c6a130d5892c779" id="r_gae176fa2b8832da594c6a130d5892c779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae176fa2b8832da594c6a130d5892c779">DMAMUX_CFR_CSOF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga767e0e2082ff697051cf234be671c943">DMAMUX_CFR_CSOF5_Msk</a></td></tr>
<tr class="separator:gae176fa2b8832da594c6a130d5892c779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645cc01eb7d8735c3dcc76cd175e5fc6" id="r_ga645cc01eb7d8735c3dcc76cd175e5fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga645cc01eb7d8735c3dcc76cd175e5fc6">DMAMUX_CFR_CSOF6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga645cc01eb7d8735c3dcc76cd175e5fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac28b0d75436d1b4650299f306ac118" id="r_ga5ac28b0d75436d1b4650299f306ac118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac28b0d75436d1b4650299f306ac118">DMAMUX_CFR_CSOF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga645cc01eb7d8735c3dcc76cd175e5fc6">DMAMUX_CFR_CSOF6_Pos</a>)</td></tr>
<tr class="separator:ga5ac28b0d75436d1b4650299f306ac118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c26af87b7d7d2d727742d6f726f99" id="r_ga695c26af87b7d7d2d727742d6f726f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695c26af87b7d7d2d727742d6f726f99">DMAMUX_CFR_CSOF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac28b0d75436d1b4650299f306ac118">DMAMUX_CFR_CSOF6_Msk</a></td></tr>
<tr class="separator:ga695c26af87b7d7d2d727742d6f726f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf603bed237ef165a9b13dc7a45cfb9c8" id="r_gaf603bed237ef165a9b13dc7a45cfb9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf603bed237ef165a9b13dc7a45cfb9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4b6e6c1fc5e71dccdbedaa7a888e99" id="r_gaef4b6e6c1fc5e71dccdbedaa7a888e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4b6e6c1fc5e71dccdbedaa7a888e99">DMAMUX_RGxCR_SIG_ID_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:gaef4b6e6c1fc5e71dccdbedaa7a888e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae252cb4694b6419a79b635fefc75cec7" id="r_gae252cb4694b6419a79b635fefc75cec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae252cb4694b6419a79b635fefc75cec7">DMAMUX_RGxCR_SIG_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef4b6e6c1fc5e71dccdbedaa7a888e99">DMAMUX_RGxCR_SIG_ID_Msk</a></td></tr>
<tr class="separator:gae252cb4694b6419a79b635fefc75cec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe866ac0f185f80c5f63d130a5ab43e5" id="r_gabe866ac0f185f80c5f63d130a5ab43e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe866ac0f185f80c5f63d130a5ab43e5">DMAMUX_RGxCR_SIG_ID_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:gabe866ac0f185f80c5f63d130a5ab43e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2b00613808bc96bbcfdb5fb99cc4b9" id="r_ga5d2b00613808bc96bbcfdb5fb99cc4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d2b00613808bc96bbcfdb5fb99cc4b9">DMAMUX_RGxCR_SIG_ID_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:ga5d2b00613808bc96bbcfdb5fb99cc4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede9164c5524bb32bd3364831ee4cbd1" id="r_gaede9164c5524bb32bd3364831ee4cbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede9164c5524bb32bd3364831ee4cbd1">DMAMUX_RGxCR_SIG_ID_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:gaede9164c5524bb32bd3364831ee4cbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9901f2590a2ef1f6d894d8d0900caa92" id="r_ga9901f2590a2ef1f6d894d8d0900caa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9901f2590a2ef1f6d894d8d0900caa92">DMAMUX_RGxCR_SIG_ID_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:ga9901f2590a2ef1f6d894d8d0900caa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6949bac9495233060504023ec0df09" id="r_gabb6949bac9495233060504023ec0df09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb6949bac9495233060504023ec0df09">DMAMUX_RGxCR_SIG_ID_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8">DMAMUX_RGxCR_SIG_ID_Pos</a>)</td></tr>
<tr class="separator:gabb6949bac9495233060504023ec0df09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57011d2af947b8deb25f68f1572869a" id="r_gab57011d2af947b8deb25f68f1572869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57011d2af947b8deb25f68f1572869a">DMAMUX_RGxCR_OIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab57011d2af947b8deb25f68f1572869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666576f5471915561509b88d6b6c80bf" id="r_ga666576f5471915561509b88d6b6c80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666576f5471915561509b88d6b6c80bf">DMAMUX_RGxCR_OIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab57011d2af947b8deb25f68f1572869a">DMAMUX_RGxCR_OIE_Pos</a>)</td></tr>
<tr class="separator:ga666576f5471915561509b88d6b6c80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fde828ebf2591bf66b85b962d55f7c1" id="r_ga6fde828ebf2591bf66b85b962d55f7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fde828ebf2591bf66b85b962d55f7c1">DMAMUX_RGxCR_OIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga666576f5471915561509b88d6b6c80bf">DMAMUX_RGxCR_OIE_Msk</a></td></tr>
<tr class="separator:ga6fde828ebf2591bf66b85b962d55f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01448914a08863ca8b1532f6989091c" id="r_gae01448914a08863ca8b1532f6989091c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae01448914a08863ca8b1532f6989091c">DMAMUX_RGxCR_GE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae01448914a08863ca8b1532f6989091c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3a3796cbe9207a25e6c883548b011" id="r_ga6be3a3796cbe9207a25e6c883548b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6be3a3796cbe9207a25e6c883548b011">DMAMUX_RGxCR_GE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae01448914a08863ca8b1532f6989091c">DMAMUX_RGxCR_GE_Pos</a>)</td></tr>
<tr class="separator:ga6be3a3796cbe9207a25e6c883548b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff9c72476bf78b81d0adc19400d23c6" id="r_ga5ff9c72476bf78b81d0adc19400d23c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff9c72476bf78b81d0adc19400d23c6">DMAMUX_RGxCR_GE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6be3a3796cbe9207a25e6c883548b011">DMAMUX_RGxCR_GE_Msk</a></td></tr>
<tr class="separator:ga5ff9c72476bf78b81d0adc19400d23c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88df9679ea591328168a060f367dab77" id="r_ga88df9679ea591328168a060f367dab77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88df9679ea591328168a060f367dab77">DMAMUX_RGxCR_GPOL_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga88df9679ea591328168a060f367dab77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b439cbfdea61a790210b9c88575cdce" id="r_ga1b439cbfdea61a790210b9c88575cdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b439cbfdea61a790210b9c88575cdce">DMAMUX_RGxCR_GPOL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88df9679ea591328168a060f367dab77">DMAMUX_RGxCR_GPOL_Pos</a>)</td></tr>
<tr class="separator:ga1b439cbfdea61a790210b9c88575cdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad386b0f74797327dd7af2fa02fe9244e" id="r_gad386b0f74797327dd7af2fa02fe9244e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad386b0f74797327dd7af2fa02fe9244e">DMAMUX_RGxCR_GPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b439cbfdea61a790210b9c88575cdce">DMAMUX_RGxCR_GPOL_Msk</a></td></tr>
<tr class="separator:gad386b0f74797327dd7af2fa02fe9244e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abc26b26211e3547274989a76ca069a" id="r_ga9abc26b26211e3547274989a76ca069a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9abc26b26211e3547274989a76ca069a">DMAMUX_RGxCR_GPOL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88df9679ea591328168a060f367dab77">DMAMUX_RGxCR_GPOL_Pos</a>)</td></tr>
<tr class="separator:ga9abc26b26211e3547274989a76ca069a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139d5a1a65dff14d03c3182f7285e9a6" id="r_ga139d5a1a65dff14d03c3182f7285e9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139d5a1a65dff14d03c3182f7285e9a6">DMAMUX_RGxCR_GPOL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88df9679ea591328168a060f367dab77">DMAMUX_RGxCR_GPOL_Pos</a>)</td></tr>
<tr class="separator:ga139d5a1a65dff14d03c3182f7285e9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f95f62dde3f931d583d743ad65360e" id="r_ga70f95f62dde3f931d583d743ad65360e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga70f95f62dde3f931d583d743ad65360e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68febad455a225ae802095f97daa753" id="r_gad68febad455a225ae802095f97daa753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68febad455a225ae802095f97daa753">DMAMUX_RGxCR_GNBREQ_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:gad68febad455a225ae802095f97daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d8df4b352776aac7f8f87d7df10d2b" id="r_gae2d8df4b352776aac7f8f87d7df10d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d8df4b352776aac7f8f87d7df10d2b">DMAMUX_RGxCR_GNBREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad68febad455a225ae802095f97daa753">DMAMUX_RGxCR_GNBREQ_Msk</a></td></tr>
<tr class="separator:gae2d8df4b352776aac7f8f87d7df10d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4902672594a2aaaa9902056a1b070eb1" id="r_ga4902672594a2aaaa9902056a1b070eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4902672594a2aaaa9902056a1b070eb1">DMAMUX_RGxCR_GNBREQ_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:ga4902672594a2aaaa9902056a1b070eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae410cf5723fc84651b2427b4af497ae0" id="r_gae410cf5723fc84651b2427b4af497ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae410cf5723fc84651b2427b4af497ae0">DMAMUX_RGxCR_GNBREQ_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:gae410cf5723fc84651b2427b4af497ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8afa54f4f18a85ca4533964795951b46" id="r_ga8afa54f4f18a85ca4533964795951b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8afa54f4f18a85ca4533964795951b46">DMAMUX_RGxCR_GNBREQ_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:ga8afa54f4f18a85ca4533964795951b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e11aa6548eb6798968d8f5e74914d6" id="r_gad3e11aa6548eb6798968d8f5e74914d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e11aa6548eb6798968d8f5e74914d6">DMAMUX_RGxCR_GNBREQ_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:gad3e11aa6548eb6798968d8f5e74914d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ed954bd6544f5705b4eeb8ddb5cf4e" id="r_gaa9ed954bd6544f5705b4eeb8ddb5cf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ed954bd6544f5705b4eeb8ddb5cf4e">DMAMUX_RGxCR_GNBREQ_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e">DMAMUX_RGxCR_GNBREQ_Pos</a>)</td></tr>
<tr class="separator:gaa9ed954bd6544f5705b4eeb8ddb5cf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1cd27caf63f11126df9fbe04dbc632" id="r_ga6c1cd27caf63f11126df9fbe04dbc632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1cd27caf63f11126df9fbe04dbc632">DMAMUX_RGSR_OF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6c1cd27caf63f11126df9fbe04dbc632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc6cfe24104f05c72599c81defa78e" id="r_gaf8dc6cfe24104f05c72599c81defa78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8dc6cfe24104f05c72599c81defa78e">DMAMUX_RGSR_OF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1cd27caf63f11126df9fbe04dbc632">DMAMUX_RGSR_OF0_Pos</a>)</td></tr>
<tr class="separator:gaf8dc6cfe24104f05c72599c81defa78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b3f4937e86d1fb056c2967506e1111" id="r_gac7b3f4937e86d1fb056c2967506e1111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b3f4937e86d1fb056c2967506e1111">DMAMUX_RGSR_OF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8dc6cfe24104f05c72599c81defa78e">DMAMUX_RGSR_OF0_Msk</a></td></tr>
<tr class="separator:gac7b3f4937e86d1fb056c2967506e1111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c2af51c202efa6047e8059c670adbf" id="r_ga76c2af51c202efa6047e8059c670adbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76c2af51c202efa6047e8059c670adbf">DMAMUX_RGSR_OF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga76c2af51c202efa6047e8059c670adbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d937dfb789ada982229e5e936ab462" id="r_ga65d937dfb789ada982229e5e936ab462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65d937dfb789ada982229e5e936ab462">DMAMUX_RGSR_OF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76c2af51c202efa6047e8059c670adbf">DMAMUX_RGSR_OF1_Pos</a>)</td></tr>
<tr class="separator:ga65d937dfb789ada982229e5e936ab462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0542871f3fbe583003090bab8268818" id="r_gab0542871f3fbe583003090bab8268818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0542871f3fbe583003090bab8268818">DMAMUX_RGSR_OF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65d937dfb789ada982229e5e936ab462">DMAMUX_RGSR_OF1_Msk</a></td></tr>
<tr class="separator:gab0542871f3fbe583003090bab8268818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9236153885a617861ba2f9792bbaca1f" id="r_ga9236153885a617861ba2f9792bbaca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9236153885a617861ba2f9792bbaca1f">DMAMUX_RGSR_OF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9236153885a617861ba2f9792bbaca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c54f5154f088b079379a6c56f5e4d49" id="r_ga9c54f5154f088b079379a6c56f5e4d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c54f5154f088b079379a6c56f5e4d49">DMAMUX_RGSR_OF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9236153885a617861ba2f9792bbaca1f">DMAMUX_RGSR_OF2_Pos</a>)</td></tr>
<tr class="separator:ga9c54f5154f088b079379a6c56f5e4d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8edd203deac52aadb99a89719a574e6" id="r_gab8edd203deac52aadb99a89719a574e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8edd203deac52aadb99a89719a574e6">DMAMUX_RGSR_OF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c54f5154f088b079379a6c56f5e4d49">DMAMUX_RGSR_OF2_Msk</a></td></tr>
<tr class="separator:gab8edd203deac52aadb99a89719a574e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09130c7c775dfaf6485304f3f149ba0" id="r_gae09130c7c775dfaf6485304f3f149ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09130c7c775dfaf6485304f3f149ba0">DMAMUX_RGSR_OF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae09130c7c775dfaf6485304f3f149ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b028e72ffd4cd9f34404f82e6826fe" id="r_ga41b028e72ffd4cd9f34404f82e6826fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b028e72ffd4cd9f34404f82e6826fe">DMAMUX_RGSR_OF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae09130c7c775dfaf6485304f3f149ba0">DMAMUX_RGSR_OF3_Pos</a>)</td></tr>
<tr class="separator:ga41b028e72ffd4cd9f34404f82e6826fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a380f3cd5a179e1a66f972bc45d712a" id="r_ga1a380f3cd5a179e1a66f972bc45d712a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a380f3cd5a179e1a66f972bc45d712a">DMAMUX_RGSR_OF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b028e72ffd4cd9f34404f82e6826fe">DMAMUX_RGSR_OF3_Msk</a></td></tr>
<tr class="separator:ga1a380f3cd5a179e1a66f972bc45d712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf8cffec104c5dfb43b42e007c4cd59" id="r_gafcf8cffec104c5dfb43b42e007c4cd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf8cffec104c5dfb43b42e007c4cd59">DMAMUX_RGCFR_COF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafcf8cffec104c5dfb43b42e007c4cd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ae8f45f2ac5155eed09239adace032" id="r_ga61ae8f45f2ac5155eed09239adace032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae8f45f2ac5155eed09239adace032">DMAMUX_RGCFR_COF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcf8cffec104c5dfb43b42e007c4cd59">DMAMUX_RGCFR_COF0_Pos</a>)</td></tr>
<tr class="separator:ga61ae8f45f2ac5155eed09239adace032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d433cf4d3caaaf83e777a62555b15f" id="r_gae3d433cf4d3caaaf83e777a62555b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d433cf4d3caaaf83e777a62555b15f">DMAMUX_RGCFR_COF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae8f45f2ac5155eed09239adace032">DMAMUX_RGCFR_COF0_Msk</a></td></tr>
<tr class="separator:gae3d433cf4d3caaaf83e777a62555b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0a228ec6329bb7fe3144fc746ed760" id="r_ga6e0a228ec6329bb7fe3144fc746ed760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0a228ec6329bb7fe3144fc746ed760">DMAMUX_RGCFR_COF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6e0a228ec6329bb7fe3144fc746ed760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d815ee54a4e4a1eabea390538bc074d" id="r_ga9d815ee54a4e4a1eabea390538bc074d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d815ee54a4e4a1eabea390538bc074d">DMAMUX_RGCFR_COF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0a228ec6329bb7fe3144fc746ed760">DMAMUX_RGCFR_COF1_Pos</a>)</td></tr>
<tr class="separator:ga9d815ee54a4e4a1eabea390538bc074d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0848b4198324d163f3fe65c47c37493c" id="r_ga0848b4198324d163f3fe65c47c37493c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0848b4198324d163f3fe65c47c37493c">DMAMUX_RGCFR_COF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d815ee54a4e4a1eabea390538bc074d">DMAMUX_RGCFR_COF1_Msk</a></td></tr>
<tr class="separator:ga0848b4198324d163f3fe65c47c37493c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96505a59a693293476ab460911d49b07" id="r_ga96505a59a693293476ab460911d49b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96505a59a693293476ab460911d49b07">DMAMUX_RGCFR_COF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96505a59a693293476ab460911d49b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4ca6f5ff1553e11b49c5d4d59d2177" id="r_gacf4ca6f5ff1553e11b49c5d4d59d2177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf4ca6f5ff1553e11b49c5d4d59d2177">DMAMUX_RGCFR_COF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96505a59a693293476ab460911d49b07">DMAMUX_RGCFR_COF2_Pos</a>)</td></tr>
<tr class="separator:gacf4ca6f5ff1553e11b49c5d4d59d2177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bff5e11e62fb6e2fd401aa645acda0" id="r_ga21bff5e11e62fb6e2fd401aa645acda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21bff5e11e62fb6e2fd401aa645acda0">DMAMUX_RGCFR_COF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf4ca6f5ff1553e11b49c5d4d59d2177">DMAMUX_RGCFR_COF2_Msk</a></td></tr>
<tr class="separator:ga21bff5e11e62fb6e2fd401aa645acda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2482c1dd3a40a81942d36fbc551aab4b" id="r_ga2482c1dd3a40a81942d36fbc551aab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2482c1dd3a40a81942d36fbc551aab4b">DMAMUX_RGCFR_COF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2482c1dd3a40a81942d36fbc551aab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb1214184bf53b805794f0588734a94" id="r_ga3bb1214184bf53b805794f0588734a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb1214184bf53b805794f0588734a94">DMAMUX_RGCFR_COF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2482c1dd3a40a81942d36fbc551aab4b">DMAMUX_RGCFR_COF3_Pos</a>)</td></tr>
<tr class="separator:ga3bb1214184bf53b805794f0588734a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc921ca625490acde916416c413ac115" id="r_gafc921ca625490acde916416c413ac115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc921ca625490acde916416c413ac115">DMAMUX_RGCFR_COF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb1214184bf53b805794f0588734a94">DMAMUX_RGCFR_COF3_Msk</a></td></tr>
<tr class="separator:gafc921ca625490acde916416c413ac115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b462add4180763c4e01668a4260ebea" id="r_ga9b462add4180763c4e01668a4260ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b462add4180763c4e01668a4260ebea">EXTI_RTSR1_RT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9b462add4180763c4e01668a4260ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f056e8145a1820697f5fca602b6fe6c" id="r_ga4f056e8145a1820697f5fca602b6fe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f056e8145a1820697f5fca602b6fe6c">EXTI_RTSR1_RT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b462add4180763c4e01668a4260ebea">EXTI_RTSR1_RT0_Pos</a>)</td></tr>
<tr class="separator:ga4f056e8145a1820697f5fca602b6fe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bff21e548722b17199668dec68acf2" id="r_gab6bff21e548722b17199668dec68acf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bff21e548722b17199668dec68acf2">EXTI_RTSR1_RT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f056e8145a1820697f5fca602b6fe6c">EXTI_RTSR1_RT0_Msk</a></td></tr>
<tr class="separator:gab6bff21e548722b17199668dec68acf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09504ddcd216f9dd23230c83bc49563" id="r_gac09504ddcd216f9dd23230c83bc49563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09504ddcd216f9dd23230c83bc49563">EXTI_RTSR1_RT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac09504ddcd216f9dd23230c83bc49563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514d6a2d57e5845bfbe1b1d68ec29b7a" id="r_ga514d6a2d57e5845bfbe1b1d68ec29b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a">EXTI_RTSR1_RT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac09504ddcd216f9dd23230c83bc49563">EXTI_RTSR1_RT1_Pos</a>)</td></tr>
<tr class="separator:ga514d6a2d57e5845bfbe1b1d68ec29b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc675bd41bb0a76b878624663c21a7e" id="r_ga6dc675bd41bb0a76b878624663c21a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc675bd41bb0a76b878624663c21a7e">EXTI_RTSR1_RT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a">EXTI_RTSR1_RT1_Msk</a></td></tr>
<tr class="separator:ga6dc675bd41bb0a76b878624663c21a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da31c13fdfe809796cd07045e8c8991" id="r_ga6da31c13fdfe809796cd07045e8c8991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da31c13fdfe809796cd07045e8c8991">EXTI_RTSR1_RT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6da31c13fdfe809796cd07045e8c8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dbec6fc8f14f968da630271973bb6d6" id="r_ga7dbec6fc8f14f968da630271973bb6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbec6fc8f14f968da630271973bb6d6">EXTI_RTSR1_RT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da31c13fdfe809796cd07045e8c8991">EXTI_RTSR1_RT2_Pos</a>)</td></tr>
<tr class="separator:ga7dbec6fc8f14f968da630271973bb6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0782791f56d09bb8e274d769afdb3c8" id="r_gac0782791f56d09bb8e274d769afdb3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0782791f56d09bb8e274d769afdb3c8">EXTI_RTSR1_RT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbec6fc8f14f968da630271973bb6d6">EXTI_RTSR1_RT2_Msk</a></td></tr>
<tr class="separator:gac0782791f56d09bb8e274d769afdb3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ca8bbd0d41110cd7e9564d5e5dcc36" id="r_gab8ca8bbd0d41110cd7e9564d5e5dcc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ca8bbd0d41110cd7e9564d5e5dcc36">EXTI_RTSR1_RT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab8ca8bbd0d41110cd7e9564d5e5dcc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a3b171faaadbac744fc82528182073" id="r_ga29a3b171faaadbac744fc82528182073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a3b171faaadbac744fc82528182073">EXTI_RTSR1_RT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8ca8bbd0d41110cd7e9564d5e5dcc36">EXTI_RTSR1_RT3_Pos</a>)</td></tr>
<tr class="separator:ga29a3b171faaadbac744fc82528182073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4974072d53fc9bd190763935e60f8a7e" id="r_ga4974072d53fc9bd190763935e60f8a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4974072d53fc9bd190763935e60f8a7e">EXTI_RTSR1_RT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29a3b171faaadbac744fc82528182073">EXTI_RTSR1_RT3_Msk</a></td></tr>
<tr class="separator:ga4974072d53fc9bd190763935e60f8a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a537a7dd20ab85d40299581518c9ed" id="r_ga77a537a7dd20ab85d40299581518c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77a537a7dd20ab85d40299581518c9ed">EXTI_RTSR1_RT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga77a537a7dd20ab85d40299581518c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbe00ac4348e348ff78c3a6eb20f26b" id="r_ga2cbe00ac4348e348ff78c3a6eb20f26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b">EXTI_RTSR1_RT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77a537a7dd20ab85d40299581518c9ed">EXTI_RTSR1_RT4_Pos</a>)</td></tr>
<tr class="separator:ga2cbe00ac4348e348ff78c3a6eb20f26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0bdaec8755d6d4269dd64324ab6c07" id="r_gafb0bdaec8755d6d4269dd64324ab6c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0bdaec8755d6d4269dd64324ab6c07">EXTI_RTSR1_RT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b">EXTI_RTSR1_RT4_Msk</a></td></tr>
<tr class="separator:gafb0bdaec8755d6d4269dd64324ab6c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0f0152598cc40642f4efafa5edb31d" id="r_gaff0f0152598cc40642f4efafa5edb31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff0f0152598cc40642f4efafa5edb31d">EXTI_RTSR1_RT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaff0f0152598cc40642f4efafa5edb31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3951b511294cc7eb2e78867517077f6c" id="r_ga3951b511294cc7eb2e78867517077f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3951b511294cc7eb2e78867517077f6c">EXTI_RTSR1_RT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff0f0152598cc40642f4efafa5edb31d">EXTI_RTSR1_RT5_Pos</a>)</td></tr>
<tr class="separator:ga3951b511294cc7eb2e78867517077f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1abd80aa759bb8050a387960f7c495" id="r_ga9a1abd80aa759bb8050a387960f7c495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1abd80aa759bb8050a387960f7c495">EXTI_RTSR1_RT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3951b511294cc7eb2e78867517077f6c">EXTI_RTSR1_RT5_Msk</a></td></tr>
<tr class="separator:ga9a1abd80aa759bb8050a387960f7c495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db7b610f39a799b774e6d21dcda34f8" id="r_ga2db7b610f39a799b774e6d21dcda34f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db7b610f39a799b774e6d21dcda34f8">EXTI_RTSR1_RT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2db7b610f39a799b774e6d21dcda34f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3095350dcf21464fea9359475a17cdb" id="r_gab3095350dcf21464fea9359475a17cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3095350dcf21464fea9359475a17cdb">EXTI_RTSR1_RT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2db7b610f39a799b774e6d21dcda34f8">EXTI_RTSR1_RT6_Pos</a>)</td></tr>
<tr class="separator:gab3095350dcf21464fea9359475a17cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39de90819a3d912de47f4f843709d789" id="r_ga39de90819a3d912de47f4f843709d789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39de90819a3d912de47f4f843709d789">EXTI_RTSR1_RT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3095350dcf21464fea9359475a17cdb">EXTI_RTSR1_RT6_Msk</a></td></tr>
<tr class="separator:ga39de90819a3d912de47f4f843709d789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e8dc498b2412fcd1d26d202363041" id="r_ga3f1e8dc498b2412fcd1d26d202363041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e8dc498b2412fcd1d26d202363041">EXTI_RTSR1_RT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3f1e8dc498b2412fcd1d26d202363041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8859722cd5ddbe02582b4fc15ecbea4f" id="r_ga8859722cd5ddbe02582b4fc15ecbea4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f">EXTI_RTSR1_RT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e8dc498b2412fcd1d26d202363041">EXTI_RTSR1_RT7_Pos</a>)</td></tr>
<tr class="separator:ga8859722cd5ddbe02582b4fc15ecbea4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77ba5dcf668a513ef5b84533e45e919" id="r_gae77ba5dcf668a513ef5b84533e45e919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae77ba5dcf668a513ef5b84533e45e919">EXTI_RTSR1_RT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f">EXTI_RTSR1_RT7_Msk</a></td></tr>
<tr class="separator:gae77ba5dcf668a513ef5b84533e45e919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90715bf6f63242c2567d1544678d1293" id="r_ga90715bf6f63242c2567d1544678d1293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90715bf6f63242c2567d1544678d1293">EXTI_RTSR1_RT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga90715bf6f63242c2567d1544678d1293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d4f3c2fb61fa96c0cc1154e47a81ab" id="r_gae0d4f3c2fb61fa96c0cc1154e47a81ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab">EXTI_RTSR1_RT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90715bf6f63242c2567d1544678d1293">EXTI_RTSR1_RT8_Pos</a>)</td></tr>
<tr class="separator:gae0d4f3c2fb61fa96c0cc1154e47a81ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff997b170ecbe5557cde1fd6f03fc9df" id="r_gaff997b170ecbe5557cde1fd6f03fc9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff997b170ecbe5557cde1fd6f03fc9df">EXTI_RTSR1_RT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab">EXTI_RTSR1_RT8_Msk</a></td></tr>
<tr class="separator:gaff997b170ecbe5557cde1fd6f03fc9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79fbdc88062b9408087fce4413b0021" id="r_gac79fbdc88062b9408087fce4413b0021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79fbdc88062b9408087fce4413b0021">EXTI_RTSR1_RT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac79fbdc88062b9408087fce4413b0021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6ee70b7bcd9d625a9ef9779e70486a" id="r_ga7f6ee70b7bcd9d625a9ef9779e70486a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a">EXTI_RTSR1_RT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac79fbdc88062b9408087fce4413b0021">EXTI_RTSR1_RT9_Pos</a>)</td></tr>
<tr class="separator:ga7f6ee70b7bcd9d625a9ef9779e70486a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a502af1250a5dfa7af888160e74e6f7" id="r_ga0a502af1250a5dfa7af888160e74e6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a502af1250a5dfa7af888160e74e6f7">EXTI_RTSR1_RT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a">EXTI_RTSR1_RT9_Msk</a></td></tr>
<tr class="separator:ga0a502af1250a5dfa7af888160e74e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aff72956a096625aaf3bbb734fc943b" id="r_ga1aff72956a096625aaf3bbb734fc943b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aff72956a096625aaf3bbb734fc943b">EXTI_RTSR1_RT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1aff72956a096625aaf3bbb734fc943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97711fc12146b3ea9db1ed74b032a66b" id="r_ga97711fc12146b3ea9db1ed74b032a66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97711fc12146b3ea9db1ed74b032a66b">EXTI_RTSR1_RT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aff72956a096625aaf3bbb734fc943b">EXTI_RTSR1_RT10_Pos</a>)</td></tr>
<tr class="separator:ga97711fc12146b3ea9db1ed74b032a66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b34fb6c6d11203cba1e7a904cfc1868" id="r_ga0b34fb6c6d11203cba1e7a904cfc1868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b34fb6c6d11203cba1e7a904cfc1868">EXTI_RTSR1_RT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97711fc12146b3ea9db1ed74b032a66b">EXTI_RTSR1_RT10_Msk</a></td></tr>
<tr class="separator:ga0b34fb6c6d11203cba1e7a904cfc1868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fd884fdcae8882ed4b168b99e3df3f" id="r_ga19fd884fdcae8882ed4b168b99e3df3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fd884fdcae8882ed4b168b99e3df3f">EXTI_RTSR1_RT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga19fd884fdcae8882ed4b168b99e3df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bb17971dc44db19715e2da5ed7ae45" id="r_gac6bb17971dc44db19715e2da5ed7ae45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6bb17971dc44db19715e2da5ed7ae45">EXTI_RTSR1_RT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19fd884fdcae8882ed4b168b99e3df3f">EXTI_RTSR1_RT11_Pos</a>)</td></tr>
<tr class="separator:gac6bb17971dc44db19715e2da5ed7ae45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e16b30acaa8c4c2bb547baf3ec9b3a" id="r_gae4e16b30acaa8c4c2bb547baf3ec9b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4e16b30acaa8c4c2bb547baf3ec9b3a">EXTI_RTSR1_RT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6bb17971dc44db19715e2da5ed7ae45">EXTI_RTSR1_RT11_Msk</a></td></tr>
<tr class="separator:gae4e16b30acaa8c4c2bb547baf3ec9b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0323935c8f32508513dad6ceed6e0e" id="r_ga8b0323935c8f32508513dad6ceed6e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0323935c8f32508513dad6ceed6e0e">EXTI_RTSR1_RT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b0323935c8f32508513dad6ceed6e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fcfd6f193368b54f873b94f97c0de4" id="r_ga63fcfd6f193368b54f873b94f97c0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fcfd6f193368b54f873b94f97c0de4">EXTI_RTSR1_RT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0323935c8f32508513dad6ceed6e0e">EXTI_RTSR1_RT12_Pos</a>)</td></tr>
<tr class="separator:ga63fcfd6f193368b54f873b94f97c0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc1748eecd4bfceaa36dd1d79b94d36" id="r_ga3fc1748eecd4bfceaa36dd1d79b94d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc1748eecd4bfceaa36dd1d79b94d36">EXTI_RTSR1_RT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fcfd6f193368b54f873b94f97c0de4">EXTI_RTSR1_RT12_Msk</a></td></tr>
<tr class="separator:ga3fc1748eecd4bfceaa36dd1d79b94d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf4feb3061a446814e00f8debdeabe" id="r_gaabcf4feb3061a446814e00f8debdeabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcf4feb3061a446814e00f8debdeabe">EXTI_RTSR1_RT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaabcf4feb3061a446814e00f8debdeabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb81e99ceef7b6b8ddbce37bb8c4984" id="r_ga6cb81e99ceef7b6b8ddbce37bb8c4984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984">EXTI_RTSR1_RT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabcf4feb3061a446814e00f8debdeabe">EXTI_RTSR1_RT13_Pos</a>)</td></tr>
<tr class="separator:ga6cb81e99ceef7b6b8ddbce37bb8c4984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf9a6dbd973e8e9202c1d3c3d4eb040" id="r_ga5bf9a6dbd973e8e9202c1d3c3d4eb040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf9a6dbd973e8e9202c1d3c3d4eb040">EXTI_RTSR1_RT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984">EXTI_RTSR1_RT13_Msk</a></td></tr>
<tr class="separator:ga5bf9a6dbd973e8e9202c1d3c3d4eb040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c9960845715b8349dc3381aa01078a" id="r_ga52c9960845715b8349dc3381aa01078a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c9960845715b8349dc3381aa01078a">EXTI_RTSR1_RT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga52c9960845715b8349dc3381aa01078a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed62b0987df41cb626d75348898f7e3" id="r_ga0ed62b0987df41cb626d75348898f7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed62b0987df41cb626d75348898f7e3">EXTI_RTSR1_RT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52c9960845715b8349dc3381aa01078a">EXTI_RTSR1_RT14_Pos</a>)</td></tr>
<tr class="separator:ga0ed62b0987df41cb626d75348898f7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53737548b255936ed026b36048a0732f" id="r_ga53737548b255936ed026b36048a0732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53737548b255936ed026b36048a0732f">EXTI_RTSR1_RT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed62b0987df41cb626d75348898f7e3">EXTI_RTSR1_RT14_Msk</a></td></tr>
<tr class="separator:ga53737548b255936ed026b36048a0732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6dc897bab56600792ca94283e3aeb3" id="r_gafa6dc897bab56600792ca94283e3aeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa6dc897bab56600792ca94283e3aeb3">EXTI_RTSR1_RT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafa6dc897bab56600792ca94283e3aeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0062425d59c225405b2d5cafa76d10f4" id="r_ga0062425d59c225405b2d5cafa76d10f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0062425d59c225405b2d5cafa76d10f4">EXTI_RTSR1_RT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa6dc897bab56600792ca94283e3aeb3">EXTI_RTSR1_RT15_Pos</a>)</td></tr>
<tr class="separator:ga0062425d59c225405b2d5cafa76d10f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed959bca0fc5892a10e066ccd2dd7bf" id="r_ga3ed959bca0fc5892a10e066ccd2dd7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed959bca0fc5892a10e066ccd2dd7bf">EXTI_RTSR1_RT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0062425d59c225405b2d5cafa76d10f4">EXTI_RTSR1_RT15_Msk</a></td></tr>
<tr class="separator:ga3ed959bca0fc5892a10e066ccd2dd7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042fdebea1b7876406f032cc37d1e490" id="r_ga042fdebea1b7876406f032cc37d1e490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga042fdebea1b7876406f032cc37d1e490">EXTI_FTSR1_FT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga042fdebea1b7876406f032cc37d1e490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed26148136ad51468b9d0a66ea5f12e2" id="r_gaed26148136ad51468b9d0a66ea5f12e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed26148136ad51468b9d0a66ea5f12e2">EXTI_FTSR1_FT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga042fdebea1b7876406f032cc37d1e490">EXTI_FTSR1_FT0_Pos</a>)</td></tr>
<tr class="separator:gaed26148136ad51468b9d0a66ea5f12e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209889f21ba08ebf88d6c9457beb77cf" id="r_ga209889f21ba08ebf88d6c9457beb77cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209889f21ba08ebf88d6c9457beb77cf">EXTI_FTSR1_FT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed26148136ad51468b9d0a66ea5f12e2">EXTI_FTSR1_FT0_Msk</a></td></tr>
<tr class="separator:ga209889f21ba08ebf88d6c9457beb77cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacde35087aad9127a0b4f161eaca86e" id="r_gafacde35087aad9127a0b4f161eaca86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafacde35087aad9127a0b4f161eaca86e">EXTI_FTSR1_FT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafacde35087aad9127a0b4f161eaca86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5300a230371896b925e5a2f3fb4be480" id="r_ga5300a230371896b925e5a2f3fb4be480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5300a230371896b925e5a2f3fb4be480">EXTI_FTSR1_FT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafacde35087aad9127a0b4f161eaca86e">EXTI_FTSR1_FT1_Pos</a>)</td></tr>
<tr class="separator:ga5300a230371896b925e5a2f3fb4be480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ecbb9c921eda4885e3cf81a458ab45" id="r_ga80ecbb9c921eda4885e3cf81a458ab45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ecbb9c921eda4885e3cf81a458ab45">EXTI_FTSR1_FT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5300a230371896b925e5a2f3fb4be480">EXTI_FTSR1_FT1_Msk</a></td></tr>
<tr class="separator:ga80ecbb9c921eda4885e3cf81a458ab45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30059d7d746c4d017d1b10a88143004d" id="r_ga30059d7d746c4d017d1b10a88143004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30059d7d746c4d017d1b10a88143004d">EXTI_FTSR1_FT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga30059d7d746c4d017d1b10a88143004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d6a2e29c6db6c3fc0cdea6acf3c1b5" id="r_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5">EXTI_FTSR1_FT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30059d7d746c4d017d1b10a88143004d">EXTI_FTSR1_FT2_Pos</a>)</td></tr>
<tr class="separator:gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213cb9c3578baa0cacf9927eed8863f9" id="r_ga213cb9c3578baa0cacf9927eed8863f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213cb9c3578baa0cacf9927eed8863f9">EXTI_FTSR1_FT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5">EXTI_FTSR1_FT2_Msk</a></td></tr>
<tr class="separator:ga213cb9c3578baa0cacf9927eed8863f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a162a89049b223bbf9068ca05b3a03b" id="r_ga3a162a89049b223bbf9068ca05b3a03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a162a89049b223bbf9068ca05b3a03b">EXTI_FTSR1_FT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a162a89049b223bbf9068ca05b3a03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2b117f32b307b167c7592d4624b9b9" id="r_gaec2b117f32b307b167c7592d4624b9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec2b117f32b307b167c7592d4624b9b9">EXTI_FTSR1_FT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a162a89049b223bbf9068ca05b3a03b">EXTI_FTSR1_FT3_Pos</a>)</td></tr>
<tr class="separator:gaec2b117f32b307b167c7592d4624b9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255fe73433e37c6fe1615dd0098c6260" id="r_ga255fe73433e37c6fe1615dd0098c6260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga255fe73433e37c6fe1615dd0098c6260">EXTI_FTSR1_FT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec2b117f32b307b167c7592d4624b9b9">EXTI_FTSR1_FT3_Msk</a></td></tr>
<tr class="separator:ga255fe73433e37c6fe1615dd0098c6260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cabbd107d34007d9ac2aa9dcf981e7" id="r_ga27cabbd107d34007d9ac2aa9dcf981e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cabbd107d34007d9ac2aa9dcf981e7">EXTI_FTSR1_FT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga27cabbd107d34007d9ac2aa9dcf981e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad7bb9c52dee32a35e285bf1538d97c" id="r_ga5ad7bb9c52dee32a35e285bf1538d97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c">EXTI_FTSR1_FT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27cabbd107d34007d9ac2aa9dcf981e7">EXTI_FTSR1_FT4_Pos</a>)</td></tr>
<tr class="separator:ga5ad7bb9c52dee32a35e285bf1538d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb954d551c600e8b9e08c22c310d9e03" id="r_gacb954d551c600e8b9e08c22c310d9e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb954d551c600e8b9e08c22c310d9e03">EXTI_FTSR1_FT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c">EXTI_FTSR1_FT4_Msk</a></td></tr>
<tr class="separator:gacb954d551c600e8b9e08c22c310d9e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d212225e0915ae0d91bae73fcd8d0af" id="r_ga2d212225e0915ae0d91bae73fcd8d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d212225e0915ae0d91bae73fcd8d0af">EXTI_FTSR1_FT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2d212225e0915ae0d91bae73fcd8d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d3992ed0d850f814be539aabb91eda" id="r_ga24d3992ed0d850f814be539aabb91eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d3992ed0d850f814be539aabb91eda">EXTI_FTSR1_FT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d212225e0915ae0d91bae73fcd8d0af">EXTI_FTSR1_FT5_Pos</a>)</td></tr>
<tr class="separator:ga24d3992ed0d850f814be539aabb91eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99872e576c9227a5aae6872743d0d8c3" id="r_ga99872e576c9227a5aae6872743d0d8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99872e576c9227a5aae6872743d0d8c3">EXTI_FTSR1_FT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24d3992ed0d850f814be539aabb91eda">EXTI_FTSR1_FT5_Msk</a></td></tr>
<tr class="separator:ga99872e576c9227a5aae6872743d0d8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a7509f26a42c07e812b118409c160b" id="r_gad6a7509f26a42c07e812b118409c160b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6a7509f26a42c07e812b118409c160b">EXTI_FTSR1_FT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad6a7509f26a42c07e812b118409c160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe0c32b25c265a1efa448733d276221" id="r_gabfe0c32b25c265a1efa448733d276221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe0c32b25c265a1efa448733d276221">EXTI_FTSR1_FT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6a7509f26a42c07e812b118409c160b">EXTI_FTSR1_FT6_Pos</a>)</td></tr>
<tr class="separator:gabfe0c32b25c265a1efa448733d276221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7da46f6c3212ad6ac7db4b447f6ff01" id="r_gab7da46f6c3212ad6ac7db4b447f6ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7da46f6c3212ad6ac7db4b447f6ff01">EXTI_FTSR1_FT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfe0c32b25c265a1efa448733d276221">EXTI_FTSR1_FT6_Msk</a></td></tr>
<tr class="separator:gab7da46f6c3212ad6ac7db4b447f6ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ed0721433f25c5f5057027b9e95e6b" id="r_ga77ed0721433f25c5f5057027b9e95e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ed0721433f25c5f5057027b9e95e6b">EXTI_FTSR1_FT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga77ed0721433f25c5f5057027b9e95e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930ed7defb8024ee51badba8f3342d51" id="r_ga930ed7defb8024ee51badba8f3342d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930ed7defb8024ee51badba8f3342d51">EXTI_FTSR1_FT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77ed0721433f25c5f5057027b9e95e6b">EXTI_FTSR1_FT7_Pos</a>)</td></tr>
<tr class="separator:ga930ed7defb8024ee51badba8f3342d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81471817661fc0b1b2b7d77a69c419e7" id="r_ga81471817661fc0b1b2b7d77a69c419e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81471817661fc0b1b2b7d77a69c419e7">EXTI_FTSR1_FT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga930ed7defb8024ee51badba8f3342d51">EXTI_FTSR1_FT7_Msk</a></td></tr>
<tr class="separator:ga81471817661fc0b1b2b7d77a69c419e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c28473b2dc9e15adac89c916aed12c2" id="r_ga9c28473b2dc9e15adac89c916aed12c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c28473b2dc9e15adac89c916aed12c2">EXTI_FTSR1_FT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9c28473b2dc9e15adac89c916aed12c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15115f5a34273b2f0790db563915bd20" id="r_ga15115f5a34273b2f0790db563915bd20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15115f5a34273b2f0790db563915bd20">EXTI_FTSR1_FT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c28473b2dc9e15adac89c916aed12c2">EXTI_FTSR1_FT8_Pos</a>)</td></tr>
<tr class="separator:ga15115f5a34273b2f0790db563915bd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea7326e04f8a9ab9459ba7685ed86b9" id="r_gaeea7326e04f8a9ab9459ba7685ed86b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea7326e04f8a9ab9459ba7685ed86b9">EXTI_FTSR1_FT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15115f5a34273b2f0790db563915bd20">EXTI_FTSR1_FT8_Msk</a></td></tr>
<tr class="separator:gaeea7326e04f8a9ab9459ba7685ed86b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1568e86a12a6cfd5d9c9f5f69b819e27" id="r_ga1568e86a12a6cfd5d9c9f5f69b819e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1568e86a12a6cfd5d9c9f5f69b819e27">EXTI_FTSR1_FT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1568e86a12a6cfd5d9c9f5f69b819e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c06b57f23683c733ad316f46cd9f06" id="r_ga89c06b57f23683c733ad316f46cd9f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89c06b57f23683c733ad316f46cd9f06">EXTI_FTSR1_FT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1568e86a12a6cfd5d9c9f5f69b819e27">EXTI_FTSR1_FT9_Pos</a>)</td></tr>
<tr class="separator:ga89c06b57f23683c733ad316f46cd9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1452aaa80ba824f1c9512d153b8dc" id="r_gadff1452aaa80ba824f1c9512d153b8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff1452aaa80ba824f1c9512d153b8dc">EXTI_FTSR1_FT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89c06b57f23683c733ad316f46cd9f06">EXTI_FTSR1_FT9_Msk</a></td></tr>
<tr class="separator:gadff1452aaa80ba824f1c9512d153b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98a41f294b875c0cc265c544cb535f5" id="r_gab98a41f294b875c0cc265c544cb535f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98a41f294b875c0cc265c544cb535f5">EXTI_FTSR1_FT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab98a41f294b875c0cc265c544cb535f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c1ba0b4f3a85863a2674f57514a0fa" id="r_gab6c1ba0b4f3a85863a2674f57514a0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa">EXTI_FTSR1_FT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab98a41f294b875c0cc265c544cb535f5">EXTI_FTSR1_FT10_Pos</a>)</td></tr>
<tr class="separator:gab6c1ba0b4f3a85863a2674f57514a0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77ab895851c3c41f0723b0c72bc5fab" id="r_gaa77ab895851c3c41f0723b0c72bc5fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77ab895851c3c41f0723b0c72bc5fab">EXTI_FTSR1_FT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa">EXTI_FTSR1_FT10_Msk</a></td></tr>
<tr class="separator:gaa77ab895851c3c41f0723b0c72bc5fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee21639f24959459480012cd9bad641a" id="r_gaee21639f24959459480012cd9bad641a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee21639f24959459480012cd9bad641a">EXTI_FTSR1_FT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaee21639f24959459480012cd9bad641a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94450fe67ed7859ca7456ec83ca7beeb" id="r_ga94450fe67ed7859ca7456ec83ca7beeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94450fe67ed7859ca7456ec83ca7beeb">EXTI_FTSR1_FT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee21639f24959459480012cd9bad641a">EXTI_FTSR1_FT11_Pos</a>)</td></tr>
<tr class="separator:ga94450fe67ed7859ca7456ec83ca7beeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12f3c98bbbc82aaacd33e26cd2789ba" id="r_gab12f3c98bbbc82aaacd33e26cd2789ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12f3c98bbbc82aaacd33e26cd2789ba">EXTI_FTSR1_FT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94450fe67ed7859ca7456ec83ca7beeb">EXTI_FTSR1_FT11_Msk</a></td></tr>
<tr class="separator:gab12f3c98bbbc82aaacd33e26cd2789ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257f1ae311d2c2d8415481cfa9581a3a" id="r_ga257f1ae311d2c2d8415481cfa9581a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga257f1ae311d2c2d8415481cfa9581a3a">EXTI_FTSR1_FT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga257f1ae311d2c2d8415481cfa9581a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514ff56f15b6392dbbd5239f099dba6" id="r_ga9514ff56f15b6392dbbd5239f099dba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514ff56f15b6392dbbd5239f099dba6">EXTI_FTSR1_FT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga257f1ae311d2c2d8415481cfa9581a3a">EXTI_FTSR1_FT12_Pos</a>)</td></tr>
<tr class="separator:ga9514ff56f15b6392dbbd5239f099dba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6ba9c06451ebc2fcba3639a6a779a0" id="r_ga4f6ba9c06451ebc2fcba3639a6a779a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6ba9c06451ebc2fcba3639a6a779a0">EXTI_FTSR1_FT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9514ff56f15b6392dbbd5239f099dba6">EXTI_FTSR1_FT12_Msk</a></td></tr>
<tr class="separator:ga4f6ba9c06451ebc2fcba3639a6a779a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d99fd7f61651fa0e533c572cde03d8f" id="r_ga3d99fd7f61651fa0e533c572cde03d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d99fd7f61651fa0e533c572cde03d8f">EXTI_FTSR1_FT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3d99fd7f61651fa0e533c572cde03d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853424f0e742b96897995c6edab65a0f" id="r_ga853424f0e742b96897995c6edab65a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga853424f0e742b96897995c6edab65a0f">EXTI_FTSR1_FT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d99fd7f61651fa0e533c572cde03d8f">EXTI_FTSR1_FT13_Pos</a>)</td></tr>
<tr class="separator:ga853424f0e742b96897995c6edab65a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9accd948d854fdba6493d8e03744bb" id="r_ga3f9accd948d854fdba6493d8e03744bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9accd948d854fdba6493d8e03744bb">EXTI_FTSR1_FT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga853424f0e742b96897995c6edab65a0f">EXTI_FTSR1_FT13_Msk</a></td></tr>
<tr class="separator:ga3f9accd948d854fdba6493d8e03744bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37645a2c3788ce244e0544031c2e49e2" id="r_ga37645a2c3788ce244e0544031c2e49e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37645a2c3788ce244e0544031c2e49e2">EXTI_FTSR1_FT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga37645a2c3788ce244e0544031c2e49e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d" id="r_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d">EXTI_FTSR1_FT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37645a2c3788ce244e0544031c2e49e2">EXTI_FTSR1_FT14_Pos</a>)</td></tr>
<tr class="separator:ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b0f0ea270f54aa0ecd3af4023a9858" id="r_ga45b0f0ea270f54aa0ecd3af4023a9858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b0f0ea270f54aa0ecd3af4023a9858">EXTI_FTSR1_FT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d">EXTI_FTSR1_FT14_Msk</a></td></tr>
<tr class="separator:ga45b0f0ea270f54aa0ecd3af4023a9858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1885f7599fc62c86b7f5e397b8c75569" id="r_ga1885f7599fc62c86b7f5e397b8c75569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1885f7599fc62c86b7f5e397b8c75569">EXTI_FTSR1_FT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1885f7599fc62c86b7f5e397b8c75569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a39999e90335f31f19f34b90f0e5ac2" id="r_ga4a39999e90335f31f19f34b90f0e5ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a39999e90335f31f19f34b90f0e5ac2">EXTI_FTSR1_FT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1885f7599fc62c86b7f5e397b8c75569">EXTI_FTSR1_FT15_Pos</a>)</td></tr>
<tr class="separator:ga4a39999e90335f31f19f34b90f0e5ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef0426c67b6dafbf4aae002847ac2ce" id="r_ga8ef0426c67b6dafbf4aae002847ac2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef0426c67b6dafbf4aae002847ac2ce">EXTI_FTSR1_FT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a39999e90335f31f19f34b90f0e5ac2">EXTI_FTSR1_FT15_Msk</a></td></tr>
<tr class="separator:ga8ef0426c67b6dafbf4aae002847ac2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d23f07d962f34ac900159cce0faafe" id="r_gaf8d23f07d962f34ac900159cce0faafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d23f07d962f34ac900159cce0faafe">EXTI_SWIER1_SWI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8d23f07d962f34ac900159cce0faafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822c499ef4b35cd172e18a35f64bd8a8" id="r_ga822c499ef4b35cd172e18a35f64bd8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga822c499ef4b35cd172e18a35f64bd8a8">EXTI_SWIER1_SWI0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d23f07d962f34ac900159cce0faafe">EXTI_SWIER1_SWI0_Pos</a>)</td></tr>
<tr class="separator:ga822c499ef4b35cd172e18a35f64bd8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05b5a8cb63bf02e4134aa189fae34ab" id="r_gac05b5a8cb63bf02e4134aa189fae34ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05b5a8cb63bf02e4134aa189fae34ab">EXTI_SWIER1_SWI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga822c499ef4b35cd172e18a35f64bd8a8">EXTI_SWIER1_SWI0_Msk</a></td></tr>
<tr class="separator:gac05b5a8cb63bf02e4134aa189fae34ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73eda7e54f80e40a0ec0fb9af1bbaa4a" id="r_ga73eda7e54f80e40a0ec0fb9af1bbaa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73eda7e54f80e40a0ec0fb9af1bbaa4a">EXTI_SWIER1_SWI1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga73eda7e54f80e40a0ec0fb9af1bbaa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe229858cdcebcc40011241fae18f65" id="r_gaebe229858cdcebcc40011241fae18f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebe229858cdcebcc40011241fae18f65">EXTI_SWIER1_SWI1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73eda7e54f80e40a0ec0fb9af1bbaa4a">EXTI_SWIER1_SWI1_Pos</a>)</td></tr>
<tr class="separator:gaebe229858cdcebcc40011241fae18f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fb19b1afc008d8d7b6ad0926acdcd2" id="r_ga52fb19b1afc008d8d7b6ad0926acdcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52fb19b1afc008d8d7b6ad0926acdcd2">EXTI_SWIER1_SWI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebe229858cdcebcc40011241fae18f65">EXTI_SWIER1_SWI1_Msk</a></td></tr>
<tr class="separator:ga52fb19b1afc008d8d7b6ad0926acdcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dd774e8cbcba437212a13a86be11e1" id="r_ga59dd774e8cbcba437212a13a86be11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59dd774e8cbcba437212a13a86be11e1">EXTI_SWIER1_SWI2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga59dd774e8cbcba437212a13a86be11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c35db86e88dacc2b1ec76c47fabac" id="r_ga756c35db86e88dacc2b1ec76c47fabac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c35db86e88dacc2b1ec76c47fabac">EXTI_SWIER1_SWI2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga59dd774e8cbcba437212a13a86be11e1">EXTI_SWIER1_SWI2_Pos</a>)</td></tr>
<tr class="separator:ga756c35db86e88dacc2b1ec76c47fabac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12ac7e4e39988eab687da8f3debf40b" id="r_gaa12ac7e4e39988eab687da8f3debf40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12ac7e4e39988eab687da8f3debf40b">EXTI_SWIER1_SWI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c35db86e88dacc2b1ec76c47fabac">EXTI_SWIER1_SWI2_Msk</a></td></tr>
<tr class="separator:gaa12ac7e4e39988eab687da8f3debf40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529a325616c7faf903af912ba0c2da3d" id="r_ga529a325616c7faf903af912ba0c2da3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga529a325616c7faf903af912ba0c2da3d">EXTI_SWIER1_SWI3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga529a325616c7faf903af912ba0c2da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac38e309327428244171bc6d2351b25d" id="r_gaac38e309327428244171bc6d2351b25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac38e309327428244171bc6d2351b25d">EXTI_SWIER1_SWI3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga529a325616c7faf903af912ba0c2da3d">EXTI_SWIER1_SWI3_Pos</a>)</td></tr>
<tr class="separator:gaac38e309327428244171bc6d2351b25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1e997989e38c8e9debdd12c145e6f0" id="r_ga8d1e997989e38c8e9debdd12c145e6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1e997989e38c8e9debdd12c145e6f0">EXTI_SWIER1_SWI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac38e309327428244171bc6d2351b25d">EXTI_SWIER1_SWI3_Msk</a></td></tr>
<tr class="separator:ga8d1e997989e38c8e9debdd12c145e6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d894a668fc4baea03f8cce61412f7d7" id="r_ga7d894a668fc4baea03f8cce61412f7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d894a668fc4baea03f8cce61412f7d7">EXTI_SWIER1_SWI4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7d894a668fc4baea03f8cce61412f7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443d31484bc70ffce21cc1f2c935b8ab" id="r_ga443d31484bc70ffce21cc1f2c935b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443d31484bc70ffce21cc1f2c935b8ab">EXTI_SWIER1_SWI4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d894a668fc4baea03f8cce61412f7d7">EXTI_SWIER1_SWI4_Pos</a>)</td></tr>
<tr class="separator:ga443d31484bc70ffce21cc1f2c935b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b506b5e6e42bda664de59d131df87da" id="r_ga1b506b5e6e42bda664de59d131df87da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b506b5e6e42bda664de59d131df87da">EXTI_SWIER1_SWI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga443d31484bc70ffce21cc1f2c935b8ab">EXTI_SWIER1_SWI4_Msk</a></td></tr>
<tr class="separator:ga1b506b5e6e42bda664de59d131df87da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e356ac4960f3af7079cd804d80d623" id="r_ga01e356ac4960f3af7079cd804d80d623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e356ac4960f3af7079cd804d80d623">EXTI_SWIER1_SWI5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01e356ac4960f3af7079cd804d80d623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99647953e08cc233a35934f50563d103" id="r_ga99647953e08cc233a35934f50563d103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99647953e08cc233a35934f50563d103">EXTI_SWIER1_SWI5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01e356ac4960f3af7079cd804d80d623">EXTI_SWIER1_SWI5_Pos</a>)</td></tr>
<tr class="separator:ga99647953e08cc233a35934f50563d103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3f0e59ced76a37ab7dd308f20ad14d" id="r_ga3f3f0e59ced76a37ab7dd308f20ad14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3f0e59ced76a37ab7dd308f20ad14d">EXTI_SWIER1_SWI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99647953e08cc233a35934f50563d103">EXTI_SWIER1_SWI5_Msk</a></td></tr>
<tr class="separator:ga3f3f0e59ced76a37ab7dd308f20ad14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff962ee70ec720397fe18531a6dad4e" id="r_ga4ff962ee70ec720397fe18531a6dad4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff962ee70ec720397fe18531a6dad4e">EXTI_SWIER1_SWI6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4ff962ee70ec720397fe18531a6dad4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae218d06e25cfcdf95cf018eb7b9a17" id="r_gafae218d06e25cfcdf95cf018eb7b9a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafae218d06e25cfcdf95cf018eb7b9a17">EXTI_SWIER1_SWI6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff962ee70ec720397fe18531a6dad4e">EXTI_SWIER1_SWI6_Pos</a>)</td></tr>
<tr class="separator:gafae218d06e25cfcdf95cf018eb7b9a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9df63e324e9549e08ee2a16eed32983" id="r_gae9df63e324e9549e08ee2a16eed32983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9df63e324e9549e08ee2a16eed32983">EXTI_SWIER1_SWI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafae218d06e25cfcdf95cf018eb7b9a17">EXTI_SWIER1_SWI6_Msk</a></td></tr>
<tr class="separator:gae9df63e324e9549e08ee2a16eed32983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2735f37abc7aca8855f87ac5c316d501" id="r_ga2735f37abc7aca8855f87ac5c316d501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2735f37abc7aca8855f87ac5c316d501">EXTI_SWIER1_SWI7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2735f37abc7aca8855f87ac5c316d501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfb4ea767acf34a5e4b9e329d916fd2" id="r_gacdfb4ea767acf34a5e4b9e329d916fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2">EXTI_SWIER1_SWI7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2735f37abc7aca8855f87ac5c316d501">EXTI_SWIER1_SWI7_Pos</a>)</td></tr>
<tr class="separator:gacdfb4ea767acf34a5e4b9e329d916fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3a565bf8039395ee1018fbc96b9ee2" id="r_ga1b3a565bf8039395ee1018fbc96b9ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3a565bf8039395ee1018fbc96b9ee2">EXTI_SWIER1_SWI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2">EXTI_SWIER1_SWI7_Msk</a></td></tr>
<tr class="separator:ga1b3a565bf8039395ee1018fbc96b9ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bb4c82db94f5090643c81d0b7be40" id="r_gad96bb4c82db94f5090643c81d0b7be40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96bb4c82db94f5090643c81d0b7be40">EXTI_SWIER1_SWI8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad96bb4c82db94f5090643c81d0b7be40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c285f73d5ec5a7663dd82f6b41e8ada" id="r_ga7c285f73d5ec5a7663dd82f6b41e8ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada">EXTI_SWIER1_SWI8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad96bb4c82db94f5090643c81d0b7be40">EXTI_SWIER1_SWI8_Pos</a>)</td></tr>
<tr class="separator:ga7c285f73d5ec5a7663dd82f6b41e8ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c2ad6d4d483c3a0477fce1df67d3e" id="r_gaae9c2ad6d4d483c3a0477fce1df67d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9c2ad6d4d483c3a0477fce1df67d3e">EXTI_SWIER1_SWI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada">EXTI_SWIER1_SWI8_Msk</a></td></tr>
<tr class="separator:gaae9c2ad6d4d483c3a0477fce1df67d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479be9443fdc18f7f4fa2012cafada5a" id="r_ga479be9443fdc18f7f4fa2012cafada5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga479be9443fdc18f7f4fa2012cafada5a">EXTI_SWIER1_SWI9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga479be9443fdc18f7f4fa2012cafada5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e4fca258d49450f0e8be423e8a32da" id="r_gaa2e4fca258d49450f0e8be423e8a32da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2e4fca258d49450f0e8be423e8a32da">EXTI_SWIER1_SWI9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga479be9443fdc18f7f4fa2012cafada5a">EXTI_SWIER1_SWI9_Pos</a>)</td></tr>
<tr class="separator:gaa2e4fca258d49450f0e8be423e8a32da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a5bcb04aefed10128844fa296e7a1a" id="r_ga73a5bcb04aefed10128844fa296e7a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73a5bcb04aefed10128844fa296e7a1a">EXTI_SWIER1_SWI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2e4fca258d49450f0e8be423e8a32da">EXTI_SWIER1_SWI9_Msk</a></td></tr>
<tr class="separator:ga73a5bcb04aefed10128844fa296e7a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff027ca3cc1aae42e0d3e14c2b6432" id="r_ga80ff027ca3cc1aae42e0d3e14c2b6432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ff027ca3cc1aae42e0d3e14c2b6432">EXTI_SWIER1_SWI10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga80ff027ca3cc1aae42e0d3e14c2b6432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286a63af757f3e1bbeccd5c00ad5615a" id="r_ga286a63af757f3e1bbeccd5c00ad5615a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga286a63af757f3e1bbeccd5c00ad5615a">EXTI_SWIER1_SWI10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80ff027ca3cc1aae42e0d3e14c2b6432">EXTI_SWIER1_SWI10_Pos</a>)</td></tr>
<tr class="separator:ga286a63af757f3e1bbeccd5c00ad5615a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d129999fcb4318b0df6b84438866235" id="r_ga3d129999fcb4318b0df6b84438866235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d129999fcb4318b0df6b84438866235">EXTI_SWIER1_SWI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga286a63af757f3e1bbeccd5c00ad5615a">EXTI_SWIER1_SWI10_Msk</a></td></tr>
<tr class="separator:ga3d129999fcb4318b0df6b84438866235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ae1de813f7896ca82ae0211c0438b0" id="r_ga00ae1de813f7896ca82ae0211c0438b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae1de813f7896ca82ae0211c0438b0">EXTI_SWIER1_SWI11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga00ae1de813f7896ca82ae0211c0438b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2dc9b212e328572900472d2dcf455a" id="r_gadc2dc9b212e328572900472d2dcf455a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2dc9b212e328572900472d2dcf455a">EXTI_SWIER1_SWI11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae1de813f7896ca82ae0211c0438b0">EXTI_SWIER1_SWI11_Pos</a>)</td></tr>
<tr class="separator:gadc2dc9b212e328572900472d2dcf455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43fa9277109423f6baed6a423916cab" id="r_gaa43fa9277109423f6baed6a423916cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43fa9277109423f6baed6a423916cab">EXTI_SWIER1_SWI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc2dc9b212e328572900472d2dcf455a">EXTI_SWIER1_SWI11_Msk</a></td></tr>
<tr class="separator:gaa43fa9277109423f6baed6a423916cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f976e6ef04e1458e8798066c933a3d" id="r_ga53f976e6ef04e1458e8798066c933a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f976e6ef04e1458e8798066c933a3d">EXTI_SWIER1_SWI12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga53f976e6ef04e1458e8798066c933a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6239a825b527ba1ebc321bdc741768d5" id="r_ga6239a825b527ba1ebc321bdc741768d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6239a825b527ba1ebc321bdc741768d5">EXTI_SWIER1_SWI12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53f976e6ef04e1458e8798066c933a3d">EXTI_SWIER1_SWI12_Pos</a>)</td></tr>
<tr class="separator:ga6239a825b527ba1ebc321bdc741768d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf501ac61fc9bd206a1ed05af5034a7cc" id="r_gaf501ac61fc9bd206a1ed05af5034a7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf501ac61fc9bd206a1ed05af5034a7cc">EXTI_SWIER1_SWI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6239a825b527ba1ebc321bdc741768d5">EXTI_SWIER1_SWI12_Msk</a></td></tr>
<tr class="separator:gaf501ac61fc9bd206a1ed05af5034a7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c47057c661d09bbb7ef4b4be343d9e" id="r_ga86c47057c661d09bbb7ef4b4be343d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c47057c661d09bbb7ef4b4be343d9e">EXTI_SWIER1_SWI13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga86c47057c661d09bbb7ef4b4be343d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43778c8c1b2dd1799564e2b9e86cb8a8" id="r_ga43778c8c1b2dd1799564e2b9e86cb8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8">EXTI_SWIER1_SWI13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86c47057c661d09bbb7ef4b4be343d9e">EXTI_SWIER1_SWI13_Pos</a>)</td></tr>
<tr class="separator:ga43778c8c1b2dd1799564e2b9e86cb8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18cc42ba779ebbad2328ba1e2f6506b" id="r_gac18cc42ba779ebbad2328ba1e2f6506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac18cc42ba779ebbad2328ba1e2f6506b">EXTI_SWIER1_SWI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8">EXTI_SWIER1_SWI13_Msk</a></td></tr>
<tr class="separator:gac18cc42ba779ebbad2328ba1e2f6506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6e72365de06d3d055b9b6e3ccbfcc" id="r_ga41b6e72365de06d3d055b9b6e3ccbfcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6e72365de06d3d055b9b6e3ccbfcc">EXTI_SWIER1_SWI14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga41b6e72365de06d3d055b9b6e3ccbfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fca442fcaa6ba70488fd0653d61139c" id="r_ga5fca442fcaa6ba70488fd0653d61139c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fca442fcaa6ba70488fd0653d61139c">EXTI_SWIER1_SWI14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6e72365de06d3d055b9b6e3ccbfcc">EXTI_SWIER1_SWI14_Pos</a>)</td></tr>
<tr class="separator:ga5fca442fcaa6ba70488fd0653d61139c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1b93e6892ced86e4831a4a8b170c17" id="r_ga3e1b93e6892ced86e4831a4a8b170c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1b93e6892ced86e4831a4a8b170c17">EXTI_SWIER1_SWI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fca442fcaa6ba70488fd0653d61139c">EXTI_SWIER1_SWI14_Msk</a></td></tr>
<tr class="separator:ga3e1b93e6892ced86e4831a4a8b170c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f9ddefff57267d96feced518c459d" id="r_gaed7f9ddefff57267d96feced518c459d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed7f9ddefff57267d96feced518c459d">EXTI_SWIER1_SWI15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaed7f9ddefff57267d96feced518c459d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff260e44c114c2edae69ddbd0c377b58" id="r_gaff260e44c114c2edae69ddbd0c377b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff260e44c114c2edae69ddbd0c377b58">EXTI_SWIER1_SWI15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed7f9ddefff57267d96feced518c459d">EXTI_SWIER1_SWI15_Pos</a>)</td></tr>
<tr class="separator:gaff260e44c114c2edae69ddbd0c377b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46560400f33953bf74d67444f648edae" id="r_ga46560400f33953bf74d67444f648edae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46560400f33953bf74d67444f648edae">EXTI_SWIER1_SWI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff260e44c114c2edae69ddbd0c377b58">EXTI_SWIER1_SWI15_Msk</a></td></tr>
<tr class="separator:ga46560400f33953bf74d67444f648edae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dcf92dc4edb4edaf1b4cb9208acc6e" id="r_ga48dcf92dc4edb4edaf1b4cb9208acc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48dcf92dc4edb4edaf1b4cb9208acc6e">EXTI_RPR1_RPIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga48dcf92dc4edb4edaf1b4cb9208acc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fdf9fcfd6ea008c81e509f202b121d" id="r_ga07fdf9fcfd6ea008c81e509f202b121d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fdf9fcfd6ea008c81e509f202b121d">EXTI_RPR1_RPIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48dcf92dc4edb4edaf1b4cb9208acc6e">EXTI_RPR1_RPIF0_Pos</a>)</td></tr>
<tr class="separator:ga07fdf9fcfd6ea008c81e509f202b121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad437dde6f7cbaece1e2a56f7fd647375" id="r_gad437dde6f7cbaece1e2a56f7fd647375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad437dde6f7cbaece1e2a56f7fd647375">EXTI_RPR1_RPIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fdf9fcfd6ea008c81e509f202b121d">EXTI_RPR1_RPIF0_Msk</a></td></tr>
<tr class="separator:gad437dde6f7cbaece1e2a56f7fd647375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09a656ce532c0e1f1d8d24a8938b91b" id="r_gaf09a656ce532c0e1f1d8d24a8938b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09a656ce532c0e1f1d8d24a8938b91b">EXTI_RPR1_RPIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf09a656ce532c0e1f1d8d24a8938b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382f95777688eca0da2f72f99d38fe57" id="r_ga382f95777688eca0da2f72f99d38fe57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga382f95777688eca0da2f72f99d38fe57">EXTI_RPR1_RPIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf09a656ce532c0e1f1d8d24a8938b91b">EXTI_RPR1_RPIF1_Pos</a>)</td></tr>
<tr class="separator:ga382f95777688eca0da2f72f99d38fe57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac010e9838dc7a8a23d005be6b386de49" id="r_gac010e9838dc7a8a23d005be6b386de49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac010e9838dc7a8a23d005be6b386de49">EXTI_RPR1_RPIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga382f95777688eca0da2f72f99d38fe57">EXTI_RPR1_RPIF1_Msk</a></td></tr>
<tr class="separator:gac010e9838dc7a8a23d005be6b386de49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3217ee188a555a7c2e183a89e806c467" id="r_ga3217ee188a555a7c2e183a89e806c467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3217ee188a555a7c2e183a89e806c467">EXTI_RPR1_RPIF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3217ee188a555a7c2e183a89e806c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb672d455ca17315ad6d59847cc48e2c" id="r_gaeb672d455ca17315ad6d59847cc48e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb672d455ca17315ad6d59847cc48e2c">EXTI_RPR1_RPIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3217ee188a555a7c2e183a89e806c467">EXTI_RPR1_RPIF2_Pos</a>)</td></tr>
<tr class="separator:gaeb672d455ca17315ad6d59847cc48e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a956c7654584e2a39bf66fe142be7a4" id="r_ga4a956c7654584e2a39bf66fe142be7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a956c7654584e2a39bf66fe142be7a4">EXTI_RPR1_RPIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb672d455ca17315ad6d59847cc48e2c">EXTI_RPR1_RPIF2_Msk</a></td></tr>
<tr class="separator:ga4a956c7654584e2a39bf66fe142be7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5450470fca1bb2099a5e43156245f78" id="r_gad5450470fca1bb2099a5e43156245f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5450470fca1bb2099a5e43156245f78">EXTI_RPR1_RPIF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad5450470fca1bb2099a5e43156245f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ced306ee28b2351c459726c94d3920" id="r_ga96ced306ee28b2351c459726c94d3920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ced306ee28b2351c459726c94d3920">EXTI_RPR1_RPIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad5450470fca1bb2099a5e43156245f78">EXTI_RPR1_RPIF3_Pos</a>)</td></tr>
<tr class="separator:ga96ced306ee28b2351c459726c94d3920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7e013fa28db987dccb5998d475a286" id="r_ga5f7e013fa28db987dccb5998d475a286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f7e013fa28db987dccb5998d475a286">EXTI_RPR1_RPIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96ced306ee28b2351c459726c94d3920">EXTI_RPR1_RPIF3_Msk</a></td></tr>
<tr class="separator:ga5f7e013fa28db987dccb5998d475a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba73a5e303299c488112992aa2e3fa7f" id="r_gaba73a5e303299c488112992aa2e3fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba73a5e303299c488112992aa2e3fa7f">EXTI_RPR1_RPIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaba73a5e303299c488112992aa2e3fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6564cbc829699c71956a6478608f0c07" id="r_ga6564cbc829699c71956a6478608f0c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6564cbc829699c71956a6478608f0c07">EXTI_RPR1_RPIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba73a5e303299c488112992aa2e3fa7f">EXTI_RPR1_RPIF4_Pos</a>)</td></tr>
<tr class="separator:ga6564cbc829699c71956a6478608f0c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242609576712a78491b831ecd759308d" id="r_ga242609576712a78491b831ecd759308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga242609576712a78491b831ecd759308d">EXTI_RPR1_RPIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6564cbc829699c71956a6478608f0c07">EXTI_RPR1_RPIF4_Msk</a></td></tr>
<tr class="separator:ga242609576712a78491b831ecd759308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f677673edef151b0292c5f8820606b" id="r_gad6f677673edef151b0292c5f8820606b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6f677673edef151b0292c5f8820606b">EXTI_RPR1_RPIF5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6f677673edef151b0292c5f8820606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd756555a5cd07770d3aabcd9ef52ff" id="r_ga8fd756555a5cd07770d3aabcd9ef52ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd756555a5cd07770d3aabcd9ef52ff">EXTI_RPR1_RPIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6f677673edef151b0292c5f8820606b">EXTI_RPR1_RPIF5_Pos</a>)</td></tr>
<tr class="separator:ga8fd756555a5cd07770d3aabcd9ef52ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342bce1a29a892ef348b612f36fa20cb" id="r_ga342bce1a29a892ef348b612f36fa20cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga342bce1a29a892ef348b612f36fa20cb">EXTI_RPR1_RPIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd756555a5cd07770d3aabcd9ef52ff">EXTI_RPR1_RPIF5_Msk</a></td></tr>
<tr class="separator:ga342bce1a29a892ef348b612f36fa20cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa456cfadc37b718b536271388d4009" id="r_ga0aa456cfadc37b718b536271388d4009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aa456cfadc37b718b536271388d4009">EXTI_RPR1_RPIF6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0aa456cfadc37b718b536271388d4009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece61534d0c06eb25cc8f7253936bbba" id="r_gaece61534d0c06eb25cc8f7253936bbba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece61534d0c06eb25cc8f7253936bbba">EXTI_RPR1_RPIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0aa456cfadc37b718b536271388d4009">EXTI_RPR1_RPIF6_Pos</a>)</td></tr>
<tr class="separator:gaece61534d0c06eb25cc8f7253936bbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf887c7a4d6dbf05bb855f3ed8645d3bb" id="r_gaf887c7a4d6dbf05bb855f3ed8645d3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf887c7a4d6dbf05bb855f3ed8645d3bb">EXTI_RPR1_RPIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece61534d0c06eb25cc8f7253936bbba">EXTI_RPR1_RPIF6_Msk</a></td></tr>
<tr class="separator:gaf887c7a4d6dbf05bb855f3ed8645d3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefb7fb91a8665281e91fd186fca2c06" id="r_gacefb7fb91a8665281e91fd186fca2c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacefb7fb91a8665281e91fd186fca2c06">EXTI_RPR1_RPIF7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacefb7fb91a8665281e91fd186fca2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded344e878bef8437cc23c3be83f11a4" id="r_gaded344e878bef8437cc23c3be83f11a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded344e878bef8437cc23c3be83f11a4">EXTI_RPR1_RPIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacefb7fb91a8665281e91fd186fca2c06">EXTI_RPR1_RPIF7_Pos</a>)</td></tr>
<tr class="separator:gaded344e878bef8437cc23c3be83f11a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b742383cbe93eebc6e6e5f3bad04c91" id="r_ga3b742383cbe93eebc6e6e5f3bad04c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b742383cbe93eebc6e6e5f3bad04c91">EXTI_RPR1_RPIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded344e878bef8437cc23c3be83f11a4">EXTI_RPR1_RPIF7_Msk</a></td></tr>
<tr class="separator:ga3b742383cbe93eebc6e6e5f3bad04c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d7d418a421bba49d881689cd6af4d7" id="r_ga37d7d418a421bba49d881689cd6af4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37d7d418a421bba49d881689cd6af4d7">EXTI_RPR1_RPIF8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga37d7d418a421bba49d881689cd6af4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76879909a65cd4bd57e26dfa93dfc791" id="r_ga76879909a65cd4bd57e26dfa93dfc791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76879909a65cd4bd57e26dfa93dfc791">EXTI_RPR1_RPIF8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37d7d418a421bba49d881689cd6af4d7">EXTI_RPR1_RPIF8_Pos</a>)</td></tr>
<tr class="separator:ga76879909a65cd4bd57e26dfa93dfc791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418d7d5400d406317592477ecc116641" id="r_ga418d7d5400d406317592477ecc116641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga418d7d5400d406317592477ecc116641">EXTI_RPR1_RPIF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76879909a65cd4bd57e26dfa93dfc791">EXTI_RPR1_RPIF8_Msk</a></td></tr>
<tr class="separator:ga418d7d5400d406317592477ecc116641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7b7376c3aa2604b19ce2d2cc911a61" id="r_gada7b7376c3aa2604b19ce2d2cc911a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada7b7376c3aa2604b19ce2d2cc911a61">EXTI_RPR1_RPIF9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gada7b7376c3aa2604b19ce2d2cc911a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbddd59362f1a0ead66ce07c1672436d" id="r_gafbddd59362f1a0ead66ce07c1672436d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbddd59362f1a0ead66ce07c1672436d">EXTI_RPR1_RPIF9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada7b7376c3aa2604b19ce2d2cc911a61">EXTI_RPR1_RPIF9_Pos</a>)</td></tr>
<tr class="separator:gafbddd59362f1a0ead66ce07c1672436d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1598c6622d27fa86437db5d4e02225de" id="r_ga1598c6622d27fa86437db5d4e02225de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1598c6622d27fa86437db5d4e02225de">EXTI_RPR1_RPIF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbddd59362f1a0ead66ce07c1672436d">EXTI_RPR1_RPIF9_Msk</a></td></tr>
<tr class="separator:ga1598c6622d27fa86437db5d4e02225de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312649ad211256c010a9421b48dc49db" id="r_ga312649ad211256c010a9421b48dc49db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga312649ad211256c010a9421b48dc49db">EXTI_RPR1_RPIF10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga312649ad211256c010a9421b48dc49db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409be83dbdd723105997179aa2dddce0" id="r_ga409be83dbdd723105997179aa2dddce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409be83dbdd723105997179aa2dddce0">EXTI_RPR1_RPIF10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga312649ad211256c010a9421b48dc49db">EXTI_RPR1_RPIF10_Pos</a>)</td></tr>
<tr class="separator:ga409be83dbdd723105997179aa2dddce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c78510309887c49946dd90c6cfe8118" id="r_ga0c78510309887c49946dd90c6cfe8118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c78510309887c49946dd90c6cfe8118">EXTI_RPR1_RPIF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409be83dbdd723105997179aa2dddce0">EXTI_RPR1_RPIF10_Msk</a></td></tr>
<tr class="separator:ga0c78510309887c49946dd90c6cfe8118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7380196d1a7780958a5fb8db8ec8d98f" id="r_ga7380196d1a7780958a5fb8db8ec8d98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7380196d1a7780958a5fb8db8ec8d98f">EXTI_RPR1_RPIF11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7380196d1a7780958a5fb8db8ec8d98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8253f07e0893e2513df471bd277f38d" id="r_gab8253f07e0893e2513df471bd277f38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8253f07e0893e2513df471bd277f38d">EXTI_RPR1_RPIF11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7380196d1a7780958a5fb8db8ec8d98f">EXTI_RPR1_RPIF11_Pos</a>)</td></tr>
<tr class="separator:gab8253f07e0893e2513df471bd277f38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e25991eb42aa29472479e470bab80d2" id="r_ga4e25991eb42aa29472479e470bab80d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e25991eb42aa29472479e470bab80d2">EXTI_RPR1_RPIF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8253f07e0893e2513df471bd277f38d">EXTI_RPR1_RPIF11_Msk</a></td></tr>
<tr class="separator:ga4e25991eb42aa29472479e470bab80d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c72cb4bd1e2e5e6878088b006968dc" id="r_gae9c72cb4bd1e2e5e6878088b006968dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c72cb4bd1e2e5e6878088b006968dc">EXTI_RPR1_RPIF12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae9c72cb4bd1e2e5e6878088b006968dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8936bbd57302310f70533a58853e952d" id="r_ga8936bbd57302310f70533a58853e952d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8936bbd57302310f70533a58853e952d">EXTI_RPR1_RPIF12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c72cb4bd1e2e5e6878088b006968dc">EXTI_RPR1_RPIF12_Pos</a>)</td></tr>
<tr class="separator:ga8936bbd57302310f70533a58853e952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532063146d6b2bbfa2970ecf0951b712" id="r_ga532063146d6b2bbfa2970ecf0951b712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga532063146d6b2bbfa2970ecf0951b712">EXTI_RPR1_RPIF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8936bbd57302310f70533a58853e952d">EXTI_RPR1_RPIF12_Msk</a></td></tr>
<tr class="separator:ga532063146d6b2bbfa2970ecf0951b712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319591e761b9f8ef2796c31648f9ef2a" id="r_ga319591e761b9f8ef2796c31648f9ef2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319591e761b9f8ef2796c31648f9ef2a">EXTI_RPR1_RPIF13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga319591e761b9f8ef2796c31648f9ef2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56db0d2b97fe3c3ad9a8f8513414a8f" id="r_gab56db0d2b97fe3c3ad9a8f8513414a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab56db0d2b97fe3c3ad9a8f8513414a8f">EXTI_RPR1_RPIF13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga319591e761b9f8ef2796c31648f9ef2a">EXTI_RPR1_RPIF13_Pos</a>)</td></tr>
<tr class="separator:gab56db0d2b97fe3c3ad9a8f8513414a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2eed7e80f17a1ceacf7c62f4c131baa" id="r_gaa2eed7e80f17a1ceacf7c62f4c131baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eed7e80f17a1ceacf7c62f4c131baa">EXTI_RPR1_RPIF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab56db0d2b97fe3c3ad9a8f8513414a8f">EXTI_RPR1_RPIF13_Msk</a></td></tr>
<tr class="separator:gaa2eed7e80f17a1ceacf7c62f4c131baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e07f778e4f4a18a25a920de76508ef" id="r_gaa3e07f778e4f4a18a25a920de76508ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e07f778e4f4a18a25a920de76508ef">EXTI_RPR1_RPIF14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa3e07f778e4f4a18a25a920de76508ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bca9695693c756e47f190474636757" id="r_ga65bca9695693c756e47f190474636757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65bca9695693c756e47f190474636757">EXTI_RPR1_RPIF14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e07f778e4f4a18a25a920de76508ef">EXTI_RPR1_RPIF14_Pos</a>)</td></tr>
<tr class="separator:ga65bca9695693c756e47f190474636757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c451fb2c6d12d3b06415818b76b481" id="r_gad0c451fb2c6d12d3b06415818b76b481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c451fb2c6d12d3b06415818b76b481">EXTI_RPR1_RPIF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65bca9695693c756e47f190474636757">EXTI_RPR1_RPIF14_Msk</a></td></tr>
<tr class="separator:gad0c451fb2c6d12d3b06415818b76b481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c46cd19d00fb7c6c3e5b8ef690cefd" id="r_ga97c46cd19d00fb7c6c3e5b8ef690cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c46cd19d00fb7c6c3e5b8ef690cefd">EXTI_RPR1_RPIF15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga97c46cd19d00fb7c6c3e5b8ef690cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73719c2e77afa83c54257ada925ba73" id="r_gaf73719c2e77afa83c54257ada925ba73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73719c2e77afa83c54257ada925ba73">EXTI_RPR1_RPIF15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c46cd19d00fb7c6c3e5b8ef690cefd">EXTI_RPR1_RPIF15_Pos</a>)</td></tr>
<tr class="separator:gaf73719c2e77afa83c54257ada925ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9edb14c4924ca5fb8dd9877918ce59" id="r_gaeb9edb14c4924ca5fb8dd9877918ce59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9edb14c4924ca5fb8dd9877918ce59">EXTI_RPR1_RPIF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73719c2e77afa83c54257ada925ba73">EXTI_RPR1_RPIF15_Msk</a></td></tr>
<tr class="separator:gaeb9edb14c4924ca5fb8dd9877918ce59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563b3c951b98a2c0817d32e45f2aae3f" id="r_ga563b3c951b98a2c0817d32e45f2aae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563b3c951b98a2c0817d32e45f2aae3f">EXTI_FPR1_FPIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga563b3c951b98a2c0817d32e45f2aae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436359917f773966a7038554d96eb07e" id="r_ga436359917f773966a7038554d96eb07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga436359917f773966a7038554d96eb07e">EXTI_FPR1_FPIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga563b3c951b98a2c0817d32e45f2aae3f">EXTI_FPR1_FPIF0_Pos</a>)</td></tr>
<tr class="separator:ga436359917f773966a7038554d96eb07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9a8af4cb819e60a1bcf94df19eab27" id="r_ga5e9a8af4cb819e60a1bcf94df19eab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9a8af4cb819e60a1bcf94df19eab27">EXTI_FPR1_FPIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436359917f773966a7038554d96eb07e">EXTI_FPR1_FPIF0_Msk</a></td></tr>
<tr class="separator:ga5e9a8af4cb819e60a1bcf94df19eab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ee8e22a96998f2e794ebb0ab579e00" id="r_ga24ee8e22a96998f2e794ebb0ab579e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ee8e22a96998f2e794ebb0ab579e00">EXTI_FPR1_FPIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ee8e22a96998f2e794ebb0ab579e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41d43f966a9e61704e8bcfebacae8dc" id="r_gac41d43f966a9e61704e8bcfebacae8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41d43f966a9e61704e8bcfebacae8dc">EXTI_FPR1_FPIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24ee8e22a96998f2e794ebb0ab579e00">EXTI_FPR1_FPIF1_Pos</a>)</td></tr>
<tr class="separator:gac41d43f966a9e61704e8bcfebacae8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa82d746fd9cf63c84f76b7045a7254" id="r_ga4aa82d746fd9cf63c84f76b7045a7254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa82d746fd9cf63c84f76b7045a7254">EXTI_FPR1_FPIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41d43f966a9e61704e8bcfebacae8dc">EXTI_FPR1_FPIF1_Msk</a></td></tr>
<tr class="separator:ga4aa82d746fd9cf63c84f76b7045a7254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690305a3784052e3fdb9ff583a081486" id="r_ga690305a3784052e3fdb9ff583a081486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga690305a3784052e3fdb9ff583a081486">EXTI_FPR1_FPIF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga690305a3784052e3fdb9ff583a081486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77caa667771db6ebfdefbf5be00c414e" id="r_ga77caa667771db6ebfdefbf5be00c414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77caa667771db6ebfdefbf5be00c414e">EXTI_FPR1_FPIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga690305a3784052e3fdb9ff583a081486">EXTI_FPR1_FPIF2_Pos</a>)</td></tr>
<tr class="separator:ga77caa667771db6ebfdefbf5be00c414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866737973897c730385dd4b6eca4b0f8" id="r_ga866737973897c730385dd4b6eca4b0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga866737973897c730385dd4b6eca4b0f8">EXTI_FPR1_FPIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77caa667771db6ebfdefbf5be00c414e">EXTI_FPR1_FPIF2_Msk</a></td></tr>
<tr class="separator:ga866737973897c730385dd4b6eca4b0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d13ef8ed641d4800f018b9cd21319a9" id="r_ga5d13ef8ed641d4800f018b9cd21319a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d13ef8ed641d4800f018b9cd21319a9">EXTI_FPR1_FPIF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5d13ef8ed641d4800f018b9cd21319a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf900fa9074e869f32d99a34c2ae55176" id="r_gaf900fa9074e869f32d99a34c2ae55176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf900fa9074e869f32d99a34c2ae55176">EXTI_FPR1_FPIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d13ef8ed641d4800f018b9cd21319a9">EXTI_FPR1_FPIF3_Pos</a>)</td></tr>
<tr class="separator:gaf900fa9074e869f32d99a34c2ae55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fdf8d6b23a73f5988c22aeab40cf7f" id="r_ga81fdf8d6b23a73f5988c22aeab40cf7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fdf8d6b23a73f5988c22aeab40cf7f">EXTI_FPR1_FPIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf900fa9074e869f32d99a34c2ae55176">EXTI_FPR1_FPIF3_Msk</a></td></tr>
<tr class="separator:ga81fdf8d6b23a73f5988c22aeab40cf7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0398d9092eccf99d8fef711474f43fee" id="r_ga0398d9092eccf99d8fef711474f43fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0398d9092eccf99d8fef711474f43fee">EXTI_FPR1_FPIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0398d9092eccf99d8fef711474f43fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8165f9ba7c6dbb40518f8f38b4255ab" id="r_gac8165f9ba7c6dbb40518f8f38b4255ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8165f9ba7c6dbb40518f8f38b4255ab">EXTI_FPR1_FPIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0398d9092eccf99d8fef711474f43fee">EXTI_FPR1_FPIF4_Pos</a>)</td></tr>
<tr class="separator:gac8165f9ba7c6dbb40518f8f38b4255ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f09b5a34db3719e6554e273d13c63c7" id="r_ga4f09b5a34db3719e6554e273d13c63c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f09b5a34db3719e6554e273d13c63c7">EXTI_FPR1_FPIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8165f9ba7c6dbb40518f8f38b4255ab">EXTI_FPR1_FPIF4_Msk</a></td></tr>
<tr class="separator:ga4f09b5a34db3719e6554e273d13c63c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3ecf521fe1f32abd30eb49264fc24e" id="r_gaab3ecf521fe1f32abd30eb49264fc24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3ecf521fe1f32abd30eb49264fc24e">EXTI_FPR1_FPIF5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaab3ecf521fe1f32abd30eb49264fc24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac78e5342ae160d22280535a333c2b2" id="r_gaaac78e5342ae160d22280535a333c2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaac78e5342ae160d22280535a333c2b2">EXTI_FPR1_FPIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab3ecf521fe1f32abd30eb49264fc24e">EXTI_FPR1_FPIF5_Pos</a>)</td></tr>
<tr class="separator:gaaac78e5342ae160d22280535a333c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e01746b15b497b61436a768e6d3e6e0" id="r_ga7e01746b15b497b61436a768e6d3e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e01746b15b497b61436a768e6d3e6e0">EXTI_FPR1_FPIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaac78e5342ae160d22280535a333c2b2">EXTI_FPR1_FPIF5_Msk</a></td></tr>
<tr class="separator:ga7e01746b15b497b61436a768e6d3e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2dbb84d56ee53afb4c68cce9032de3" id="r_ga8e2dbb84d56ee53afb4c68cce9032de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2dbb84d56ee53afb4c68cce9032de3">EXTI_FPR1_FPIF6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8e2dbb84d56ee53afb4c68cce9032de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be9696e4c654405c3be01ef357976ba" id="r_ga7be9696e4c654405c3be01ef357976ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7be9696e4c654405c3be01ef357976ba">EXTI_FPR1_FPIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2dbb84d56ee53afb4c68cce9032de3">EXTI_FPR1_FPIF6_Pos</a>)</td></tr>
<tr class="separator:ga7be9696e4c654405c3be01ef357976ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4235f5069f620ac2f3b460948eee56" id="r_ga0d4235f5069f620ac2f3b460948eee56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4235f5069f620ac2f3b460948eee56">EXTI_FPR1_FPIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7be9696e4c654405c3be01ef357976ba">EXTI_FPR1_FPIF6_Msk</a></td></tr>
<tr class="separator:ga0d4235f5069f620ac2f3b460948eee56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08d4aefb78766812f8d529245cf0021" id="r_gab08d4aefb78766812f8d529245cf0021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08d4aefb78766812f8d529245cf0021">EXTI_FPR1_FPIF7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab08d4aefb78766812f8d529245cf0021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3f1c12f1df574bf7b0555bcc726a2f" id="r_gabb3f1c12f1df574bf7b0555bcc726a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb3f1c12f1df574bf7b0555bcc726a2f">EXTI_FPR1_FPIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab08d4aefb78766812f8d529245cf0021">EXTI_FPR1_FPIF7_Pos</a>)</td></tr>
<tr class="separator:gabb3f1c12f1df574bf7b0555bcc726a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647b0a7a66c4294f61be97417dc8342c" id="r_ga647b0a7a66c4294f61be97417dc8342c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647b0a7a66c4294f61be97417dc8342c">EXTI_FPR1_FPIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb3f1c12f1df574bf7b0555bcc726a2f">EXTI_FPR1_FPIF7_Msk</a></td></tr>
<tr class="separator:ga647b0a7a66c4294f61be97417dc8342c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803913956ea76d294942dcbcd28da0d" id="r_ga9803913956ea76d294942dcbcd28da0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9803913956ea76d294942dcbcd28da0d">EXTI_FPR1_FPIF8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9803913956ea76d294942dcbcd28da0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeb094d7bf3f3fac08e24283ffa0a5a" id="r_ga9eeb094d7bf3f3fac08e24283ffa0a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eeb094d7bf3f3fac08e24283ffa0a5a">EXTI_FPR1_FPIF8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9803913956ea76d294942dcbcd28da0d">EXTI_FPR1_FPIF8_Pos</a>)</td></tr>
<tr class="separator:ga9eeb094d7bf3f3fac08e24283ffa0a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390e885e34a341d233b9ef1ec769da16" id="r_ga390e885e34a341d233b9ef1ec769da16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga390e885e34a341d233b9ef1ec769da16">EXTI_FPR1_FPIF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eeb094d7bf3f3fac08e24283ffa0a5a">EXTI_FPR1_FPIF8_Msk</a></td></tr>
<tr class="separator:ga390e885e34a341d233b9ef1ec769da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92063625ca62376c24d42760eeb39ab" id="r_gad92063625ca62376c24d42760eeb39ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad92063625ca62376c24d42760eeb39ab">EXTI_FPR1_FPIF9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad92063625ca62376c24d42760eeb39ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7da8e6d6626e3c7de132d0f0f8e17b4" id="r_gae7da8e6d6626e3c7de132d0f0f8e17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7da8e6d6626e3c7de132d0f0f8e17b4">EXTI_FPR1_FPIF9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad92063625ca62376c24d42760eeb39ab">EXTI_FPR1_FPIF9_Pos</a>)</td></tr>
<tr class="separator:gae7da8e6d6626e3c7de132d0f0f8e17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051c5e39432a78c2c86f4062284f75c4" id="r_ga051c5e39432a78c2c86f4062284f75c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051c5e39432a78c2c86f4062284f75c4">EXTI_FPR1_FPIF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7da8e6d6626e3c7de132d0f0f8e17b4">EXTI_FPR1_FPIF9_Msk</a></td></tr>
<tr class="separator:ga051c5e39432a78c2c86f4062284f75c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7004fd6a32182b28e05ff309f57b57" id="r_ga4e7004fd6a32182b28e05ff309f57b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7004fd6a32182b28e05ff309f57b57">EXTI_FPR1_FPIF10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4e7004fd6a32182b28e05ff309f57b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87209627af843b0350afcd2a0dd932a8" id="r_ga87209627af843b0350afcd2a0dd932a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87209627af843b0350afcd2a0dd932a8">EXTI_FPR1_FPIF10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7004fd6a32182b28e05ff309f57b57">EXTI_FPR1_FPIF10_Pos</a>)</td></tr>
<tr class="separator:ga87209627af843b0350afcd2a0dd932a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e4d2ccbb0316eabfb6868107c6054c" id="r_ga07e4d2ccbb0316eabfb6868107c6054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07e4d2ccbb0316eabfb6868107c6054c">EXTI_FPR1_FPIF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87209627af843b0350afcd2a0dd932a8">EXTI_FPR1_FPIF10_Msk</a></td></tr>
<tr class="separator:ga07e4d2ccbb0316eabfb6868107c6054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3239ad004627d791398e441099a52c" id="r_gaca3239ad004627d791398e441099a52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3239ad004627d791398e441099a52c">EXTI_FPR1_FPIF11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaca3239ad004627d791398e441099a52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf744ed4f4cfbc1ae3a5fc548f96154ba" id="r_gaf744ed4f4cfbc1ae3a5fc548f96154ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf744ed4f4cfbc1ae3a5fc548f96154ba">EXTI_FPR1_FPIF11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaca3239ad004627d791398e441099a52c">EXTI_FPR1_FPIF11_Pos</a>)</td></tr>
<tr class="separator:gaf744ed4f4cfbc1ae3a5fc548f96154ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764835ddb427760ad7648ed4f6868af6" id="r_ga764835ddb427760ad7648ed4f6868af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764835ddb427760ad7648ed4f6868af6">EXTI_FPR1_FPIF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf744ed4f4cfbc1ae3a5fc548f96154ba">EXTI_FPR1_FPIF11_Msk</a></td></tr>
<tr class="separator:ga764835ddb427760ad7648ed4f6868af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06a6a8192e219138aace9580f0a6655" id="r_gaa06a6a8192e219138aace9580f0a6655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa06a6a8192e219138aace9580f0a6655">EXTI_FPR1_FPIF12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa06a6a8192e219138aace9580f0a6655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82c490094c63579eb77d5ffa4df1683" id="r_gae82c490094c63579eb77d5ffa4df1683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae82c490094c63579eb77d5ffa4df1683">EXTI_FPR1_FPIF12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa06a6a8192e219138aace9580f0a6655">EXTI_FPR1_FPIF12_Pos</a>)</td></tr>
<tr class="separator:gae82c490094c63579eb77d5ffa4df1683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c7838e6ee3add81f67dd0ecd0878e9" id="r_ga11c7838e6ee3add81f67dd0ecd0878e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c7838e6ee3add81f67dd0ecd0878e9">EXTI_FPR1_FPIF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae82c490094c63579eb77d5ffa4df1683">EXTI_FPR1_FPIF12_Msk</a></td></tr>
<tr class="separator:ga11c7838e6ee3add81f67dd0ecd0878e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae214f572641e2750afa313f4742997cc" id="r_gae214f572641e2750afa313f4742997cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae214f572641e2750afa313f4742997cc">EXTI_FPR1_FPIF13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae214f572641e2750afa313f4742997cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcffc17b272d579ee44304b8f691eb8" id="r_ga0bcffc17b272d579ee44304b8f691eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcffc17b272d579ee44304b8f691eb8">EXTI_FPR1_FPIF13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae214f572641e2750afa313f4742997cc">EXTI_FPR1_FPIF13_Pos</a>)</td></tr>
<tr class="separator:ga0bcffc17b272d579ee44304b8f691eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e74078a8c9258fcad411a1d85c4d51" id="r_ga87e74078a8c9258fcad411a1d85c4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87e74078a8c9258fcad411a1d85c4d51">EXTI_FPR1_FPIF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcffc17b272d579ee44304b8f691eb8">EXTI_FPR1_FPIF13_Msk</a></td></tr>
<tr class="separator:ga87e74078a8c9258fcad411a1d85c4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975f6e028d258005038f0586196e8684" id="r_ga975f6e028d258005038f0586196e8684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga975f6e028d258005038f0586196e8684">EXTI_FPR1_FPIF14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga975f6e028d258005038f0586196e8684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0df7f1560231f30e527d9cdda6aa1ba" id="r_gac0df7f1560231f30e527d9cdda6aa1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0df7f1560231f30e527d9cdda6aa1ba">EXTI_FPR1_FPIF14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga975f6e028d258005038f0586196e8684">EXTI_FPR1_FPIF14_Pos</a>)</td></tr>
<tr class="separator:gac0df7f1560231f30e527d9cdda6aa1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac000f98065c850e5ec607462eed99501" id="r_gac000f98065c850e5ec607462eed99501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac000f98065c850e5ec607462eed99501">EXTI_FPR1_FPIF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0df7f1560231f30e527d9cdda6aa1ba">EXTI_FPR1_FPIF14_Msk</a></td></tr>
<tr class="separator:gac000f98065c850e5ec607462eed99501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb84363608f5aba57398e290bd98bb5" id="r_ga7bb84363608f5aba57398e290bd98bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb84363608f5aba57398e290bd98bb5">EXTI_FPR1_FPIF15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7bb84363608f5aba57398e290bd98bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff112e566c5ee15ddb8c534fb126d7" id="r_ga47ff112e566c5ee15ddb8c534fb126d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff112e566c5ee15ddb8c534fb126d7">EXTI_FPR1_FPIF15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb84363608f5aba57398e290bd98bb5">EXTI_FPR1_FPIF15_Pos</a>)</td></tr>
<tr class="separator:ga47ff112e566c5ee15ddb8c534fb126d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8416316c5545e8d7672bd9e8fc2b64f5" id="r_ga8416316c5545e8d7672bd9e8fc2b64f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8416316c5545e8d7672bd9e8fc2b64f5">EXTI_FPR1_FPIF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff112e566c5ee15ddb8c534fb126d7">EXTI_FPR1_FPIF15_Msk</a></td></tr>
<tr class="separator:ga8416316c5545e8d7672bd9e8fc2b64f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e87548e6e6fe9fc6f5e2108af8b4f6" id="r_ga26e87548e6e6fe9fc6f5e2108af8b4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6">EXTI_EXTICR1_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga26e87548e6e6fe9fc6f5e2108af8b4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c566706a0c35810d95f9c565f9c06e" id="r_ga50c566706a0c35810d95f9c565f9c06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c566706a0c35810d95f9c565f9c06e">EXTI_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6">EXTI_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:ga50c566706a0c35810d95f9c565f9c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc00bcbac5315cdbb1b71f519accae4" id="r_ga7dc00bcbac5315cdbb1b71f519accae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc00bcbac5315cdbb1b71f519accae4">EXTI_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50c566706a0c35810d95f9c565f9c06e">EXTI_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga7dc00bcbac5315cdbb1b71f519accae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32bef83e4c7e8a82876bd8f11eaa656" id="r_gae32bef83e4c7e8a82876bd8f11eaa656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae32bef83e4c7e8a82876bd8f11eaa656">EXTI_EXTICR1_EXTI0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6">EXTI_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:gae32bef83e4c7e8a82876bd8f11eaa656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6184e9706e8d8806dd1fbffac7f77b4b" id="r_ga6184e9706e8d8806dd1fbffac7f77b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6184e9706e8d8806dd1fbffac7f77b4b">EXTI_EXTICR1_EXTI0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6">EXTI_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:ga6184e9706e8d8806dd1fbffac7f77b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62a0037bc6828867f55aaf06faf9adf" id="r_gab62a0037bc6828867f55aaf06faf9adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab62a0037bc6828867f55aaf06faf9adf">EXTI_EXTICR1_EXTI0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6">EXTI_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:gab62a0037bc6828867f55aaf06faf9adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8b61921bebaafcfb353386236bb6ed" id="r_gafa8b61921bebaafcfb353386236bb6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed">EXTI_EXTICR1_EXTI1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafa8b61921bebaafcfb353386236bb6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613ffb46f19ab8f00f1957c02439e6b3" id="r_ga613ffb46f19ab8f00f1957c02439e6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613ffb46f19ab8f00f1957c02439e6b3">EXTI_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed">EXTI_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:ga613ffb46f19ab8f00f1957c02439e6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac113249211903312a9e7d6759d1d64ba" id="r_gac113249211903312a9e7d6759d1d64ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac113249211903312a9e7d6759d1d64ba">EXTI_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga613ffb46f19ab8f00f1957c02439e6b3">EXTI_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:gac113249211903312a9e7d6759d1d64ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4315aeda2df3c5006e02a48c2f7651d" id="r_gae4315aeda2df3c5006e02a48c2f7651d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4315aeda2df3c5006e02a48c2f7651d">EXTI_EXTICR1_EXTI1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed">EXTI_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:gae4315aeda2df3c5006e02a48c2f7651d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0787dd46f67667332758996844bd14a0" id="r_ga0787dd46f67667332758996844bd14a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0787dd46f67667332758996844bd14a0">EXTI_EXTICR1_EXTI1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed">EXTI_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:ga0787dd46f67667332758996844bd14a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065ac0b0b6e7d4d54e3ae6fbd0801515" id="r_ga065ac0b0b6e7d4d54e3ae6fbd0801515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065ac0b0b6e7d4d54e3ae6fbd0801515">EXTI_EXTICR1_EXTI1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed">EXTI_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:ga065ac0b0b6e7d4d54e3ae6fbd0801515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cae35c77c4f923a2d3a1a2773cf69c" id="r_ga36cae35c77c4f923a2d3a1a2773cf69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c">EXTI_EXTICR1_EXTI2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga36cae35c77c4f923a2d3a1a2773cf69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1adcbb8487544b68da3ff892b94530b" id="r_gad1adcbb8487544b68da3ff892b94530b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1adcbb8487544b68da3ff892b94530b">EXTI_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c">EXTI_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:gad1adcbb8487544b68da3ff892b94530b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc2c3ec542738fb981f057d5e97868e" id="r_ga3cc2c3ec542738fb981f057d5e97868e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc2c3ec542738fb981f057d5e97868e">EXTI_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1adcbb8487544b68da3ff892b94530b">EXTI_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:ga3cc2c3ec542738fb981f057d5e97868e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f96f62e1bd3ac6a8ec7971f63ee92f" id="r_ga01f96f62e1bd3ac6a8ec7971f63ee92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f96f62e1bd3ac6a8ec7971f63ee92f">EXTI_EXTICR1_EXTI2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c">EXTI_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:ga01f96f62e1bd3ac6a8ec7971f63ee92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd46a4073ade8be5bbccfee98f3e7972" id="r_gacd46a4073ade8be5bbccfee98f3e7972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd46a4073ade8be5bbccfee98f3e7972">EXTI_EXTICR1_EXTI2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c">EXTI_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:gacd46a4073ade8be5bbccfee98f3e7972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0d9672c5f1aba1db66e943d3e53e92" id="r_gaab0d9672c5f1aba1db66e943d3e53e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab0d9672c5f1aba1db66e943d3e53e92">EXTI_EXTICR1_EXTI2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c">EXTI_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:gaab0d9672c5f1aba1db66e943d3e53e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f484eb50512e7954d0495248ff06bb" id="r_gaf5f484eb50512e7954d0495248ff06bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb">EXTI_EXTICR1_EXTI3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaf5f484eb50512e7954d0495248ff06bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c03f1d7d82308877006a05bf3d58e38" id="r_ga5c03f1d7d82308877006a05bf3d58e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c03f1d7d82308877006a05bf3d58e38">EXTI_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb">EXTI_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:ga5c03f1d7d82308877006a05bf3d58e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e89365af9e0b3e182c8ed5ccd9ff13" id="r_gad8e89365af9e0b3e182c8ed5ccd9ff13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8e89365af9e0b3e182c8ed5ccd9ff13">EXTI_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c03f1d7d82308877006a05bf3d58e38">EXTI_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gad8e89365af9e0b3e182c8ed5ccd9ff13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24176d5f57f9f94337d2861135d6e13f" id="r_ga24176d5f57f9f94337d2861135d6e13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24176d5f57f9f94337d2861135d6e13f">EXTI_EXTICR1_EXTI3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb">EXTI_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:ga24176d5f57f9f94337d2861135d6e13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9da82a2bb9d08f3930d59f067fb791" id="r_gabb9da82a2bb9d08f3930d59f067fb791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9da82a2bb9d08f3930d59f067fb791">EXTI_EXTICR1_EXTI3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb">EXTI_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:gabb9da82a2bb9d08f3930d59f067fb791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32141df058e36d416677fd5323ec37d5" id="r_ga32141df058e36d416677fd5323ec37d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32141df058e36d416677fd5323ec37d5">EXTI_EXTICR1_EXTI3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb">EXTI_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:ga32141df058e36d416677fd5323ec37d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b985eeae379020481ac2fe5e8add55" id="r_gaf7b985eeae379020481ac2fe5e8add55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55">EXTI_EXTICR2_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf7b985eeae379020481ac2fe5e8add55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b05093b12e7e652545476d8ee6222e1" id="r_ga8b05093b12e7e652545476d8ee6222e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b05093b12e7e652545476d8ee6222e1">EXTI_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55">EXTI_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:ga8b05093b12e7e652545476d8ee6222e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6d430db949ca2c1cf0213728290260" id="r_ga4f6d430db949ca2c1cf0213728290260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6d430db949ca2c1cf0213728290260">EXTI_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b05093b12e7e652545476d8ee6222e1">EXTI_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:ga4f6d430db949ca2c1cf0213728290260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb772c0fcda0c292add276670672755f" id="r_gacb772c0fcda0c292add276670672755f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb772c0fcda0c292add276670672755f">EXTI_EXTICR2_EXTI4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55">EXTI_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:gacb772c0fcda0c292add276670672755f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56985b053bc2a0fdb4597679c3202d9" id="r_gab56985b053bc2a0fdb4597679c3202d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab56985b053bc2a0fdb4597679c3202d9">EXTI_EXTICR2_EXTI4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55">EXTI_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:gab56985b053bc2a0fdb4597679c3202d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44b2694f5a618b9fa80c227b9fa76e5" id="r_gaf44b2694f5a618b9fa80c227b9fa76e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44b2694f5a618b9fa80c227b9fa76e5">EXTI_EXTICR2_EXTI4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55">EXTI_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:gaf44b2694f5a618b9fa80c227b9fa76e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae133e0ee342fb0fe99f9aa11b160dd90" id="r_gae133e0ee342fb0fe99f9aa11b160dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90">EXTI_EXTICR2_EXTI5_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae133e0ee342fb0fe99f9aa11b160dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c75cfcf84092628738516be2bac343" id="r_ga57c75cfcf84092628738516be2bac343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c75cfcf84092628738516be2bac343">EXTI_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90">EXTI_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:ga57c75cfcf84092628738516be2bac343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7349eb40515ba1b2abe960f9692231" id="r_gaeb7349eb40515ba1b2abe960f9692231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb7349eb40515ba1b2abe960f9692231">EXTI_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57c75cfcf84092628738516be2bac343">EXTI_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:gaeb7349eb40515ba1b2abe960f9692231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706686626afbfe32c9fc73a8673f2c95" id="r_ga706686626afbfe32c9fc73a8673f2c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706686626afbfe32c9fc73a8673f2c95">EXTI_EXTICR2_EXTI5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90">EXTI_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:ga706686626afbfe32c9fc73a8673f2c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e45e332a55ed767f9a45ff6bef1c6d7" id="r_ga8e45e332a55ed767f9a45ff6bef1c6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e45e332a55ed767f9a45ff6bef1c6d7">EXTI_EXTICR2_EXTI5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90">EXTI_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:ga8e45e332a55ed767f9a45ff6bef1c6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3803fc74e97a033bcd110e9c2b42e3c1" id="r_ga3803fc74e97a033bcd110e9c2b42e3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3803fc74e97a033bcd110e9c2b42e3c1">EXTI_EXTICR2_EXTI5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90">EXTI_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:ga3803fc74e97a033bcd110e9c2b42e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45030b73bd0a8b493d35baf0823e4a94" id="r_ga45030b73bd0a8b493d35baf0823e4a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94">EXTI_EXTICR2_EXTI6_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga45030b73bd0a8b493d35baf0823e4a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810db1031244bc0282762f9910ed1065" id="r_ga810db1031244bc0282762f9910ed1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga810db1031244bc0282762f9910ed1065">EXTI_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94">EXTI_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:ga810db1031244bc0282762f9910ed1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c464fd82e9509d582af0d61293f025f" id="r_ga6c464fd82e9509d582af0d61293f025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c464fd82e9509d582af0d61293f025f">EXTI_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga810db1031244bc0282762f9910ed1065">EXTI_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga6c464fd82e9509d582af0d61293f025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccbea38710c0297e52fdbd6fc1379b2" id="r_ga9ccbea38710c0297e52fdbd6fc1379b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccbea38710c0297e52fdbd6fc1379b2">EXTI_EXTICR2_EXTI6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94">EXTI_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:ga9ccbea38710c0297e52fdbd6fc1379b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93332230efa7efa6603ab7e04c17829b" id="r_ga93332230efa7efa6603ab7e04c17829b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93332230efa7efa6603ab7e04c17829b">EXTI_EXTICR2_EXTI6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94">EXTI_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:ga93332230efa7efa6603ab7e04c17829b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afe8167adb73ba5d8ac54e14fb92f9a" id="r_ga0afe8167adb73ba5d8ac54e14fb92f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0afe8167adb73ba5d8ac54e14fb92f9a">EXTI_EXTICR2_EXTI6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94">EXTI_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:ga0afe8167adb73ba5d8ac54e14fb92f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44455d7c3f42ca3ad8c692e17ded622" id="r_gaa44455d7c3f42ca3ad8c692e17ded622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622">EXTI_EXTICR2_EXTI7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa44455d7c3f42ca3ad8c692e17ded622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ddabf13715c35210be295211a8e901" id="r_ga71ddabf13715c35210be295211a8e901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddabf13715c35210be295211a8e901">EXTI_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622">EXTI_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:ga71ddabf13715c35210be295211a8e901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0130419767d880552f6a1bf265b35b9" id="r_gac0130419767d880552f6a1bf265b35b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0130419767d880552f6a1bf265b35b9">EXTI_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddabf13715c35210be295211a8e901">EXTI_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:gac0130419767d880552f6a1bf265b35b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a5e33ab37f4966d694319e5ba4fcf7" id="r_gab3a5e33ab37f4966d694319e5ba4fcf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a5e33ab37f4966d694319e5ba4fcf7">EXTI_EXTICR2_EXTI7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622">EXTI_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:gab3a5e33ab37f4966d694319e5ba4fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4092614f432ca34b2f11b472a57876" id="r_gabd4092614f432ca34b2f11b472a57876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4092614f432ca34b2f11b472a57876">EXTI_EXTICR2_EXTI7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622">EXTI_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:gabd4092614f432ca34b2f11b472a57876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812601a54a8d9d411da5d701cf2e5dbf" id="r_ga812601a54a8d9d411da5d701cf2e5dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812601a54a8d9d411da5d701cf2e5dbf">EXTI_EXTICR2_EXTI7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622">EXTI_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:ga812601a54a8d9d411da5d701cf2e5dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee32c272abcaa293f6af32b3c9843482" id="r_gaee32c272abcaa293f6af32b3c9843482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482">EXTI_EXTICR3_EXTI8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaee32c272abcaa293f6af32b3c9843482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f60d23518680704c153d43fa80a78f0" id="r_ga3f60d23518680704c153d43fa80a78f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f60d23518680704c153d43fa80a78f0">EXTI_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482">EXTI_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:ga3f60d23518680704c153d43fa80a78f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b57b8c49d97e6b8a532f8551ea57f13" id="r_ga1b57b8c49d97e6b8a532f8551ea57f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b57b8c49d97e6b8a532f8551ea57f13">EXTI_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f60d23518680704c153d43fa80a78f0">EXTI_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:ga1b57b8c49d97e6b8a532f8551ea57f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c9e649d971c230db46b6266133039" id="r_ga766c9e649d971c230db46b6266133039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c9e649d971c230db46b6266133039">EXTI_EXTICR3_EXTI8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482">EXTI_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:ga766c9e649d971c230db46b6266133039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39204859171b09f61fd24a5c25501437" id="r_ga39204859171b09f61fd24a5c25501437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39204859171b09f61fd24a5c25501437">EXTI_EXTICR3_EXTI8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482">EXTI_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:ga39204859171b09f61fd24a5c25501437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d180bf82cf7c05b24d2da00bd1dccd4" id="r_ga6d180bf82cf7c05b24d2da00bd1dccd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d180bf82cf7c05b24d2da00bd1dccd4">EXTI_EXTICR3_EXTI8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482">EXTI_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:ga6d180bf82cf7c05b24d2da00bd1dccd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e29502d0b9ec0237685d8b4799ae0f" id="r_gad4e29502d0b9ec0237685d8b4799ae0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f">EXTI_EXTICR3_EXTI9_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad4e29502d0b9ec0237685d8b4799ae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20841659523d4bd3f764bac8863b3aa8" id="r_ga20841659523d4bd3f764bac8863b3aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20841659523d4bd3f764bac8863b3aa8">EXTI_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f">EXTI_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:ga20841659523d4bd3f764bac8863b3aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad891d5185e03224e488bddeb7b831c" id="r_ga8ad891d5185e03224e488bddeb7b831c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad891d5185e03224e488bddeb7b831c">EXTI_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20841659523d4bd3f764bac8863b3aa8">EXTI_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga8ad891d5185e03224e488bddeb7b831c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6faa861b0f9c05fc9e03810cb9748f7" id="r_gaf6faa861b0f9c05fc9e03810cb9748f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6faa861b0f9c05fc9e03810cb9748f7">EXTI_EXTICR3_EXTI9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f">EXTI_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:gaf6faa861b0f9c05fc9e03810cb9748f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb890001c741e3b6f1b56dece87f67d" id="r_gacbb890001c741e3b6f1b56dece87f67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb890001c741e3b6f1b56dece87f67d">EXTI_EXTICR3_EXTI9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f">EXTI_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:gacbb890001c741e3b6f1b56dece87f67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d965332c729aaa618eff48d180c164d" id="r_ga2d965332c729aaa618eff48d180c164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d965332c729aaa618eff48d180c164d">EXTI_EXTICR3_EXTI9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f">EXTI_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:ga2d965332c729aaa618eff48d180c164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6916af922cb7e1d4103b340319cc9ce6" id="r_ga6916af922cb7e1d4103b340319cc9ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6">EXTI_EXTICR3_EXTI10_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6916af922cb7e1d4103b340319cc9ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653a6fdc790143fe7f39223ff2ebcf8a" id="r_ga653a6fdc790143fe7f39223ff2ebcf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653a6fdc790143fe7f39223ff2ebcf8a">EXTI_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6">EXTI_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:ga653a6fdc790143fe7f39223ff2ebcf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce9b21561de252fec8a3b0795aae88e" id="r_ga0ce9b21561de252fec8a3b0795aae88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce9b21561de252fec8a3b0795aae88e">EXTI_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653a6fdc790143fe7f39223ff2ebcf8a">EXTI_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga0ce9b21561de252fec8a3b0795aae88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090ad2c0d42efecacafc8465b8b4b4f2" id="r_ga090ad2c0d42efecacafc8465b8b4b4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090ad2c0d42efecacafc8465b8b4b4f2">EXTI_EXTICR3_EXTI10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6">EXTI_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:ga090ad2c0d42efecacafc8465b8b4b4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96074d05d92f650d37473338c1501f98" id="r_ga96074d05d92f650d37473338c1501f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96074d05d92f650d37473338c1501f98">EXTI_EXTICR3_EXTI10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6">EXTI_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:ga96074d05d92f650d37473338c1501f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa949894f300c9030249504777f84d4f2" id="r_gaa949894f300c9030249504777f84d4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa949894f300c9030249504777f84d4f2">EXTI_EXTICR3_EXTI10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6">EXTI_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:gaa949894f300c9030249504777f84d4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78397e17ad65eae069b063dbb6669846" id="r_ga78397e17ad65eae069b063dbb6669846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846">EXTI_EXTICR3_EXTI11_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga78397e17ad65eae069b063dbb6669846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818b9b74a4bc0cb6cb5a27149a707e1e" id="r_ga818b9b74a4bc0cb6cb5a27149a707e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818b9b74a4bc0cb6cb5a27149a707e1e">EXTI_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846">EXTI_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:ga818b9b74a4bc0cb6cb5a27149a707e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec47ee95d87a737102af36d8fd513a" id="r_gafcec47ee95d87a737102af36d8fd513a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec47ee95d87a737102af36d8fd513a">EXTI_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga818b9b74a4bc0cb6cb5a27149a707e1e">EXTI_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:gafcec47ee95d87a737102af36d8fd513a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2558afb994d9211ea4ed7a744a8b358d" id="r_ga2558afb994d9211ea4ed7a744a8b358d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2558afb994d9211ea4ed7a744a8b358d">EXTI_EXTICR3_EXTI11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846">EXTI_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:ga2558afb994d9211ea4ed7a744a8b358d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe27349569cf07f51438687ffe38fe3" id="r_gacbe27349569cf07f51438687ffe38fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe27349569cf07f51438687ffe38fe3">EXTI_EXTICR3_EXTI11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846">EXTI_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:gacbe27349569cf07f51438687ffe38fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf8ef11bb4a4f4f988358ef2a814d76" id="r_gabcf8ef11bb4a4f4f988358ef2a814d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf8ef11bb4a4f4f988358ef2a814d76">EXTI_EXTICR3_EXTI11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846">EXTI_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:gabcf8ef11bb4a4f4f988358ef2a814d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813658946a3df29a6b7e5c1e25f2d06d" id="r_ga813658946a3df29a6b7e5c1e25f2d06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d">EXTI_EXTICR4_EXTI12_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga813658946a3df29a6b7e5c1e25f2d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee5c33b21ae20cb21bd1c6513832cfd" id="r_ga5ee5c33b21ae20cb21bd1c6513832cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee5c33b21ae20cb21bd1c6513832cfd">EXTI_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d">EXTI_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:ga5ee5c33b21ae20cb21bd1c6513832cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb63f52155b20e6857349245efa5cdb" id="r_ga6bb63f52155b20e6857349245efa5cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb63f52155b20e6857349245efa5cdb">EXTI_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee5c33b21ae20cb21bd1c6513832cfd">EXTI_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga6bb63f52155b20e6857349245efa5cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8370213ac49bc2f405cddcbe2f4e7ce" id="r_gac8370213ac49bc2f405cddcbe2f4e7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8370213ac49bc2f405cddcbe2f4e7ce">EXTI_EXTICR4_EXTI12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d">EXTI_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:gac8370213ac49bc2f405cddcbe2f4e7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa668f8d2216933a743a637f71474d0ec" id="r_gaa668f8d2216933a743a637f71474d0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa668f8d2216933a743a637f71474d0ec">EXTI_EXTICR4_EXTI12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d">EXTI_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:gaa668f8d2216933a743a637f71474d0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7ac79331d7341f90aafb0ab02f38a3" id="r_ga1c7ac79331d7341f90aafb0ab02f38a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7ac79331d7341f90aafb0ab02f38a3">EXTI_EXTICR4_EXTI12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d">EXTI_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:ga1c7ac79331d7341f90aafb0ab02f38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef7215932ef9a04a1a55b9c1e252e34" id="r_ga6ef7215932ef9a04a1a55b9c1e252e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34">EXTI_EXTICR4_EXTI13_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6ef7215932ef9a04a1a55b9c1e252e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d32246f1906750ab274cc8a14771105" id="r_ga8d32246f1906750ab274cc8a14771105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d32246f1906750ab274cc8a14771105">EXTI_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34">EXTI_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:ga8d32246f1906750ab274cc8a14771105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b9223b0040961d1e97ab5d927b1552" id="r_gad6b9223b0040961d1e97ab5d927b1552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b9223b0040961d1e97ab5d927b1552">EXTI_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d32246f1906750ab274cc8a14771105">EXTI_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:gad6b9223b0040961d1e97ab5d927b1552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3052fa31303a418c1e34e5382d9594" id="r_ga6f3052fa31303a418c1e34e5382d9594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3052fa31303a418c1e34e5382d9594">EXTI_EXTICR4_EXTI13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34">EXTI_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:ga6f3052fa31303a418c1e34e5382d9594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152682a3f1e9078f42946474d5801501" id="r_ga152682a3f1e9078f42946474d5801501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga152682a3f1e9078f42946474d5801501">EXTI_EXTICR4_EXTI13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34">EXTI_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:ga152682a3f1e9078f42946474d5801501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94281c70bbcee8dd2ae27c05676f9b9f" id="r_ga94281c70bbcee8dd2ae27c05676f9b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94281c70bbcee8dd2ae27c05676f9b9f">EXTI_EXTICR4_EXTI13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34">EXTI_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:ga94281c70bbcee8dd2ae27c05676f9b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e67bfa6ff81eb7b5770e503510bca6" id="r_gab2e67bfa6ff81eb7b5770e503510bca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6">EXTI_EXTICR4_EXTI14_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab2e67bfa6ff81eb7b5770e503510bca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae54b71387f43f997f65848cec00c9c" id="r_ga2ae54b71387f43f997f65848cec00c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae54b71387f43f997f65848cec00c9c">EXTI_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6">EXTI_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:ga2ae54b71387f43f997f65848cec00c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e964092cc9fa455a9e22eb85c8c15" id="r_ga0b9e964092cc9fa455a9e22eb85c8c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e964092cc9fa455a9e22eb85c8c15">EXTI_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae54b71387f43f997f65848cec00c9c">EXTI_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:ga0b9e964092cc9fa455a9e22eb85c8c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a3eb801428e412ac76d762b66d3b3f" id="r_ga02a3eb801428e412ac76d762b66d3b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a3eb801428e412ac76d762b66d3b3f">EXTI_EXTICR4_EXTI14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6">EXTI_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:ga02a3eb801428e412ac76d762b66d3b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9410e1d84bb6d667b05d5241fa0afa6" id="r_gaf9410e1d84bb6d667b05d5241fa0afa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9410e1d84bb6d667b05d5241fa0afa6">EXTI_EXTICR4_EXTI14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6">EXTI_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:gaf9410e1d84bb6d667b05d5241fa0afa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffc4e0f3482754e081a3e54ab935dce" id="r_gafffc4e0f3482754e081a3e54ab935dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffc4e0f3482754e081a3e54ab935dce">EXTI_EXTICR4_EXTI14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6">EXTI_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:gafffc4e0f3482754e081a3e54ab935dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14ec1dc2b0b29cd591f87cd02eb0764" id="r_gae14ec1dc2b0b29cd591f87cd02eb0764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764">EXTI_EXTICR4_EXTI15_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae14ec1dc2b0b29cd591f87cd02eb0764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6735b2e16940fdfda8b174614b0c2f" id="r_gaac6735b2e16940fdfda8b174614b0c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6735b2e16940fdfda8b174614b0c2f">EXTI_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764">EXTI_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:gaac6735b2e16940fdfda8b174614b0c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f13acb72f856dffa2b11af22ffc6566" id="r_ga5f13acb72f856dffa2b11af22ffc6566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f13acb72f856dffa2b11af22ffc6566">EXTI_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac6735b2e16940fdfda8b174614b0c2f">EXTI_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:ga5f13acb72f856dffa2b11af22ffc6566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77ff536faf68632904df217670b982f" id="r_gaf77ff536faf68632904df217670b982f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77ff536faf68632904df217670b982f">EXTI_EXTICR4_EXTI15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764">EXTI_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:gaf77ff536faf68632904df217670b982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac578b343967ff0bced8fa231f98be00a" id="r_gac578b343967ff0bced8fa231f98be00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac578b343967ff0bced8fa231f98be00a">EXTI_EXTICR4_EXTI15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764">EXTI_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:gac578b343967ff0bced8fa231f98be00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f16b4586b12a56afc82f986685ddb94" id="r_ga4f16b4586b12a56afc82f986685ddb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f16b4586b12a56afc82f986685ddb94">EXTI_EXTICR4_EXTI15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764">EXTI_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:ga4f16b4586b12a56afc82f986685ddb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671c8c0c00399207b70a1efc8c62a8a8" id="r_ga671c8c0c00399207b70a1efc8c62a8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga671c8c0c00399207b70a1efc8c62a8a8">EXTI_IMR1_IM0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga671c8c0c00399207b70a1efc8c62a8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f42b06020fcd7ff375a0ead3f85db0" id="r_ga74f42b06020fcd7ff375a0ead3f85db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f42b06020fcd7ff375a0ead3f85db0">EXTI_IMR1_IM0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga671c8c0c00399207b70a1efc8c62a8a8">EXTI_IMR1_IM0_Pos</a>)</td></tr>
<tr class="separator:ga74f42b06020fcd7ff375a0ead3f85db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa272f68e9e26fdbfa4c7f54d23bd8ae1" id="r_gaa272f68e9e26fdbfa4c7f54d23bd8ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa272f68e9e26fdbfa4c7f54d23bd8ae1">EXTI_IMR1_IM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f42b06020fcd7ff375a0ead3f85db0">EXTI_IMR1_IM0_Msk</a></td></tr>
<tr class="separator:gaa272f68e9e26fdbfa4c7f54d23bd8ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbd11e155480aeb0ce2fec7569626cc" id="r_gaacbd11e155480aeb0ce2fec7569626cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbd11e155480aeb0ce2fec7569626cc">EXTI_IMR1_IM1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaacbd11e155480aeb0ce2fec7569626cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d0f559fdac46d60a21522da41a863c" id="r_ga08d0f559fdac46d60a21522da41a863c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08d0f559fdac46d60a21522da41a863c">EXTI_IMR1_IM1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacbd11e155480aeb0ce2fec7569626cc">EXTI_IMR1_IM1_Pos</a>)</td></tr>
<tr class="separator:ga08d0f559fdac46d60a21522da41a863c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c3931dfef9b112e4ea9417d6f5d2aa" id="r_ga02c3931dfef9b112e4ea9417d6f5d2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c3931dfef9b112e4ea9417d6f5d2aa">EXTI_IMR1_IM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08d0f559fdac46d60a21522da41a863c">EXTI_IMR1_IM1_Msk</a></td></tr>
<tr class="separator:ga02c3931dfef9b112e4ea9417d6f5d2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c919c599a076c075513d73401b03c28" id="r_ga1c919c599a076c075513d73401b03c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c919c599a076c075513d73401b03c28">EXTI_IMR1_IM2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1c919c599a076c075513d73401b03c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92306287f95d4950e4bd1568d1951a6" id="r_gae92306287f95d4950e4bd1568d1951a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92306287f95d4950e4bd1568d1951a6">EXTI_IMR1_IM2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c919c599a076c075513d73401b03c28">EXTI_IMR1_IM2_Pos</a>)</td></tr>
<tr class="separator:gae92306287f95d4950e4bd1568d1951a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb98616b792bfc0c7b298129a6a3673" id="r_ga7bb98616b792bfc0c7b298129a6a3673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb98616b792bfc0c7b298129a6a3673">EXTI_IMR1_IM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae92306287f95d4950e4bd1568d1951a6">EXTI_IMR1_IM2_Msk</a></td></tr>
<tr class="separator:ga7bb98616b792bfc0c7b298129a6a3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393298c43ddd64996cf5d25d824dd81b" id="r_ga393298c43ddd64996cf5d25d824dd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393298c43ddd64996cf5d25d824dd81b">EXTI_IMR1_IM3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga393298c43ddd64996cf5d25d824dd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658f5141d6d71b5fb352e99f44ee6938" id="r_ga658f5141d6d71b5fb352e99f44ee6938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga658f5141d6d71b5fb352e99f44ee6938">EXTI_IMR1_IM3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga393298c43ddd64996cf5d25d824dd81b">EXTI_IMR1_IM3_Pos</a>)</td></tr>
<tr class="separator:ga658f5141d6d71b5fb352e99f44ee6938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ef33d1cc58c973df7c4e36ec3174cf" id="r_ga84ef33d1cc58c973df7c4e36ec3174cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ef33d1cc58c973df7c4e36ec3174cf">EXTI_IMR1_IM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga658f5141d6d71b5fb352e99f44ee6938">EXTI_IMR1_IM3_Msk</a></td></tr>
<tr class="separator:ga84ef33d1cc58c973df7c4e36ec3174cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b45b0939175299b6c1b5f44be44a24a" id="r_ga8b45b0939175299b6c1b5f44be44a24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b45b0939175299b6c1b5f44be44a24a">EXTI_IMR1_IM4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8b45b0939175299b6c1b5f44be44a24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3014b3c3642a6fb2968dbcc56eb4535d" id="r_ga3014b3c3642a6fb2968dbcc56eb4535d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d">EXTI_IMR1_IM4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b45b0939175299b6c1b5f44be44a24a">EXTI_IMR1_IM4_Pos</a>)</td></tr>
<tr class="separator:ga3014b3c3642a6fb2968dbcc56eb4535d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a37b70f0864c9f66856da5cf66d245" id="r_ga01a37b70f0864c9f66856da5cf66d245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01a37b70f0864c9f66856da5cf66d245">EXTI_IMR1_IM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d">EXTI_IMR1_IM4_Msk</a></td></tr>
<tr class="separator:ga01a37b70f0864c9f66856da5cf66d245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921ecae350e236e667c90e43c2c33f84" id="r_ga921ecae350e236e667c90e43c2c33f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921ecae350e236e667c90e43c2c33f84">EXTI_IMR1_IM5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga921ecae350e236e667c90e43c2c33f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f31f2c17f0304f194e3804c919548c" id="r_ga75f31f2c17f0304f194e3804c919548c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f31f2c17f0304f194e3804c919548c">EXTI_IMR1_IM5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga921ecae350e236e667c90e43c2c33f84">EXTI_IMR1_IM5_Pos</a>)</td></tr>
<tr class="separator:ga75f31f2c17f0304f194e3804c919548c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26c5e58b2239d0868c92046dc0e05f1" id="r_gae26c5e58b2239d0868c92046dc0e05f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26c5e58b2239d0868c92046dc0e05f1">EXTI_IMR1_IM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f31f2c17f0304f194e3804c919548c">EXTI_IMR1_IM5_Msk</a></td></tr>
<tr class="separator:gae26c5e58b2239d0868c92046dc0e05f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119e5c4b29e239bf82cea0f2dc8f42d2" id="r_ga119e5c4b29e239bf82cea0f2dc8f42d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga119e5c4b29e239bf82cea0f2dc8f42d2">EXTI_IMR1_IM6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga119e5c4b29e239bf82cea0f2dc8f42d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025f4616ee47a1f79910fcf3c65d5672" id="r_ga025f4616ee47a1f79910fcf3c65d5672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga025f4616ee47a1f79910fcf3c65d5672">EXTI_IMR1_IM6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e5c4b29e239bf82cea0f2dc8f42d2">EXTI_IMR1_IM6_Pos</a>)</td></tr>
<tr class="separator:ga025f4616ee47a1f79910fcf3c65d5672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b985aee183566ac4ed97eda517234dd" id="r_ga3b985aee183566ac4ed97eda517234dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b985aee183566ac4ed97eda517234dd">EXTI_IMR1_IM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga025f4616ee47a1f79910fcf3c65d5672">EXTI_IMR1_IM6_Msk</a></td></tr>
<tr class="separator:ga3b985aee183566ac4ed97eda517234dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0379673284a1c66cfbdb7a6c62021f26" id="r_ga0379673284a1c66cfbdb7a6c62021f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0379673284a1c66cfbdb7a6c62021f26">EXTI_IMR1_IM7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0379673284a1c66cfbdb7a6c62021f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906e5935713dcdd32cccfea7536ec547" id="r_ga906e5935713dcdd32cccfea7536ec547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906e5935713dcdd32cccfea7536ec547">EXTI_IMR1_IM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0379673284a1c66cfbdb7a6c62021f26">EXTI_IMR1_IM7_Pos</a>)</td></tr>
<tr class="separator:ga906e5935713dcdd32cccfea7536ec547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb28e642123c5651492ece188bced09b" id="r_gacb28e642123c5651492ece188bced09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb28e642123c5651492ece188bced09b">EXTI_IMR1_IM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga906e5935713dcdd32cccfea7536ec547">EXTI_IMR1_IM7_Msk</a></td></tr>
<tr class="separator:gacb28e642123c5651492ece188bced09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4fd2a61cf772a7f793f371c7eee11b" id="r_ga4c4fd2a61cf772a7f793f371c7eee11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c4fd2a61cf772a7f793f371c7eee11b">EXTI_IMR1_IM8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4c4fd2a61cf772a7f793f371c7eee11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853c80efeb994f31ae59dcbf5b832e7" id="r_ga7853c80efeb994f31ae59dcbf5b832e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7853c80efeb994f31ae59dcbf5b832e7">EXTI_IMR1_IM8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c4fd2a61cf772a7f793f371c7eee11b">EXTI_IMR1_IM8_Pos</a>)</td></tr>
<tr class="separator:ga7853c80efeb994f31ae59dcbf5b832e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaded3e1e03ee9568073fe43e55b2da0" id="r_gabaded3e1e03ee9568073fe43e55b2da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaded3e1e03ee9568073fe43e55b2da0">EXTI_IMR1_IM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7853c80efeb994f31ae59dcbf5b832e7">EXTI_IMR1_IM8_Msk</a></td></tr>
<tr class="separator:gabaded3e1e03ee9568073fe43e55b2da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb637bb49a9c82073440cb9980b74d00" id="r_gacb637bb49a9c82073440cb9980b74d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb637bb49a9c82073440cb9980b74d00">EXTI_IMR1_IM9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gacb637bb49a9c82073440cb9980b74d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e81862a1dad239df8b9afa8cfcf484" id="r_gad9e81862a1dad239df8b9afa8cfcf484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e81862a1dad239df8b9afa8cfcf484">EXTI_IMR1_IM9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacb637bb49a9c82073440cb9980b74d00">EXTI_IMR1_IM9_Pos</a>)</td></tr>
<tr class="separator:gad9e81862a1dad239df8b9afa8cfcf484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18193265978bd173dedfb912e2e5c1d" id="r_gab18193265978bd173dedfb912e2e5c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18193265978bd173dedfb912e2e5c1d">EXTI_IMR1_IM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9e81862a1dad239df8b9afa8cfcf484">EXTI_IMR1_IM9_Msk</a></td></tr>
<tr class="separator:gab18193265978bd173dedfb912e2e5c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aed9a0e6c0c59b9e29b57b2d89d6488" id="r_ga7aed9a0e6c0c59b9e29b57b2d89d6488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed9a0e6c0c59b9e29b57b2d89d6488">EXTI_IMR1_IM10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7aed9a0e6c0c59b9e29b57b2d89d6488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014dfa194dac37af3ebddbe7efb54b72" id="r_ga014dfa194dac37af3ebddbe7efb54b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014dfa194dac37af3ebddbe7efb54b72">EXTI_IMR1_IM10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed9a0e6c0c59b9e29b57b2d89d6488">EXTI_IMR1_IM10_Pos</a>)</td></tr>
<tr class="separator:ga014dfa194dac37af3ebddbe7efb54b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8153cb7b84f435c263bdbb4c9f1602e" id="r_gab8153cb7b84f435c263bdbb4c9f1602e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8153cb7b84f435c263bdbb4c9f1602e">EXTI_IMR1_IM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga014dfa194dac37af3ebddbe7efb54b72">EXTI_IMR1_IM10_Msk</a></td></tr>
<tr class="separator:gab8153cb7b84f435c263bdbb4c9f1602e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39742f95325bf74638906b7efb156c9" id="r_gaa39742f95325bf74638906b7efb156c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39742f95325bf74638906b7efb156c9">EXTI_IMR1_IM11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa39742f95325bf74638906b7efb156c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20090ec310bbc616f438a4207f7dd8f" id="r_gab20090ec310bbc616f438a4207f7dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab20090ec310bbc616f438a4207f7dd8f">EXTI_IMR1_IM11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa39742f95325bf74638906b7efb156c9">EXTI_IMR1_IM11_Pos</a>)</td></tr>
<tr class="separator:gab20090ec310bbc616f438a4207f7dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db66607c1039a11a8e49393d7093697" id="r_ga3db66607c1039a11a8e49393d7093697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db66607c1039a11a8e49393d7093697">EXTI_IMR1_IM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab20090ec310bbc616f438a4207f7dd8f">EXTI_IMR1_IM11_Msk</a></td></tr>
<tr class="separator:ga3db66607c1039a11a8e49393d7093697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706fa77f4d6b18eec622928ee10e92f9" id="r_ga706fa77f4d6b18eec622928ee10e92f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706fa77f4d6b18eec622928ee10e92f9">EXTI_IMR1_IM12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga706fa77f4d6b18eec622928ee10e92f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbac77a8cd4244e9e8d70b5a0d515ef" id="r_ga5bbac77a8cd4244e9e8d70b5a0d515ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef">EXTI_IMR1_IM12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga706fa77f4d6b18eec622928ee10e92f9">EXTI_IMR1_IM12_Pos</a>)</td></tr>
<tr class="separator:ga5bbac77a8cd4244e9e8d70b5a0d515ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafb7b965518887a3e3098c12f73c3c7" id="r_gadafb7b965518887a3e3098c12f73c3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadafb7b965518887a3e3098c12f73c3c7">EXTI_IMR1_IM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef">EXTI_IMR1_IM12_Msk</a></td></tr>
<tr class="separator:gadafb7b965518887a3e3098c12f73c3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d59e203edbf057f2902392b17f4813d" id="r_ga4d59e203edbf057f2902392b17f4813d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d59e203edbf057f2902392b17f4813d">EXTI_IMR1_IM13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga4d59e203edbf057f2902392b17f4813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5848b42ddaed3e12eb420f8aef1b80e3" id="r_ga5848b42ddaed3e12eb420f8aef1b80e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3">EXTI_IMR1_IM13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d59e203edbf057f2902392b17f4813d">EXTI_IMR1_IM13_Pos</a>)</td></tr>
<tr class="separator:ga5848b42ddaed3e12eb420f8aef1b80e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4962c2025662416f8dfd486f294dfd7e" id="r_ga4962c2025662416f8dfd486f294dfd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4962c2025662416f8dfd486f294dfd7e">EXTI_IMR1_IM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3">EXTI_IMR1_IM13_Msk</a></td></tr>
<tr class="separator:ga4962c2025662416f8dfd486f294dfd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0893b14f754043eccfa17cb25c8c8f5" id="r_gaa0893b14f754043eccfa17cb25c8c8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0893b14f754043eccfa17cb25c8c8f5">EXTI_IMR1_IM14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa0893b14f754043eccfa17cb25c8c8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b4d5142a2d53010d20087b63e91d33" id="r_ga19b4d5142a2d53010d20087b63e91d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b4d5142a2d53010d20087b63e91d33">EXTI_IMR1_IM14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0893b14f754043eccfa17cb25c8c8f5">EXTI_IMR1_IM14_Pos</a>)</td></tr>
<tr class="separator:ga19b4d5142a2d53010d20087b63e91d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1563fa3b791a788e15ae48c8408d3f06" id="r_ga1563fa3b791a788e15ae48c8408d3f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1563fa3b791a788e15ae48c8408d3f06">EXTI_IMR1_IM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19b4d5142a2d53010d20087b63e91d33">EXTI_IMR1_IM14_Msk</a></td></tr>
<tr class="separator:ga1563fa3b791a788e15ae48c8408d3f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c29a888c7d5f860a18dbac2cd4eeda" id="r_ga61c29a888c7d5f860a18dbac2cd4eeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c29a888c7d5f860a18dbac2cd4eeda">EXTI_IMR1_IM15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga61c29a888c7d5f860a18dbac2cd4eeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694e7e09df7b5b2a942b88335913e4f0" id="r_ga694e7e09df7b5b2a942b88335913e4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694e7e09df7b5b2a942b88335913e4f0">EXTI_IMR1_IM15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61c29a888c7d5f860a18dbac2cd4eeda">EXTI_IMR1_IM15_Pos</a>)</td></tr>
<tr class="separator:ga694e7e09df7b5b2a942b88335913e4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89e1052116258842b0cc0935d72fc6" id="r_ga3b89e1052116258842b0cc0935d72fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b89e1052116258842b0cc0935d72fc6">EXTI_IMR1_IM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694e7e09df7b5b2a942b88335913e4f0">EXTI_IMR1_IM15_Msk</a></td></tr>
<tr class="separator:ga3b89e1052116258842b0cc0935d72fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed1476b3f1d2fefbcda13efb4a4bfbe" id="r_ga5ed1476b3f1d2fefbcda13efb4a4bfbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed1476b3f1d2fefbcda13efb4a4bfbe">EXTI_IMR1_IM19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga5ed1476b3f1d2fefbcda13efb4a4bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adb626e8129960e971bd2a07790dfe5" id="r_ga9adb626e8129960e971bd2a07790dfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adb626e8129960e971bd2a07790dfe5">EXTI_IMR1_IM19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed1476b3f1d2fefbcda13efb4a4bfbe">EXTI_IMR1_IM19_Pos</a>)</td></tr>
<tr class="separator:ga9adb626e8129960e971bd2a07790dfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f64187c69e561662e99b8d1cac3ac4" id="r_gab1f64187c69e561662e99b8d1cac3ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f64187c69e561662e99b8d1cac3ac4">EXTI_IMR1_IM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adb626e8129960e971bd2a07790dfe5">EXTI_IMR1_IM19_Msk</a></td></tr>
<tr class="separator:gab1f64187c69e561662e99b8d1cac3ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c5dce173af30ddd8836b8000373ab8" id="r_ga66c5dce173af30ddd8836b8000373ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c5dce173af30ddd8836b8000373ab8">EXTI_IMR1_IM21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga66c5dce173af30ddd8836b8000373ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf181a6ae97c2f3d24a099cfc580e0f07" id="r_gaf181a6ae97c2f3d24a099cfc580e0f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07">EXTI_IMR1_IM21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66c5dce173af30ddd8836b8000373ab8">EXTI_IMR1_IM21_Pos</a>)</td></tr>
<tr class="separator:gaf181a6ae97c2f3d24a099cfc580e0f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcc1164a7c9628817e0be18db178a2e" id="r_ga1dcc1164a7c9628817e0be18db178a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dcc1164a7c9628817e0be18db178a2e">EXTI_IMR1_IM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07">EXTI_IMR1_IM21_Msk</a></td></tr>
<tr class="separator:ga1dcc1164a7c9628817e0be18db178a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b30caffc8ec7047f18456fdeceda5a9" id="r_ga5b30caffc8ec7047f18456fdeceda5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b30caffc8ec7047f18456fdeceda5a9">EXTI_IMR1_IM23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5b30caffc8ec7047f18456fdeceda5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b5b078ed53b1f76c105398c9d33180" id="r_gaa9b5b078ed53b1f76c105398c9d33180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b5b078ed53b1f76c105398c9d33180">EXTI_IMR1_IM23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b30caffc8ec7047f18456fdeceda5a9">EXTI_IMR1_IM23_Pos</a>)</td></tr>
<tr class="separator:gaa9b5b078ed53b1f76c105398c9d33180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4d3c64cb86bad3f7f1f43f614ef34f" id="r_gace4d3c64cb86bad3f7f1f43f614ef34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4d3c64cb86bad3f7f1f43f614ef34f">EXTI_IMR1_IM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b5b078ed53b1f76c105398c9d33180">EXTI_IMR1_IM23_Msk</a></td></tr>
<tr class="separator:gace4d3c64cb86bad3f7f1f43f614ef34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d6ae0de0d65bc1243614985c63fb4" id="r_ga734d6ae0de0d65bc1243614985c63fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga734d6ae0de0d65bc1243614985c63fb4">EXTI_IMR1_IM25_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga734d6ae0de0d65bc1243614985c63fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b09d02d1e543e201b563cbf1f1182" id="r_gaa27b09d02d1e543e201b563cbf1f1182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27b09d02d1e543e201b563cbf1f1182">EXTI_IMR1_IM25_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga734d6ae0de0d65bc1243614985c63fb4">EXTI_IMR1_IM25_Pos</a>)</td></tr>
<tr class="separator:gaa27b09d02d1e543e201b563cbf1f1182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad02bd55120cd25badd4cb3785b152f" id="r_gaaad02bd55120cd25badd4cb3785b152f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad02bd55120cd25badd4cb3785b152f">EXTI_IMR1_IM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27b09d02d1e543e201b563cbf1f1182">EXTI_IMR1_IM25_Msk</a></td></tr>
<tr class="separator:gaaad02bd55120cd25badd4cb3785b152f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a04521e6853d9de0273912699c2d7fa" id="r_ga1a04521e6853d9de0273912699c2d7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a04521e6853d9de0273912699c2d7fa">EXTI_IMR1_IM31_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1a04521e6853d9de0273912699c2d7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7307fd01ac2d3123bd4de805330a89aa" id="r_ga7307fd01ac2d3123bd4de805330a89aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7307fd01ac2d3123bd4de805330a89aa">EXTI_IMR1_IM31_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a04521e6853d9de0273912699c2d7fa">EXTI_IMR1_IM31_Pos</a>)</td></tr>
<tr class="separator:ga7307fd01ac2d3123bd4de805330a89aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae587966adfea396ebe0b1ef5e1f683f4" id="r_gae587966adfea396ebe0b1ef5e1f683f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae587966adfea396ebe0b1ef5e1f683f4">EXTI_IMR1_IM31</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7307fd01ac2d3123bd4de805330a89aa">EXTI_IMR1_IM31_Msk</a></td></tr>
<tr class="separator:gae587966adfea396ebe0b1ef5e1f683f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287b717474bb8b050e413750fe468ccb" id="r_ga287b717474bb8b050e413750fe468ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287b717474bb8b050e413750fe468ccb">EXTI_IMR1_IM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga287b717474bb8b050e413750fe468ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6de5e725478878d8c3250db79c8fa5" id="r_ga0a6de5e725478878d8c3250db79c8fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6de5e725478878d8c3250db79c8fa5">EXTI_IMR1_IM_Msk</a>&#160;&#160;&#160;(0x82A8FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga287b717474bb8b050e413750fe468ccb">EXTI_IMR1_IM_Pos</a>)</td></tr>
<tr class="separator:ga0a6de5e725478878d8c3250db79c8fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdcb30cc5bf0a600f5894f84012202c" id="r_ga1fdcb30cc5bf0a600f5894f84012202c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fdcb30cc5bf0a600f5894f84012202c">EXTI_IMR1_IM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6de5e725478878d8c3250db79c8fa5">EXTI_IMR1_IM_Msk</a></td></tr>
<tr class="separator:ga1fdcb30cc5bf0a600f5894f84012202c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37880a4049c51d17e5259a41c6c01bc0" id="r_ga37880a4049c51d17e5259a41c6c01bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37880a4049c51d17e5259a41c6c01bc0">EXTI_EMR1_EM0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga37880a4049c51d17e5259a41c6c01bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e11b6b839fe35d1970a3b691afdd26" id="r_ga53e11b6b839fe35d1970a3b691afdd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e11b6b839fe35d1970a3b691afdd26">EXTI_EMR1_EM0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37880a4049c51d17e5259a41c6c01bc0">EXTI_EMR1_EM0_Pos</a>)</td></tr>
<tr class="separator:ga53e11b6b839fe35d1970a3b691afdd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afd48d09cfb87d68809c58a95472fb6" id="r_ga2afd48d09cfb87d68809c58a95472fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2afd48d09cfb87d68809c58a95472fb6">EXTI_EMR1_EM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53e11b6b839fe35d1970a3b691afdd26">EXTI_EMR1_EM0_Msk</a></td></tr>
<tr class="separator:ga2afd48d09cfb87d68809c58a95472fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f7d9975dbad33ad26c3258fdac004b" id="r_ga04f7d9975dbad33ad26c3258fdac004b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04f7d9975dbad33ad26c3258fdac004b">EXTI_EMR1_EM1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga04f7d9975dbad33ad26c3258fdac004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb79c5f6557919ba0fb37687f4694f5f" id="r_gacb79c5f6557919ba0fb37687f4694f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb79c5f6557919ba0fb37687f4694f5f">EXTI_EMR1_EM1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04f7d9975dbad33ad26c3258fdac004b">EXTI_EMR1_EM1_Pos</a>)</td></tr>
<tr class="separator:gacb79c5f6557919ba0fb37687f4694f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06a6a531ec53ff20dde0456ca5c638c" id="r_gae06a6a531ec53ff20dde0456ca5c638c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06a6a531ec53ff20dde0456ca5c638c">EXTI_EMR1_EM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb79c5f6557919ba0fb37687f4694f5f">EXTI_EMR1_EM1_Msk</a></td></tr>
<tr class="separator:gae06a6a531ec53ff20dde0456ca5c638c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc885252b14aa2a38b46339e4c47b7e" id="r_gabbc885252b14aa2a38b46339e4c47b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc885252b14aa2a38b46339e4c47b7e">EXTI_EMR1_EM2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabbc885252b14aa2a38b46339e4c47b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531e4ba6d4d5bf294324ac7307ab363a" id="r_ga531e4ba6d4d5bf294324ac7307ab363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga531e4ba6d4d5bf294324ac7307ab363a">EXTI_EMR1_EM2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabbc885252b14aa2a38b46339e4c47b7e">EXTI_EMR1_EM2_Pos</a>)</td></tr>
<tr class="separator:ga531e4ba6d4d5bf294324ac7307ab363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7253dc04390084158db4ac4cf55aa0" id="r_ga5f7253dc04390084158db4ac4cf55aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f7253dc04390084158db4ac4cf55aa0">EXTI_EMR1_EM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga531e4ba6d4d5bf294324ac7307ab363a">EXTI_EMR1_EM2_Msk</a></td></tr>
<tr class="separator:ga5f7253dc04390084158db4ac4cf55aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0937aa2030d0dbab175e877c62f4113b" id="r_ga0937aa2030d0dbab175e877c62f4113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0937aa2030d0dbab175e877c62f4113b">EXTI_EMR1_EM3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0937aa2030d0dbab175e877c62f4113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3164d6ea1aefb1e92a742cbb027e1497" id="r_ga3164d6ea1aefb1e92a742cbb027e1497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3164d6ea1aefb1e92a742cbb027e1497">EXTI_EMR1_EM3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0937aa2030d0dbab175e877c62f4113b">EXTI_EMR1_EM3_Pos</a>)</td></tr>
<tr class="separator:ga3164d6ea1aefb1e92a742cbb027e1497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bbdaa2b221154fd847f5d857a17080" id="r_ga05bbdaa2b221154fd847f5d857a17080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05bbdaa2b221154fd847f5d857a17080">EXTI_EMR1_EM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3164d6ea1aefb1e92a742cbb027e1497">EXTI_EMR1_EM3_Msk</a></td></tr>
<tr class="separator:ga05bbdaa2b221154fd847f5d857a17080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bcd796f115f6ca56b1bf811d01ec87" id="r_ga48bcd796f115f6ca56b1bf811d01ec87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48bcd796f115f6ca56b1bf811d01ec87">EXTI_EMR1_EM4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga48bcd796f115f6ca56b1bf811d01ec87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2672f92c8e414edd6ae0d628a6956db" id="r_gab2672f92c8e414edd6ae0d628a6956db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2672f92c8e414edd6ae0d628a6956db">EXTI_EMR1_EM4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48bcd796f115f6ca56b1bf811d01ec87">EXTI_EMR1_EM4_Pos</a>)</td></tr>
<tr class="separator:gab2672f92c8e414edd6ae0d628a6956db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46368343defa0387fb67a748eae20dfb" id="r_ga46368343defa0387fb67a748eae20dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46368343defa0387fb67a748eae20dfb">EXTI_EMR1_EM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2672f92c8e414edd6ae0d628a6956db">EXTI_EMR1_EM4_Msk</a></td></tr>
<tr class="separator:ga46368343defa0387fb67a748eae20dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6ccb9da460754343959e8554b9f17f" id="r_gafd6ccb9da460754343959e8554b9f17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd6ccb9da460754343959e8554b9f17f">EXTI_EMR1_EM5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafd6ccb9da460754343959e8554b9f17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988b22dd34c206f4ed7e1854c3d02262" id="r_ga988b22dd34c206f4ed7e1854c3d02262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988b22dd34c206f4ed7e1854c3d02262">EXTI_EMR1_EM5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd6ccb9da460754343959e8554b9f17f">EXTI_EMR1_EM5_Pos</a>)</td></tr>
<tr class="separator:ga988b22dd34c206f4ed7e1854c3d02262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71acf82905a434d12cb76dc2338ace66" id="r_ga71acf82905a434d12cb76dc2338ace66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71acf82905a434d12cb76dc2338ace66">EXTI_EMR1_EM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988b22dd34c206f4ed7e1854c3d02262">EXTI_EMR1_EM5_Msk</a></td></tr>
<tr class="separator:ga71acf82905a434d12cb76dc2338ace66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa157fa69d55169c1d0413015046aa8e2" id="r_gaa157fa69d55169c1d0413015046aa8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa157fa69d55169c1d0413015046aa8e2">EXTI_EMR1_EM6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa157fa69d55169c1d0413015046aa8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace57a3c3958d21af417d242760bdfd5a" id="r_gace57a3c3958d21af417d242760bdfd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace57a3c3958d21af417d242760bdfd5a">EXTI_EMR1_EM6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa157fa69d55169c1d0413015046aa8e2">EXTI_EMR1_EM6_Pos</a>)</td></tr>
<tr class="separator:gace57a3c3958d21af417d242760bdfd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b1a2278ad2235095804912fb1a45b7" id="r_gad1b1a2278ad2235095804912fb1a45b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b1a2278ad2235095804912fb1a45b7">EXTI_EMR1_EM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace57a3c3958d21af417d242760bdfd5a">EXTI_EMR1_EM6_Msk</a></td></tr>
<tr class="separator:gad1b1a2278ad2235095804912fb1a45b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed6e5bcc0befb03e1af90068fffcd42" id="r_gabed6e5bcc0befb03e1af90068fffcd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed6e5bcc0befb03e1af90068fffcd42">EXTI_EMR1_EM7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabed6e5bcc0befb03e1af90068fffcd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8769ae0218c535263164bab3b623346" id="r_gad8769ae0218c535263164bab3b623346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8769ae0218c535263164bab3b623346">EXTI_EMR1_EM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabed6e5bcc0befb03e1af90068fffcd42">EXTI_EMR1_EM7_Pos</a>)</td></tr>
<tr class="separator:gad8769ae0218c535263164bab3b623346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352600168d2da5960124d01fc404f15d" id="r_ga352600168d2da5960124d01fc404f15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352600168d2da5960124d01fc404f15d">EXTI_EMR1_EM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8769ae0218c535263164bab3b623346">EXTI_EMR1_EM7_Msk</a></td></tr>
<tr class="separator:ga352600168d2da5960124d01fc404f15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961082a9f108bfde0a5d0738f9ba9dca" id="r_ga961082a9f108bfde0a5d0738f9ba9dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961082a9f108bfde0a5d0738f9ba9dca">EXTI_EMR1_EM8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga961082a9f108bfde0a5d0738f9ba9dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8642b695914cbf948298e1afa4cba891" id="r_ga8642b695914cbf948298e1afa4cba891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8642b695914cbf948298e1afa4cba891">EXTI_EMR1_EM8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga961082a9f108bfde0a5d0738f9ba9dca">EXTI_EMR1_EM8_Pos</a>)</td></tr>
<tr class="separator:ga8642b695914cbf948298e1afa4cba891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d7e479303396cc59c0f5e46a3ec205" id="r_gae6d7e479303396cc59c0f5e46a3ec205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d7e479303396cc59c0f5e46a3ec205">EXTI_EMR1_EM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8642b695914cbf948298e1afa4cba891">EXTI_EMR1_EM8_Msk</a></td></tr>
<tr class="separator:gae6d7e479303396cc59c0f5e46a3ec205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b5f7d9d1ef92014a1bfd666db726ca" id="r_gaa3b5f7d9d1ef92014a1bfd666db726ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b5f7d9d1ef92014a1bfd666db726ca">EXTI_EMR1_EM9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa3b5f7d9d1ef92014a1bfd666db726ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77194467df298b0692e14f6ca06c7ca3" id="r_ga77194467df298b0692e14f6ca06c7ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77194467df298b0692e14f6ca06c7ca3">EXTI_EMR1_EM9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b5f7d9d1ef92014a1bfd666db726ca">EXTI_EMR1_EM9_Pos</a>)</td></tr>
<tr class="separator:ga77194467df298b0692e14f6ca06c7ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bf4417d17ee6dbe04fd23746281014" id="r_ga64bf4417d17ee6dbe04fd23746281014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64bf4417d17ee6dbe04fd23746281014">EXTI_EMR1_EM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77194467df298b0692e14f6ca06c7ca3">EXTI_EMR1_EM9_Msk</a></td></tr>
<tr class="separator:ga64bf4417d17ee6dbe04fd23746281014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2564e9d6e468e17f1e12b32c33a2cf0f" id="r_ga2564e9d6e468e17f1e12b32c33a2cf0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2564e9d6e468e17f1e12b32c33a2cf0f">EXTI_EMR1_EM10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2564e9d6e468e17f1e12b32c33a2cf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4998699f2707182f3ebad67b9745c4e5" id="r_ga4998699f2707182f3ebad67b9745c4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998699f2707182f3ebad67b9745c4e5">EXTI_EMR1_EM10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2564e9d6e468e17f1e12b32c33a2cf0f">EXTI_EMR1_EM10_Pos</a>)</td></tr>
<tr class="separator:ga4998699f2707182f3ebad67b9745c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7bfe67d1747aa934a035766d75b3c9" id="r_gadc7bfe67d1747aa934a035766d75b3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc7bfe67d1747aa934a035766d75b3c9">EXTI_EMR1_EM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4998699f2707182f3ebad67b9745c4e5">EXTI_EMR1_EM10_Msk</a></td></tr>
<tr class="separator:gadc7bfe67d1747aa934a035766d75b3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123b291eb4bdefc75fe3e8867e7f103c" id="r_ga123b291eb4bdefc75fe3e8867e7f103c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga123b291eb4bdefc75fe3e8867e7f103c">EXTI_EMR1_EM11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga123b291eb4bdefc75fe3e8867e7f103c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d4b20b706b12ec6df472db1d377b88" id="r_ga76d4b20b706b12ec6df472db1d377b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d4b20b706b12ec6df472db1d377b88">EXTI_EMR1_EM11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga123b291eb4bdefc75fe3e8867e7f103c">EXTI_EMR1_EM11_Pos</a>)</td></tr>
<tr class="separator:ga76d4b20b706b12ec6df472db1d377b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fe632805ed87a13ceead43312a3f47" id="r_gaa6fe632805ed87a13ceead43312a3f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fe632805ed87a13ceead43312a3f47">EXTI_EMR1_EM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76d4b20b706b12ec6df472db1d377b88">EXTI_EMR1_EM11_Msk</a></td></tr>
<tr class="separator:gaa6fe632805ed87a13ceead43312a3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861387326c6db78de356104b36f8ed0b" id="r_ga861387326c6db78de356104b36f8ed0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861387326c6db78de356104b36f8ed0b">EXTI_EMR1_EM12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga861387326c6db78de356104b36f8ed0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac45a400878cfb23979b72c48a268f3" id="r_ga7ac45a400878cfb23979b72c48a268f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac45a400878cfb23979b72c48a268f3">EXTI_EMR1_EM12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga861387326c6db78de356104b36f8ed0b">EXTI_EMR1_EM12_Pos</a>)</td></tr>
<tr class="separator:ga7ac45a400878cfb23979b72c48a268f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d7d8f172638887e1cbe8b45675ac6a" id="r_ga90d7d8f172638887e1cbe8b45675ac6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d7d8f172638887e1cbe8b45675ac6a">EXTI_EMR1_EM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac45a400878cfb23979b72c48a268f3">EXTI_EMR1_EM12_Msk</a></td></tr>
<tr class="separator:ga90d7d8f172638887e1cbe8b45675ac6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a24d7c75b589933296a145f5080879d" id="r_ga4a24d7c75b589933296a145f5080879d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a24d7c75b589933296a145f5080879d">EXTI_EMR1_EM13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga4a24d7c75b589933296a145f5080879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9686157418e65ec2c03108aff803ff" id="r_ga4e9686157418e65ec2c03108aff803ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9686157418e65ec2c03108aff803ff">EXTI_EMR1_EM13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a24d7c75b589933296a145f5080879d">EXTI_EMR1_EM13_Pos</a>)</td></tr>
<tr class="separator:ga4e9686157418e65ec2c03108aff803ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e767c6892865a0ec12b89b254a8bc3" id="r_gac4e767c6892865a0ec12b89b254a8bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e767c6892865a0ec12b89b254a8bc3">EXTI_EMR1_EM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9686157418e65ec2c03108aff803ff">EXTI_EMR1_EM13_Msk</a></td></tr>
<tr class="separator:gac4e767c6892865a0ec12b89b254a8bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b085fa2b7edd97e2d2cd0c17b290da" id="r_ga32b085fa2b7edd97e2d2cd0c17b290da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b085fa2b7edd97e2d2cd0c17b290da">EXTI_EMR1_EM14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga32b085fa2b7edd97e2d2cd0c17b290da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5493bbf61f6b582c84fdc8ebdfabe9" id="r_ga3a5493bbf61f6b582c84fdc8ebdfabe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9">EXTI_EMR1_EM14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32b085fa2b7edd97e2d2cd0c17b290da">EXTI_EMR1_EM14_Pos</a>)</td></tr>
<tr class="separator:ga3a5493bbf61f6b582c84fdc8ebdfabe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bea6be6d7a32d2460c36a7d524c1b7" id="r_ga17bea6be6d7a32d2460c36a7d524c1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bea6be6d7a32d2460c36a7d524c1b7">EXTI_EMR1_EM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9">EXTI_EMR1_EM14_Msk</a></td></tr>
<tr class="separator:ga17bea6be6d7a32d2460c36a7d524c1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcd183fae91af4abc18351112a4708d" id="r_ga6dcd183fae91af4abc18351112a4708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcd183fae91af4abc18351112a4708d">EXTI_EMR1_EM15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6dcd183fae91af4abc18351112a4708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cab17bc35637455413f3025f1b41acc" id="r_ga3cab17bc35637455413f3025f1b41acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cab17bc35637455413f3025f1b41acc">EXTI_EMR1_EM15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcd183fae91af4abc18351112a4708d">EXTI_EMR1_EM15_Pos</a>)</td></tr>
<tr class="separator:ga3cab17bc35637455413f3025f1b41acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590b66e93724f03d4d07ab1ae3842934" id="r_ga590b66e93724f03d4d07ab1ae3842934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590b66e93724f03d4d07ab1ae3842934">EXTI_EMR1_EM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cab17bc35637455413f3025f1b41acc">EXTI_EMR1_EM15_Msk</a></td></tr>
<tr class="separator:ga590b66e93724f03d4d07ab1ae3842934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecce1d669209a32557f0ffcc523e90d" id="r_ga0ecce1d669209a32557f0ffcc523e90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecce1d669209a32557f0ffcc523e90d">EXTI_EMR1_EM19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga0ecce1d669209a32557f0ffcc523e90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3968a578a56b157d4da68e8654b55d0f" id="r_ga3968a578a56b157d4da68e8654b55d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3968a578a56b157d4da68e8654b55d0f">EXTI_EMR1_EM19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecce1d669209a32557f0ffcc523e90d">EXTI_EMR1_EM19_Pos</a>)</td></tr>
<tr class="separator:ga3968a578a56b157d4da68e8654b55d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315bd5207cd3292266d1218fa39b9bf5" id="r_ga315bd5207cd3292266d1218fa39b9bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315bd5207cd3292266d1218fa39b9bf5">EXTI_EMR1_EM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3968a578a56b157d4da68e8654b55d0f">EXTI_EMR1_EM19_Msk</a></td></tr>
<tr class="separator:ga315bd5207cd3292266d1218fa39b9bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2c22ffb9ac88094f0555aa222089c" id="r_gae5a2c22ffb9ac88094f0555aa222089c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2c22ffb9ac88094f0555aa222089c">EXTI_EMR1_EM21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gae5a2c22ffb9ac88094f0555aa222089c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac802bfea19ceb03059c8fbf330d042c3" id="r_gac802bfea19ceb03059c8fbf330d042c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac802bfea19ceb03059c8fbf330d042c3">EXTI_EMR1_EM21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2c22ffb9ac88094f0555aa222089c">EXTI_EMR1_EM21_Pos</a>)</td></tr>
<tr class="separator:gac802bfea19ceb03059c8fbf330d042c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f4e00086202963c7c1bf226efaea1c" id="r_ga29f4e00086202963c7c1bf226efaea1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29f4e00086202963c7c1bf226efaea1c">EXTI_EMR1_EM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac802bfea19ceb03059c8fbf330d042c3">EXTI_EMR1_EM21_Msk</a></td></tr>
<tr class="separator:ga29f4e00086202963c7c1bf226efaea1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d38611feaf51ff647c7a24a6862aa1" id="r_gaa4d38611feaf51ff647c7a24a6862aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d38611feaf51ff647c7a24a6862aa1">EXTI_EMR1_EM23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa4d38611feaf51ff647c7a24a6862aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a64fa5d603050f5599b262582521d7" id="r_ga64a64fa5d603050f5599b262582521d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a64fa5d603050f5599b262582521d7">EXTI_EMR1_EM23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d38611feaf51ff647c7a24a6862aa1">EXTI_EMR1_EM23_Pos</a>)</td></tr>
<tr class="separator:ga64a64fa5d603050f5599b262582521d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7806f42e02a5a2abcde24acc024c8e96" id="r_ga7806f42e02a5a2abcde24acc024c8e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7806f42e02a5a2abcde24acc024c8e96">EXTI_EMR1_EM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64a64fa5d603050f5599b262582521d7">EXTI_EMR1_EM23_Msk</a></td></tr>
<tr class="separator:ga7806f42e02a5a2abcde24acc024c8e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ecf7d528fde777d51699c1a6657117" id="r_gac2ecf7d528fde777d51699c1a6657117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2ecf7d528fde777d51699c1a6657117">EXTI_EMR1_EM25_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac2ecf7d528fde777d51699c1a6657117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33aeb5e97432f52e3ed720bf87f0f2b" id="r_gae33aeb5e97432f52e3ed720bf87f0f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33aeb5e97432f52e3ed720bf87f0f2b">EXTI_EMR1_EM25_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2ecf7d528fde777d51699c1a6657117">EXTI_EMR1_EM25_Pos</a>)</td></tr>
<tr class="separator:gae33aeb5e97432f52e3ed720bf87f0f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7216555b4148f5c5ae1654ee697b6f6" id="r_gab7216555b4148f5c5ae1654ee697b6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7216555b4148f5c5ae1654ee697b6f6">EXTI_EMR1_EM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33aeb5e97432f52e3ed720bf87f0f2b">EXTI_EMR1_EM25_Msk</a></td></tr>
<tr class="separator:gab7216555b4148f5c5ae1654ee697b6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759652f07fac36e197b8f39217f3b5d0" id="r_ga759652f07fac36e197b8f39217f3b5d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga759652f07fac36e197b8f39217f3b5d0">EXTI_EMR1_EM31_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga759652f07fac36e197b8f39217f3b5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051f33bd2802184038103fc8d07e2079" id="r_ga051f33bd2802184038103fc8d07e2079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051f33bd2802184038103fc8d07e2079">EXTI_EMR1_EM31_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga759652f07fac36e197b8f39217f3b5d0">EXTI_EMR1_EM31_Pos</a>)</td></tr>
<tr class="separator:ga051f33bd2802184038103fc8d07e2079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a031566208f2eb94309d82a80a38541" id="r_ga2a031566208f2eb94309d82a80a38541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a031566208f2eb94309d82a80a38541">EXTI_EMR1_EM31</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga051f33bd2802184038103fc8d07e2079">EXTI_EMR1_EM31_Msk</a></td></tr>
<tr class="separator:ga2a031566208f2eb94309d82a80a38541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4" id="r_gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3" id="r_gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318" id="r_gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560c1d58df18c8740d70591bf7bc1ad" id="r_ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85155f5d3f34ebe83989513793498c72" id="r_ga85155f5d3f34ebe83989513793498c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:ga85155f5d3f34ebe83989513793498c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b5089d0c86db787ebef496c9057918" id="r_ga61b5089d0c86db787ebef496c9057918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:ga61b5089d0c86db787ebef496c9057918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b922e6400999bfabcde78d1c6f59b" id="r_gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727504c465ce30a499631159bc419179" id="r_ga727504c465ce30a499631159bc419179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>)</td></tr>
<tr class="separator:ga727504c465ce30a499631159bc419179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0" id="r_ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a></td></tr>
<tr class="separator:ga082e7e91fffee86db39676396d01a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2045375967b3774ee2a00f3f3de10ad" id="r_gaf2045375967b3774ee2a00f3f3de10ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2045375967b3774ee2a00f3f3de10ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b43999203bce2ccdea6eba1f9925b9" id="r_ga95b43999203bce2ccdea6eba1f9925b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>)</td></tr>
<tr class="separator:ga95b43999203bce2ccdea6eba1f9925b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8b1dd2c46942d377c579a38dce711" id="r_ga51d8b1dd2c46942d377c579a38dce711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a></td></tr>
<tr class="separator:ga51d8b1dd2c46942d377c579a38dce711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8676f7e028638743d0097921be11e5" id="r_ga5a8676f7e028638743d0097921be11e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5a8676f7e028638743d0097921be11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009d7ec202f2ec4e6322d6051731dcea" id="r_ga009d7ec202f2ec4e6322d6051731dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>)</td></tr>
<tr class="separator:ga009d7ec202f2ec4e6322d6051731dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923ff88475799eea9285f77f5383ced5" id="r_ga923ff88475799eea9285f77f5383ced5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5">FLASH_ACR_ICRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a></td></tr>
<tr class="separator:ga923ff88475799eea9285f77f5383ced5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679595fdc3891d4c3586008dce78afff" id="r_ga679595fdc3891d4c3586008dce78afff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679595fdc3891d4c3586008dce78afff">FLASH_ACR_PROGEMPTY_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga679595fdc3891d4c3586008dce78afff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad219b8128c1e5f40638380676261fbc4" id="r_gad219b8128c1e5f40638380676261fbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad219b8128c1e5f40638380676261fbc4">FLASH_ACR_PROGEMPTY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga679595fdc3891d4c3586008dce78afff">FLASH_ACR_PROGEMPTY_Pos</a>)</td></tr>
<tr class="separator:gad219b8128c1e5f40638380676261fbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0861a1fd81c8dcb1a71559e45aa230ad" id="r_ga0861a1fd81c8dcb1a71559e45aa230ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0861a1fd81c8dcb1a71559e45aa230ad">FLASH_ACR_PROGEMPTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad219b8128c1e5f40638380676261fbc4">FLASH_ACR_PROGEMPTY_Msk</a></td></tr>
<tr class="separator:ga0861a1fd81c8dcb1a71559e45aa230ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1" id="r_ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed" id="r_ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b" id="r_gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66326a667d2cae284b5cfcc54074c286" id="r_ga66326a667d2cae284b5cfcc54074c286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286">FLASH_SR_OPERR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga66326a667d2cae284b5cfcc54074c286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc6b83794dbfe429f2f2e78f3806962" id="r_ga9dc6b83794dbfe429f2f2e78f3806962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962">FLASH_SR_OPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286">FLASH_SR_OPERR_Pos</a>)</td></tr>
<tr class="separator:ga9dc6b83794dbfe429f2f2e78f3806962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572ae889294e816eb130362cdb6193b2" id="r_ga572ae889294e816eb130362cdb6193b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572ae889294e816eb130362cdb6193b2">FLASH_SR_OPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962">FLASH_SR_OPERR_Msk</a></td></tr>
<tr class="separator:ga572ae889294e816eb130362cdb6193b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68991e09c74ca049836a7a082941b46d" id="r_ga68991e09c74ca049836a7a082941b46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68991e09c74ca049836a7a082941b46d">FLASH_SR_PROGERR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga68991e09c74ca049836a7a082941b46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd47983e10b1ce9c0cc5f42c34d373" id="r_ga71cd47983e10b1ce9c0cc5f42c34d373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373">FLASH_SR_PROGERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68991e09c74ca049836a7a082941b46d">FLASH_SR_PROGERR_Pos</a>)</td></tr>
<tr class="separator:ga71cd47983e10b1ce9c0cc5f42c34d373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94268613a9ded4f23d2f2ddfdcd64e52" id="r_ga94268613a9ded4f23d2f2ddfdcd64e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94268613a9ded4f23d2f2ddfdcd64e52">FLASH_SR_PROGERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373">FLASH_SR_PROGERR_Msk</a></td></tr>
<tr class="separator:ga94268613a9ded4f23d2f2ddfdcd64e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace591108151f52fd0f18273c00403b80" id="r_gace591108151f52fd0f18273c00403b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace591108151f52fd0f18273c00403b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2ec1cfe4fece014bacf2c1332e659" id="r_ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>)</td></tr>
<tr class="separator:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01" id="r_gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91ef00a66f31c28b41f990b0a5b57f" id="r_ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433ad5d791f6ffcb202165a0131d00de" id="r_ga433ad5d791f6ffcb202165a0131d00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>)</td></tr>
<tr class="separator:ga433ad5d791f6ffcb202165a0131d00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0" id="r_gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a></td></tr>
<tr class="separator:gac98c2458e114e7f419f3222673878ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7a92c0d6e0133bf9225a7c57464ff5" id="r_gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5">FLASH_SR_SIZERR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db57d912111108537a3eaf9eb758ae7" id="r_ga3db57d912111108537a3eaf9eb758ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5">FLASH_SR_SIZERR_Pos</a>)</td></tr>
<tr class="separator:ga3db57d912111108537a3eaf9eb758ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d3e511fc0a438812ae9bb44e93e387" id="r_ga16d3e511fc0a438812ae9bb44e93e387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a></td></tr>
<tr class="separator:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa714dc154587b83701170e6795646f36" id="r_gaa714dc154587b83701170e6795646f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa714dc154587b83701170e6795646f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf315476e1c4d69765908a72e0d1946be" id="r_gaf315476e1c4d69765908a72e0d1946be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>)</td></tr>
<tr class="separator:gaf315476e1c4d69765908a72e0d1946be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d76ad3629a288bee0136b8b34f274f4" id="r_ga5d76ad3629a288bee0136b8b34f274f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4">FLASH_SR_PGSERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a></td></tr>
<tr class="separator:ga5d76ad3629a288bee0136b8b34f274f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db50373d858ad6e39867358ad433133" id="r_ga4db50373d858ad6e39867358ad433133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db50373d858ad6e39867358ad433133">FLASH_SR_MISERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4db50373d858ad6e39867358ad433133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83861ee6528a0e3a397b2f9e096fab29" id="r_ga83861ee6528a0e3a397b2f9e096fab29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83861ee6528a0e3a397b2f9e096fab29">FLASH_SR_MISERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4db50373d858ad6e39867358ad433133">FLASH_SR_MISERR_Pos</a>)</td></tr>
<tr class="separator:ga83861ee6528a0e3a397b2f9e096fab29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8f37b970a127db71bb4409ff276629" id="r_gabb8f37b970a127db71bb4409ff276629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8f37b970a127db71bb4409ff276629">FLASH_SR_MISERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83861ee6528a0e3a397b2f9e096fab29">FLASH_SR_MISERR_Msk</a></td></tr>
<tr class="separator:gabb8f37b970a127db71bb4409ff276629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169b636b4513c45bc86f1b5b6062cdf2" id="r_ga169b636b4513c45bc86f1b5b6062cdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169b636b4513c45bc86f1b5b6062cdf2">FLASH_SR_FASTERR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga169b636b4513c45bc86f1b5b6062cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fb95ef8e7e6b31a11fede8b86bad33" id="r_ga48fb95ef8e7e6b31a11fede8b86bad33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33">FLASH_SR_FASTERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga169b636b4513c45bc86f1b5b6062cdf2">FLASH_SR_FASTERR_Pos</a>)</td></tr>
<tr class="separator:ga48fb95ef8e7e6b31a11fede8b86bad33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c0ca5e45806c2b63b22b9d94f589b3" id="r_ga84c0ca5e45806c2b63b22b9d94f589b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c0ca5e45806c2b63b22b9d94f589b3">FLASH_SR_FASTERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33">FLASH_SR_FASTERR_Msk</a></td></tr>
<tr class="separator:ga84c0ca5e45806c2b63b22b9d94f589b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a832133d2e3a66409e463eeed484" id="r_ga6021a832133d2e3a66409e463eeed484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484">FLASH_SR_OPTVERR_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6021a832133d2e3a66409e463eeed484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae279970931fdbe11b18608b0a58c83e7" id="r_gae279970931fdbe11b18608b0a58c83e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484">FLASH_SR_OPTVERR_Pos</a>)</td></tr>
<tr class="separator:gae279970931fdbe11b18608b0a58c83e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4f055b363ae642d291d73a68eb787d" id="r_ga9c4f055b363ae642d291d73a68eb787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a></td></tr>
<tr class="separator:ga9c4f055b363ae642d291d73a68eb787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937ce79570b3d6ecb062c4695d56e357" id="r_ga937ce79570b3d6ecb062c4695d56e357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937ce79570b3d6ecb062c4695d56e357">FLASH_SR_BSY1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga937ce79570b3d6ecb062c4695d56e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d122e291a534e34c3f93cd0034723d" id="r_ga21d122e291a534e34c3f93cd0034723d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d122e291a534e34c3f93cd0034723d">FLASH_SR_BSY1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga937ce79570b3d6ecb062c4695d56e357">FLASH_SR_BSY1_Pos</a>)</td></tr>
<tr class="separator:ga21d122e291a534e34c3f93cd0034723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ca523d207e38373a4c2c0a6a229a56" id="r_ga69ca523d207e38373a4c2c0a6a229a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ca523d207e38373a4c2c0a6a229a56">FLASH_SR_BSY1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21d122e291a534e34c3f93cd0034723d">FLASH_SR_BSY1_Msk</a></td></tr>
<tr class="separator:ga69ca523d207e38373a4c2c0a6a229a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7df59c2bd3f5d68decf1fbb88d2a65d" id="r_gaa7df59c2bd3f5d68decf1fbb88d2a65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7df59c2bd3f5d68decf1fbb88d2a65d">FLASH_SR_CFGBSY_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa7df59c2bd3f5d68decf1fbb88d2a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959c32ff4116216757e93ea2760466ad" id="r_ga959c32ff4116216757e93ea2760466ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga959c32ff4116216757e93ea2760466ad">FLASH_SR_CFGBSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7df59c2bd3f5d68decf1fbb88d2a65d">FLASH_SR_CFGBSY_Pos</a>)</td></tr>
<tr class="separator:ga959c32ff4116216757e93ea2760466ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0affdd373e88f8af29b7a004c0224d1" id="r_gaf0affdd373e88f8af29b7a004c0224d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0affdd373e88f8af29b7a004c0224d1">FLASH_SR_CFGBSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga959c32ff4116216757e93ea2760466ad">FLASH_SR_CFGBSY_Msk</a></td></tr>
<tr class="separator:gaf0affdd373e88f8af29b7a004c0224d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5addaa1ee5049b0c99023d91dd4a70" id="r_ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc468bdb6b58e9db0f91752dea96b1a" id="r_ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>)</td></tr>
<tr class="separator:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661" id="r_ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae43572c697cddd88e48b945828c526" id="r_ga4ae43572c697cddd88e48b945828c526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae43572c697cddd88e48b945828c526">FLASH_CR_PER_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4ae43572c697cddd88e48b945828c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb9718882d5ced359b67417421da6b" id="r_ga5ebb9718882d5ced359b67417421da6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae43572c697cddd88e48b945828c526">FLASH_CR_PER_Pos</a>)</td></tr>
<tr class="separator:ga5ebb9718882d5ced359b67417421da6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23" id="r_gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a></td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e36d63de9681d3a5df10c963a20ad8" id="r_gab2e36d63de9681d3a5df10c963a20ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2e36d63de9681d3a5df10c963a20ad8">FLASH_CR_MER1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab2e36d63de9681d3a5df10c963a20ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60750e83578469bb065bc073919e3e45" id="r_ga60750e83578469bb065bc073919e3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60750e83578469bb065bc073919e3e45">FLASH_CR_MER1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2e36d63de9681d3a5df10c963a20ad8">FLASH_CR_MER1_Pos</a>)</td></tr>
<tr class="separator:ga60750e83578469bb065bc073919e3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035fdd19649827a4231d9e718fff67be" id="r_ga035fdd19649827a4231d9e718fff67be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035fdd19649827a4231d9e718fff67be">FLASH_CR_MER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60750e83578469bb065bc073919e3e45">FLASH_CR_MER1_Msk</a></td></tr>
<tr class="separator:ga035fdd19649827a4231d9e718fff67be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7104fdc5d81ed68d2f4d80b2217a12" id="r_ga5d7104fdc5d81ed68d2f4d80b2217a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7104fdc5d81ed68d2f4d80b2217a12">FLASH_CR_PNB_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5d7104fdc5d81ed68d2f4d80b2217a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f55759d1dd1b685b59a59662aa4e47" id="r_gaa1f55759d1dd1b685b59a59662aa4e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f55759d1dd1b685b59a59662aa4e47">FLASH_CR_PNB_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7104fdc5d81ed68d2f4d80b2217a12">FLASH_CR_PNB_Pos</a>)</td></tr>
<tr class="separator:gaa1f55759d1dd1b685b59a59662aa4e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ffeae3a2b74fe82a637d22b904c193" id="r_gae9ffeae3a2b74fe82a637d22b904c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ffeae3a2b74fe82a637d22b904c193">FLASH_CR_PNB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f55759d1dd1b685b59a59662aa4e47">FLASH_CR_PNB_Msk</a></td></tr>
<tr class="separator:gae9ffeae3a2b74fe82a637d22b904c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7925df36a4d15838d8cb457f671e7532" id="r_ga7925df36a4d15838d8cb457f671e7532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7925df36a4d15838d8cb457f671e7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce773f84ec7782c408a8d9cef09f496" id="r_ga1ce773f84ec7782c408a8d9cef09f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>)</td></tr>
<tr class="separator:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864" id="r_gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcf0f47c9aadf67131a0b7bffbff64a" id="r_gabfcf0f47c9aadf67131a0b7bffbff64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfcf0f47c9aadf67131a0b7bffbff64a">FLASH_CR_OPTSTRT_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabfcf0f47c9aadf67131a0b7bffbff64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b32caccb440e31387c7c668d4cffa7" id="r_ga81b32caccb440e31387c7c668d4cffa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b32caccb440e31387c7c668d4cffa7">FLASH_CR_OPTSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfcf0f47c9aadf67131a0b7bffbff64a">FLASH_CR_OPTSTRT_Pos</a>)</td></tr>
<tr class="separator:ga81b32caccb440e31387c7c668d4cffa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18a9eedbfec08065066d34e0124fb20" id="r_gaf18a9eedbfec08065066d34e0124fb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18a9eedbfec08065066d34e0124fb20">FLASH_CR_OPTSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81b32caccb440e31387c7c668d4cffa7">FLASH_CR_OPTSTRT_Msk</a></td></tr>
<tr class="separator:gaf18a9eedbfec08065066d34e0124fb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa6dc4fdedf7e85eb99e8d32ecd0104" id="r_gaefa6dc4fdedf7e85eb99e8d32ecd0104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa6dc4fdedf7e85eb99e8d32ecd0104">FLASH_CR_FSTPG_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaefa6dc4fdedf7e85eb99e8d32ecd0104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0b70f82a409108a90cb35c0cbf8b00" id="r_ga9a0b70f82a409108a90cb35c0cbf8b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00">FLASH_CR_FSTPG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefa6dc4fdedf7e85eb99e8d32ecd0104">FLASH_CR_FSTPG_Pos</a>)</td></tr>
<tr class="separator:ga9a0b70f82a409108a90cb35c0cbf8b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612c895365dc78ab2b7d17584f435e9d" id="r_ga612c895365dc78ab2b7d17584f435e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga612c895365dc78ab2b7d17584f435e9d">FLASH_CR_FSTPG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00">FLASH_CR_FSTPG_Msk</a></td></tr>
<tr class="separator:ga612c895365dc78ab2b7d17584f435e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e162a7fa45cb85ba0df0942a2519478" id="r_ga4e162a7fa45cb85ba0df0942a2519478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866e1ddcbf0e7a895ca9a4794db4bd" id="r_gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>)</td></tr>
<tr class="separator:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0" id="r_gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab075c4eeff509cfe0f34040c29edfb05" id="r_gab075c4eeff509cfe0f34040c29edfb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05">FLASH_CR_ERRIE_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gab075c4eeff509cfe0f34040c29edfb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f1e535996ab89de1ca07a32a11e526" id="r_gac9f1e535996ab89de1ca07a32a11e526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05">FLASH_CR_ERRIE_Pos</a>)</td></tr>
<tr class="separator:gac9f1e535996ab89de1ca07a32a11e526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2" id="r_ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a></td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8231d4e01a380967de158db5eccbcb2c" id="r_ga8231d4e01a380967de158db5eccbcb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8231d4e01a380967de158db5eccbcb2c">FLASH_CR_OBL_LAUNCH_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga8231d4e01a380967de158db5eccbcb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d932ff27f0cdc1a36e8af25d369081" id="r_gaa8d932ff27f0cdc1a36e8af25d369081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081">FLASH_CR_OBL_LAUNCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8231d4e01a380967de158db5eccbcb2c">FLASH_CR_OBL_LAUNCH_Pos</a>)</td></tr>
<tr class="separator:gaa8d932ff27f0cdc1a36e8af25d369081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39d20c1cf47080881d5c054146e8863" id="r_gae39d20c1cf47080881d5c054146e8863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863">FLASH_CR_OBL_LAUNCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081">FLASH_CR_OBL_LAUNCH_Msk</a></td></tr>
<tr class="separator:gae39d20c1cf47080881d5c054146e8863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286cfb7f2be2593c768e7dfd50b0c965" id="r_ga286cfb7f2be2593c768e7dfd50b0c965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga286cfb7f2be2593c768e7dfd50b0c965">FLASH_CR_OPTLOCK_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga286cfb7f2be2593c768e7dfd50b0c965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ffe81601a398cefe6f047f772a512a" id="r_ga22ffe81601a398cefe6f047f772a512a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ffe81601a398cefe6f047f772a512a">FLASH_CR_OPTLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga286cfb7f2be2593c768e7dfd50b0c965">FLASH_CR_OPTLOCK_Pos</a>)</td></tr>
<tr class="separator:ga22ffe81601a398cefe6f047f772a512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d6b8d395266a214a18813f7d30ce56" id="r_ga07d6b8d395266a214a18813f7d30ce56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d6b8d395266a214a18813f7d30ce56">FLASH_CR_OPTLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ffe81601a398cefe6f047f772a512a">FLASH_CR_OPTLOCK_Msk</a></td></tr>
<tr class="separator:ga07d6b8d395266a214a18813f7d30ce56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74509adc6db3db66803966b25423cae" id="r_gaa74509adc6db3db66803966b25423cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa74509adc6db3db66803966b25423cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954a2bc4dd25495e8c164454817a966" id="r_ga7954a2bc4dd25495e8c164454817a966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga7954a2bc4dd25495e8c164454817a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784" id="r_gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406f0ce6e1caa80033a43c659338d69f" id="r_ga406f0ce6e1caa80033a43c659338d69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406f0ce6e1caa80033a43c659338d69f">FLASH_ECCR_ADDR_ECC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga406f0ce6e1caa80033a43c659338d69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608d6fad4d124cc2a92253ca121fa97f" id="r_ga608d6fad4d124cc2a92253ca121fa97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608d6fad4d124cc2a92253ca121fa97f">FLASH_ECCR_ADDR_ECC_Msk</a>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga406f0ce6e1caa80033a43c659338d69f">FLASH_ECCR_ADDR_ECC_Pos</a>)</td></tr>
<tr class="separator:ga608d6fad4d124cc2a92253ca121fa97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22f7b7af3b8723095a60666ba536e1" id="r_ga9f22f7b7af3b8723095a60666ba536e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f22f7b7af3b8723095a60666ba536e1">FLASH_ECCR_ADDR_ECC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608d6fad4d124cc2a92253ca121fa97f">FLASH_ECCR_ADDR_ECC_Msk</a></td></tr>
<tr class="separator:ga9f22f7b7af3b8723095a60666ba536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ce8ba189c1731611f7fe6ded4c422" id="r_gae97ce8ba189c1731611f7fe6ded4c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ce8ba189c1731611f7fe6ded4c422">FLASH_ECCR_SYSF_ECC_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae97ce8ba189c1731611f7fe6ded4c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee260455ce39ba4b855df6aa84f038c" id="r_ga1ee260455ce39ba4b855df6aa84f038c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee260455ce39ba4b855df6aa84f038c">FLASH_ECCR_SYSF_ECC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae97ce8ba189c1731611f7fe6ded4c422">FLASH_ECCR_SYSF_ECC_Pos</a>)</td></tr>
<tr class="separator:ga1ee260455ce39ba4b855df6aa84f038c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d811d62f6d66af5d70f2005581e212" id="r_gac2d811d62f6d66af5d70f2005581e212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d811d62f6d66af5d70f2005581e212">FLASH_ECCR_SYSF_ECC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee260455ce39ba4b855df6aa84f038c">FLASH_ECCR_SYSF_ECC_Msk</a></td></tr>
<tr class="separator:gac2d811d62f6d66af5d70f2005581e212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f5d8ded8f1cfb89a4c023e516479b0" id="r_gad5f5d8ded8f1cfb89a4c023e516479b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f5d8ded8f1cfb89a4c023e516479b0">FLASH_ECCR_ECCCIE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad5f5d8ded8f1cfb89a4c023e516479b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb50b1423709eb924843459dc52e074" id="r_gacdb50b1423709eb924843459dc52e074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb50b1423709eb924843459dc52e074">FLASH_ECCR_ECCCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad5f5d8ded8f1cfb89a4c023e516479b0">FLASH_ECCR_ECCCIE_Pos</a>)</td></tr>
<tr class="separator:gacdb50b1423709eb924843459dc52e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3ca02254723dd6add8656926983adc" id="r_gadc3ca02254723dd6add8656926983adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc3ca02254723dd6add8656926983adc">FLASH_ECCR_ECCCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdb50b1423709eb924843459dc52e074">FLASH_ECCR_ECCCIE_Msk</a></td></tr>
<tr class="separator:gadc3ca02254723dd6add8656926983adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8c599defb92b97d3b22ad4d92d7dde" id="r_gada8c599defb92b97d3b22ad4d92d7dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8c599defb92b97d3b22ad4d92d7dde">FLASH_ECCR_ECCC_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gada8c599defb92b97d3b22ad4d92d7dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905bed05e9ada2f968a4abc5a1f308f3" id="r_ga905bed05e9ada2f968a4abc5a1f308f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905bed05e9ada2f968a4abc5a1f308f3">FLASH_ECCR_ECCC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada8c599defb92b97d3b22ad4d92d7dde">FLASH_ECCR_ECCC_Pos</a>)</td></tr>
<tr class="separator:ga905bed05e9ada2f968a4abc5a1f308f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cab0c6a65c9922df7b4f62d844dfd8" id="r_ga40cab0c6a65c9922df7b4f62d844dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40cab0c6a65c9922df7b4f62d844dfd8">FLASH_ECCR_ECCC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga905bed05e9ada2f968a4abc5a1f308f3">FLASH_ECCR_ECCC_Msk</a></td></tr>
<tr class="separator:ga40cab0c6a65c9922df7b4f62d844dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aef3ce67e593729a6d587d8ac71bacd" id="r_ga8aef3ce67e593729a6d587d8ac71bacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aef3ce67e593729a6d587d8ac71bacd">FLASH_ECCR_ECCD_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga8aef3ce67e593729a6d587d8ac71bacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbad1648ebc2138c85d3e4e3870f772" id="r_ga3cbad1648ebc2138c85d3e4e3870f772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbad1648ebc2138c85d3e4e3870f772">FLASH_ECCR_ECCD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8aef3ce67e593729a6d587d8ac71bacd">FLASH_ECCR_ECCD_Pos</a>)</td></tr>
<tr class="separator:ga3cbad1648ebc2138c85d3e4e3870f772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cd3feaaefc97caa91a79019ee68aaf" id="r_ga75cd3feaaefc97caa91a79019ee68aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cd3feaaefc97caa91a79019ee68aaf">FLASH_ECCR_ECCD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbad1648ebc2138c85d3e4e3870f772">FLASH_ECCR_ECCD_Msk</a></td></tr>
<tr class="separator:ga75cd3feaaefc97caa91a79019ee68aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a8c118a435dad9d517da9f3f2f43b6" id="r_gaa4a8c118a435dad9d517da9f3f2f43b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a8c118a435dad9d517da9f3f2f43b6">FLASH_OPTR_RDP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4a8c118a435dad9d517da9f3f2f43b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef7a914d7c984b49f310256f2917208" id="r_gaaef7a914d7c984b49f310256f2917208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef7a914d7c984b49f310256f2917208">FLASH_OPTR_RDP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a8c118a435dad9d517da9f3f2f43b6">FLASH_OPTR_RDP_Pos</a>)</td></tr>
<tr class="separator:gaaef7a914d7c984b49f310256f2917208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c63f5377cbfd3947a49a86a4590534" id="r_ga83c63f5377cbfd3947a49a86a4590534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c63f5377cbfd3947a49a86a4590534">FLASH_OPTR_RDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaef7a914d7c984b49f310256f2917208">FLASH_OPTR_RDP_Msk</a></td></tr>
<tr class="separator:ga83c63f5377cbfd3947a49a86a4590534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ee79551163b624fef36ade9d54a3ca" id="r_ga89ee79551163b624fef36ade9d54a3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca">FLASH_OPTR_nRST_STOP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga89ee79551163b624fef36ade9d54a3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a661846fb85a87a54375078047f2330" id="r_ga8a661846fb85a87a54375078047f2330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330">FLASH_OPTR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca">FLASH_OPTR_nRST_STOP_Pos</a>)</td></tr>
<tr class="separator:ga8a661846fb85a87a54375078047f2330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1d7d6e7eff66678a365e41d8bfa0a" id="r_ga3fe1d7d6e7eff66678a365e41d8bfa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a">FLASH_OPTR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330">FLASH_OPTR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga3fe1d7d6e7eff66678a365e41d8bfa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb42e1f235b48117e0097d794a810fa9" id="r_gafb42e1f235b48117e0097d794a810fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9">FLASH_OPTR_nRST_STDBY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gafb42e1f235b48117e0097d794a810fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35c9de7bd3fdf80e8d19962b2636e87" id="r_gab35c9de7bd3fdf80e8d19962b2636e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87">FLASH_OPTR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9">FLASH_OPTR_nRST_STDBY_Pos</a>)</td></tr>
<tr class="separator:gab35c9de7bd3fdf80e8d19962b2636e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdd563c7e71e0783c4ebd4a1d55187f" id="r_gadcdd563c7e71e0783c4ebd4a1d55187f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f">FLASH_OPTR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87">FLASH_OPTR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:gadcdd563c7e71e0783c4ebd4a1d55187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a82d7e1eaeb73157f1ee5803a866d1" id="r_ga83a82d7e1eaeb73157f1ee5803a866d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1">FLASH_OPTR_IWDG_SW_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga83a82d7e1eaeb73157f1ee5803a866d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e00145c01a860a10b533c5509807696" id="r_ga2e00145c01a860a10b533c5509807696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696">FLASH_OPTR_IWDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1">FLASH_OPTR_IWDG_SW_Pos</a>)</td></tr>
<tr class="separator:ga2e00145c01a860a10b533c5509807696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c393c989958d4839a5085f93e9611dd" id="r_ga6c393c989958d4839a5085f93e9611dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c393c989958d4839a5085f93e9611dd">FLASH_OPTR_IWDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696">FLASH_OPTR_IWDG_SW_Msk</a></td></tr>
<tr class="separator:ga6c393c989958d4839a5085f93e9611dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85b7a5ee28f5eafe67b1df6869567be" id="r_gaf85b7a5ee28f5eafe67b1df6869567be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf85b7a5ee28f5eafe67b1df6869567be">FLASH_OPTR_IWDG_STOP_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf85b7a5ee28f5eafe67b1df6869567be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac608586327b23f907d92637d3a3b5b77" id="r_gac608586327b23f907d92637d3a3b5b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac608586327b23f907d92637d3a3b5b77">FLASH_OPTR_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf85b7a5ee28f5eafe67b1df6869567be">FLASH_OPTR_IWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:gac608586327b23f907d92637d3a3b5b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7e18ae68b0e19a4ebb84c208e5ef18" id="r_ga8b7e18ae68b0e19a4ebb84c208e5ef18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7e18ae68b0e19a4ebb84c208e5ef18">FLASH_OPTR_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac608586327b23f907d92637d3a3b5b77">FLASH_OPTR_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga8b7e18ae68b0e19a4ebb84c208e5ef18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f692bec37d8d549bd393d54eadf24b9" id="r_ga6f692bec37d8d549bd393d54eadf24b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f692bec37d8d549bd393d54eadf24b9">FLASH_OPTR_IWDG_STDBY_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6f692bec37d8d549bd393d54eadf24b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8c82333fc841a4b2d57c520e25c343" id="r_ga4c8c82333fc841a4b2d57c520e25c343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8c82333fc841a4b2d57c520e25c343">FLASH_OPTR_IWDG_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f692bec37d8d549bd393d54eadf24b9">FLASH_OPTR_IWDG_STDBY_Pos</a>)</td></tr>
<tr class="separator:ga4c8c82333fc841a4b2d57c520e25c343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f51efadbac7ced5adc340325575386" id="r_ga05f51efadbac7ced5adc340325575386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f51efadbac7ced5adc340325575386">FLASH_OPTR_IWDG_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8c82333fc841a4b2d57c520e25c343">FLASH_OPTR_IWDG_STDBY_Msk</a></td></tr>
<tr class="separator:ga05f51efadbac7ced5adc340325575386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b10b1ae37f247aa3c49249c7752a45" id="r_ga65b10b1ae37f247aa3c49249c7752a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b10b1ae37f247aa3c49249c7752a45">FLASH_OPTR_WWDG_SW_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga65b10b1ae37f247aa3c49249c7752a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84398d7ac1a9a3f6e5ea9b346394ec85" id="r_ga84398d7ac1a9a3f6e5ea9b346394ec85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85">FLASH_OPTR_WWDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b10b1ae37f247aa3c49249c7752a45">FLASH_OPTR_WWDG_SW_Pos</a>)</td></tr>
<tr class="separator:ga84398d7ac1a9a3f6e5ea9b346394ec85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6293710a5145793a40d4ad7cd6071141" id="r_ga6293710a5145793a40d4ad7cd6071141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6293710a5145793a40d4ad7cd6071141">FLASH_OPTR_WWDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85">FLASH_OPTR_WWDG_SW_Msk</a></td></tr>
<tr class="separator:ga6293710a5145793a40d4ad7cd6071141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b32ab7dead020bc49ce7a1348f7fd2f" id="r_ga3b32ab7dead020bc49ce7a1348f7fd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b32ab7dead020bc49ce7a1348f7fd2f">FLASH_OPTR_RAM_PARITY_CHECK_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3b32ab7dead020bc49ce7a1348f7fd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62157b059f62a1d5d719cf436f18bf3e" id="r_ga62157b059f62a1d5d719cf436f18bf3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62157b059f62a1d5d719cf436f18bf3e">FLASH_OPTR_RAM_PARITY_CHECK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b32ab7dead020bc49ce7a1348f7fd2f">FLASH_OPTR_RAM_PARITY_CHECK_Pos</a>)</td></tr>
<tr class="separator:ga62157b059f62a1d5d719cf436f18bf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159c3706d66851e73d8341929b0cfeac" id="r_ga159c3706d66851e73d8341929b0cfeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159c3706d66851e73d8341929b0cfeac">FLASH_OPTR_RAM_PARITY_CHECK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62157b059f62a1d5d719cf436f18bf3e">FLASH_OPTR_RAM_PARITY_CHECK_Msk</a></td></tr>
<tr class="separator:ga159c3706d66851e73d8341929b0cfeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf22749d336d6c731342519a3bf16e3a" id="r_gaaf22749d336d6c731342519a3bf16e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf22749d336d6c731342519a3bf16e3a">FLASH_OPTR_nBOOT_SEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaaf22749d336d6c731342519a3bf16e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719316aead161dc26623a282efe9522c" id="r_ga719316aead161dc26623a282efe9522c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719316aead161dc26623a282efe9522c">FLASH_OPTR_nBOOT_SEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf22749d336d6c731342519a3bf16e3a">FLASH_OPTR_nBOOT_SEL_Pos</a>)</td></tr>
<tr class="separator:ga719316aead161dc26623a282efe9522c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54def787c57fe57ed3fdb917817b2e81" id="r_ga54def787c57fe57ed3fdb917817b2e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54def787c57fe57ed3fdb917817b2e81">FLASH_OPTR_nBOOT_SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga719316aead161dc26623a282efe9522c">FLASH_OPTR_nBOOT_SEL_Msk</a></td></tr>
<tr class="separator:ga54def787c57fe57ed3fdb917817b2e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919fa31243267560270308e233a73ca5" id="r_ga919fa31243267560270308e233a73ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919fa31243267560270308e233a73ca5">FLASH_OPTR_nBOOT1_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga919fa31243267560270308e233a73ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258f688bad4199c6aa053c9c4ad1bb43" id="r_ga258f688bad4199c6aa053c9c4ad1bb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258f688bad4199c6aa053c9c4ad1bb43">FLASH_OPTR_nBOOT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga919fa31243267560270308e233a73ca5">FLASH_OPTR_nBOOT1_Pos</a>)</td></tr>
<tr class="separator:ga258f688bad4199c6aa053c9c4ad1bb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf943c30e99bf56e7949aecd3c9771d2" id="r_gabf943c30e99bf56e7949aecd3c9771d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf943c30e99bf56e7949aecd3c9771d2">FLASH_OPTR_nBOOT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga258f688bad4199c6aa053c9c4ad1bb43">FLASH_OPTR_nBOOT1_Msk</a></td></tr>
<tr class="separator:gabf943c30e99bf56e7949aecd3c9771d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c13291f5cf1e36535f1a8cf9b766d87" id="r_ga5c13291f5cf1e36535f1a8cf9b766d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c13291f5cf1e36535f1a8cf9b766d87">FLASH_OPTR_nBOOT0_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga5c13291f5cf1e36535f1a8cf9b766d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72274975956b76344041eec180b81a7" id="r_gaf72274975956b76344041eec180b81a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf72274975956b76344041eec180b81a7">FLASH_OPTR_nBOOT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c13291f5cf1e36535f1a8cf9b766d87">FLASH_OPTR_nBOOT0_Pos</a>)</td></tr>
<tr class="separator:gaf72274975956b76344041eec180b81a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82520452ad7060939806e9f962891d8" id="r_gaa82520452ad7060939806e9f962891d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82520452ad7060939806e9f962891d8">FLASH_OPTR_nBOOT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf72274975956b76344041eec180b81a7">FLASH_OPTR_nBOOT0_Msk</a></td></tr>
<tr class="separator:gaa82520452ad7060939806e9f962891d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53fdf833646877da9d332249ed49da4" id="r_gaf53fdf833646877da9d332249ed49da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf53fdf833646877da9d332249ed49da4">FLASH_WRP1AR_WRP1A_STRT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf53fdf833646877da9d332249ed49da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be90ea8d520502e62641dd0e834f096" id="r_ga1be90ea8d520502e62641dd0e834f096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be90ea8d520502e62641dd0e834f096">FLASH_WRP1AR_WRP1A_STRT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf53fdf833646877da9d332249ed49da4">FLASH_WRP1AR_WRP1A_STRT_Pos</a>)</td></tr>
<tr class="separator:ga1be90ea8d520502e62641dd0e834f096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a291b58da1227fe829bece94e7fde5c" id="r_ga2a291b58da1227fe829bece94e7fde5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a291b58da1227fe829bece94e7fde5c">FLASH_WRP1AR_WRP1A_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be90ea8d520502e62641dd0e834f096">FLASH_WRP1AR_WRP1A_STRT_Msk</a></td></tr>
<tr class="separator:ga2a291b58da1227fe829bece94e7fde5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef6e7d7459fa195b76937f43c455cca" id="r_gadef6e7d7459fa195b76937f43c455cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadef6e7d7459fa195b76937f43c455cca">FLASH_WRP1AR_WRP1A_END_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadef6e7d7459fa195b76937f43c455cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a22ddd46eea1f85710528d5eb33bb4" id="r_ga74a22ddd46eea1f85710528d5eb33bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a22ddd46eea1f85710528d5eb33bb4">FLASH_WRP1AR_WRP1A_END_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadef6e7d7459fa195b76937f43c455cca">FLASH_WRP1AR_WRP1A_END_Pos</a>)</td></tr>
<tr class="separator:ga74a22ddd46eea1f85710528d5eb33bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db176c75c7b7e274c9a50082fd87c42" id="r_ga3db176c75c7b7e274c9a50082fd87c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db176c75c7b7e274c9a50082fd87c42">FLASH_WRP1AR_WRP1A_END</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a22ddd46eea1f85710528d5eb33bb4">FLASH_WRP1AR_WRP1A_END_Msk</a></td></tr>
<tr class="separator:ga3db176c75c7b7e274c9a50082fd87c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1067c3f08c22639e884e3bf634f29ec9" id="r_ga1067c3f08c22639e884e3bf634f29ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1067c3f08c22639e884e3bf634f29ec9">FLASH_WRP1BR_WRP1B_STRT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1067c3f08c22639e884e3bf634f29ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576b462c86a539f578618f35b1c372ee" id="r_ga576b462c86a539f578618f35b1c372ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga576b462c86a539f578618f35b1c372ee">FLASH_WRP1BR_WRP1B_STRT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1067c3f08c22639e884e3bf634f29ec9">FLASH_WRP1BR_WRP1B_STRT_Pos</a>)</td></tr>
<tr class="separator:ga576b462c86a539f578618f35b1c372ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12398bf262d8bdb94c0d9e024f749c0" id="r_gaa12398bf262d8bdb94c0d9e024f749c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12398bf262d8bdb94c0d9e024f749c0">FLASH_WRP1BR_WRP1B_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga576b462c86a539f578618f35b1c372ee">FLASH_WRP1BR_WRP1B_STRT_Msk</a></td></tr>
<tr class="separator:gaa12398bf262d8bdb94c0d9e024f749c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc8de976331655347b49159f9c46ec7" id="r_ga1dc8de976331655347b49159f9c46ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc8de976331655347b49159f9c46ec7">FLASH_WRP1BR_WRP1B_END_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1dc8de976331655347b49159f9c46ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3ec1eebfe8573aae9b9c59e0b6264f" id="r_gabd3ec1eebfe8573aae9b9c59e0b6264f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f">FLASH_WRP1BR_WRP1B_END_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc8de976331655347b49159f9c46ec7">FLASH_WRP1BR_WRP1B_END_Pos</a>)</td></tr>
<tr class="separator:gabd3ec1eebfe8573aae9b9c59e0b6264f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e134571f5ceef7888d88a7ee950df9e" id="r_ga5e134571f5ceef7888d88a7ee950df9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e134571f5ceef7888d88a7ee950df9e">FLASH_WRP1BR_WRP1B_END</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f">FLASH_WRP1BR_WRP1B_END_Msk</a></td></tr>
<tr class="separator:ga5e134571f5ceef7888d88a7ee950df9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3903d8ae31585af4d8e0a4a980a53f" id="r_ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff105dfdd73e5a1705a3a52bfe4953" id="r_ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad45500839e6f801c64ee9474e4da33" id="r_gabad45500839e6f801c64ee9474e4da33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">GPIO_MODER_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a></td></tr>
<tr class="separator:gabad45500839e6f801c64ee9474e4da33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21859652224406f970f4c99d5198d16" id="r_gac21859652224406f970f4c99d5198d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">GPIO_MODER_MODE0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:gac21859652224406f970f4c99d5198d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a47a04b8e25a1de3250bd4921eeddc" id="r_gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">GPIO_MODER_MODE0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd114563c35dd9bc117884af80acda8" id="r_gadcd114563c35dd9bc117884af80acda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadcd114563c35dd9bc117884af80acda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d7601c96266dc29ab8d67804154b3f" id="r_ga30d7601c96266dc29ab8d67804154b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:ga30d7601c96266dc29ab8d67804154b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d7c80c5afbf9bf5aada55d91d59ecb" id="r_ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">GPIO_MODER_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a></td></tr>
<tr class="separator:ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd2690fbea56b2d7dd8af222370cc95" id="r_gabdd2690fbea56b2d7dd8af222370cc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">GPIO_MODER_MODE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:gabdd2690fbea56b2d7dd8af222370cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a240f6f0b335fe9595019531b4607b9" id="r_ga1a240f6f0b335fe9595019531b4607b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">GPIO_MODER_MODE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:ga1a240f6f0b335fe9595019531b4607b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6405d97990f322ac711f5d50d69c41f" id="r_gaf6405d97990f322ac711f5d50d69c41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf6405d97990f322ac711f5d50d69c41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a188e7809bffb5a963302debcc602bf" id="r_ga7a188e7809bffb5a963302debcc602bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:ga7a188e7809bffb5a963302debcc602bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90970df916fe323664322ecbe516993d" id="r_ga90970df916fe323664322ecbe516993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">GPIO_MODER_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a></td></tr>
<tr class="separator:ga90970df916fe323664322ecbe516993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a90c798fa54047f30b83f3eec1821b" id="r_ga66a90c798fa54047f30b83f3eec1821b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">GPIO_MODER_MODE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:ga66a90c798fa54047f30b83f3eec1821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae88847b33d3c78142f99e5d1753451e" id="r_gaae88847b33d3c78142f99e5d1753451e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">GPIO_MODER_MODE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:gaae88847b33d3c78142f99e5d1753451e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d6572d265c72f92e2005c141202422" id="r_gaf3d6572d265c72f92e2005c141202422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3d6572d265c72f92e2005c141202422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eaea23a16c4fb39e27d295ce0e5b94" id="r_gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9062e2f2d10271c05e5f963be522db96" id="r_ga9062e2f2d10271c05e5f963be522db96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">GPIO_MODER_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a></td></tr>
<tr class="separator:ga9062e2f2d10271c05e5f963be522db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f28256ab03cf88ed6e2fce3a2a70d" id="r_ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">GPIO_MODER_MODE3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99db34fd563915c2fc4eb16ef2505c98" id="r_ga99db34fd563915c2fc4eb16ef2505c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">GPIO_MODER_MODE3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:ga99db34fd563915c2fc4eb16ef2505c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14bbd003834724332b11c3a33eba1a6" id="r_gab14bbd003834724332b11c3a33eba1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab14bbd003834724332b11c3a33eba1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b416b464e6bcd73aa11bf0ef734b47" id="r_gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11faa17747d422f5d88ced879e09bb6" id="r_gae11faa17747d422f5d88ced879e09bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">GPIO_MODER_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a></td></tr>
<tr class="separator:gae11faa17747d422f5d88ced879e09bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2336f60fe03642339cbfd4e994812875" id="r_ga2336f60fe03642339cbfd4e994812875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">GPIO_MODER_MODE4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:ga2336f60fe03642339cbfd4e994812875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae946375c36dfb3b3669864ee62002e62" id="r_gae946375c36dfb3b3669864ee62002e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">GPIO_MODER_MODE4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:gae946375c36dfb3b3669864ee62002e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db08d5515fb6203ea8c2cf83d5ccd9" id="r_gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecdacbc580acb1d0045366bab0605a3" id="r_ga5ecdacbc580acb1d0045366bab0605a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:ga5ecdacbc580acb1d0045366bab0605a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40ba8ed0964516f512bb55a7783425" id="r_ga1b40ba8ed0964516f512bb55a7783425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">GPIO_MODER_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a></td></tr>
<tr class="separator:ga1b40ba8ed0964516f512bb55a7783425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fbe729f8b1780ef0a6a24ce46a5dc9" id="r_gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">GPIO_MODER_MODE5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fd33570c7059e94708cb99a1d88e55" id="r_ga85fd33570c7059e94708cb99a1d88e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">GPIO_MODER_MODE5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:ga85fd33570c7059e94708cb99a1d88e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1605f3cdb581e59663fd9fb0bab17d74" id="r_ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923f7562b497aa9e864872e6314aec8b" id="r_ga923f7562b497aa9e864872e6314aec8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:ga923f7562b497aa9e864872e6314aec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09b263a1b49cc5db86e5e6fe5d0d59c" id="r_gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">GPIO_MODER_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a></td></tr>
<tr class="separator:gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe86e9e52f1ba692d5ea66c2e43678" id="r_gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">GPIO_MODER_MODE6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef7f24d9e982418baef863fbe1ffe5f" id="r_ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">GPIO_MODER_MODE6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7bb459725ad9a92adb58341f64c5db" id="r_gabd7bb459725ad9a92adb58341f64c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gabd7bb459725ad9a92adb58341f64c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395417bce21078a26c0930132c9853ee" id="r_ga395417bce21078a26c0930132c9853ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:ga395417bce21078a26c0930132c9853ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff70c209574ca7023aa0a853a341e2b" id="r_gafff70c209574ca7023aa0a853a341e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">GPIO_MODER_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a></td></tr>
<tr class="separator:gafff70c209574ca7023aa0a853a341e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77ebcfb844a2b8893641ee9de058178" id="r_gac77ebcfb844a2b8893641ee9de058178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">GPIO_MODER_MODE7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:gac77ebcfb844a2b8893641ee9de058178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f64e364157865520082d72aa98ab0ee" id="r_ga1f64e364157865520082d72aa98ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">GPIO_MODER_MODE7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:ga1f64e364157865520082d72aa98ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962ec8cd96b449ed7cc142b491db4e0c" id="r_ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7b281c031a88069e827a6ac710e0c5" id="r_gabe7b281c031a88069e827a6ac710e0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:gabe7b281c031a88069e827a6ac710e0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7027e90da284883872b827f78fbc26" id="r_ga1d7027e90da284883872b827f78fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">GPIO_MODER_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a></td></tr>
<tr class="separator:ga1d7027e90da284883872b827f78fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1715680209944bc7593cedf31f491b" id="r_gaac1715680209944bc7593cedf31f491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">GPIO_MODER_MODE8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:gaac1715680209944bc7593cedf31f491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3197ca6a90d936e5a564d377bd4126fd" id="r_ga3197ca6a90d936e5a564d377bd4126fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">GPIO_MODER_MODE8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:ga3197ca6a90d936e5a564d377bd4126fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1093b1b58d8a8b51f204fc78239cbbb0" id="r_ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acba3f02fb730df350c2d938792fd74" id="r_ga0acba3f02fb730df350c2d938792fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga0acba3f02fb730df350c2d938792fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81e4a6121d0fe0ee5bc3fbe0f245572" id="r_gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">GPIO_MODER_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a></td></tr>
<tr class="separator:gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659899030e816750c2e4ecbf4250cc91" id="r_ga659899030e816750c2e4ecbf4250cc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">GPIO_MODER_MODE9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga659899030e816750c2e4ecbf4250cc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a408c473d172282468a1fccad482bb" id="r_ga15a408c473d172282468a1fccad482bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">GPIO_MODER_MODE9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga15a408c473d172282468a1fccad482bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034f78f504f81a1ed9a3d457792f4197" id="r_ga034f78f504f81a1ed9a3d457792f4197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga034f78f504f81a1ed9a3d457792f4197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0dafc52e2eb8562733153c8658e8f4" id="r_gadc0dafc52e2eb8562733153c8658e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:gadc0dafc52e2eb8562733153c8658e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10461308203bd8e510c3205e6a499c20" id="r_ga10461308203bd8e510c3205e6a499c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">GPIO_MODER_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a></td></tr>
<tr class="separator:ga10461308203bd8e510c3205e6a499c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa2a41e913180598b59b20ffafc4a47" id="r_ga7aa2a41e913180598b59b20ffafc4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">GPIO_MODER_MODE10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:ga7aa2a41e913180598b59b20ffafc4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59d8ec1da352c55b9cb65b751f193e1" id="r_gad59d8ec1da352c55b9cb65b751f193e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">GPIO_MODER_MODE10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:gad59d8ec1da352c55b9cb65b751f193e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c361d8935e5c043775a1dbf77b4530" id="r_gaf3c361d8935e5c043775a1dbf77b4530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf3c361d8935e5c043775a1dbf77b4530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313382ddc024a2cde3a1a3bb6ff1fc4d" id="r_ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d968b108aa28b20cd40a7746004d2c" id="r_gad4d968b108aa28b20cd40a7746004d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">GPIO_MODER_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a></td></tr>
<tr class="separator:gad4d968b108aa28b20cd40a7746004d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb4ecb54a0dc7f304007367e112725d" id="r_gadeb4ecb54a0dc7f304007367e112725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">GPIO_MODER_MODE11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:gadeb4ecb54a0dc7f304007367e112725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7b954225f0a664d602cba0ed1e03d4" id="r_ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">GPIO_MODER_MODE11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8967fa759f57e187e4b87b9723a12e05" id="r_ga8967fa759f57e187e4b87b9723a12e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8967fa759f57e187e4b87b9723a12e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bab0d5ff031fcff49dedb0c36073008" id="r_ga2bab0d5ff031fcff49dedb0c36073008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga2bab0d5ff031fcff49dedb0c36073008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09cecc889ead7bc7a079d4889da0578" id="r_gac09cecc889ead7bc7a079d4889da0578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">GPIO_MODER_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a></td></tr>
<tr class="separator:gac09cecc889ead7bc7a079d4889da0578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc7e3ea6e86a627d7697dafbb7feab6" id="r_ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">GPIO_MODER_MODE12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2313be3f7d3fb0f2203456beaa4efe" id="r_ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">GPIO_MODER_MODE12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4895814d5aa1829b1abfbd2d4df8b66" id="r_gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c48c21d983bab6115b056239d84217" id="r_ga02c48c21d983bab6115b056239d84217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:ga02c48c21d983bab6115b056239d84217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38e8e70d58b97d462d45e6e116115be" id="r_gaf38e8e70d58b97d462d45e6e116115be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">GPIO_MODER_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a></td></tr>
<tr class="separator:gaf38e8e70d58b97d462d45e6e116115be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575519f151a9dda7c8e24d7c9e625b0f" id="r_ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">GPIO_MODER_MODE13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93a355f773bc67b68b0a665c5a15136" id="r_gad93a355f773bc67b68b0a665c5a15136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">GPIO_MODER_MODE13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:gad93a355f773bc67b68b0a665c5a15136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23c1a3d555305265fe00c4a2f25d705" id="r_gab23c1a3d555305265fe00c4a2f25d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab23c1a3d555305265fe00c4a2f25d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee9ecd8c12612d429efa6b2694b8a25" id="r_ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67512a90147ccad6991e5b16821811" id="r_ga1e67512a90147ccad6991e5b16821811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">GPIO_MODER_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a></td></tr>
<tr class="separator:ga1e67512a90147ccad6991e5b16821811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa664199b48953065ec3b16e7de90d9b" id="r_gaaa664199b48953065ec3b16e7de90d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">GPIO_MODER_MODE14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:gaaa664199b48953065ec3b16e7de90d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8638837bc4e6d69cd7635296a51730" id="r_ga1e8638837bc4e6d69cd7635296a51730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">GPIO_MODER_MODE14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:ga1e8638837bc4e6d69cd7635296a51730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040b83bff88d237d447bfe658913f2e7" id="r_ga040b83bff88d237d447bfe658913f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga040b83bff88d237d447bfe658913f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdbb728d5db2fb68bbedd6e4374827b" id="r_gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8027405e42e74b5065861c067e0b9f77" id="r_ga8027405e42e74b5065861c067e0b9f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">GPIO_MODER_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a></td></tr>
<tr class="separator:ga8027405e42e74b5065861c067e0b9f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9ec013afbf2e01286ca61726e92332" id="r_gace9ec013afbf2e01286ca61726e92332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">GPIO_MODER_MODE15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gace9ec013afbf2e01286ca61726e92332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7055ea8ec31fe604f1b5f04e2b194c4" id="r_gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">GPIO_MODER_MODE15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d59a7c3218b146d61516cabb81588d1" id="r_ga1d59a7c3218b146d61516cabb81588d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1d59a7c3218b146d61516cabb81588d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbf22f662367e7f4033c6ef85f69162" id="r_ga1dbf22f662367e7f4033c6ef85f69162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>)</td></tr>
<tr class="separator:ga1dbf22f662367e7f4033c6ef85f69162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aebd85688999595239036bd63eac4a3" id="r_ga2aebd85688999595239036bd63eac4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">GPIO_OTYPER_OT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a></td></tr>
<tr class="separator:ga2aebd85688999595239036bd63eac4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592defc7541ea5c2463d0a5c9566a337" id="r_ga592defc7541ea5c2463d0a5c9566a337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga592defc7541ea5c2463d0a5c9566a337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6d2752a99a69a1ed6fde751477f65e" id="r_ga2d6d2752a99a69a1ed6fde751477f65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>)</td></tr>
<tr class="separator:ga2d6d2752a99a69a1ed6fde751477f65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2e6db60417e319c9a8de701ab4d93d" id="r_ga3c2e6db60417e319c9a8de701ab4d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">GPIO_OTYPER_OT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a></td></tr>
<tr class="separator:ga3c2e6db60417e319c9a8de701ab4d93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a3f4f3a5a9a13e74861ada55fe8373" id="r_gac3a3f4f3a5a9a13e74861ada55fe8373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac3a3f4f3a5a9a13e74861ada55fe8373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c1021a385b3e3ad84b5c3f55dcd2bd" id="r_ga90c1021a385b3e3ad84b5c3f55dcd2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>)</td></tr>
<tr class="separator:ga90c1021a385b3e3ad84b5c3f55dcd2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478c1782217eec4b8d09fcc930a55c1" id="r_ga5478c1782217eec4b8d09fcc930a55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">GPIO_OTYPER_OT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a></td></tr>
<tr class="separator:ga5478c1782217eec4b8d09fcc930a55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad678ac2b9b55a718f1e81237ee4a5b30" id="r_gad678ac2b9b55a718f1e81237ee4a5b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad678ac2b9b55a718f1e81237ee4a5b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac467eaf271fc0abc674a0f1657b754b9" id="r_gac467eaf271fc0abc674a0f1657b754b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>)</td></tr>
<tr class="separator:gac467eaf271fc0abc674a0f1657b754b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cbd557435c2173e390b534cc6a893b" id="r_ga52cbd557435c2173e390b534cc6a893b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">GPIO_OTYPER_OT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a></td></tr>
<tr class="separator:ga52cbd557435c2173e390b534cc6a893b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9104ccbb9f57282217df7a4af2fa149" id="r_gaa9104ccbb9f57282217df7a4af2fa149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa9104ccbb9f57282217df7a4af2fa149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab826bfea8ea3e5500900e31d24603a3f" id="r_gab826bfea8ea3e5500900e31d24603a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>)</td></tr>
<tr class="separator:gab826bfea8ea3e5500900e31d24603a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd72ae7a6ef61cb01d7b31e7ac3f02f" id="r_gaedd72ae7a6ef61cb01d7b31e7ac3f02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">GPIO_OTYPER_OT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a></td></tr>
<tr class="separator:gaedd72ae7a6ef61cb01d7b31e7ac3f02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcd8be7000a751ac97b432e6f8febcd" id="r_gaffcd8be7000a751ac97b432e6f8febcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaffcd8be7000a751ac97b432e6f8febcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41f6d81f21b5d4c984d318c3d5ea5fc" id="r_gaa41f6d81f21b5d4c984d318c3d5ea5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>)</td></tr>
<tr class="separator:gaa41f6d81f21b5d4c984d318c3d5ea5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa602db904a1c4ac0bfe2f57e044f03" id="r_gabfa602db904a1c4ac0bfe2f57e044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">GPIO_OTYPER_OT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a></td></tr>
<tr class="separator:gabfa602db904a1c4ac0bfe2f57e044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5673f4acd1ca97723538455ce2ad8fa5" id="r_ga5673f4acd1ca97723538455ce2ad8fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5673f4acd1ca97723538455ce2ad8fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04845f8e00f58279129c9d7cbc40340" id="r_gaf04845f8e00f58279129c9d7cbc40340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>)</td></tr>
<tr class="separator:gaf04845f8e00f58279129c9d7cbc40340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872f2008be45e90a2663c31f5e3858ee" id="r_ga872f2008be45e90a2663c31f5e3858ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">GPIO_OTYPER_OT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a></td></tr>
<tr class="separator:ga872f2008be45e90a2663c31f5e3858ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5567f31bc7165b0a55e42a392306faf5" id="r_ga5567f31bc7165b0a55e42a392306faf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5567f31bc7165b0a55e42a392306faf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4371991d169bbce9043ef03eebc3e7" id="r_ga1c4371991d169bbce9043ef03eebc3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>)</td></tr>
<tr class="separator:ga1c4371991d169bbce9043ef03eebc3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac22a8999bf349459af4bd58fe319d03" id="r_gaac22a8999bf349459af4bd58fe319d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">GPIO_OTYPER_OT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a></td></tr>
<tr class="separator:gaac22a8999bf349459af4bd58fe319d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df4811f95aae5d25c63d1e6645914e4" id="r_ga2df4811f95aae5d25c63d1e6645914e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2df4811f95aae5d25c63d1e6645914e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88986ea0ef6829d98ea063355ed574bd" id="r_ga88986ea0ef6829d98ea063355ed574bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>)</td></tr>
<tr class="separator:ga88986ea0ef6829d98ea063355ed574bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b89d7c4cc8986895b4e4cbc8455f912" id="r_ga1b89d7c4cc8986895b4e4cbc8455f912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">GPIO_OTYPER_OT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a></td></tr>
<tr class="separator:ga1b89d7c4cc8986895b4e4cbc8455f912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a517c02253d8081d006ba12b939ddb7" id="r_ga9a517c02253d8081d006ba12b939ddb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9a517c02253d8081d006ba12b939ddb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23374263ed146dfa55de5e09a9984520" id="r_ga23374263ed146dfa55de5e09a9984520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>)</td></tr>
<tr class="separator:ga23374263ed146dfa55de5e09a9984520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53d4f666ee3410123ab941ee29fc886" id="r_gae53d4f666ee3410123ab941ee29fc886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">GPIO_OTYPER_OT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a></td></tr>
<tr class="separator:gae53d4f666ee3410123ab941ee29fc886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae2d866e0737d3b40919d877a321dbe" id="r_ga8ae2d866e0737d3b40919d877a321dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8ae2d866e0737d3b40919d877a321dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108993b457894e46ee48421cf847d6b6" id="r_ga108993b457894e46ee48421cf847d6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>)</td></tr>
<tr class="separator:ga108993b457894e46ee48421cf847d6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc9516ce236e7d3429066b16a7dfa9a" id="r_ga6bc9516ce236e7d3429066b16a7dfa9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">GPIO_OTYPER_OT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a></td></tr>
<tr class="separator:ga6bc9516ce236e7d3429066b16a7dfa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72764b8f1eaca4407ddce7f3313d045d" id="r_ga72764b8f1eaca4407ddce7f3313d045d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga72764b8f1eaca4407ddce7f3313d045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f833cf9e36cd48b282a838ee5d4d269" id="r_ga0f833cf9e36cd48b282a838ee5d4d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>)</td></tr>
<tr class="separator:ga0f833cf9e36cd48b282a838ee5d4d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d842d0b79b54cd990a819197a0ecc6f" id="r_ga9d842d0b79b54cd990a819197a0ecc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">GPIO_OTYPER_OT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a></td></tr>
<tr class="separator:ga9d842d0b79b54cd990a819197a0ecc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbdcf0cf8146de12cb5ff36c6cbdc35" id="r_ga9cbdcf0cf8146de12cb5ff36c6cbdc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9cbdcf0cf8146de12cb5ff36c6cbdc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac138e0a10703e6da87ff724a9e8314e6" id="r_gac138e0a10703e6da87ff724a9e8314e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>)</td></tr>
<tr class="separator:gac138e0a10703e6da87ff724a9e8314e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab821f1edc7c879a34e51d85be89927" id="r_ga6ab821f1edc7c879a34e51d85be89927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">GPIO_OTYPER_OT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a></td></tr>
<tr class="separator:ga6ab821f1edc7c879a34e51d85be89927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fc93b49714517d14b95c51496f4dde" id="r_ga25fc93b49714517d14b95c51496f4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga25fc93b49714517d14b95c51496f4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc65a535136ed14fbaba9d5557d766a9" id="r_gacc65a535136ed14fbaba9d5557d766a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>)</td></tr>
<tr class="separator:gacc65a535136ed14fbaba9d5557d766a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f78f6726211e6183ec7fcd3a40d2a8" id="r_ga84f78f6726211e6183ec7fcd3a40d2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">GPIO_OTYPER_OT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a></td></tr>
<tr class="separator:ga84f78f6726211e6183ec7fcd3a40d2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed656d73e74d6e4dc451d61cdd4529f9" id="r_gaed656d73e74d6e4dc451d61cdd4529f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaed656d73e74d6e4dc451d61cdd4529f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a50883c2c1f5f71ffed16b182b4690" id="r_gaf7a50883c2c1f5f71ffed16b182b4690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>)</td></tr>
<tr class="separator:gaf7a50883c2c1f5f71ffed16b182b4690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1323319e1db0678046b6f77c45bfee8b" id="r_ga1323319e1db0678046b6f77c45bfee8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">GPIO_OTYPER_OT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a></td></tr>
<tr class="separator:ga1323319e1db0678046b6f77c45bfee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efa1dc79a92b77579d2fd7fe2612c1b" id="r_ga5efa1dc79a92b77579d2fd7fe2612c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5efa1dc79a92b77579d2fd7fe2612c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5d4eaffe4617f72cc460127fc20cf5" id="r_gafe5d4eaffe4617f72cc460127fc20cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>)</td></tr>
<tr class="separator:gafe5d4eaffe4617f72cc460127fc20cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c309a7ab680e01fcb7d001ea0a98c70" id="r_ga2c309a7ab680e01fcb7d001ea0a98c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">GPIO_OTYPER_OT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a></td></tr>
<tr class="separator:ga2c309a7ab680e01fcb7d001ea0a98c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129f816361ac723f130c2757ab606de2" id="r_ga129f816361ac723f130c2757ab606de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga129f816361ac723f130c2757ab606de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab411afa3d01185fcac7de1834855b03b" id="r_gab411afa3d01185fcac7de1834855b03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gab411afa3d01185fcac7de1834855b03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d567c6d24df0adb6402498fd5eb582" id="r_ga25d567c6d24df0adb6402498fd5eb582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">GPIO_OSPEEDR_OSPEED0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a></td></tr>
<tr class="separator:ga25d567c6d24df0adb6402498fd5eb582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae999b23bc1e7f750599e3919db67bba7" id="r_gae999b23bc1e7f750599e3919db67bba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">GPIO_OSPEEDR_OSPEED0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gae999b23bc1e7f750599e3919db67bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa211d91a2e8fa199d4d1c64e20c2283c" id="r_gaa211d91a2e8fa199d4d1c64e20c2283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">GPIO_OSPEEDR_OSPEED0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gaa211d91a2e8fa199d4d1c64e20c2283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253e839d2f456baf264cc3639876b25" id="r_ga8253e839d2f456baf264cc3639876b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8253e839d2f456baf264cc3639876b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788188c5bf4669f2b316aa0c6b723e9e" id="r_ga788188c5bf4669f2b316aa0c6b723e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga788188c5bf4669f2b316aa0c6b723e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8996628496af3a04fb060e7be6b4af6" id="r_gab8996628496af3a04fb060e7be6b4af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">GPIO_OSPEEDR_OSPEED1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a></td></tr>
<tr class="separator:gab8996628496af3a04fb060e7be6b4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08097ab565c4771df00762e15e93642c" id="r_ga08097ab565c4771df00762e15e93642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">GPIO_OSPEEDR_OSPEED1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga08097ab565c4771df00762e15e93642c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb2eaafcac4ea42ea17c030512fd59d" id="r_ga0cb2eaafcac4ea42ea17c030512fd59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">GPIO_OSPEEDR_OSPEED1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga0cb2eaafcac4ea42ea17c030512fd59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc5a8e431eddf53ff110e3cabcf84a9" id="r_gafcc5a8e431eddf53ff110e3cabcf84a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcc5a8e431eddf53ff110e3cabcf84a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a287b69df598692ea5425ac903ee934" id="r_ga5a287b69df598692ea5425ac903ee934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga5a287b69df598692ea5425ac903ee934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c3e1150ff05598e93fdee8dd68936e" id="r_ga00c3e1150ff05598e93fdee8dd68936e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">GPIO_OSPEEDR_OSPEED2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a></td></tr>
<tr class="separator:ga00c3e1150ff05598e93fdee8dd68936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e96818c186656af3af439dcfa16528b" id="r_ga8e96818c186656af3af439dcfa16528b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">GPIO_OSPEEDR_OSPEED2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga8e96818c186656af3af439dcfa16528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2548db9b2371c3502f92f75566344141" id="r_ga2548db9b2371c3502f92f75566344141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">GPIO_OSPEEDR_OSPEED2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga2548db9b2371c3502f92f75566344141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5205a128da01cee0bf8911e6deeba3" id="r_ga2b5205a128da01cee0bf8911e6deeba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2b5205a128da01cee0bf8911e6deeba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1932d5de59094f3b77d1c38c3363e022" id="r_ga1932d5de59094f3b77d1c38c3363e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:ga1932d5de59094f3b77d1c38c3363e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a77f985b46c258894f35dd089b0d20" id="r_ga70a77f985b46c258894f35dd089b0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">GPIO_OSPEEDR_OSPEED3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a></td></tr>
<tr class="separator:ga70a77f985b46c258894f35dd089b0d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d54448afbd578a80e745bf88141f15" id="r_gaa2d54448afbd578a80e745bf88141f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">GPIO_OSPEEDR_OSPEED3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gaa2d54448afbd578a80e745bf88141f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7445a434c85d73f0343f07e4b1abd2e" id="r_gaa7445a434c85d73f0343f07e4b1abd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">GPIO_OSPEEDR_OSPEED3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gaa7445a434c85d73f0343f07e4b1abd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8965c0a99fbe9052bf008a4da714b84b" id="r_ga8965c0a99fbe9052bf008a4da714b84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8965c0a99fbe9052bf008a4da714b84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91182962d406df7459584b8cb9646e9e" id="r_ga91182962d406df7459584b8cb9646e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:ga91182962d406df7459584b8cb9646e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7462b3a8eac83a6190a9d4ed94733" id="r_ga44b7462b3a8eac83a6190a9d4ed94733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">GPIO_OSPEEDR_OSPEED4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a></td></tr>
<tr class="separator:ga44b7462b3a8eac83a6190a9d4ed94733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc92d4bc48eb29f15eeda3b4f2b7729" id="r_ga7bc92d4bc48eb29f15eeda3b4f2b7729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">GPIO_OSPEEDR_OSPEED4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:ga7bc92d4bc48eb29f15eeda3b4f2b7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1074b9afc9555d005eed1283990ee2e" id="r_gaa1074b9afc9555d005eed1283990ee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">GPIO_OSPEEDR_OSPEED4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:gaa1074b9afc9555d005eed1283990ee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbca74e2ddaa85108e7326cd681c345" id="r_ga3dbca74e2ddaa85108e7326cd681c345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3dbca74e2ddaa85108e7326cd681c345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe5071dcf994ca5836756cd44c7df76" id="r_ga9fe5071dcf994ca5836756cd44c7df76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga9fe5071dcf994ca5836756cd44c7df76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a76e505a04bac8df5b801bc759d9cf" id="r_ga39a76e505a04bac8df5b801bc759d9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">GPIO_OSPEEDR_OSPEED5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a></td></tr>
<tr class="separator:ga39a76e505a04bac8df5b801bc759d9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51db6938ff53112b1546ea2955c6bec8" id="r_ga51db6938ff53112b1546ea2955c6bec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">GPIO_OSPEEDR_OSPEED5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga51db6938ff53112b1546ea2955c6bec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33507bcb6d4a5f11748cd0f81483e900" id="r_ga33507bcb6d4a5f11748cd0f81483e900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">GPIO_OSPEEDR_OSPEED5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga33507bcb6d4a5f11748cd0f81483e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2559ea5b8212d7799d95c5a67593826" id="r_gaa2559ea5b8212d7799d95c5a67593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2559ea5b8212d7799d95c5a67593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f07ebb84c0aa6967ca9057d75f3d5cc" id="r_ga1f07ebb84c0aa6967ca9057d75f3d5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:ga1f07ebb84c0aa6967ca9057d75f3d5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220c76017b851a0861252cdc19e5ad8e" id="r_ga220c76017b851a0861252cdc19e5ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">GPIO_OSPEEDR_OSPEED6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a></td></tr>
<tr class="separator:ga220c76017b851a0861252cdc19e5ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28c483d24d4f8aefdf89578af2a66a5" id="r_gab28c483d24d4f8aefdf89578af2a66a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">GPIO_OSPEEDR_OSPEED6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:gab28c483d24d4f8aefdf89578af2a66a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d7d80ccb16466efc06dc08334539fe" id="r_gaa2d7d80ccb16466efc06dc08334539fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">GPIO_OSPEEDR_OSPEED6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:gaa2d7d80ccb16466efc06dc08334539fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1d68c48b823f2ddcbc19f9472b71e0" id="r_ga0e1d68c48b823f2ddcbc19f9472b71e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0e1d68c48b823f2ddcbc19f9472b71e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238b715009a8081e4299a04464f8fba" id="r_gab238b715009a8081e4299a04464f8fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:gab238b715009a8081e4299a04464f8fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada868726c50880ee3f5e3cf35bf7be07" id="r_gada868726c50880ee3f5e3cf35bf7be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">GPIO_OSPEEDR_OSPEED7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a></td></tr>
<tr class="separator:gada868726c50880ee3f5e3cf35bf7be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241f032a5afcf9fbaf7a03ca6756dae3" id="r_ga241f032a5afcf9fbaf7a03ca6756dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">GPIO_OSPEEDR_OSPEED7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga241f032a5afcf9fbaf7a03ca6756dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55510fcf6f51a1badbd0507b0174ca82" id="r_ga55510fcf6f51a1badbd0507b0174ca82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">GPIO_OSPEEDR_OSPEED7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga55510fcf6f51a1badbd0507b0174ca82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752447edb6283f5ab3639ea160311702" id="r_ga752447edb6283f5ab3639ea160311702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga752447edb6283f5ab3639ea160311702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b220cadf1c6f35a7a5ee9141b353361" id="r_ga1b220cadf1c6f35a7a5ee9141b353361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga1b220cadf1c6f35a7a5ee9141b353361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fc91b25c5e9b44cb2c5281e430b530" id="r_ga48fc91b25c5e9b44cb2c5281e430b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">GPIO_OSPEEDR_OSPEED8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a></td></tr>
<tr class="separator:ga48fc91b25c5e9b44cb2c5281e430b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cc347eada649f592544fe46a60d61f" id="r_gaf9cc347eada649f592544fe46a60d61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">GPIO_OSPEEDR_OSPEED8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:gaf9cc347eada649f592544fe46a60d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001e0393d3563dce9de7822581d99f74" id="r_ga001e0393d3563dce9de7822581d99f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">GPIO_OSPEEDR_OSPEED8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga001e0393d3563dce9de7822581d99f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c5c757f8ec338edbbf08bf5d8d68c5" id="r_ga05c5c757f8ec338edbbf08bf5d8d68c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga05c5c757f8ec338edbbf08bf5d8d68c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf713561b3fe73574b8566e54dbb7da" id="r_gaaaf713561b3fe73574b8566e54dbb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:gaaaf713561b3fe73574b8566e54dbb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18d29dd7797e82889241af2394d9bac" id="r_gaa18d29dd7797e82889241af2394d9bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">GPIO_OSPEEDR_OSPEED9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a></td></tr>
<tr class="separator:gaa18d29dd7797e82889241af2394d9bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3d503027ce61ba59f5362579c8c75" id="r_ga79c3d503027ce61ba59f5362579c8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">GPIO_OSPEEDR_OSPEED9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga79c3d503027ce61ba59f5362579c8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf1f4b8620e0003ea2ee281c4d1a86e" id="r_ga8cf1f4b8620e0003ea2ee281c4d1a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">GPIO_OSPEEDR_OSPEED9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga8cf1f4b8620e0003ea2ee281c4d1a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbf963f1c171fe8902f5b81b6e45e6e" id="r_ga4fbf963f1c171fe8902f5b81b6e45e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4fbf963f1c171fe8902f5b81b6e45e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa2187e9c9634216889077d878c85ae" id="r_ga7aa2187e9c9634216889077d878c85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:ga7aa2187e9c9634216889077d878c85ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d96748028e1d2c05fb5a12d6ec6148" id="r_gaa0d96748028e1d2c05fb5a12d6ec6148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">GPIO_OSPEEDR_OSPEED10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a></td></tr>
<tr class="separator:gaa0d96748028e1d2c05fb5a12d6ec6148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4af74162b730df90c198dd5375c93db" id="r_gae4af74162b730df90c198dd5375c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">GPIO_OSPEEDR_OSPEED10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:gae4af74162b730df90c198dd5375c93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42c58e1c4f708bb1702b980d7335481" id="r_gac42c58e1c4f708bb1702b980d7335481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">GPIO_OSPEEDR_OSPEED10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:gac42c58e1c4f708bb1702b980d7335481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab897b530b59c6f2f54305fb9db56fa9d" id="r_gab897b530b59c6f2f54305fb9db56fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab897b530b59c6f2f54305fb9db56fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4df43b3ca66616ef75c75d828031f" id="r_gaffc4df43b3ca66616ef75c75d828031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gaffc4df43b3ca66616ef75c75d828031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fee4a9fee0076207522f7b05d3e7b" id="r_gae71fee4a9fee0076207522f7b05d3e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">GPIO_OSPEEDR_OSPEED11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a></td></tr>
<tr class="separator:gae71fee4a9fee0076207522f7b05d3e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1765e06791c8f44a8ab2771ce6e3e0" id="r_gaac1765e06791c8f44a8ab2771ce6e3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">GPIO_OSPEEDR_OSPEED11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gaac1765e06791c8f44a8ab2771ce6e3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48d309936025096bfc6cb30fa37464c" id="r_gad48d309936025096bfc6cb30fa37464c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">GPIO_OSPEEDR_OSPEED11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gad48d309936025096bfc6cb30fa37464c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7326dbd78a260f065b3df743fbea3054" id="r_ga7326dbd78a260f065b3df743fbea3054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7326dbd78a260f065b3df743fbea3054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941e03858f17e677f54ee229faacdeaa" id="r_ga941e03858f17e677f54ee229faacdeaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga941e03858f17e677f54ee229faacdeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c0b6ceee5147b85871df78f1b7ae38" id="r_ga91c0b6ceee5147b85871df78f1b7ae38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">GPIO_OSPEEDR_OSPEED12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a></td></tr>
<tr class="separator:ga91c0b6ceee5147b85871df78f1b7ae38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227ef84ae7d0d0ed7f2e01c26804ad0b" id="r_ga227ef84ae7d0d0ed7f2e01c26804ad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">GPIO_OSPEEDR_OSPEED12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga227ef84ae7d0d0ed7f2e01c26804ad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e694529900596202d4cdd7ba188427" id="r_ga42e694529900596202d4cdd7ba188427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">GPIO_OSPEEDR_OSPEED12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga42e694529900596202d4cdd7ba188427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8362c7b2a216297bbf58ea02b3df434d" id="r_ga8362c7b2a216297bbf58ea02b3df434d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8362c7b2a216297bbf58ea02b3df434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087816fdc310c1d74fa885b608c620c9" id="r_ga087816fdc310c1d74fa885b608c620c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:ga087816fdc310c1d74fa885b608c620c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec7c4b2c0464c31b94d819b458294bc" id="r_gabec7c4b2c0464c31b94d819b458294bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">GPIO_OSPEEDR_OSPEED13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a></td></tr>
<tr class="separator:gabec7c4b2c0464c31b94d819b458294bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d214e42ae822601fe8469c5310337d" id="r_ga27d214e42ae822601fe8469c5310337d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">GPIO_OSPEEDR_OSPEED13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:ga27d214e42ae822601fe8469c5310337d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ce26af8af11b3592c5e70fddf24a1a" id="r_gad2ce26af8af11b3592c5e70fddf24a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">GPIO_OSPEEDR_OSPEED13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:gad2ce26af8af11b3592c5e70fddf24a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542445998ee4d4e0a1ecc80f96415769" id="r_ga542445998ee4d4e0a1ecc80f96415769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga542445998ee4d4e0a1ecc80f96415769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb875fe73210c3a4e1c269e030a357b" id="r_ga8fb875fe73210c3a4e1c269e030a357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga8fb875fe73210c3a4e1c269e030a357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27efa359dedf4559a0cae3b4ccbb866" id="r_gaa27efa359dedf4559a0cae3b4ccbb866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">GPIO_OSPEEDR_OSPEED14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a></td></tr>
<tr class="separator:gaa27efa359dedf4559a0cae3b4ccbb866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32f167e31bfe8d231d99369cad3a932" id="r_gaf32f167e31bfe8d231d99369cad3a932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">GPIO_OSPEEDR_OSPEED14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:gaf32f167e31bfe8d231d99369cad3a932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7a469a29270897c6a7f44e94fca1f2" id="r_ga2e7a469a29270897c6a7f44e94fca1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">GPIO_OSPEEDR_OSPEED14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga2e7a469a29270897c6a7f44e94fca1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e98a82b548dbb52cb0d16d6c9b68da9" id="r_ga0e98a82b548dbb52cb0d16d6c9b68da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga0e98a82b548dbb52cb0d16d6c9b68da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c126130830699c993c2d790c31f5e6" id="r_ga45c126130830699c993c2d790c31f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:ga45c126130830699c993c2d790c31f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62066038e31f29b2d96a9c9756b47007" id="r_ga62066038e31f29b2d96a9c9756b47007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">GPIO_OSPEEDR_OSPEED15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a></td></tr>
<tr class="separator:ga62066038e31f29b2d96a9c9756b47007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4114c96c51d3cee45535ff5265b47b2" id="r_gaf4114c96c51d3cee45535ff5265b47b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">GPIO_OSPEEDR_OSPEED15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:gaf4114c96c51d3cee45535ff5265b47b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01afd6d3720d359e6b8c76d03e6c5eb9" id="r_ga01afd6d3720d359e6b8c76d03e6c5eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">GPIO_OSPEEDR_OSPEED15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:ga01afd6d3720d359e6b8c76d03e6c5eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada27513a02562dc3e44c361eb96d8d60" id="r_gada27513a02562dc3e44c361eb96d8d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada27513a02562dc3e44c361eb96d8d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0be0e927e30b38360486e4d57854c20" id="r_gaa0be0e927e30b38360486e4d57854c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:gaa0be0e927e30b38360486e4d57854c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757af1d9f0ba5f4ed76320b6932e3741" id="r_ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a></td></tr>
<tr class="separator:ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb6eae6b933d78446834bf320cc235" id="r_ga7ecb6eae6b933d78446834bf320cc235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga7ecb6eae6b933d78446834bf320cc235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8177954b7806374d1cbba3bbbfe034" id="r_ga9d8177954b7806374d1cbba3bbbfe034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga9d8177954b7806374d1cbba3bbbfe034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc73dd62120c9617e25ccbf4b038991" id="r_ga2dc73dd62120c9617e25ccbf4b038991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2dc73dd62120c9617e25ccbf4b038991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac529eb9b34ed26a9fb436c230cbad882" id="r_gac529eb9b34ed26a9fb436c230cbad882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gac529eb9b34ed26a9fb436c230cbad882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da0bf95f1973c18a4a4b7c0aa3d1404" id="r_ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a></td></tr>
<tr class="separator:ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6512d7fee2b400279ebd0843a5e481c" id="r_gaf6512d7fee2b400279ebd0843a5e481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gaf6512d7fee2b400279ebd0843a5e481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb010cc75a60effd883969c35611f5c8" id="r_gadb010cc75a60effd883969c35611f5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gadb010cc75a60effd883969c35611f5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586d58e70155a838a7607fa1d209e367" id="r_ga586d58e70155a838a7607fa1d209e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga586d58e70155a838a7607fa1d209e367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71a5ea0b0b124a1af187ef2160b412a" id="r_gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8cc32256e605234ec8bfba9ebbe2d2" id="r_ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a></td></tr>
<tr class="separator:ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044bf572e114a7746127135a3f38caef" id="r_ga044bf572e114a7746127135a3f38caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga044bf572e114a7746127135a3f38caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06efd822240e0026cb83e661b88a9e3c" id="r_ga06efd822240e0026cb83e661b88a9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga06efd822240e0026cb83e661b88a9e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16874909048265725250c4d8b3d1fe16" id="r_ga16874909048265725250c4d8b3d1fe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga16874909048265725250c4d8b3d1fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbaf3b066dac1e0986a5b68ce30b0d3" id="r_ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6217b6d33bf54771323d7f55e6fa9c" id="r_ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a></td></tr>
<tr class="separator:ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f885f83700f6710d75e8a23135e4449" id="r_ga1f885f83700f6710d75e8a23135e4449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga1f885f83700f6710d75e8a23135e4449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713dc2ffd7e76239f05399299043538a" id="r_ga713dc2ffd7e76239f05399299043538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga713dc2ffd7e76239f05399299043538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa6624f76681ba96183f8ea998da581" id="r_gaffa6624f76681ba96183f8ea998da581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaffa6624f76681ba96183f8ea998da581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0de7c586465d6dfb0e50d1194271cf" id="r_ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02aa5885737e111d98770d67b858d8e" id="r_gaf02aa5885737e111d98770d67b858d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a></td></tr>
<tr class="separator:gaf02aa5885737e111d98770d67b858d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25af0133be08cc46bd64d19913f090c" id="r_gaa25af0133be08cc46bd64d19913f090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gaa25af0133be08cc46bd64d19913f090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699c89b1b15ad635a1a1109cbe2963e" id="r_gac699c89b1b15ad635a1a1109cbe2963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gac699c89b1b15ad635a1a1109cbe2963e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c1aea5321b3308171bc9b813fccf02" id="r_ga17c1aea5321b3308171bc9b813fccf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga17c1aea5321b3308171bc9b813fccf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8d52990a63a4185d8185d3100222" id="r_ga2dca8d52990a63a4185d8185d3100222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga2dca8d52990a63a4185d8185d3100222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe54b8696e32251e874a821819d7c94d" id="r_gabe54b8696e32251e874a821819d7c94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a></td></tr>
<tr class="separator:gabe54b8696e32251e874a821819d7c94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e7a8da20fb184d4bca472726c98058" id="r_ga31e7a8da20fb184d4bca472726c98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga31e7a8da20fb184d4bca472726c98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3f4ba96ad50d3d5230fa8fb89f637d" id="r_ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cfdcc6b1779a517c19516429c6666b" id="r_gac5cfdcc6b1779a517c19516429c6666b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac5cfdcc6b1779a517c19516429c6666b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841c8e128f84ac7451f431d24a222072" id="r_ga841c8e128f84ac7451f431d24a222072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga841c8e128f84ac7451f431d24a222072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d8b944af9bb59f52c2fd46559abdb" id="r_gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a></td></tr>
<tr class="separator:gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa2ea03e1632d3dfe812911bfd97f0b" id="r_ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d490177e16ae30cd5264012feaa87" id="r_ga3b5d490177e16ae30cd5264012feaa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga3b5d490177e16ae30cd5264012feaa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de6729553a81ba44a7d1b93378d9536" id="r_ga3de6729553a81ba44a7d1b93378d9536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3de6729553a81ba44a7d1b93378d9536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268436f429d673b3b39ea443656997ad" id="r_ga268436f429d673b3b39ea443656997ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:ga268436f429d673b3b39ea443656997ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18557333a95ca1a26bcd1d7f9fe207be" id="r_ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a></td></tr>
<tr class="separator:ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2954be6ab54a7d922b2d0f9e5d173f4" id="r_gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb959dd401c4890303c5c7fd962bcc08" id="r_gabb959dd401c4890303c5c7fd962bcc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gabb959dd401c4890303c5c7fd962bcc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b1f4d9f5e3bedd3c6af387409e5eba" id="r_ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750db53344fb2cc3fb432ff0d7faa85c" id="r_ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e71b61abf42a76033e458460793f940" id="r_ga0e71b61abf42a76033e458460793f940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a></td></tr>
<tr class="separator:ga0e71b61abf42a76033e458460793f940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430de706497b304d9821b50b3a51ac49" id="r_ga430de706497b304d9821b50b3a51ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga430de706497b304d9821b50b3a51ac49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a687c70a3cd5ef5ccef3a13e431b89" id="r_gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e83ee550967747ec5a38f064031b3e" id="r_gab0e83ee550967747ec5a38f064031b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0e83ee550967747ec5a38f064031b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60c0e898107eed9a832cc445d00e8f8" id="r_gae60c0e898107eed9a832cc445d00e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:gae60c0e898107eed9a832cc445d00e8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7ece6fe1df8b61fd7f11f6751693a9" id="r_ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a></td></tr>
<tr class="separator:ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6a86ea34af6c236caa23893d34e6d2" id="r_ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fb1faf433996b633d49c8307ce9bb2" id="r_ga07fb1faf433996b633d49c8307ce9bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga07fb1faf433996b633d49c8307ce9bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ff590a0540fab5751f0f0b36ea3ac8" id="r_ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f8b1bfa375b95aa586d4e657d810c1" id="r_ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1c72b27ac3f18d6e8c7b366416ba6" id="r_ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a></td></tr>
<tr class="separator:ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc18b0db03b06216a30e15bb08c81f" id="r_ga71dc18b0db03b06216a30e15bb08c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga71dc18b0db03b06216a30e15bb08c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955fdb4da04d3702e3566d5068d9fd0a" id="r_ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55094695264b5c3342f623dec206815" id="r_gab55094695264b5c3342f623dec206815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab55094695264b5c3342f623dec206815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f388b7d8039e4b3d8dd573bc8f429" id="r_gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85596aa60b034d0de6ecb98f94a8d036" id="r_ga85596aa60b034d0de6ecb98f94a8d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a></td></tr>
<tr class="separator:ga85596aa60b034d0de6ecb98f94a8d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acc6eda43958a03426815a0db4a494b" id="r_ga5acc6eda43958a03426815a0db4a494b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga5acc6eda43958a03426815a0db4a494b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2666e7ba5f50abf8502ba8e0f0f57430" id="r_ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f7ab8ad7a8ac91e877e24f8119a783" id="r_gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a14d0a21b413ff9c5ff1efdec903bc" id="r_ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834911368392a16ff6b7e051a7e7ae9c" id="r_ga834911368392a16ff6b7e051a7e7ae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a></td></tr>
<tr class="separator:ga834911368392a16ff6b7e051a7e7ae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac3dea5943de3917f93772936539e74" id="r_gabac3dea5943de3917f93772936539e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:gabac3dea5943de3917f93772936539e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f8b6c555a779ed1bef06e7ab1a0600" id="r_ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb87a27f5193bc33e7b553faa006086b" id="r_gadb87a27f5193bc33e7b553faa006086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gadb87a27f5193bc33e7b553faa006086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebe9101a2f2de81d563e9e982c186cd" id="r_gadebe9101a2f2de81d563e9e982c186cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gadebe9101a2f2de81d563e9e982c186cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746478979825dcad6323b002906581b9" id="r_ga746478979825dcad6323b002906581b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a></td></tr>
<tr class="separator:ga746478979825dcad6323b002906581b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f37903148418084e6059041ac2d3c8" id="r_gab4f37903148418084e6059041ac2d3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gab4f37903148418084e6059041ac2d3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dd950825a4c5bb9e89e44f4398f050" id="r_gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4405ac26d78b02793fc695d410bd7b88" id="r_ga4405ac26d78b02793fc695d410bd7b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga4405ac26d78b02793fc695d410bd7b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0dc8ebc4e7c81e65265cae3b23aa4" id="r_gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398c010d45105e8e37b1995430a52a94" id="r_ga398c010d45105e8e37b1995430a52a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a></td></tr>
<tr class="separator:ga398c010d45105e8e37b1995430a52a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2312d606bfcd3b62e9885d7d7b316b39" id="r_ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f904affe99bf7a5045c1c3704d1146" id="r_ga88f904affe99bf7a5045c1c3704d1146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga88f904affe99bf7a5045c1c3704d1146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9596e5ba318ea6eb9d0de839e5125f7e" id="r_ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63e9b1d8c9e5f92cbb3f8ad67304f67" id="r_gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5cdc50a6f6ee671aa1ac39c9048241" id="r_gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a></td></tr>
<tr class="separator:gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39538a30aef08d4bbf9ce88ee22d1b46" id="r_ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24352127803f5fbe718ff22e7a1062b4" id="r_ga24352127803f5fbe718ff22e7a1062b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga24352127803f5fbe718ff22e7a1062b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1069cfa20fb4680057c8f9b91826ebe1" id="r_ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe6424f42570902856737fb45f7d321" id="r_ga8fe6424f42570902856737fb45f7d321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>)</td></tr>
<tr class="separator:ga8fe6424f42570902856737fb45f7d321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aa379a4bcfe84ae33383d689373096" id="r_ga64aa379a4bcfe84ae33383d689373096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a></td></tr>
<tr class="separator:ga64aa379a4bcfe84ae33383d689373096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38320698cffb50138c8438a860030cb9" id="r_ga38320698cffb50138c8438a860030cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38320698cffb50138c8438a860030cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00dbb77370754ad461600ed3cf418dba" id="r_ga00dbb77370754ad461600ed3cf418dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>)</td></tr>
<tr class="separator:ga00dbb77370754ad461600ed3cf418dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e44bbc1d39579b027765f259dc897ea" id="r_ga2e44bbc1d39579b027765f259dc897ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a></td></tr>
<tr class="separator:ga2e44bbc1d39579b027765f259dc897ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1720532896734b3e5ffaccd76834fdef" id="r_ga1720532896734b3e5ffaccd76834fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1720532896734b3e5ffaccd76834fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48dad5247c404dda274ab5e5fde340" id="r_ga1b48dad5247c404dda274ab5e5fde340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>)</td></tr>
<tr class="separator:ga1b48dad5247c404dda274ab5e5fde340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b06b287f35a0b048d8f5fbe4a06a9c" id="r_gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a></td></tr>
<tr class="separator:gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ea4291861a56bb8901653b2c148ccd" id="r_gac9ea4291861a56bb8901653b2c148ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac9ea4291861a56bb8901653b2c148ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca640e7db8f27244ae9515a58910ae3" id="r_ga2ca640e7db8f27244ae9515a58910ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>)</td></tr>
<tr class="separator:ga2ca640e7db8f27244ae9515a58910ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c3adefa4cafaf0455139b4e80b70eb" id="r_gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a></td></tr>
<tr class="separator:gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acb4b4ccaae63ec98c19fbe056c74ae" id="r_ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d6c2b8346744bc456ea65d4365c207" id="r_gaa1d6c2b8346744bc456ea65d4365c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>)</td></tr>
<tr class="separator:gaa1d6c2b8346744bc456ea65d4365c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7454dab87916ca6076b287a21c2e4cd7" id="r_ga7454dab87916ca6076b287a21c2e4cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a></td></tr>
<tr class="separator:ga7454dab87916ca6076b287a21c2e4cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45f4603706510827aa92d39fd4bb45" id="r_ga4f45f4603706510827aa92d39fd4bb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4f45f4603706510827aa92d39fd4bb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b44907427286bcb72189dbef6fc0148" id="r_ga8b44907427286bcb72189dbef6fc0148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>)</td></tr>
<tr class="separator:ga8b44907427286bcb72189dbef6fc0148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfa2ff564030d912ce8f327850a3bf" id="r_ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a></td></tr>
<tr class="separator:ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6ccece5d47d40c929af5cf9973203" id="r_gafbd6ccece5d47d40c929af5cf9973203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafbd6ccece5d47d40c929af5cf9973203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb18ccf8bb22161f83ad929a18d4c4aa" id="r_gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>)</td></tr>
<tr class="separator:gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac933b9235cae5f9fccbd2fc41f9a2dc4" id="r_gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a></td></tr>
<tr class="separator:gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23669c60b1baa1d95dac788cff2a0eb8" id="r_ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c9835db5c12b661eae0c5a0a69af5a" id="r_ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>)</td></tr>
<tr class="separator:ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ce75fcb48ac0db30f99ba312e8538a" id="r_ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a></td></tr>
<tr class="separator:ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba7afe6abb55e6a80fb0ace5d46c883" id="r_gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a268c98dea54059f48bbda7edd8e74" id="r_ga08a268c98dea54059f48bbda7edd8e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>)</td></tr>
<tr class="separator:ga08a268c98dea54059f48bbda7edd8e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa193633720d142ceca6c6b27c4e87f02" id="r_gaa193633720d142ceca6c6b27c4e87f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a></td></tr>
<tr class="separator:gaa193633720d142ceca6c6b27c4e87f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46ff99f2017c2a5eeab2fdeebfb1012" id="r_gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dad9a902a8200c53d60ba02de858315" id="r_ga4dad9a902a8200c53d60ba02de858315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>)</td></tr>
<tr class="separator:ga4dad9a902a8200c53d60ba02de858315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888325b6581f9ae181f3e4fe904b0c44" id="r_ga888325b6581f9ae181f3e4fe904b0c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a></td></tr>
<tr class="separator:ga888325b6581f9ae181f3e4fe904b0c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6842601dbe73734e8058a6858fa7078" id="r_gaf6842601dbe73734e8058a6858fa7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf6842601dbe73734e8058a6858fa7078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d3d411ebb4a1009e148df02d2ac54" id="r_gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>)</td></tr>
<tr class="separator:gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd53d2742d0ace30b835bd0f44f5ebf" id="r_ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a></td></tr>
<tr class="separator:ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117cc21fe4de69983c2444c7f8587687" id="r_ga117cc21fe4de69983c2444c7f8587687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga117cc21fe4de69983c2444c7f8587687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad068577edb9af03083fcd0f4de0f8758" id="r_gad068577edb9af03083fcd0f4de0f8758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>)</td></tr>
<tr class="separator:gad068577edb9af03083fcd0f4de0f8758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5e087b267f95733cc4328522b7890d" id="r_gade5e087b267f95733cc4328522b7890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a></td></tr>
<tr class="separator:gade5e087b267f95733cc4328522b7890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8d6bc8dd7654ccb18d936a3efe79f" id="r_ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a2965de2040e7c131ca5ab24a6724c" id="r_ga04a2965de2040e7c131ca5ab24a6724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>)</td></tr>
<tr class="separator:ga04a2965de2040e7c131ca5ab24a6724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33564d1679db8201389f806595d000d9" id="r_ga33564d1679db8201389f806595d000d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a></td></tr>
<tr class="separator:ga33564d1679db8201389f806595d000d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada649f077b81777a8ba7ae97160e9fe4" id="r_gada649f077b81777a8ba7ae97160e9fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gada649f077b81777a8ba7ae97160e9fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38255de273b95c94e29c1bdaa637579e" id="r_ga38255de273b95c94e29c1bdaa637579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>)</td></tr>
<tr class="separator:ga38255de273b95c94e29c1bdaa637579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e0ce0fca46443e3cbaf887a3a35713" id="r_ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a></td></tr>
<tr class="separator:ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0921a37817bff3c30f5e4c019b6a4084" id="r_ga0921a37817bff3c30f5e4c019b6a4084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0921a37817bff3c30f5e4c019b6a4084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba67a5c308fb3b335dcd8979625b1b3" id="r_gacba67a5c308fb3b335dcd8979625b1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>)</td></tr>
<tr class="separator:gacba67a5c308fb3b335dcd8979625b1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac716fc8a3853431b69697ea5ee0aa8d2" id="r_gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a></td></tr>
<tr class="separator:gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631021cf3bab4864fdc505ceee8a6c4f" id="r_ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c156b5eb9356ecd1ba66c96864d5a5" id="r_ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>)</td></tr>
<tr class="separator:ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c80e97c41b8143cf299c078459ea4" id="r_gae72c80e97c41b8143cf299c078459ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a></td></tr>
<tr class="separator:gae72c80e97c41b8143cf299c078459ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6bff88e55b2428269c90ebde121d31" id="r_gade6bff88e55b2428269c90ebde121d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade6bff88e55b2428269c90ebde121d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c08637123e42a30fbf4e9e49feb650f" id="r_ga5c08637123e42a30fbf4e9e49feb650f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>)</td></tr>
<tr class="separator:ga5c08637123e42a30fbf4e9e49feb650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7937b0a505e771361804a211c7656f" id="r_ga7e7937b0a505e771361804a211c7656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a></td></tr>
<tr class="separator:ga7e7937b0a505e771361804a211c7656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dfdab58aa53c6790eb545f50f92722" id="r_ga60dfdab58aa53c6790eb545f50f92722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga60dfdab58aa53c6790eb545f50f92722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284902fc92059f740dc599945071d767" id="r_ga284902fc92059f740dc599945071d767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>)</td></tr>
<tr class="separator:ga284902fc92059f740dc599945071d767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104dff849ee2c6a0b58777a336912583" id="r_ga104dff849ee2c6a0b58777a336912583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a></td></tr>
<tr class="separator:ga104dff849ee2c6a0b58777a336912583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea388b190f9040a9657d9b395471596" id="r_ga9ea388b190f9040a9657d9b395471596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9ea388b190f9040a9657d9b395471596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7c3794b7948875eea27a4b09bac063" id="r_ga7b7c3794b7948875eea27a4b09bac063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>)</td></tr>
<tr class="separator:ga7b7c3794b7948875eea27a4b09bac063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3ff4b6fa52aac52991053b26d8dd80" id="r_gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a></td></tr>
<tr class="separator:gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4ae35ae856330bc937251fd9ccf01c" id="r_ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3312000af1016c233b04590b8c054c" id="r_ga6b3312000af1016c233b04590b8c054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>)</td></tr>
<tr class="separator:ga6b3312000af1016c233b04590b8c054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5790d50582befba7f91037df94b159" id="r_gaba5790d50582befba7f91037df94b159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a></td></tr>
<tr class="separator:gaba5790d50582befba7f91037df94b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e0a70767add938306339ea3f3c8df5" id="r_ga91e0a70767add938306339ea3f3c8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91e0a70767add938306339ea3f3c8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27b415dc46e3832b021eb0d697f1b13" id="r_gab27b415dc46e3832b021eb0d697f1b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>)</td></tr>
<tr class="separator:gab27b415dc46e3832b021eb0d697f1b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd275e221a79cf7a3ac0c98ee15af3c5" id="r_gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a></td></tr>
<tr class="separator:gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7f2c3690272b52bde0c22223d39dff" id="r_gada7f2c3690272b52bde0c22223d39dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gada7f2c3690272b52bde0c22223d39dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c4cdcbeb559b2f990a237b4765631" id="r_ga530c4cdcbeb559b2f990a237b4765631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>)</td></tr>
<tr class="separator:ga530c4cdcbeb559b2f990a237b4765631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046ad484b858f3c49eb0449f45e3af5" id="r_ga4046ad484b858f3c49eb0449f45e3af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a></td></tr>
<tr class="separator:ga4046ad484b858f3c49eb0449f45e3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaffa5b5eec9c90b552ebef5fc13828a" id="r_gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965661d93777219b16fee1d210831622" id="r_ga965661d93777219b16fee1d210831622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>)</td></tr>
<tr class="separator:ga965661d93777219b16fee1d210831622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34550e0c5098cf24a2ab86e2ecc67c14" id="r_ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a></td></tr>
<tr class="separator:ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bf70d7723a8e809a7ec2baba5583b1" id="r_ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad697f4e743a67aad8ad37560a176ed25" id="r_gad697f4e743a67aad8ad37560a176ed25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>)</td></tr>
<tr class="separator:gad697f4e743a67aad8ad37560a176ed25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7559603648f95b76d128f0a637675c" id="r_gaba7559603648f95b76d128f0a637675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a></td></tr>
<tr class="separator:gaba7559603648f95b76d128f0a637675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52cedd015ac8e511f7f2cdda0e6c4ca" id="r_gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad5442c3f20d25fdb0b24d78d1eab5b" id="r_gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>)</td></tr>
<tr class="separator:gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a61ea7de95ccdcb674e8b972969a1f" id="r_ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a></td></tr>
<tr class="separator:ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b713787d20ffacdc2c2b4f6fe05e4e" id="r_ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871215a04902f7abbc8e4753aa523d87" id="r_ga871215a04902f7abbc8e4753aa523d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>)</td></tr>
<tr class="separator:ga871215a04902f7abbc8e4753aa523d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bfdb1e3526890736b0c1238adda99c" id="r_gaa3bfdb1e3526890736b0c1238adda99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a></td></tr>
<tr class="separator:gaa3bfdb1e3526890736b0c1238adda99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f67a9087ba57c2144a8a19d597bf5" id="r_gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e3aca353a76254fd8d02debede2fae" id="r_gad5e3aca353a76254fd8d02debede2fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>)</td></tr>
<tr class="separator:gad5e3aca353a76254fd8d02debede2fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c6ba137db2753434a1253e111ff6a2" id="r_gac5c6ba137db2753434a1253e111ff6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a></td></tr>
<tr class="separator:gac5c6ba137db2753434a1253e111ff6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f6824376eb5f7f0185580a780d5ecf" id="r_gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5432eff2238e4c6adf1f5c5cda9a797d" id="r_ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>)</td></tr>
<tr class="separator:ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7e487eb914e276c92534eab7b1efdc" id="r_ga5e7e487eb914e276c92534eab7b1efdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a></td></tr>
<tr class="separator:ga5e7e487eb914e276c92534eab7b1efdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3eca32e4b8eca5b984c371fc118c44" id="r_ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85ad24a6fcfac506e330e0f896b1e23" id="r_gae85ad24a6fcfac506e330e0f896b1e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>)</td></tr>
<tr class="separator:gae85ad24a6fcfac506e330e0f896b1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42a77f0ced79d51a5952d929a7e0528" id="r_gac42a77f0ced79d51a5952d929a7e0528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a></td></tr>
<tr class="separator:gac42a77f0ced79d51a5952d929a7e0528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29598cda6568737ee82992f76d07c45c" id="r_ga29598cda6568737ee82992f76d07c45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29598cda6568737ee82992f76d07c45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93481785eb62b6669b8aceb1907b8e13" id="r_ga93481785eb62b6669b8aceb1907b8e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>)</td></tr>
<tr class="separator:ga93481785eb62b6669b8aceb1907b8e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582584ba2995b3b9993728b02a98f2c1" id="r_ga582584ba2995b3b9993728b02a98f2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a></td></tr>
<tr class="separator:ga582584ba2995b3b9993728b02a98f2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd02d3bb351676e31027d8bad0c8eb70" id="r_gafd02d3bb351676e31027d8bad0c8eb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gafd02d3bb351676e31027d8bad0c8eb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028b3836cb425dab56d38dd1df17062" id="r_gaf028b3836cb425dab56d38dd1df17062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>)</td></tr>
<tr class="separator:gaf028b3836cb425dab56d38dd1df17062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2ec83ded91512630244d2d1e1c300b" id="r_ga6c2ec83ded91512630244d2d1e1c300b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a></td></tr>
<tr class="separator:ga6c2ec83ded91512630244d2d1e1c300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bac5a39dda0f70c8fb9de38450eb21" id="r_gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a07f39cf1e55d17f56df37cd875288" id="r_ga26a07f39cf1e55d17f56df37cd875288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>)</td></tr>
<tr class="separator:ga26a07f39cf1e55d17f56df37cd875288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e411f3d6f91e5218dc9ca1b6739f053" id="r_ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a></td></tr>
<tr class="separator:ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409d8650af1aa0e1958cc1ed2f96acda" id="r_ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758aadb3c036759a162542216f98fcbc" id="r_ga758aadb3c036759a162542216f98fcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>)</td></tr>
<tr class="separator:ga758aadb3c036759a162542216f98fcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d" id="r_ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a></td></tr>
<tr class="separator:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7457f610b20ffdd73c97d90724ed4d4e" id="r_ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875bc62855425da548fa2f68d3be0f49" id="r_ga875bc62855425da548fa2f68d3be0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>)</td></tr>
<tr class="separator:ga875bc62855425da548fa2f68d3be0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51" id="r_ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a></td></tr>
<tr class="separator:ga316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1acce0c96a515284b6f8bd12b8436" id="r_ga3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d718587115b4b07190c9ade21789ac" id="r_gaf0d718587115b4b07190c9ade21789ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>)</td></tr>
<tr class="separator:gaf0d718587115b4b07190c9ade21789ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb" id="r_gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a></td></tr>
<tr class="separator:gacc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0837604e1baac4b8b86fc3e660b17ad" id="r_gac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8114b4db83d01096d0337750d3099" id="r_gab8d8114b4db83d01096d0337750d3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>)</td></tr>
<tr class="separator:gab8d8114b4db83d01096d0337750d3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f" id="r_ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a></td></tr>
<tr class="separator:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421b6676ce8b2865cbb6e15fc45d495" id="r_gae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331d270ba3fe6bad1f3353ed09194bf" id="r_ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>)</td></tr>
<tr class="separator:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75" id="r_ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a></td></tr>
<tr class="separator:ga692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686100d76807920229b49d233cbd96d" id="r_gad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad686100d76807920229b49d233cbd96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f44e296cddc2c4099ab7e7e9b11d8" id="r_ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>)</td></tr>
<tr class="separator:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b" id="r_ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a></td></tr>
<tr class="separator:ga5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4268de41bba2e411879d3fa900af7" id="r_ga91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga91f4268de41bba2e411879d3fa900af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d6a22635cfd41987e341af34b87a63" id="r_gab8d6a22635cfd41987e341af34b87a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>)</td></tr>
<tr class="separator:gab8d6a22635cfd41987e341af34b87a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929" id="r_ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a></td></tr>
<tr class="separator:ga69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1dd4ddac06be768bb7727bcb657081" id="r_ga6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b08b445669748e8fadbcb0d2481e6" id="r_ga635b08b445669748e8fadbcb0d2481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>)</td></tr>
<tr class="separator:ga635b08b445669748e8fadbcb0d2481e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0" id="r_gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a></td></tr>
<tr class="separator:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595b5fd07dcafd23fd6ed6e23cb43b5a" id="r_ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765d016146d30e6112499598959a948a" id="r_ga765d016146d30e6112499598959a948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>)</td></tr>
<tr class="separator:ga765d016146d30e6112499598959a948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f" id="r_ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a></td></tr>
<tr class="separator:ga2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab415c303400428fa585419e57aa2513d" id="r_gab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab415c303400428fa585419e57aa2513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f12d75678bb5d295b8f77d5db15a0" id="r_ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>)</td></tr>
<tr class="separator:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07" id="r_ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a></td></tr>
<tr class="separator:ga49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85195c9fb5642687151366b0f363441" id="r_gaf85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf85195c9fb5642687151366b0f363441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8f9979581623c5ee8a3b16be563cd1" id="r_ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>)</td></tr>
<tr class="separator:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32" id="r_gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a></td></tr>
<tr class="separator:gadbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f79cf6b45de75813ed9d2af64f0d91b" id="r_ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d224601eb9ec2476451efe136693769" id="r_ga5d224601eb9ec2476451efe136693769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>)</td></tr>
<tr class="separator:ga5d224601eb9ec2476451efe136693769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c" id="r_ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a></td></tr>
<tr class="separator:ga71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4302c8e25dd2711d37262b73865f3c19" id="r_ga4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4302c8e25dd2711d37262b73865f3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc01661d2dec2e9dd4b02528e271393" id="r_ga8cc01661d2dec2e9dd4b02528e271393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>)</td></tr>
<tr class="separator:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846" id="r_ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a></td></tr>
<tr class="separator:ga34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe11d923932261f904c089da78e7ebc" id="r_ga5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5fe11d923932261f904c089da78e7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed57c94725261a35387ef04c9675cdbe" id="r_gaed57c94725261a35387ef04c9675cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>)</td></tr>
<tr class="separator:gaed57c94725261a35387ef04c9675cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c" id="r_ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a></td></tr>
<tr class="separator:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86de2a9b2e7394040a65bf114131bc" id="r_ga7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaedec226989e8048f5cbde2de6c1c5" id="r_gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>)</td></tr>
<tr class="separator:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17" id="r_ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a></td></tr>
<tr class="separator:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dccdbf7e8ef41da1b847975cf0eac" id="r_gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40b26153e5c50ae45ebc6deb06cc0fb" id="r_gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>)</td></tr>
<tr class="separator:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80" id="r_gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a></td></tr>
<tr class="separator:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e4440bb44a4ab919e9a0171af788b" id="r_ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca69cbc7e23bf313dda10288ce21f5" id="r_gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>)</td></tr>
<tr class="separator:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf" id="r_ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="separator:ga44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075d239db694cea8f30c70534ddf7be9" id="r_ga075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga075d239db694cea8f30c70534ddf7be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9890be2a151b0b31119eba03b36b9df" id="r_gac9890be2a151b0b31119eba03b36b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>)</td></tr>
<tr class="separator:gac9890be2a151b0b31119eba03b36b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8" id="r_ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="separator:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5825e38ef02071bf0d888ab636d241" id="r_ga2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2c5825e38ef02071bf0d888ab636d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8d1db9b985749bcdcc4f83d80e25b1" id="r_gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>)</td></tr>
<tr class="separator:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a" id="r_ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="separator:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef6b53609ca5d188a6916d8574d6030" id="r_ga1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7045c8361aeed94f72ed591c604d1f1" id="r_gad7045c8361aeed94f72ed591c604d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>)</td></tr>
<tr class="separator:gad7045c8361aeed94f72ed591c604d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9" id="r_gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="separator:gaf256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb" id="r_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94341de3b04731a0df5c530c572dad7f" id="r_ga94341de3b04731a0df5c530c572dad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>)</td></tr>
<tr class="separator:ga94341de3b04731a0df5c530c572dad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0" id="r_gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="separator:gac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa565b7acd495e70be1b68204ef2910db" id="r_gaa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa565b7acd495e70be1b68204ef2910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d366ba8f09d9211e25c5e76b56a91af" id="r_ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>)</td></tr>
<tr class="separator:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d" id="r_ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="separator:ga09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce8dd4c2ed3764a234fc40ad192ae03" id="r_gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354a942cded8f779316613b5a73b71ad" id="r_ga354a942cded8f779316613b5a73b71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>)</td></tr>
<tr class="separator:ga354a942cded8f779316613b5a73b71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce" id="r_ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="separator:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e114c3d131dbb2abc05837b9c20fff" id="r_ga34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b90d1d54ad1a0def096663cfe9cbd74" id="r_ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>)</td></tr>
<tr class="separator:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a" id="r_gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="separator:gaba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc6e8a656a3adbff46f398b5bcb3d4" id="r_gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460b708647c1a9f742c0ff0d5bcb17b" id="r_ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>)</td></tr>
<tr class="separator:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee" id="r_gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="separator:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d98b977fc86581e566299bd363176d" id="r_ga13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga13d98b977fc86581e566299bd363176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa6d3943ec6a8d96dd855f436ab8e19" id="r_ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>)</td></tr>
<tr class="separator:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3" id="r_gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="separator:gaa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968f494c3928ba28bfa7c87da5f2cbaa" id="r_ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f93f6e94ae0d842e5b0cda9ba6a1cd" id="r_gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>)</td></tr>
<tr class="separator:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81" id="r_ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="separator:ga98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b421b338b145649e8937806472a59c6" id="r_ga8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga8b421b338b145649e8937806472a59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f483f67fbc5614c010aa147e9ce6b3f" id="r_ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>)</td></tr>
<tr class="separator:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b" id="r_gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="separator:gacedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f141572b1c065dcabbc7ddfe4092f2" id="r_ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f5ee9aeb2eefb25fd195e472c0de8" id="r_gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>)</td></tr>
<tr class="separator:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958" id="r_ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="separator:ga4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a07a77a4bb0457b13abfee48ed3e39" id="r_ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d000805bb6f4ad68ec73159df771422" id="r_ga7d000805bb6f4ad68ec73159df771422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>)</td></tr>
<tr class="separator:ga7d000805bb6f4ad68ec73159df771422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea" id="r_ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="separator:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6b3f0c1a866cd39319f28cacbb768e" id="r_ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad1816ec382b6ef6e952cef1408933f" id="r_ga1ad1816ec382b6ef6e952cef1408933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>)</td></tr>
<tr class="separator:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf" id="r_ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="separator:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d885f9a72889c6f1070b6da4d4d782" id="r_ga30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c00dff452eea9a285e36a81c5abd79" id="r_gaf8c00dff452eea9a285e36a81c5abd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>)</td></tr>
<tr class="separator:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd" id="r_ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="separator:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc" id="r_ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd" id="r_ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f" id="r_gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7" id="r_ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633" id="r_ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a" id="r_ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3" id="r_ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf" id="r_gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de" id="r_gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf" id="r_ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0" id="r_ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402" id="r_ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df" id="r_ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639" id="r_gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5" id="r_ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2" id="r_ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be" id="r_gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18" id="r_ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144" id="r_ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c" id="r_ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7" id="r_ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4" id="r_gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e" id="r_ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4" id="r_gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859" id="r_gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e" id="r_gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404" id="r_gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42" id="r_ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f" id="r_ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea" id="r_gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348" id="r_ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae" id="r_ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812" id="r_gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216" id="r_ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde" id="r_ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab" id="r_ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e" id="r_ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309" id="r_gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508" id="r_ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11" id="r_ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c" id="r_ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5" id="r_gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9" id="r_ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714" id="r_gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee" id="r_ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3" id="r_ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec" id="r_ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04" id="r_ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d" id="r_ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5" id="r_ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9" id="r_gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60" id="r_gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f" id="r_ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga214860438ba3256833543e2f5018922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594" id="r_ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d64770b98ab6db5eee36068d6e0c45a" id="r_ga3d64770b98ab6db5eee36068d6e0c45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">GPIO_AFRL_AFSEL0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga3d64770b98ab6db5eee36068d6e0c45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf16f4a3f9458d9576accc1695bed4a" id="r_gaabf16f4a3f9458d9576accc1695bed4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">GPIO_AFRL_AFSEL0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:gaabf16f4a3f9458d9576accc1695bed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab872e44f9df01f18e4f78cee45d5cf43" id="r_gab872e44f9df01f18e4f78cee45d5cf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">GPIO_AFRL_AFSEL0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:gab872e44f9df01f18e4f78cee45d5cf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a83a0eb943535ea970419f7bb87fa52" id="r_ga5a83a0eb943535ea970419f7bb87fa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">GPIO_AFRL_AFSEL0_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga5a83a0eb943535ea970419f7bb87fa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a" id="r_ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga313ba8093d5a511430908d9adc90dc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b" id="r_ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:ga5aac45598b88539da585e098fc93d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2" id="r_ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6834a1a64ce4c42bd71cdb0bc685f06" id="r_gae6834a1a64ce4c42bd71cdb0bc685f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">GPIO_AFRL_AFSEL1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gae6834a1a64ce4c42bd71cdb0bc685f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f1e8fe3cf48f2dcdd6cd96c88b5754" id="r_gac4f1e8fe3cf48f2dcdd6cd96c88b5754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">GPIO_AFRL_AFSEL1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gac4f1e8fe3cf48f2dcdd6cd96c88b5754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38c620ad920142f38db8ef78674df56" id="r_gac38c620ad920142f38db8ef78674df56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">GPIO_AFRL_AFSEL1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gac38c620ad920142f38db8ef78674df56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee3c6fd5280247ff5cb1e4c139ab85d" id="r_ga4ee3c6fd5280247ff5cb1e4c139ab85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">GPIO_AFRL_AFSEL1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:ga4ee3c6fd5280247ff5cb1e4c139ab85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b" id="r_gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4" id="r_ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da" id="r_gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566eef02569b14ba89745698e4c7f4cb" id="r_ga566eef02569b14ba89745698e4c7f4cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">GPIO_AFRL_AFSEL2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga566eef02569b14ba89745698e4c7f4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99704f0bd6543a391b934faae9f86c0e" id="r_ga99704f0bd6543a391b934faae9f86c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">GPIO_AFRL_AFSEL2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga99704f0bd6543a391b934faae9f86c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e90655a95edd288bda4552137310e7c" id="r_ga8e90655a95edd288bda4552137310e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">GPIO_AFRL_AFSEL2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga8e90655a95edd288bda4552137310e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2b8fe31b1620d99caaa0d5b00214fc" id="r_ga2a2b8fe31b1620d99caaa0d5b00214fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">GPIO_AFRL_AFSEL2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga2a2b8fe31b1620d99caaa0d5b00214fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4" id="r_ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d" id="r_gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426" id="r_gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0eb39bec095e2b4661141b20c1bd80d" id="r_gaf0eb39bec095e2b4661141b20c1bd80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">GPIO_AFRL_AFSEL3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf0eb39bec095e2b4661141b20c1bd80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97101a6c182091257d9a86f38bbf8015" id="r_ga97101a6c182091257d9a86f38bbf8015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">GPIO_AFRL_AFSEL3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:ga97101a6c182091257d9a86f38bbf8015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97dd08bfd9439ae9a8be2aae31572ab" id="r_gaf97dd08bfd9439ae9a8be2aae31572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">GPIO_AFRL_AFSEL3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf97dd08bfd9439ae9a8be2aae31572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640b17198ae3a4dca834c93941bb459e" id="r_ga640b17198ae3a4dca834c93941bb459e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">GPIO_AFRL_AFSEL3_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:ga640b17198ae3a4dca834c93941bb459e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36" id="r_ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga723fbe4b28093f1837001110d8d44d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a" id="r_ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4" id="r_ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958dcb0150574251c77490397469d443" id="r_ga958dcb0150574251c77490397469d443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">GPIO_AFRL_AFSEL4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga958dcb0150574251c77490397469d443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f30587f699e9b28347b41b1752d846" id="r_ga89f30587f699e9b28347b41b1752d846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">GPIO_AFRL_AFSEL4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga89f30587f699e9b28347b41b1752d846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb379dcb35516d7744e8a7467aa9ddf" id="r_gafeb379dcb35516d7744e8a7467aa9ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">GPIO_AFRL_AFSEL4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:gafeb379dcb35516d7744e8a7467aa9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7a684490eaf01f5e1bd29f89bebfb8" id="r_ga3c7a684490eaf01f5e1bd29f89bebfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">GPIO_AFRL_AFSEL4_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga3c7a684490eaf01f5e1bd29f89bebfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba" id="r_gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf35270d71f53047d2a14d1047478c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051" id="r_gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c" id="r_gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4a0c264295148200fdbea3645efb" id="r_ga4fba4a0c264295148200fdbea3645efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">GPIO_AFRL_AFSEL5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga4fba4a0c264295148200fdbea3645efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532421a6d6665eb9dd82752aa71bda6" id="r_gaf532421a6d6665eb9dd82752aa71bda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">GPIO_AFRL_AFSEL5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:gaf532421a6d6665eb9dd82752aa71bda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600caf3a081a223a0c9bbd22c1d65fd7" id="r_ga600caf3a081a223a0c9bbd22c1d65fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">GPIO_AFRL_AFSEL5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga600caf3a081a223a0c9bbd22c1d65fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf281224f66730f522948ce2f16a9dc" id="r_ga3cf281224f66730f522948ce2f16a9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">GPIO_AFRL_AFSEL5_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga3cf281224f66730f522948ce2f16a9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803" id="r_gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade" id="r_gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gafb4e272e9b14944740fbe643542f0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503" id="r_ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga893c83ab521d1bf15e71b20309d71503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4eb2b4e77d1338ae80e889bb7f98159" id="r_gae4eb2b4e77d1338ae80e889bb7f98159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">GPIO_AFRL_AFSEL6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gae4eb2b4e77d1338ae80e889bb7f98159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ae4b89cf40e01fc3d0c1cca38db1de" id="r_ga87ae4b89cf40e01fc3d0c1cca38db1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">GPIO_AFRL_AFSEL6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:ga87ae4b89cf40e01fc3d0c1cca38db1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace077c57cb72736ef5dca98052403b72" id="r_gace077c57cb72736ef5dca98052403b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">GPIO_AFRL_AFSEL6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gace077c57cb72736ef5dca98052403b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1fee857fd7d1b412ed64b1c6572280" id="r_ga0b1fee857fd7d1b412ed64b1c6572280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">GPIO_AFRL_AFSEL6_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:ga0b1fee857fd7d1b412ed64b1c6572280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2" id="r_ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2836c1149e06b2497f1f53518f1151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0" id="r_gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:gab3248acbb1bea59926db7edb98a245b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11" id="r_ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga0128026ab2c8ed18da456aaf82827e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35641566dd5e2c3483d8ac494ff9e50d" id="r_ga35641566dd5e2c3483d8ac494ff9e50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">GPIO_AFRL_AFSEL7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga35641566dd5e2c3483d8ac494ff9e50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a155fcc736492a694dac6b25c803f85" id="r_ga6a155fcc736492a694dac6b25c803f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">GPIO_AFRL_AFSEL7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga6a155fcc736492a694dac6b25c803f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a4fdc80b155797db598779ae7a242f" id="r_ga31a4fdc80b155797db598779ae7a242f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">GPIO_AFRL_AFSEL7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga31a4fdc80b155797db598779ae7a242f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11328845c720331b1d6a12003b3f4d3" id="r_gac11328845c720331b1d6a12003b3f4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">GPIO_AFRL_AFSEL7_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:gac11328845c720331b1d6a12003b3f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f" id="r_ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2" id="r_ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2" id="r_ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:ga6ed3881740613378329271150088f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cc5ca956395dbb409019f45601727d" id="r_ga72cc5ca956395dbb409019f45601727d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">GPIO_AFRH_AFSEL8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga72cc5ca956395dbb409019f45601727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cb04d03ed3fc80a827dd4fcd092e92" id="r_ga23cb04d03ed3fc80a827dd4fcd092e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">GPIO_AFRH_AFSEL8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga23cb04d03ed3fc80a827dd4fcd092e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d2ccbadd52c0de148593218c735ed3" id="r_gaf0d2ccbadd52c0de148593218c735ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">GPIO_AFRH_AFSEL8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:gaf0d2ccbadd52c0de148593218c735ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9fc9adc13e5e90df54b8885522f98e" id="r_gabd9fc9adc13e5e90df54b8885522f98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">GPIO_AFRH_AFSEL8_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:gabd9fc9adc13e5e90df54b8885522f98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80" id="r_gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71" id="r_gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gafb779906c49372a9c0d7c8eaf7face71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef" id="r_gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f61f3cb607268196179fa0a28b051e" id="r_ga44f61f3cb607268196179fa0a28b051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">GPIO_AFRH_AFSEL9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:ga44f61f3cb607268196179fa0a28b051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6093967302f540000072f05d3e64bf6f" id="r_ga6093967302f540000072f05d3e64bf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">GPIO_AFRH_AFSEL9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:ga6093967302f540000072f05d3e64bf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d91556fe4f170bbd818e6d88f5bc56" id="r_gaa7d91556fe4f170bbd818e6d88f5bc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">GPIO_AFRH_AFSEL9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gaa7d91556fe4f170bbd818e6d88f5bc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68b3750a95f3627dea9867fb5cf4689" id="r_gab68b3750a95f3627dea9867fb5cf4689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">GPIO_AFRH_AFSEL9_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gab68b3750a95f3627dea9867fb5cf4689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07" id="r_ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga334f2ca0e5684d230cb7788969997f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105" id="r_ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:ga33b875b9713ed4640e400fcf126cf105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30" id="r_ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9771de8ec013027f8f26d799e7a3fe" id="r_ga6d9771de8ec013027f8f26d799e7a3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">GPIO_AFRH_AFSEL10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:ga6d9771de8ec013027f8f26d799e7a3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f7170c263301f7b7c55dcdf1acb832" id="r_gad8f7170c263301f7b7c55dcdf1acb832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">GPIO_AFRH_AFSEL10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gad8f7170c263301f7b7c55dcdf1acb832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b280a9f8a751dcb4a27cf2e9a73598" id="r_gaf0b280a9f8a751dcb4a27cf2e9a73598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">GPIO_AFRH_AFSEL10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gaf0b280a9f8a751dcb4a27cf2e9a73598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1431b847bccbc8841d8ab9a6aa36e5" id="r_gacc1431b847bccbc8841d8ab9a6aa36e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">GPIO_AFRH_AFSEL10_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gacc1431b847bccbc8841d8ab9a6aa36e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b" id="r_ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8" id="r_ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa" id="r_ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711beadb293e4ef285bb813b2e9feb6d" id="r_ga711beadb293e4ef285bb813b2e9feb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">GPIO_AFRH_AFSEL11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga711beadb293e4ef285bb813b2e9feb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad64e530b4cf96c745f69ac97d23195" id="r_ga8ad64e530b4cf96c745f69ac97d23195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">GPIO_AFRH_AFSEL11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga8ad64e530b4cf96c745f69ac97d23195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffb839fbc0a35b148f17363553f6647" id="r_ga3ffb839fbc0a35b148f17363553f6647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">GPIO_AFRH_AFSEL11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga3ffb839fbc0a35b148f17363553f6647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570aa5e92e75568945191853f0196321" id="r_ga570aa5e92e75568945191853f0196321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">GPIO_AFRH_AFSEL11_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga570aa5e92e75568945191853f0196321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3" id="r_ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f" id="r_gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gae162137694aa110fb89b9afeea1c648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351" id="r_ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe1b4dcd4e796a2e145df206f35d6ea" id="r_gaffe1b4dcd4e796a2e145df206f35d6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">GPIO_AFRH_AFSEL12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gaffe1b4dcd4e796a2e145df206f35d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5933c2c73fec3d2f3c41d32fb64bfa" id="r_gaac5933c2c73fec3d2f3c41d32fb64bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">GPIO_AFRH_AFSEL12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gaac5933c2c73fec3d2f3c41d32fb64bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed0f0c148e3c52bf041ab53af1d88bf" id="r_ga3ed0f0c148e3c52bf041ab53af1d88bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">GPIO_AFRH_AFSEL12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:ga3ed0f0c148e3c52bf041ab53af1d88bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd6cfac7c23742a6e1fe120adfe3183" id="r_gacbd6cfac7c23742a6e1fe120adfe3183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">GPIO_AFRH_AFSEL12_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gacbd6cfac7c23742a6e1fe120adfe3183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180" id="r_ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65b195db19c1ca62ef95eed10c649180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91" id="r_gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gacc533ac377beb113777896f0deb0ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da" id="r_ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74ce92f856d5f687b069166f211ecaf" id="r_gab74ce92f856d5f687b069166f211ecaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">GPIO_AFRH_AFSEL13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gab74ce92f856d5f687b069166f211ecaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2985f042e79fb320b402a6e1c425f7" id="r_ga1d2985f042e79fb320b402a6e1c425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">GPIO_AFRH_AFSEL13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:ga1d2985f042e79fb320b402a6e1c425f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cb8d2b8ca336c6c169c0e1a07cb2eb" id="r_ga59cb8d2b8ca336c6c169c0e1a07cb2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">GPIO_AFRH_AFSEL13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:ga59cb8d2b8ca336c6c169c0e1a07cb2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ff66c2036fd651e7ae366db237b76c" id="r_gac2ff66c2036fd651e7ae366db237b76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">GPIO_AFRH_AFSEL13_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gac2ff66c2036fd651e7ae366db237b76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942" id="r_ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8" id="r_gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78" id="r_gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5b6ebd9c3a8039b46748dcbd3eda99" id="r_gacf5b6ebd9c3a8039b46748dcbd3eda99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">GPIO_AFRH_AFSEL14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:gacf5b6ebd9c3a8039b46748dcbd3eda99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21985995f6f22d63ba1170ee629bcf02" id="r_ga21985995f6f22d63ba1170ee629bcf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">GPIO_AFRH_AFSEL14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga21985995f6f22d63ba1170ee629bcf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c98e75f198a3d84038029711c3f299f" id="r_ga0c98e75f198a3d84038029711c3f299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">GPIO_AFRH_AFSEL14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga0c98e75f198a3d84038029711c3f299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d1c1c7ac6886975bca9cc8ef57c73d" id="r_ga41d1c1c7ac6886975bca9cc8ef57c73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">GPIO_AFRH_AFSEL14_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga41d1c1c7ac6886975bca9cc8ef57c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46" id="r_ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6" id="r_gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a" id="r_ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841bd65d5afd409fd7f2bf5f1e859348" id="r_ga841bd65d5afd409fd7f2bf5f1e859348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">GPIO_AFRH_AFSEL15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga841bd65d5afd409fd7f2bf5f1e859348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233f1ae0a856a18e7b706093c80a6274" id="r_ga233f1ae0a856a18e7b706093c80a6274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">GPIO_AFRH_AFSEL15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga233f1ae0a856a18e7b706093c80a6274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae51ed82039c62ec075b42a192c861" id="r_gadaae51ed82039c62ec075b42a192c861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">GPIO_AFRH_AFSEL15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:gadaae51ed82039c62ec075b42a192c861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8699f7ff5369b8c20eaa32cfecbe7daf" id="r_ga8699f7ff5369b8c20eaa32cfecbe7daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">GPIO_AFRH_AFSEL15_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga8699f7ff5369b8c20eaa32cfecbe7daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4adfe8c79c3cf7e0fb7e8714ae15adf" id="r_gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8094099cbec15df24976405da11376f" id="r_gab8094099cbec15df24976405da11376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>)</td></tr>
<tr class="separator:gab8094099cbec15df24976405da11376f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc" id="r_gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a></td></tr>
<tr class="separator:gad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483e475a913145601000fc57ef63afcd" id="r_ga483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga483e475a913145601000fc57ef63afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad742debac1d7e18afd61fda41eda1454" id="r_gad742debac1d7e18afd61fda41eda1454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>)</td></tr>
<tr class="separator:gad742debac1d7e18afd61fda41eda1454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645" id="r_ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a></td></tr>
<tr class="separator:ga68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb13164bb973d1a4591ca626903e66b7" id="r_gadb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadb13164bb973d1a4591ca626903e66b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9b343fe4038316557b5665ad90895" id="r_ga91d9b343fe4038316557b5665ad90895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>)</td></tr>
<tr class="separator:ga91d9b343fe4038316557b5665ad90895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09" id="r_gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a></td></tr>
<tr class="separator:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac814288cc968b01d3e7ee1b6d340a8dd" id="r_gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b86cdd805087a6aa27886a1c8f3f64" id="r_ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>)</td></tr>
<tr class="separator:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c" id="r_ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a></td></tr>
<tr class="separator:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f7fabe9e3187ac070c2ed6e4ae7725" id="r_gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84709afb9f2b311db9916987f5b62803" id="r_ga84709afb9f2b311db9916987f5b62803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>)</td></tr>
<tr class="separator:ga84709afb9f2b311db9916987f5b62803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a" id="r_ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a></td></tr>
<tr class="separator:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24f01f67db366ff6adf86f5f940669" id="r_ga6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6b24f01f67db366ff6adf86f5f940669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fd21ca329283e8f79675f8195d6a7e" id="r_ga50fd21ca329283e8f79675f8195d6a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>)</td></tr>
<tr class="separator:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b" id="r_ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a></td></tr>
<tr class="separator:ga6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e8aaa7e05c2f824d6fc1ae83f04913" id="r_ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f8525d511f39db8b6ac9efbae9ecc" id="r_gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>)</td></tr>
<tr class="separator:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a" id="r_gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a></td></tr>
<tr class="separator:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321d9cc2bc9fd4601694780ac4fcc7f6" id="r_ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40c636136e51fffad265559938cb9f0" id="r_gae40c636136e51fffad265559938cb9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>)</td></tr>
<tr class="separator:gae40c636136e51fffad265559938cb9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4" id="r_ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a></td></tr>
<tr class="separator:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45a746e5bb2a1c132093a2844d22683" id="r_gaf45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf45a746e5bb2a1c132093a2844d22683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cd1191844e03a1aa271bd08e608e77" id="r_gab9cd1191844e03a1aa271bd08e608e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>)</td></tr>
<tr class="separator:gab9cd1191844e03a1aa271bd08e608e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e" id="r_gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a></td></tr>
<tr class="separator:gae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae3878f9088d349453430a79e26810" id="r_ga84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga84ae3878f9088d349453430a79e26810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621db455e4164529a8e632bb413055d" id="r_ga0621db455e4164529a8e632bb413055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>)</td></tr>
<tr class="separator:ga0621db455e4164529a8e632bb413055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58" id="r_ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a></td></tr>
<tr class="separator:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c89c18c00e1747d1392245f4fdeb19" id="r_ga08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079add3e90617726dd8748c74abaf023" id="r_ga079add3e90617726dd8748c74abaf023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>)</td></tr>
<tr class="separator:ga079add3e90617726dd8748c74abaf023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31" id="r_ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a></td></tr>
<tr class="separator:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a92027f04f25fd1b7ec7ad660052b42" id="r_ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2be9a16fb6670ebb3492795bf6866a" id="r_gaad2be9a16fb6670ebb3492795bf6866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>)</td></tr>
<tr class="separator:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294" id="r_gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a></td></tr>
<tr class="separator:gac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372754b6a71cbf3d09b959b2eef5fa7f" id="r_ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3507b082d551500536f8c0c3929dca" id="r_gaed3507b082d551500536f8c0c3929dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>)</td></tr>
<tr class="separator:gaed3507b082d551500536f8c0c3929dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e" id="r_ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a></td></tr>
<tr class="separator:ga443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd4f25b9a855fb50ddc394a2384ccf2" id="r_ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53217d2a5609f35d6b029a5e1eaf2e5f" id="r_ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>)</td></tr>
<tr class="separator:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc" id="r_ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a></td></tr>
<tr class="separator:ga41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e2ac4dac68a55a7c574736a2964312" id="r_ga10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga10e2ac4dac68a55a7c574736a2964312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239abb28695da394a23f119ddd5aa724" id="r_ga239abb28695da394a23f119ddd5aa724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>)</td></tr>
<tr class="separator:ga239abb28695da394a23f119ddd5aa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713" id="r_ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a></td></tr>
<tr class="separator:ga4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d13b2c8e758203e32008267734f961f" id="r_ga7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7d13b2c8e758203e32008267734f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032413396d570a1f3041385e84ab009e" id="r_ga032413396d570a1f3041385e84ab009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>)</td></tr>
<tr class="separator:ga032413396d570a1f3041385e84ab009e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df" id="r_gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a></td></tr>
<tr class="separator:gab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14" id="r_ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986" id="r_ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262" id="r_ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5709c819485012d8a25da27532ca5682" id="r_ga5709c819485012d8a25da27532ca5682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682">I2C_CR1_TXIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5709c819485012d8a25da27532ca5682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4f19017be50f03d539b01840544e74" id="r_gacd4f19017be50f03d539b01840544e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682">I2C_CR1_TXIE_Pos</a>)</td></tr>
<tr class="separator:gacd4f19017be50f03d539b01840544e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd36da8f72bc91040e63af07dd6b5a4" id="r_ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a></td></tr>
<tr class="separator:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c11e015740a9c541983171469cf858" id="r_ga22c11e015740a9c541983171469cf858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858">I2C_CR1_RXIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22c11e015740a9c541983171469cf858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29839b4ea437d36c7d928c676c6d8c32" id="r_ga29839b4ea437d36c7d928c676c6d8c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858">I2C_CR1_RXIE_Pos</a>)</td></tr>
<tr class="separator:ga29839b4ea437d36c7d928c676c6d8c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc89bf142bfc08ee78763e6e27cd80" id="r_gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a></td></tr>
<tr class="separator:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a96e487d4a9ece218e3ebbb805a0491" id="r_ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491">I2C_CR1_ADDRIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2a3ad8001084b45c7726712ac4c04f" id="r_ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491">I2C_CR1_ADDRIE_Pos</a>)</td></tr>
<tr class="separator:ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275e85befdb3d7ea7b5eb402cec574ec" id="r_ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a></td></tr>
<tr class="separator:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658618a45a681d786f458a90e292d3e9" id="r_ga658618a45a681d786f458a90e292d3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9">I2C_CR1_NACKIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga658618a45a681d786f458a90e292d3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87dc49b7dcec3e54113291c39591f4" id="r_ga7c87dc49b7dcec3e54113291c39591f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9">I2C_CR1_NACKIE_Pos</a>)</td></tr>
<tr class="separator:ga7c87dc49b7dcec3e54113291c39591f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f71f7a55e13a467b2a5ed639e0fe18" id="r_gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a></td></tr>
<tr class="separator:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d523fe80ade14583f592b7c210ba77" id="r_ga78d523fe80ade14583f592b7c210ba77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77">I2C_CR1_STOPIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga78d523fe80ade14583f592b7c210ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20f8d61a4a63bce76bc4519d6550cb3" id="r_gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77">I2C_CR1_STOPIE_Pos</a>)</td></tr>
<tr class="separator:gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1576cb1a2cd847f55fe2a0820bb166" id="r_ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a></td></tr>
<tr class="separator:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0630dea37366c87269b46e58b7a32b" id="r_ga4c0630dea37366c87269b46e58b7a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b">I2C_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c0630dea37366c87269b46e58b7a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf6fa01b4238634c18595d6dbf6177b" id="r_gafcf6fa01b4238634c18595d6dbf6177b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b">I2C_CR1_TCIE_Pos</a>)</td></tr>
<tr class="separator:gafcf6fa01b4238634c18595d6dbf6177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37e64bdf6399ef12c3df77bcb1634f" id="r_ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d50d5bde73807289d1e0995cf78fd5d" id="r_ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d">I2C_CR1_ERRIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5277a34e4795e0fd26a6f4dbbc82fd41" id="r_ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d">I2C_CR1_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e971012a02f9dad47a1629c6f5d956" id="r_ga75e971012a02f9dad47a1629c6f5d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a></td></tr>
<tr class="separator:ga75e971012a02f9dad47a1629c6f5d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e1d618bee79c5c11437517409ce1ab" id="r_gad6e1d618bee79c5c11437517409ce1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab">I2C_CR1_DNF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad6e1d618bee79c5c11437517409ce1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ad5fe07f4d728e9cdaec0a1fa83933" id="r_gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab">I2C_CR1_DNF_Pos</a>)</td></tr>
<tr class="separator:gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ee714428013b4a48aba608f6922bd6" id="r_gae2ee714428013b4a48aba608f6922bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a></td></tr>
<tr class="separator:gae2ee714428013b4a48aba608f6922bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ac4fd3b4e54f94b3060b72df13b168" id="r_ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168">I2C_CR1_ANFOFF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3920a53ac328fa582e56a3a77dda7ba9" id="r_ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168">I2C_CR1_ANFOFF_Pos</a>)</td></tr>
<tr class="separator:ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b33b8e33fa18fd49d6d1d8a69777289" id="r_ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a></td></tr>
<tr class="separator:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9" id="r_ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0" id="r_ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d" id="r_ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f66350195b4d9e12028a92418d0bf" id="r_gae98f66350195b4d9e12028a92418d0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf">I2C_CR1_TXDMAEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae98f66350195b4d9e12028a92418d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5685668ebdd7ef4999ce1bf57f71ef" id="r_ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf">I2C_CR1_TXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da363db8ccde4108cf707cf86170650" id="r_ga1da363db8ccde4108cf707cf86170650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga1da363db8ccde4108cf707cf86170650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ff6658fd793e162a156b2517c2181" id="r_ga104ff6658fd793e162a156b2517c2181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181">I2C_CR1_RXDMAEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga104ff6658fd793e162a156b2517c2181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c8825e168710277ef0edfc6714e6d4" id="r_ga51c8825e168710277ef0edfc6714e6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181">I2C_CR1_RXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga51c8825e168710277ef0edfc6714e6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60efaeebfb879bec280f46beb30ea" id="r_ga85a60efaeebfb879bec280f46beb30ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a></td></tr>
<tr class="separator:ga85a60efaeebfb879bec280f46beb30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1ada16ff415341e018fcb28ae3a5f" id="r_gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f">I2C_CR1_SBC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723f40fbd78cf1a30f21a5fe6ec09ec8" id="r_ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f">I2C_CR1_SBC_Pos</a>)</td></tr>
<tr class="separator:ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b09b232a3f758409353fd6ed765a2" id="r_ga973b09b232a3f758409353fd6ed765a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">I2C_CR1_SBC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a></td></tr>
<tr class="separator:ga973b09b232a3f758409353fd6ed765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2" id="r_ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804" id="r_ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c" id="r_ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7266529618030580952f062b4996649d" id="r_ga7266529618030580952f062b4996649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d">I2C_CR1_WUPEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7266529618030580952f062b4996649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1af1b6997e4eb4b14edbb3299f9a62" id="r_gacc1af1b6997e4eb4b14edbb3299f9a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">I2C_CR1_WUPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d">I2C_CR1_WUPEN_Pos</a>)</td></tr>
<tr class="separator:gacc1af1b6997e4eb4b14edbb3299f9a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a226d059143573fab07f866853ce75" id="r_ga75a226d059143573fab07f866853ce75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">I2C_CR1_WUPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">I2C_CR1_WUPEN_Msk</a></td></tr>
<tr class="separator:ga75a226d059143573fab07f866853ce75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab724dbc59e49c500bf7ae1d5aae10e2a" id="r_gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a">I2C_CR1_GCEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722b2ce13c7159d6786a7bd62dc80162" id="r_ga722b2ce13c7159d6786a7bd62dc80162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a">I2C_CR1_GCEN_Pos</a>)</td></tr>
<tr class="separator:ga722b2ce13c7159d6786a7bd62dc80162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d4f433e501e727c91097dccc4616c" id="r_gac28d4f433e501e727c91097dccc4616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a></td></tr>
<tr class="separator:gac28d4f433e501e727c91097dccc4616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c36c967ddfe1c5e9b0adfa943703eab" id="r_ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab">I2C_CR1_SMBHEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb79fbb8e0020837f662dda4b4af9c" id="r_gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab">I2C_CR1_SMBHEN_Pos</a>)</td></tr>
<tr class="separator:gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca44767df3368d7f0a9a17c20c55d27b" id="r_gaca44767df3368d7f0a9a17c20c55d27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a></td></tr>
<tr class="separator:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a423076644a3c84a2850d3e1c8bb9" id="r_gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9">I2C_CR1_SMBDEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2231d597fb92b16cfe08f4b3d3b4abbb" id="r_ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9">I2C_CR1_SMBDEN_Pos</a>)</td></tr>
<tr class="separator:ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e66b079528ed6d5c282010e51a263" id="r_ga656e66b079528ed6d5c282010e51a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a></td></tr>
<tr class="separator:ga656e66b079528ed6d5c282010e51a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac4b2a3abdba26286c5a097d25055d" id="r_gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d">I2C_CR1_ALERTEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef9b3f7abfe45a6bce7c952710b99" id="r_gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d">I2C_CR1_ALERTEN_Pos</a>)</td></tr>
<tr class="separator:gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2062e827a9d1d14c8c1b58ad6dbbf762" id="r_ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a></td></tr>
<tr class="separator:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dc1b71239d8c29a557adcbe01e9d8a" id="r_ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a">I2C_CR1_PECEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc632e3f7c22f90dcea5882d164c6e4" id="r_gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a">I2C_CR1_PECEN_Pos</a>)</td></tr>
<tr class="separator:gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393649f17391feae45fa0db955b3fdf5" id="r_ga393649f17391feae45fa0db955b3fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a></td></tr>
<tr class="separator:ga393649f17391feae45fa0db955b3fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345042d0c459945eeb995572d09d7eb8" id="r_ga345042d0c459945eeb995572d09d7eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8">I2C_CR2_SADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga345042d0c459945eeb995572d09d7eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570a7f74b23dcac9760701dd2c6c186" id="r_gac570a7f74b23dcac9760701dd2c6c186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8">I2C_CR2_SADD_Pos</a>)</td></tr>
<tr class="separator:gac570a7f74b23dcac9760701dd2c6c186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0478d3d85fc6aba608390ee2ea2d1c" id="r_ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a></td></tr>
<tr class="separator:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163b3a97f88712d6315c82a9bf90bb9a" id="r_ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a">I2C_CR2_RD_WRN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888e78b43e53510c2fc404f752a64a61" id="r_ga888e78b43e53510c2fc404f752a64a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a">I2C_CR2_RD_WRN_Pos</a>)</td></tr>
<tr class="separator:ga888e78b43e53510c2fc404f752a64a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268ec714bbe4a75ea098c0e230a87697" id="r_ga268ec714bbe4a75ea098c0e230a87697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a></td></tr>
<tr class="separator:ga268ec714bbe4a75ea098c0e230a87697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6727029dc8d7d75240f89ad9b6f20efa" id="r_ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa">I2C_CR2_ADD10_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a2dc032b0850b2f5d874d39101af57" id="r_ga91a2dc032b0850b2f5d874d39101af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa">I2C_CR2_ADD10_Pos</a>)</td></tr>
<tr class="separator:ga91a2dc032b0850b2f5d874d39101af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5454de5709c0e68a0068f9f5d39e5674" id="r_ga5454de5709c0e68a0068f9f5d39e5674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a></td></tr>
<tr class="separator:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fa6bb2f4f0e8abdec315854b82fadf" id="r_ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf">I2C_CR2_HEAD10R_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804de50ff64b0bcc02f40424acfbc7db" id="r_ga804de50ff64b0bcc02f40424acfbc7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf">I2C_CR2_HEAD10R_Pos</a>)</td></tr>
<tr class="separator:ga804de50ff64b0bcc02f40424acfbc7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0f12e6fb297c2c29bee5504e54377" id="r_ga2de0f12e6fb297c2c29bee5504e54377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a></td></tr>
<tr class="separator:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2275a40bdbf9fb2d79479145dac82b40" id="r_ga2275a40bdbf9fb2d79479145dac82b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40">I2C_CR2_START_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2275a40bdbf9fb2d79479145dac82b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb5a879e6d2e8db18a279790a9fbeb3" id="r_ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40">I2C_CR2_START_Pos</a>)</td></tr>
<tr class="separator:ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac78b87a12a9eaf564f5a3f99928478" id="r_ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a></td></tr>
<tr class="separator:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281936f6a82953273129d4b49c3fa18b" id="r_ga281936f6a82953273129d4b49c3fa18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b">I2C_CR2_STOP_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga281936f6a82953273129d4b49c3fa18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae72d8a7ce76085731146d329fe42be" id="r_gaeae72d8a7ce76085731146d329fe42be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b">I2C_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaeae72d8a7ce76085731146d329fe42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37007be453dd8a637be2d793d3b5f2a2" id="r_ga37007be453dd8a637be2d793d3b5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a></td></tr>
<tr class="separator:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa111bdbf7119c6016d079f11e056e2b3" id="r_gaa111bdbf7119c6016d079f11e056e2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3">I2C_CR2_NACK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa111bdbf7119c6016d079f11e056e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1c42b5631b8c6f79d7c8ae849867f1" id="r_gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3">I2C_CR2_NACK_Pos</a>)</td></tr>
<tr class="separator:gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbbaf564cb68e3afed79c3cd34aa1f" id="r_ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a></td></tr>
<tr class="separator:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bf3506a45a9d3bd2f07a7381a27d0" id="r_ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0">I2C_CR2_NBYTES_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0444674df6d55acb07278798e4eafafc" id="r_ga0444674df6d55acb07278798e4eafafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0">I2C_CR2_NBYTES_Pos</a>)</td></tr>
<tr class="separator:ga0444674df6d55acb07278798e4eafafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a58895a897ccc34a8cbbe36b412b69" id="r_ga23a58895a897ccc34a8cbbe36b412b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a></td></tr>
<tr class="separator:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d609383e8211f61b5156c96fc893fde" id="r_ga4d609383e8211f61b5156c96fc893fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde">I2C_CR2_RELOAD_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4d609383e8211f61b5156c96fc893fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5a2344e989bacd2dad6f54ff85d3b2" id="r_ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde">I2C_CR2_RELOAD_Pos</a>)</td></tr>
<tr class="separator:ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a796045451013c964ef8b12ca6c9bb" id="r_ga21a796045451013c964ef8b12ca6c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a></td></tr>
<tr class="separator:ga21a796045451013c964ef8b12ca6c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a52e70fef6b2511cf4abf851f3de35" id="r_ga40a52e70fef6b2511cf4abf851f3de35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35">I2C_CR2_AUTOEND_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga40a52e70fef6b2511cf4abf851f3de35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79097be4d77200f9e41e345a03e88c57" id="r_ga79097be4d77200f9e41e345a03e88c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35">I2C_CR2_AUTOEND_Pos</a>)</td></tr>
<tr class="separator:ga79097be4d77200f9e41e345a03e88c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf789c74e217ec8967bcabc156a6c54" id="r_gabcf789c74e217ec8967bcabc156a6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a></td></tr>
<tr class="separator:gabcf789c74e217ec8967bcabc156a6c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64def9753ec76fce7f32c36cff0fc8a" id="r_gae64def9753ec76fce7f32c36cff0fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a">I2C_CR2_PECBYTE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae64def9753ec76fce7f32c36cff0fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67940fdd66f6396cf117e6e907835fb3" id="r_ga67940fdd66f6396cf117e6e907835fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a">I2C_CR2_PECBYTE_Pos</a>)</td></tr>
<tr class="separator:ga67940fdd66f6396cf117e6e907835fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989be2db6f3df41bf5cdb856b1a64c7" id="r_ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a></td></tr>
<tr class="separator:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f23a5d38cdfb657316843f2eb593779" id="r_ga3f23a5d38cdfb657316843f2eb593779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779">I2C_OAR1_OA1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3f23a5d38cdfb657316843f2eb593779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433069f5a49655c045eb78c962907731" id="r_ga433069f5a49655c045eb78c962907731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779">I2C_OAR1_OA1_Pos</a>)</td></tr>
<tr class="separator:ga433069f5a49655c045eb78c962907731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb954a9a0e3e3898574643b6d725a70f" id="r_gabb954a9a0e3e3898574643b6d725a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">I2C_OAR1_OA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a></td></tr>
<tr class="separator:gabb954a9a0e3e3898574643b6d725a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fb64dd60dc481c8f08653bbb1cf0a" id="r_ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a">I2C_OAR1_OA1MODE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad6aca1744a212f78d75a300be6eb90" id="r_ga0ad6aca1744a212f78d75a300be6eb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a">I2C_OAR1_OA1MODE_Pos</a>)</td></tr>
<tr class="separator:ga0ad6aca1744a212f78d75a300be6eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd56eaa7593073d586caef6f90ef09" id="r_ga5edd56eaa7593073d586caef6f90ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a></td></tr>
<tr class="separator:ga5edd56eaa7593073d586caef6f90ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8494e091aa7d42612bd6405080b591" id="r_ga1d8494e091aa7d42612bd6405080b591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591">I2C_OAR1_OA1EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1d8494e091aa7d42612bd6405080b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32070b13a17e891ffc59632be181b1a2" id="r_ga32070b13a17e891ffc59632be181b1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591">I2C_OAR1_OA1EN_Pos</a>)</td></tr>
<tr class="separator:ga32070b13a17e891ffc59632be181b1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb2ec380e9f35b474eaf148cefc552" id="r_gab3bb2ec380e9f35b474eaf148cefc552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a></td></tr>
<tr class="separator:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e2cc2537de174ba963e10465839429" id="r_ga42e2cc2537de174ba963e10465839429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429">I2C_OAR2_OA2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga42e2cc2537de174ba963e10465839429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad9a246092670c1ae96bbefc963f01d" id="r_gadad9a246092670c1ae96bbefc963f01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429">I2C_OAR2_OA2_Pos</a>)</td></tr>
<tr class="separator:gadad9a246092670c1ae96bbefc963f01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4627c5a89a3cbe9546321418f8cb9da2" id="r_ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">I2C_OAR2_OA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a></td></tr>
<tr class="separator:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174c52a1a52ea230c1df9deaaeb225a6" id="r_ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6">I2C_OAR2_OA2MSK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888d2971aecdd48acf9b556b16ce1ccb" id="r_ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6">I2C_OAR2_OA2MSK_Pos</a>)</td></tr>
<tr class="separator:ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5" id="r_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">I2C_OAR2_OA2MSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a></td></tr>
<tr class="separator:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6832f5f6ae3cba12e77bfbb98226f0c6" id="r_ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">I2C_OAR2_OA2NOMASK</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d97d3acf2bd80942e357f3f475b014" id="r_ga57d97d3acf2bd80942e357f3f475b014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014">I2C_OAR2_OA2MASK01_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga57d97d3acf2bd80942e357f3f475b014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c20c37e5ff6658a6067545b343b72c7" id="r_ga1c20c37e5ff6658a6067545b343b72c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014">I2C_OAR2_OA2MASK01_Pos</a>)</td></tr>
<tr class="separator:ga1c20c37e5ff6658a6067545b343b72c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2c7eaa20dab6b866f91b87ddd7f900" id="r_ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">I2C_OAR2_OA2MASK01</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a></td></tr>
<tr class="separator:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b324eb77eca7f482335a4c487baea2" id="r_ga12b324eb77eca7f482335a4c487baea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2">I2C_OAR2_OA2MASK02_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga12b324eb77eca7f482335a4c487baea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81da3ec7ddc68acc12e20f2fa1da02" id="r_ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2">I2C_OAR2_OA2MASK02_Pos</a>)</td></tr>
<tr class="separator:ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748987767694ba4841a91d4c20384b4c" id="r_ga748987767694ba4841a91d4c20384b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">I2C_OAR2_OA2MASK02</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a></td></tr>
<tr class="separator:ga748987767694ba4841a91d4c20384b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376675c38ba759a190b4622f07f28ca" id="r_gaf376675c38ba759a190b4622f07f28ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca">I2C_OAR2_OA2MASK03_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf376675c38ba759a190b4622f07f28ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8889c8b265557307da276456ed6a4c0a" id="r_ga8889c8b265557307da276456ed6a4c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca">I2C_OAR2_OA2MASK03_Pos</a>)</td></tr>
<tr class="separator:ga8889c8b265557307da276456ed6a4c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175519e75a05674e5b8c7f8ef939473" id="r_gad175519e75a05674e5b8c7f8ef939473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">I2C_OAR2_OA2MASK03</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a></td></tr>
<tr class="separator:gad175519e75a05674e5b8c7f8ef939473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710efe1da20e12551125232f7bec0692" id="r_ga710efe1da20e12551125232f7bec0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692">I2C_OAR2_OA2MASK04_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga710efe1da20e12551125232f7bec0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e239413de938965dc36e8ee3492692" id="r_gab8e239413de938965dc36e8ee3492692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692">I2C_OAR2_OA2MASK04_Pos</a>)</td></tr>
<tr class="separator:gab8e239413de938965dc36e8ee3492692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b947d86f78489dacc5d04d3cfe0cbbc" id="r_ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">I2C_OAR2_OA2MASK04</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a></td></tr>
<tr class="separator:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7f6ac5e62c1d502500e70539bdac9e" id="r_ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e">I2C_OAR2_OA2MASK05_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a72fdac43da48d36343a253fbe11280" id="r_ga3a72fdac43da48d36343a253fbe11280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e">I2C_OAR2_OA2MASK05_Pos</a>)</td></tr>
<tr class="separator:ga3a72fdac43da48d36343a253fbe11280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964d46311d97ccf1ff4a8120184eed81" id="r_ga964d46311d97ccf1ff4a8120184eed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">I2C_OAR2_OA2MASK05</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a></td></tr>
<tr class="separator:ga964d46311d97ccf1ff4a8120184eed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5" id="r_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5">I2C_OAR2_OA2MASK06_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afb0acf5d17256de2f8255e0ec0b552" id="r_ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5">I2C_OAR2_OA2MASK06_Pos</a>)</td></tr>
<tr class="separator:ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b6da94c37b8b6358fda4170e49d7fe" id="r_gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">I2C_OAR2_OA2MASK06</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a></td></tr>
<tr class="separator:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5df2a98928a3a49e21b16e2ab38a0" id="r_ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0">I2C_OAR2_OA2MASK07_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325b288eed3681b816ec41bc7ee81b20" id="r_ga325b288eed3681b816ec41bc7ee81b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0">I2C_OAR2_OA2MASK07_Pos</a>)</td></tr>
<tr class="separator:ga325b288eed3681b816ec41bc7ee81b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8555f5c7312e5f17f74a7f1371ade84c" id="r_ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">I2C_OAR2_OA2MASK07</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a></td></tr>
<tr class="separator:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ad64522f818be53e2296d7935b3aa4" id="r_gaa4ad64522f818be53e2296d7935b3aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4">I2C_OAR2_OA2EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa4ad64522f818be53e2296d7935b3aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ff1c8d990bc5d77a0c17f02a9bbaa" id="r_gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4">I2C_OAR2_OA2EN_Pos</a>)</td></tr>
<tr class="separator:gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec62ffdf8a682e5e0983add8fdfa26" id="r_gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a></td></tr>
<tr class="separator:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e63a7bc531a8a74283dd0db04d82f8" id="r_ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8">I2C_TIMINGR_SCLL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cb482f7c07894d03db35697d43781" id="r_ga337cb482f7c07894d03db35697d43781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8">I2C_TIMINGR_SCLL_Pos</a>)</td></tr>
<tr class="separator:ga337cb482f7c07894d03db35697d43781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d52eba6adbdaa16094d8241aeb2b20" id="r_gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">I2C_TIMINGR_SCLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a></td></tr>
<tr class="separator:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76876f2b0ee371ae51c7edaf49b7908e" id="r_ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e">I2C_TIMINGR_SCLH_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440dd2f3104fa7cfa533735907eb6142" id="r_ga440dd2f3104fa7cfa533735907eb6142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e">I2C_TIMINGR_SCLH_Pos</a>)</td></tr>
<tr class="separator:ga440dd2f3104fa7cfa533735907eb6142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb185e660b02392b3faac65bae0c8df" id="r_ga1eb185e660b02392b3faac65bae0c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">I2C_TIMINGR_SCLH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a></td></tr>
<tr class="separator:ga1eb185e660b02392b3faac65bae0c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb99d8fff5aaa5694f8f73dd80ca911" id="r_ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911">I2C_TIMINGR_SDADEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab69e78bf8f76e34def168e4c1b71def" id="r_gaab69e78bf8f76e34def168e4c1b71def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911">I2C_TIMINGR_SDADEL_Pos</a>)</td></tr>
<tr class="separator:gaab69e78bf8f76e34def168e4c1b71def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8fd2508d3b30a732c759443b306e6" id="r_ga40f8fd2508d3b30a732c759443b306e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">I2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a></td></tr>
<tr class="separator:ga40f8fd2508d3b30a732c759443b306e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161f0eb0b81cabc49a410634c104269e" id="r_ga161f0eb0b81cabc49a410634c104269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e">I2C_TIMINGR_SCLDEL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga161f0eb0b81cabc49a410634c104269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334b13015d3ebe937fb3ce2653822cd7" id="r_ga334b13015d3ebe937fb3ce2653822cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e">I2C_TIMINGR_SCLDEL_Pos</a>)</td></tr>
<tr class="separator:ga334b13015d3ebe937fb3ce2653822cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952e8751cb0c5f6be6c14cf97d9530d0" id="r_ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">I2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a></td></tr>
<tr class="separator:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1331841a70ef826b762e9d96df38703b" id="r_ga1331841a70ef826b762e9d96df38703b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b">I2C_TIMINGR_PRESC_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1331841a70ef826b762e9d96df38703b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9498f600a8b201946de0d623a82889ad" id="r_ga9498f600a8b201946de0d623a82889ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b">I2C_TIMINGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga9498f600a8b201946de0d623a82889ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cfdc434959893555b392e7f07bfff7" id="r_gae5cfdc434959893555b392e7f07bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">I2C_TIMINGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a></td></tr>
<tr class="separator:gae5cfdc434959893555b392e7f07bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8106d20526ae7331a81e6f55befd4b" id="r_ga8b8106d20526ae7331a81e6f55befd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b">I2C_TIMEOUTR_TIMEOUTA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b8106d20526ae7331a81e6f55befd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf1112407680a49bc19e6affce30075" id="r_gaabf1112407680a49bc19e6affce30075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b">I2C_TIMEOUTR_TIMEOUTA_Pos</a>)</td></tr>
<tr class="separator:gaabf1112407680a49bc19e6affce30075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a924e7fc2b71c82158224870f9d453" id="r_gac5a924e7fc2b71c82158224870f9d453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">I2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a></td></tr>
<tr class="separator:gac5a924e7fc2b71c82158224870f9d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ce8be1057bbab05b36f95f9f1f3e93" id="r_gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93">I2C_TIMEOUTR_TIDLE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441e50a4709ed78105f9b92f14dc8b7" id="r_ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93">I2C_TIMEOUTR_TIDLE_Pos</a>)</td></tr>
<tr class="separator:ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7b6650f592e9ddc482648a1ea91f2" id="r_gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">I2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a></td></tr>
<tr class="separator:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff5f73dc497548fc6d1f007a092e2a7" id="r_ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7">I2C_TIMEOUTR_TIMOUTEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad818dcc77fb5558c7fb19394a60f4cda" id="r_gad818dcc77fb5558c7fb19394a60f4cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7">I2C_TIMEOUTR_TIMOUTEN_Pos</a>)</td></tr>
<tr class="separator:gad818dcc77fb5558c7fb19394a60f4cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d81bce8d2faf7acbef9a38510a8542" id="r_ga48d81bce8d2faf7acbef9a38510a8542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">I2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a></td></tr>
<tr class="separator:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7f58db7b232337697e4eb77a6c3506" id="r_ga2b7f58db7b232337697e4eb77a6c3506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506">I2C_TIMEOUTR_TIMEOUTB_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2b7f58db7b232337697e4eb77a6c3506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3926da5e1d7036d1ccfe74fc6c0deda6" id="r_ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506">I2C_TIMEOUTR_TIMEOUTB_Pos</a>)</td></tr>
<tr class="separator:ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5defcd355ce513e94e5f040b2dad75a6" id="r_ga5defcd355ce513e94e5f040b2dad75a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">I2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a></td></tr>
<tr class="separator:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfb74e08645d90f4cd0a9794443ab6d" id="r_gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d">I2C_TIMEOUTR_TEXTEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63981e2bce46e074377f1e6dc1c3ed11" id="r_ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d">I2C_TIMEOUTR_TEXTEN_Pos</a>)</td></tr>
<tr class="separator:ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95aa3d29b8e59de06a45d15d03f721af" id="r_ga95aa3d29b8e59de06a45d15d03f721af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">I2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a></td></tr>
<tr class="separator:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0009385c4ff0c3e9959b870b9e7ace8" id="r_gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8">I2C_ISR_TXE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200f703a0cb3222638e0fb26e2231437" id="r_ga200f703a0cb3222638e0fb26e2231437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8">I2C_ISR_TXE_Pos</a>)</td></tr>
<tr class="separator:ga200f703a0cb3222638e0fb26e2231437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfec198395c0f88454a86bacff60351" id="r_ga1dfec198395c0f88454a86bacff60351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a></td></tr>
<tr class="separator:ga1dfec198395c0f88454a86bacff60351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d68fcf5699e9efac110d08866c1c05" id="r_ga69d68fcf5699e9efac110d08866c1c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05">I2C_ISR_TXIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga69d68fcf5699e9efac110d08866c1c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b22ba845eabc2297b102913c3d3464b" id="r_ga1b22ba845eabc2297b102913c3d3464b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05">I2C_ISR_TXIS_Pos</a>)</td></tr>
<tr class="separator:ga1b22ba845eabc2297b102913c3d3464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848ab3d120a27401203329941c9dcb5" id="r_gaa848ab3d120a27401203329941c9dcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a></td></tr>
<tr class="separator:gaa848ab3d120a27401203329941c9dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0670926d93f117848dd6d0ba0305b3" id="r_gaea0670926d93f117848dd6d0ba0305b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3">I2C_ISR_RXNE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaea0670926d93f117848dd6d0ba0305b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7580ea50d005aad1d3e45885c95b63" id="r_ga2a7580ea50d005aad1d3e45885c95b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3">I2C_ISR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga2a7580ea50d005aad1d3e45885c95b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afd4e99e26dcec57a0f3be4dae2c022" id="r_ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a></td></tr>
<tr class="separator:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70d48ac9eb5511d487beea822c90ff0" id="r_gaa70d48ac9eb5511d487beea822c90ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0">I2C_ISR_ADDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa70d48ac9eb5511d487beea822c90ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639aa794461805d956aecf4b0c27cb6e" id="r_ga639aa794461805d956aecf4b0c27cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0">I2C_ISR_ADDR_Pos</a>)</td></tr>
<tr class="separator:ga639aa794461805d956aecf4b0c27cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a844fb3e55ca9db318d0bc2db4a07" id="r_ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a></td></tr>
<tr class="separator:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2cb2a1182484457c4f36df7689fa2d" id="r_gaca2cb2a1182484457c4f36df7689fa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d">I2C_ISR_NACKF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaca2cb2a1182484457c4f36df7689fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc140d2c72cc4fb51213b7978a92ac3" id="r_gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d">I2C_ISR_NACKF_Pos</a>)</td></tr>
<tr class="separator:gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb99c13292fc510cfe85bf45ac6b77" id="r_gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a></td></tr>
<tr class="separator:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fecaffd6b9412766724e78b6f5636f" id="r_gac7fecaffd6b9412766724e78b6f5636f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f">I2C_ISR_STOPF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac7fecaffd6b9412766724e78b6f5636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056a2c873f7a37de5cf3cf5b3511008" id="r_gae056a2c873f7a37de5cf3cf5b3511008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f">I2C_ISR_STOPF_Pos</a>)</td></tr>
<tr class="separator:gae056a2c873f7a37de5cf3cf5b3511008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dee623aba3059485449f8ce7d061b7" id="r_ga24dee623aba3059485449f8ce7d061b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a></td></tr>
<tr class="separator:ga24dee623aba3059485449f8ce7d061b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbc14227b3e6166444fb20b688ca88d" id="r_ga5dbc14227b3e6166444fb20b688ca88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d">I2C_ISR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5dbc14227b3e6166444fb20b688ca88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33477482cff1fa98dad6c661defabfb" id="r_gac33477482cff1fa98dad6c661defabfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d">I2C_ISR_TC_Pos</a>)</td></tr>
<tr class="separator:gac33477482cff1fa98dad6c661defabfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47bed557caa744aa763e1a8d0eba04d" id="r_gac47bed557caa744aa763e1a8d0eba04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a></td></tr>
<tr class="separator:gac47bed557caa744aa763e1a8d0eba04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449c7f963e50ef2197ba6b4368d1ce5f" id="r_ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f">I2C_ISR_TCR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab60e5624b0054143bb7a5ee15b2af74" id="r_gaab60e5624b0054143bb7a5ee15b2af74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f">I2C_ISR_TCR_Pos</a>)</td></tr>
<tr class="separator:gaab60e5624b0054143bb7a5ee15b2af74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76008be670a9a4829aaf3753c79b3bbd" id="r_ga76008be670a9a4829aaf3753c79b3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a></td></tr>
<tr class="separator:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a6bc21622903130514a30c1d379491" id="r_gae0a6bc21622903130514a30c1d379491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491">I2C_ISR_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae0a6bc21622903130514a30c1d379491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf830061f7f1df62bfbc9fb335a12e431" id="r_gaf830061f7f1df62bfbc9fb335a12e431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491">I2C_ISR_BERR_Pos</a>)</td></tr>
<tr class="separator:gaf830061f7f1df62bfbc9fb335a12e431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd0d8fdc41303a1c31fc7466301be07" id="r_ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a></td></tr>
<tr class="separator:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265ab05a2e4da2a90a67c45951d5bcf5" id="r_ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5">I2C_ISR_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cc08e323b46817fb4a7a0ef69df228" id="r_ga23cc08e323b46817fb4a7a0ef69df228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5">I2C_ISR_ARLO_Pos</a>)</td></tr>
<tr class="separator:ga23cc08e323b46817fb4a7a0ef69df228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae33fec99aa351621ba6b483fbead3" id="r_ga54ae33fec99aa351621ba6b483fbead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a></td></tr>
<tr class="separator:ga54ae33fec99aa351621ba6b483fbead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee97d76c661455b9abbe4e722d9659e" id="r_gadee97d76c661455b9abbe4e722d9659e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e">I2C_ISR_OVR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadee97d76c661455b9abbe4e722d9659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3474223f53eb71f3972d4b31f2d09c30" id="r_ga3474223f53eb71f3972d4b31f2d09c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e">I2C_ISR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga3474223f53eb71f3972d4b31f2d09c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5976110d93d2f36f50c4c6467510914" id="r_gaf5976110d93d2f36f50c4c6467510914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a></td></tr>
<tr class="separator:gaf5976110d93d2f36f50c4c6467510914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf07263f18f4aa830949c0c08ec8d79" id="r_gafcf07263f18f4aa830949c0c08ec8d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79">I2C_ISR_PECERR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafcf07263f18f4aa830949c0c08ec8d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100908b460fd51993e0f32508956f8ab" id="r_ga100908b460fd51993e0f32508956f8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79">I2C_ISR_PECERR_Pos</a>)</td></tr>
<tr class="separator:ga100908b460fd51993e0f32508956f8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d42968194fb42f9cc9bb2c2806281" id="r_ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a></td></tr>
<tr class="separator:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d9983842806eee20110d73be4c9671" id="r_ga52d9983842806eee20110d73be4c9671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671">I2C_ISR_TIMEOUT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga52d9983842806eee20110d73be4c9671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f50e2e0e37bc9b0f66dae74af8d156" id="r_ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671">I2C_ISR_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc8ce165c42d0d719c45e58a82f574" id="r_ga63fc8ce165c42d0d719c45e58a82f574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2a6c5a1a734ffd4721225862ce4216" id="r_ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216">I2C_ISR_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c82b2d49a3def61e4d803e7f843c983" id="r_ga8c82b2d49a3def61e4d803e7f843c983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216">I2C_ISR_ALERT_Pos</a>)</td></tr>
<tr class="separator:ga8c82b2d49a3def61e4d803e7f843c983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6c779bca999450c595fc797a1fdeec" id="r_ga4c6c779bca999450c595fc797a1fdeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a></td></tr>
<tr class="separator:ga4c6c779bca999450c595fc797a1fdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985490b4fc13a6741e2a56f4cb0a8dc6" id="r_ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6">I2C_ISR_BUSY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae605cd91e7fd4031ad5d278a25640faf" id="r_gae605cd91e7fd4031ad5d278a25640faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6">I2C_ISR_BUSY_Pos</a>)</td></tr>
<tr class="separator:gae605cd91e7fd4031ad5d278a25640faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ba21dc10ca08a2063a1c4672ffb886" id="r_ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993072971fbd0407698aca55c6d22ad7" id="r_ga993072971fbd0407698aca55c6d22ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7">I2C_ISR_DIR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga993072971fbd0407698aca55c6d22ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8c49318377d92649db2e6ad7533f3f" id="r_gaab8c49318377d92649db2e6ad7533f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7">I2C_ISR_DIR_Pos</a>)</td></tr>
<tr class="separator:gaab8c49318377d92649db2e6ad7533f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4890d7deb94106f946b28a7309e22aa" id="r_gaa4890d7deb94106f946b28a7309e22aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a></td></tr>
<tr class="separator:gaa4890d7deb94106f946b28a7309e22aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276e6692440e4c8afeafc013e56fa2bb" id="r_ga276e6692440e4c8afeafc013e56fa2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb">I2C_ISR_ADDCODE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga276e6692440e4c8afeafc013e56fa2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d5d5222eadb800dee912f148218ec4" id="r_ga25d5d5222eadb800dee912f148218ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb">I2C_ISR_ADDCODE_Pos</a>)</td></tr>
<tr class="separator:ga25d5d5222eadb800dee912f148218ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a7e2c1d8777251352f51197e4c80" id="r_ga9050a7e2c1d8777251352f51197e4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a></td></tr>
<tr class="separator:ga9050a7e2c1d8777251352f51197e4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab129239058f702e7f5d09e908818fce2" id="r_gab129239058f702e7f5d09e908818fce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2">I2C_ICR_ADDRCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab129239058f702e7f5d09e908818fce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2228bb1e8125c1d6736b2f38869fa70c" id="r_ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2">I2C_ICR_ADDRCF_Pos</a>)</td></tr>
<tr class="separator:ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46e27edee02106eec30ede46a143e92" id="r_gac46e27edee02106eec30ede46a143e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">I2C_ICR_ADDRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a></td></tr>
<tr class="separator:gac46e27edee02106eec30ede46a143e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee92451db537602ee8e474003979350c" id="r_gaee92451db537602ee8e474003979350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c">I2C_ICR_NACKCF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaee92451db537602ee8e474003979350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c315466a15d1b66f3441a3ea9fe495" id="r_ga18c315466a15d1b66f3441a3ea9fe495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c">I2C_ICR_NACKCF_Pos</a>)</td></tr>
<tr class="separator:ga18c315466a15d1b66f3441a3ea9fe495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68515e7c5c0796da616c92943a17472" id="r_gab68515e7c5c0796da616c92943a17472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">I2C_ICR_NACKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a></td></tr>
<tr class="separator:gab68515e7c5c0796da616c92943a17472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a4a9e565f4cfdfd2e493f2077b4e1" id="r_ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1">I2C_ICR_STOPCF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4b6846e49f463291cfcf9ac155cd38" id="r_ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1">I2C_ICR_STOPCF_Pos</a>)</td></tr>
<tr class="separator:ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59e51ed40569ab397e2cf9da3a347f" id="r_gabe59e51ed40569ab397e2cf9da3a347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">I2C_ICR_STOPCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a></td></tr>
<tr class="separator:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0852a41941609bf61e426d49e0918e5b" id="r_ga0852a41941609bf61e426d49e0918e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b">I2C_ICR_BERRCF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0852a41941609bf61e426d49e0918e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5dac5bc1f009630f97d82ad1c560be" id="r_ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b">I2C_ICR_BERRCF_Pos</a>)</td></tr>
<tr class="separator:ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a64f0841ce0f5d234a72b968705c416" id="r_ga9a64f0841ce0f5d234a72b968705c416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">I2C_ICR_BERRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a></td></tr>
<tr class="separator:ga9a64f0841ce0f5d234a72b968705c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118063279b7e54a6842bf411c15019a4" id="r_ga118063279b7e54a6842bf411c15019a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4">I2C_ICR_ARLOCF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga118063279b7e54a6842bf411c15019a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea0d3266ec25c49575c9c7d9fd73a89" id="r_gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4">I2C_ICR_ARLOCF_Pos</a>)</td></tr>
<tr class="separator:gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8765152bfd75d343a06e3b696805d" id="r_ga1bc8765152bfd75d343a06e3b696805d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">I2C_ICR_ARLOCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a></td></tr>
<tr class="separator:ga1bc8765152bfd75d343a06e3b696805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8" id="r_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8">I2C_ICR_OVRCF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490809ffa8771896ad7d0c9e21adcafc" id="r_ga490809ffa8771896ad7d0c9e21adcafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8">I2C_ICR_OVRCF_Pos</a>)</td></tr>
<tr class="separator:ga490809ffa8771896ad7d0c9e21adcafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d46a31811a8b9489ca63f1c8e4c1021" id="r_ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">I2C_ICR_OVRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a></td></tr>
<tr class="separator:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa003c1a5e54eb65f3e95c8337657f8fb" id="r_gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb">I2C_ICR_PECCF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c24f10cbf7d0019917000a7b0d5f734" id="r_ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb">I2C_ICR_PECCF_Pos</a>)</td></tr>
<tr class="separator:ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8f2f138f5a1dea3c54801a2750ef9d" id="r_ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">I2C_ICR_PECCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a></td></tr>
<tr class="separator:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6838048cdfcde822e12ab95b17396c3" id="r_gaf6838048cdfcde822e12ab95b17396c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3">I2C_ICR_TIMOUTCF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf6838048cdfcde822e12ab95b17396c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e5f2779e858742cc33f1207db53b69" id="r_ga66e5f2779e858742cc33f1207db53b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3">I2C_ICR_TIMOUTCF_Pos</a>)</td></tr>
<tr class="separator:ga66e5f2779e858742cc33f1207db53b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76993c176007a7353a33b53e7d3136" id="r_ga9a76993c176007a7353a33b53e7d3136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">I2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a></td></tr>
<tr class="separator:ga9a76993c176007a7353a33b53e7d3136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fc03c41ac87ab9194dcbc24a9a0cc6" id="r_gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6">I2C_ICR_ALERTCF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ba190037b7c242e6926aa8e83089b3" id="r_ga06ba190037b7c242e6926aa8e83089b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6">I2C_ICR_ALERTCF_Pos</a>)</td></tr>
<tr class="separator:ga06ba190037b7c242e6926aa8e83089b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed440bb0bdb9b1134d7a21ebdf7d3ac3" id="r_gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">I2C_ICR_ALERTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a></td></tr>
<tr class="separator:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5158d6e1bd0cd0436d01bacda80c52eb" id="r_ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb">I2C_PECR_PEC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ce2bbae8ceb809ade48d0ef4ce65b" id="r_gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb">I2C_PECR_PEC_Pos</a>)</td></tr>
<tr class="separator:gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30a300f7bcd680b82263f4059f67a89" id="r_gac30a300f7bcd680b82263f4059f67a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">I2C_PECR_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a></td></tr>
<tr class="separator:gac30a300f7bcd680b82263f4059f67a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea8788580dee5f72df6ced4f43314a" id="r_ga2fea8788580dee5f72df6ced4f43314a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a">I2C_RXDR_RXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2fea8788580dee5f72df6ced4f43314a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57fdfd02860115ec16fa83d1ab67d27" id="r_gac57fdfd02860115ec16fa83d1ab67d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a">I2C_RXDR_RXDATA_Pos</a>)</td></tr>
<tr class="separator:gac57fdfd02860115ec16fa83d1ab67d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a8527f0da080debfb9cb25c02deaff" id="r_ga54a8527f0da080debfb9cb25c02deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">I2C_RXDR_RXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a></td></tr>
<tr class="separator:ga54a8527f0da080debfb9cb25c02deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77ec5257c4f0f54f2836ca6bcfd0943" id="r_gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943">I2C_TXDR_TXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73ca69eb7a9949d8f458b6dc13a87ae" id="r_gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943">I2C_TXDR_TXDATA_Pos</a>)</td></tr>
<tr class="separator:gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6081e174c22df812fca8f244c0671787" id="r_ga6081e174c22df812fca8f244c0671787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">I2C_TXDR_TXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a></td></tr>
<tr class="separator:ga6081e174c22df812fca8f244c0671787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c" id="r_ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e" id="r_ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2" id="r_ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7" id="r_ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff" id="r_ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090" id="r_ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76" id="r_ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e" id="r_gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9" id="r_ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618" id="r_ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12" id="r_ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033" id="r_ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1" id="r_ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96" id="r_ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554" id="r_ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec" id="r_ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28" id="r_gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232" id="r_gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa2fb81a2cb62943ad2ef07503f40e" id="r_gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">IWDG_SR_WVU_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360bccee5c3d7f5538ab71ec17ac2cbe" id="r_ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">IWDG_SR_WVU_Pos</a>)</td></tr>
<tr class="separator:ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26878a5ce95ea1889629b73f4c7ad5" id="r_gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">IWDG_SR_WVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a></td></tr>
<tr class="separator:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501905060a7f7c4c8a7735b679eecee8" id="r_ga501905060a7f7c4c8a7735b679eecee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8">IWDG_WINR_WIN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga501905060a7f7c4c8a7735b679eecee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9f5079599aefad1da9555297ae1f34" id="r_ga3e9f5079599aefad1da9555297ae1f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8">IWDG_WINR_WIN_Pos</a>)</td></tr>
<tr class="separator:ga3e9f5079599aefad1da9555297ae1f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a609548fc74e1d2214de4413081e03d" id="r_ga9a609548fc74e1d2214de4413081e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">IWDG_WINR_WIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a></td></tr>
<tr class="separator:ga9a609548fc74e1d2214de4413081e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1fabfb2b6f821c6d37bf2ba1974eb7" id="r_ga6b1fabfb2b6f821c6d37bf2ba1974eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7">PWR_CR1_LPMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b1fabfb2b6f821c6d37bf2ba1974eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d48b051fd88b83b1aab4183f901aa6a" id="r_ga0d48b051fd88b83b1aab4183f901aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a">PWR_CR1_LPMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7">PWR_CR1_LPMS_Pos</a>)</td></tr>
<tr class="separator:ga0d48b051fd88b83b1aab4183f901aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf533ae177088e3bea24206d65fdb8989" id="r_gaf533ae177088e3bea24206d65fdb8989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989">PWR_CR1_LPMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a">PWR_CR1_LPMS_Msk</a></td></tr>
<tr class="separator:gaf533ae177088e3bea24206d65fdb8989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce752abd8bb8fcf2292868e67bdd590" id="r_gabce752abd8bb8fcf2292868e67bdd590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce752abd8bb8fcf2292868e67bdd590">PWR_CR1_LPMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7">PWR_CR1_LPMS_Pos</a>)</td></tr>
<tr class="separator:gabce752abd8bb8fcf2292868e67bdd590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606cc4cd7b7b88aff883479b84917a3c" id="r_ga606cc4cd7b7b88aff883479b84917a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606cc4cd7b7b88aff883479b84917a3c">PWR_CR1_LPMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7">PWR_CR1_LPMS_Pos</a>)</td></tr>
<tr class="separator:ga606cc4cd7b7b88aff883479b84917a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1d7e06ce1580cc61f4bd73ce3825" id="r_gab25f1d7e06ce1580cc61f4bd73ce3825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1d7e06ce1580cc61f4bd73ce3825">PWR_CR1_FPD_STOP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab25f1d7e06ce1580cc61f4bd73ce3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4807640c0d97087593e721de80b8057d" id="r_ga4807640c0d97087593e721de80b8057d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4807640c0d97087593e721de80b8057d">PWR_CR1_FPD_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1d7e06ce1580cc61f4bd73ce3825">PWR_CR1_FPD_STOP_Pos</a>)</td></tr>
<tr class="separator:ga4807640c0d97087593e721de80b8057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823130f661eb1abb7ebddcacb4e1c778" id="r_ga823130f661eb1abb7ebddcacb4e1c778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823130f661eb1abb7ebddcacb4e1c778">PWR_CR1_FPD_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4807640c0d97087593e721de80b8057d">PWR_CR1_FPD_STOP_Msk</a></td></tr>
<tr class="separator:ga823130f661eb1abb7ebddcacb4e1c778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac59967b6e2b3852f5d305fc3c95e85" id="r_gacac59967b6e2b3852f5d305fc3c95e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac59967b6e2b3852f5d305fc3c95e85">PWR_CR1_FPD_LPRUN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacac59967b6e2b3852f5d305fc3c95e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cbdd5d248225258740ec00d450415f" id="r_ga27cbdd5d248225258740ec00d450415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cbdd5d248225258740ec00d450415f">PWR_CR1_FPD_LPRUN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacac59967b6e2b3852f5d305fc3c95e85">PWR_CR1_FPD_LPRUN_Pos</a>)</td></tr>
<tr class="separator:ga27cbdd5d248225258740ec00d450415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f681d89364df39c7f6b80798b09ac2" id="r_ga37f681d89364df39c7f6b80798b09ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f681d89364df39c7f6b80798b09ac2">PWR_CR1_FPD_LPRUN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27cbdd5d248225258740ec00d450415f">PWR_CR1_FPD_LPRUN_Msk</a></td></tr>
<tr class="separator:ga37f681d89364df39c7f6b80798b09ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fce0c4f2a3afd2b1efed86979c9d70" id="r_ga15fce0c4f2a3afd2b1efed86979c9d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fce0c4f2a3afd2b1efed86979c9d70">PWR_CR1_FPD_LPSLP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga15fce0c4f2a3afd2b1efed86979c9d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1274a799806d3fe0a89f23bec97087d3" id="r_ga1274a799806d3fe0a89f23bec97087d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1274a799806d3fe0a89f23bec97087d3">PWR_CR1_FPD_LPSLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15fce0c4f2a3afd2b1efed86979c9d70">PWR_CR1_FPD_LPSLP_Pos</a>)</td></tr>
<tr class="separator:ga1274a799806d3fe0a89f23bec97087d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3eef2d0c4897b78a73b754d631df0cd" id="r_gac3eef2d0c4897b78a73b754d631df0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3eef2d0c4897b78a73b754d631df0cd">PWR_CR1_FPD_LPSLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1274a799806d3fe0a89f23bec97087d3">PWR_CR1_FPD_LPSLP_Msk</a></td></tr>
<tr class="separator:gac3eef2d0c4897b78a73b754d631df0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b070d9d7df497c35ed02b9d2899e15" id="r_ga66b070d9d7df497c35ed02b9d2899e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15">PWR_CR1_DBP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga66b070d9d7df497c35ed02b9d2899e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f70526c8d2411d1172df0c8830e5689" id="r_ga5f70526c8d2411d1172df0c8830e5689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689">PWR_CR1_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15">PWR_CR1_DBP_Pos</a>)</td></tr>
<tr class="separator:ga5f70526c8d2411d1172df0c8830e5689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09950f76d292eb9d01f72dd825082f1b" id="r_ga09950f76d292eb9d01f72dd825082f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689">PWR_CR1_DBP_Msk</a></td></tr>
<tr class="separator:ga09950f76d292eb9d01f72dd825082f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815b101423533a1ae4985005a2bf2dd3" id="r_ga815b101423533a1ae4985005a2bf2dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3">PWR_CR1_VOS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga815b101423533a1ae4985005a2bf2dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfbe64c96ed67690ff013965877df4d" id="r_ga5dfbe64c96ed67690ff013965877df4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d">PWR_CR1_VOS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3">PWR_CR1_VOS_Pos</a>)</td></tr>
<tr class="separator:ga5dfbe64c96ed67690ff013965877df4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0de060b7b7fbbb12926c28cf5252c61" id="r_gac0de060b7b7fbbb12926c28cf5252c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d">PWR_CR1_VOS_Msk</a></td></tr>
<tr class="separator:gac0de060b7b7fbbb12926c28cf5252c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e74cd6e5c3d16efc03c27d75a4624cb" id="r_ga7e74cd6e5c3d16efc03c27d75a4624cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb">PWR_CR1_VOS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3">PWR_CR1_VOS_Pos</a>)</td></tr>
<tr class="separator:ga7e74cd6e5c3d16efc03c27d75a4624cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc72946b4e421a4279cd7340f3135db" id="r_gaacc72946b4e421a4279cd7340f3135db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db">PWR_CR1_VOS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3">PWR_CR1_VOS_Pos</a>)</td></tr>
<tr class="separator:gaacc72946b4e421a4279cd7340f3135db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad918ead196f1fdbda61c14be28f98104" id="r_gad918ead196f1fdbda61c14be28f98104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104">PWR_CR1_LPR_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad918ead196f1fdbda61c14be28f98104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c07c31ef996836fa71bf90ced48760" id="r_ga19c07c31ef996836fa71bf90ced48760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760">PWR_CR1_LPR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104">PWR_CR1_LPR_Pos</a>)</td></tr>
<tr class="separator:ga19c07c31ef996836fa71bf90ced48760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f44f2d21d09b8200203851c6b7bac5" id="r_gaa4f44f2d21d09b8200203851c6b7bac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5">PWR_CR1_LPR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760">PWR_CR1_LPR_Msk</a></td></tr>
<tr class="separator:gaa4f44f2d21d09b8200203851c6b7bac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890ace99c336a6bda3cd380196bb0ede" id="r_ga890ace99c336a6bda3cd380196bb0ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede">PWR_CR3_EWUP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga890ace99c336a6bda3cd380196bb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee069d3f1c0f287f7af6690f9fba6011" id="r_gaee069d3f1c0f287f7af6690f9fba6011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011">PWR_CR3_EWUP_Msk</a>&#160;&#160;&#160;(0x2BUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede">PWR_CR3_EWUP_Pos</a>)</td></tr>
<tr class="separator:gaee069d3f1c0f287f7af6690f9fba6011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd81a36df9d6c650511a6b4670707748" id="r_gafd81a36df9d6c650511a6b4670707748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748">PWR_CR3_EWUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011">PWR_CR3_EWUP_Msk</a></td></tr>
<tr class="separator:gafd81a36df9d6c650511a6b4670707748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6952288a8b9e11a8d68020f85d7d7e0" id="r_gad6952288a8b9e11a8d68020f85d7d7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0">PWR_CR3_EWUP1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad6952288a8b9e11a8d68020f85d7d7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582515d6641006a10ae00fcf387fec7b" id="r_ga582515d6641006a10ae00fcf387fec7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b">PWR_CR3_EWUP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0">PWR_CR3_EWUP1_Pos</a>)</td></tr>
<tr class="separator:ga582515d6641006a10ae00fcf387fec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba5b1bb0f7578bd4df5ffd485dad6f7" id="r_ga5ba5b1bb0f7578bd4df5ffd485dad6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7">PWR_CR3_EWUP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b">PWR_CR3_EWUP1_Msk</a></td></tr>
<tr class="separator:ga5ba5b1bb0f7578bd4df5ffd485dad6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642500c0148b4468dac29efd8a5d6de4" id="r_ga642500c0148b4468dac29efd8a5d6de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4">PWR_CR3_EWUP2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga642500c0148b4468dac29efd8a5d6de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27d5233849940e027f97c8a9319cebb" id="r_gab27d5233849940e027f97c8a9319cebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb">PWR_CR3_EWUP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4">PWR_CR3_EWUP2_Pos</a>)</td></tr>
<tr class="separator:gab27d5233849940e027f97c8a9319cebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036dea83addcbda947918308749aef3e" id="r_ga036dea83addcbda947918308749aef3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e">PWR_CR3_EWUP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb">PWR_CR3_EWUP2_Msk</a></td></tr>
<tr class="separator:ga036dea83addcbda947918308749aef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda01f5d2f857c3b7db6a5b43b8e4f92" id="r_gadda01f5d2f857c3b7db6a5b43b8e4f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92">PWR_CR3_EWUP4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadda01f5d2f857c3b7db6a5b43b8e4f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0490649114bfda685bde9aef8574ec3" id="r_gac0490649114bfda685bde9aef8574ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3">PWR_CR3_EWUP4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92">PWR_CR3_EWUP4_Pos</a>)</td></tr>
<tr class="separator:gac0490649114bfda685bde9aef8574ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05117e0615c20ef3d154b6e1381d88f3" id="r_ga05117e0615c20ef3d154b6e1381d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3">PWR_CR3_EWUP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3">PWR_CR3_EWUP4_Msk</a></td></tr>
<tr class="separator:ga05117e0615c20ef3d154b6e1381d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedaf0c3af5a280a8f51d63d50f6ab3a5" id="r_gaedaf0c3af5a280a8f51d63d50f6ab3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedaf0c3af5a280a8f51d63d50f6ab3a5">PWR_CR3_EWUP6_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaedaf0c3af5a280a8f51d63d50f6ab3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4176b03b0a2a6b30508092d8aabedd35" id="r_ga4176b03b0a2a6b30508092d8aabedd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4176b03b0a2a6b30508092d8aabedd35">PWR_CR3_EWUP6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaedaf0c3af5a280a8f51d63d50f6ab3a5">PWR_CR3_EWUP6_Pos</a>)</td></tr>
<tr class="separator:ga4176b03b0a2a6b30508092d8aabedd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9646d58b37691d79b58ef8efb6e05f5b" id="r_ga9646d58b37691d79b58ef8efb6e05f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9646d58b37691d79b58ef8efb6e05f5b">PWR_CR3_EWUP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4176b03b0a2a6b30508092d8aabedd35">PWR_CR3_EWUP6_Msk</a></td></tr>
<tr class="separator:ga9646d58b37691d79b58ef8efb6e05f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56200c1289b3c1cc1d03da5044e7a29" id="r_gae56200c1289b3c1cc1d03da5044e7a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29">PWR_CR3_APC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae56200c1289b3c1cc1d03da5044e7a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb4b1ac74fe4a4c00d10e4e0e002532" id="r_ga4fb4b1ac74fe4a4c00d10e4e0e002532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532">PWR_CR3_APC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29">PWR_CR3_APC_Pos</a>)</td></tr>
<tr class="separator:ga4fb4b1ac74fe4a4c00d10e4e0e002532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2217dfc0235df242e58c074f5f3f4de" id="r_gae2217dfc0235df242e58c074f5f3f4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de">PWR_CR3_APC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532">PWR_CR3_APC_Msk</a></td></tr>
<tr class="separator:gae2217dfc0235df242e58c074f5f3f4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c450cb7044cbd43a5c8395181ddf3a5" id="r_ga4c450cb7044cbd43a5c8395181ddf3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5">PWR_CR3_EIWUL_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4c450cb7044cbd43a5c8395181ddf3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac399f57ad4513125f3d8c73e7016bac9" id="r_gac399f57ad4513125f3d8c73e7016bac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9">PWR_CR3_EIWUL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5">PWR_CR3_EIWUL_Pos</a>)</td></tr>
<tr class="separator:gac399f57ad4513125f3d8c73e7016bac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f500918c09da1102b73a7811099648" id="r_ga75f500918c09da1102b73a7811099648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648">PWR_CR3_EIWUL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9">PWR_CR3_EIWUL_Msk</a></td></tr>
<tr class="separator:ga75f500918c09da1102b73a7811099648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ec77793f47c636416f7bf798868ae1" id="r_gaa8ec77793f47c636416f7bf798868ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8ec77793f47c636416f7bf798868ae1">PWR_CR4_WP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa8ec77793f47c636416f7bf798868ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5afe59a69384381e80c637c7e2ed01" id="r_gafb5afe59a69384381e80c637c7e2ed01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5afe59a69384381e80c637c7e2ed01">PWR_CR4_WP_Msk</a>&#160;&#160;&#160;(0x2BUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8ec77793f47c636416f7bf798868ae1">PWR_CR4_WP_Pos</a>)</td></tr>
<tr class="separator:gafb5afe59a69384381e80c637c7e2ed01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d649521bf79820bc4c040d2f4fc116" id="r_ga72d649521bf79820bc4c040d2f4fc116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d649521bf79820bc4c040d2f4fc116">PWR_CR4_WP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5afe59a69384381e80c637c7e2ed01">PWR_CR4_WP_Msk</a></td></tr>
<tr class="separator:ga72d649521bf79820bc4c040d2f4fc116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ccef4fb045f216770cdd6547455db6" id="r_gae7ccef4fb045f216770cdd6547455db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6">PWR_CR4_WP1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7ccef4fb045f216770cdd6547455db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b70dec55bf73ec4176568e1942d71a" id="r_gaf3b70dec55bf73ec4176568e1942d71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a">PWR_CR4_WP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6">PWR_CR4_WP1_Pos</a>)</td></tr>
<tr class="separator:gaf3b70dec55bf73ec4176568e1942d71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb881b2131d164390abd9046375a465" id="r_gafbb881b2131d164390abd9046375a465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465">PWR_CR4_WP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a">PWR_CR4_WP1_Msk</a></td></tr>
<tr class="separator:gafbb881b2131d164390abd9046375a465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45efe04603fc8ebf3ed405a7770c7a2" id="r_gab45efe04603fc8ebf3ed405a7770c7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2">PWR_CR4_WP2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab45efe04603fc8ebf3ed405a7770c7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbcb453b609f134e765aaa19f46f2c9" id="r_gaecbcb453b609f134e765aaa19f46f2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9">PWR_CR4_WP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2">PWR_CR4_WP2_Pos</a>)</td></tr>
<tr class="separator:gaecbcb453b609f134e765aaa19f46f2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633d809286b1e03055734e7eb447b00e" id="r_ga633d809286b1e03055734e7eb447b00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e">PWR_CR4_WP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9">PWR_CR4_WP2_Msk</a></td></tr>
<tr class="separator:ga633d809286b1e03055734e7eb447b00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809777e69be07c3fdc33472ea61d0ff5" id="r_ga809777e69be07c3fdc33472ea61d0ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5">PWR_CR4_WP4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga809777e69be07c3fdc33472ea61d0ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81be4a9bea91ccbece744597c04c6d6" id="r_gad81be4a9bea91ccbece744597c04c6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6">PWR_CR4_WP4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5">PWR_CR4_WP4_Pos</a>)</td></tr>
<tr class="separator:gad81be4a9bea91ccbece744597c04c6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb1e8d0f91ac9c298ba6adbb297744" id="r_ga6eeb1e8d0f91ac9c298ba6adbb297744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744">PWR_CR4_WP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6">PWR_CR4_WP4_Msk</a></td></tr>
<tr class="separator:ga6eeb1e8d0f91ac9c298ba6adbb297744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdef15011a5699ffb29618136d024afd" id="r_gacdef15011a5699ffb29618136d024afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdef15011a5699ffb29618136d024afd">PWR_CR4_WP6_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacdef15011a5699ffb29618136d024afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc6612ec7643c75580f8ebc268fc7d9" id="r_ga0fc6612ec7643c75580f8ebc268fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc6612ec7643c75580f8ebc268fc7d9">PWR_CR4_WP6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdef15011a5699ffb29618136d024afd">PWR_CR4_WP6_Pos</a>)</td></tr>
<tr class="separator:ga0fc6612ec7643c75580f8ebc268fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2a2d37bff687789313dbcfad5572ce" id="r_gacb2a2d37bff687789313dbcfad5572ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb2a2d37bff687789313dbcfad5572ce">PWR_CR4_WP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc6612ec7643c75580f8ebc268fc7d9">PWR_CR4_WP6_Msk</a></td></tr>
<tr class="separator:gacb2a2d37bff687789313dbcfad5572ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdb878d60aa061592943740181c5ad7" id="r_ga2bdb878d60aa061592943740181c5ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7">PWR_CR4_VBE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2bdb878d60aa061592943740181c5ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349a505f85065abfe716cd1fd35539b4" id="r_ga349a505f85065abfe716cd1fd35539b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4">PWR_CR4_VBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7">PWR_CR4_VBE_Pos</a>)</td></tr>
<tr class="separator:ga349a505f85065abfe716cd1fd35539b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb65a447514614845b72f00250728cb" id="r_ga7cb65a447514614845b72f00250728cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb">PWR_CR4_VBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4">PWR_CR4_VBE_Msk</a></td></tr>
<tr class="separator:ga7cb65a447514614845b72f00250728cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47819ae9a8182e84df37f212f0b9b301" id="r_ga47819ae9a8182e84df37f212f0b9b301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301">PWR_CR4_VBRS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga47819ae9a8182e84df37f212f0b9b301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1019e7736b4ba30c1e7c2275f5a104b" id="r_gad1019e7736b4ba30c1e7c2275f5a104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b">PWR_CR4_VBRS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301">PWR_CR4_VBRS_Pos</a>)</td></tr>
<tr class="separator:gad1019e7736b4ba30c1e7c2275f5a104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6932c5d73145f26e380271c73ac97a8f" id="r_ga6932c5d73145f26e380271c73ac97a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f">PWR_CR4_VBRS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b">PWR_CR4_VBRS_Msk</a></td></tr>
<tr class="separator:ga6932c5d73145f26e380271c73ac97a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71753df13cbe45a682782dd52d7188" id="r_ga5e71753df13cbe45a682782dd52d7188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188">PWR_SR1_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5e71753df13cbe45a682782dd52d7188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab4eafaa5b521406a181e970c4e5f04" id="r_ga3ab4eafaa5b521406a181e970c4e5f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04">PWR_SR1_WUF_Msk</a>&#160;&#160;&#160;(0x2BUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188">PWR_SR1_WUF_Pos</a>)</td></tr>
<tr class="separator:ga3ab4eafaa5b521406a181e970c4e5f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cee25727108665face0ac2f709fcb72" id="r_ga3cee25727108665face0ac2f709fcb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72">PWR_SR1_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04">PWR_SR1_WUF_Msk</a></td></tr>
<tr class="separator:ga3cee25727108665face0ac2f709fcb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c48cb5a0f8b86dc09d5ce1d496d795c" id="r_ga5c48cb5a0f8b86dc09d5ce1d496d795c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c">PWR_SR1_WUF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5c48cb5a0f8b86dc09d5ce1d496d795c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cce63b523402f2ffea81b585fe3ef5" id="r_gae7cce63b523402f2ffea81b585fe3ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5">PWR_SR1_WUF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c">PWR_SR1_WUF1_Pos</a>)</td></tr>
<tr class="separator:gae7cce63b523402f2ffea81b585fe3ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5ea0407844efe67f89d52468199bf9" id="r_ga2e5ea0407844efe67f89d52468199bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9">PWR_SR1_WUF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5">PWR_SR1_WUF1_Msk</a></td></tr>
<tr class="separator:ga2e5ea0407844efe67f89d52468199bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe957f4d65ef6b7f263b1f0924a30f8" id="r_gaebe957f4d65ef6b7f263b1f0924a30f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8">PWR_SR1_WUF2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaebe957f4d65ef6b7f263b1f0924a30f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da4b6c791875ae30474e2a13cb0af37" id="r_ga2da4b6c791875ae30474e2a13cb0af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37">PWR_SR1_WUF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8">PWR_SR1_WUF2_Pos</a>)</td></tr>
<tr class="separator:ga2da4b6c791875ae30474e2a13cb0af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb2045f5b3571c37bba90051c2b5ea6" id="r_ga0cb2045f5b3571c37bba90051c2b5ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6">PWR_SR1_WUF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37">PWR_SR1_WUF2_Msk</a></td></tr>
<tr class="separator:ga0cb2045f5b3571c37bba90051c2b5ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8014ec451339efbf0ac723a9d84e245b" id="r_ga8014ec451339efbf0ac723a9d84e245b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b">PWR_SR1_WUF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8014ec451339efbf0ac723a9d84e245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a13909fdce06449a0f1138df7635c31" id="r_ga6a13909fdce06449a0f1138df7635c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31">PWR_SR1_WUF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b">PWR_SR1_WUF4_Pos</a>)</td></tr>
<tr class="separator:ga6a13909fdce06449a0f1138df7635c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92613bf31b9b2a8d63c24a0a1e8c5516" id="r_ga92613bf31b9b2a8d63c24a0a1e8c5516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516">PWR_SR1_WUF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31">PWR_SR1_WUF4_Msk</a></td></tr>
<tr class="separator:ga92613bf31b9b2a8d63c24a0a1e8c5516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93835a3ebe91f7648e295cef35bb4067" id="r_ga93835a3ebe91f7648e295cef35bb4067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93835a3ebe91f7648e295cef35bb4067">PWR_SR1_WUF6_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga93835a3ebe91f7648e295cef35bb4067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab893632ca5fd8f6b3b7966bf192bd058" id="r_gab893632ca5fd8f6b3b7966bf192bd058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab893632ca5fd8f6b3b7966bf192bd058">PWR_SR1_WUF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93835a3ebe91f7648e295cef35bb4067">PWR_SR1_WUF6_Pos</a>)</td></tr>
<tr class="separator:gab893632ca5fd8f6b3b7966bf192bd058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2358ee724f9b8fcdc1e1afd76118bd6" id="r_gaa2358ee724f9b8fcdc1e1afd76118bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2358ee724f9b8fcdc1e1afd76118bd6">PWR_SR1_WUF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab893632ca5fd8f6b3b7966bf192bd058">PWR_SR1_WUF6_Msk</a></td></tr>
<tr class="separator:gaa2358ee724f9b8fcdc1e1afd76118bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cfff180e3bef9c1fad18d4f8ba606e" id="r_gaf9cfff180e3bef9c1fad18d4f8ba606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e">PWR_SR1_SBF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf9cfff180e3bef9c1fad18d4f8ba606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46de86e5fa599d3aabe3646e5c83ff13" id="r_ga46de86e5fa599d3aabe3646e5c83ff13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13">PWR_SR1_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e">PWR_SR1_SBF_Pos</a>)</td></tr>
<tr class="separator:ga46de86e5fa599d3aabe3646e5c83ff13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52067a339f2800cca29e0373f1b7d5f1" id="r_ga52067a339f2800cca29e0373f1b7d5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1">PWR_SR1_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13">PWR_SR1_SBF_Msk</a></td></tr>
<tr class="separator:ga52067a339f2800cca29e0373f1b7d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17e157e6252e1503b6c6bb528c8776e" id="r_gaa17e157e6252e1503b6c6bb528c8776e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e">PWR_SR1_WUFI_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa17e157e6252e1503b6c6bb528c8776e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3292409f4ace61d403b652bb0ded849c" id="r_ga3292409f4ace61d403b652bb0ded849c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c">PWR_SR1_WUFI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e">PWR_SR1_WUFI_Pos</a>)</td></tr>
<tr class="separator:ga3292409f4ace61d403b652bb0ded849c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bcd91a779fee2f98a91b1ac734b6c9" id="r_gab9bcd91a779fee2f98a91b1ac734b6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9">PWR_SR1_WUFI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c">PWR_SR1_WUFI_Msk</a></td></tr>
<tr class="separator:gab9bcd91a779fee2f98a91b1ac734b6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5e2160b5227ebfad0c8434d6ee162b" id="r_ga6d5e2160b5227ebfad0c8434d6ee162b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5e2160b5227ebfad0c8434d6ee162b">PWR_SR2_FLASH_RDY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6d5e2160b5227ebfad0c8434d6ee162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f498e32ba89781c5cc9cc37a8bd13a1" id="r_ga5f498e32ba89781c5cc9cc37a8bd13a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f498e32ba89781c5cc9cc37a8bd13a1">PWR_SR2_FLASH_RDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5e2160b5227ebfad0c8434d6ee162b">PWR_SR2_FLASH_RDY_Pos</a>)</td></tr>
<tr class="separator:ga5f498e32ba89781c5cc9cc37a8bd13a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f445dadc401ac52d801fdcab051a40a" id="r_ga2f445dadc401ac52d801fdcab051a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f445dadc401ac52d801fdcab051a40a">PWR_SR2_FLASH_RDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f498e32ba89781c5cc9cc37a8bd13a1">PWR_SR2_FLASH_RDY_Msk</a></td></tr>
<tr class="separator:ga2f445dadc401ac52d801fdcab051a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5679fae132b06386690a6008210ab8" id="r_gaec5679fae132b06386690a6008210ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8">PWR_SR2_REGLPS_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaec5679fae132b06386690a6008210ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfb4cf2210dc6d42e3461de677d5cd4" id="r_ga0dfb4cf2210dc6d42e3461de677d5cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4">PWR_SR2_REGLPS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8">PWR_SR2_REGLPS_Pos</a>)</td></tr>
<tr class="separator:ga0dfb4cf2210dc6d42e3461de677d5cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911a8a399671b6dc3fca4948f1ad6872" id="r_ga911a8a399671b6dc3fca4948f1ad6872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872">PWR_SR2_REGLPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4">PWR_SR2_REGLPS_Msk</a></td></tr>
<tr class="separator:ga911a8a399671b6dc3fca4948f1ad6872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff23f66315da4c825502c360b7855988" id="r_gaff23f66315da4c825502c360b7855988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988">PWR_SR2_REGLPF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaff23f66315da4c825502c360b7855988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3314b8d9a65423906e4b7dc6da6152c" id="r_gaa3314b8d9a65423906e4b7dc6da6152c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c">PWR_SR2_REGLPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988">PWR_SR2_REGLPF_Pos</a>)</td></tr>
<tr class="separator:gaa3314b8d9a65423906e4b7dc6da6152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4c0d31f1dbb17ccb85a6e582a00b9d" id="r_ga8b4c0d31f1dbb17ccb85a6e582a00b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d">PWR_SR2_REGLPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c">PWR_SR2_REGLPF_Msk</a></td></tr>
<tr class="separator:ga8b4c0d31f1dbb17ccb85a6e582a00b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb351da51286ac6ecef463e03c665e85" id="r_gadb351da51286ac6ecef463e03c665e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85">PWR_SR2_VOSF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadb351da51286ac6ecef463e03c665e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77731b81c1c30295b5638e1502df5ab6" id="r_ga77731b81c1c30295b5638e1502df5ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6">PWR_SR2_VOSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85">PWR_SR2_VOSF_Pos</a>)</td></tr>
<tr class="separator:ga77731b81c1c30295b5638e1502df5ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16cbf806601b43cdbcba10b444c7f81" id="r_gaa16cbf806601b43cdbcba10b444c7f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81">PWR_SR2_VOSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6">PWR_SR2_VOSF_Msk</a></td></tr>
<tr class="separator:gaa16cbf806601b43cdbcba10b444c7f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac91a81ed0c084e866916d3f8ba16d3" id="r_ga7ac91a81ed0c084e866916d3f8ba16d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3">PWR_SCR_CWUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ac91a81ed0c084e866916d3f8ba16d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db68cb99dedae6f165584bfe2063920" id="r_ga9db68cb99dedae6f165584bfe2063920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920">PWR_SCR_CWUF_Msk</a>&#160;&#160;&#160;(0x2BUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3">PWR_SCR_CWUF_Pos</a>)</td></tr>
<tr class="separator:ga9db68cb99dedae6f165584bfe2063920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab617e1bb3dca54f12c80d4c5b3a0ee3c" id="r_gab617e1bb3dca54f12c80d4c5b3a0ee3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c">PWR_SCR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920">PWR_SCR_CWUF_Msk</a></td></tr>
<tr class="separator:gab617e1bb3dca54f12c80d4c5b3a0ee3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6909ba44c7142a50c39b58cb72ef464" id="r_gae6909ba44c7142a50c39b58cb72ef464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464">PWR_SCR_CWUF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae6909ba44c7142a50c39b58cb72ef464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142fa620aec1ce292870d2a88c8e4bfc" id="r_ga142fa620aec1ce292870d2a88c8e4bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc">PWR_SCR_CWUF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464">PWR_SCR_CWUF1_Pos</a>)</td></tr>
<tr class="separator:ga142fa620aec1ce292870d2a88c8e4bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a12f5af4994abe5b34cf7eae3dacf70" id="r_ga2a12f5af4994abe5b34cf7eae3dacf70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70">PWR_SCR_CWUF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc">PWR_SCR_CWUF1_Msk</a></td></tr>
<tr class="separator:ga2a12f5af4994abe5b34cf7eae3dacf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b48b66e135768b645abbf6ca4a0c8" id="r_gad97b48b66e135768b645abbf6ca4a0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8">PWR_SCR_CWUF2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad97b48b66e135768b645abbf6ca4a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a59ab189af3edee39d5f86586c1d4a" id="r_ga98a59ab189af3edee39d5f86586c1d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a">PWR_SCR_CWUF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8">PWR_SCR_CWUF2_Pos</a>)</td></tr>
<tr class="separator:ga98a59ab189af3edee39d5f86586c1d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4128b0b9a09d2443ce0e4eef81177a8d" id="r_ga4128b0b9a09d2443ce0e4eef81177a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d">PWR_SCR_CWUF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a">PWR_SCR_CWUF2_Msk</a></td></tr>
<tr class="separator:ga4128b0b9a09d2443ce0e4eef81177a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2eb15c4662edb69ebd5fa8f3c72a9f" id="r_ga4f2eb15c4662edb69ebd5fa8f3c72a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f">PWR_SCR_CWUF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4f2eb15c4662edb69ebd5fa8f3c72a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02905174fda882abf1f543ca487c1ec4" id="r_ga02905174fda882abf1f543ca487c1ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4">PWR_SCR_CWUF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f">PWR_SCR_CWUF4_Pos</a>)</td></tr>
<tr class="separator:ga02905174fda882abf1f543ca487c1ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032b297a06e80628d63eb25dd1388268" id="r_ga032b297a06e80628d63eb25dd1388268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268">PWR_SCR_CWUF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4">PWR_SCR_CWUF4_Msk</a></td></tr>
<tr class="separator:ga032b297a06e80628d63eb25dd1388268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dbe22d1770be0eb39c2abc14dc0f1e" id="r_ga58dbe22d1770be0eb39c2abc14dc0f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58dbe22d1770be0eb39c2abc14dc0f1e">PWR_SCR_CWUF6_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga58dbe22d1770be0eb39c2abc14dc0f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4b59ea278be3cac05f9dc033c196f7" id="r_ga7f4b59ea278be3cac05f9dc033c196f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4b59ea278be3cac05f9dc033c196f7">PWR_SCR_CWUF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58dbe22d1770be0eb39c2abc14dc0f1e">PWR_SCR_CWUF6_Pos</a>)</td></tr>
<tr class="separator:ga7f4b59ea278be3cac05f9dc033c196f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd258d21ebd14e16b095749fd5ff20ce" id="r_gacd258d21ebd14e16b095749fd5ff20ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd258d21ebd14e16b095749fd5ff20ce">PWR_SCR_CWUF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4b59ea278be3cac05f9dc033c196f7">PWR_SCR_CWUF6_Msk</a></td></tr>
<tr class="separator:gacd258d21ebd14e16b095749fd5ff20ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac354c14bf95b86950ccddb4b469c0e" id="r_gabac354c14bf95b86950ccddb4b469c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e">PWR_SCR_CSBF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabac354c14bf95b86950ccddb4b469c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da6bdd44c4392f18d8216d3cc4e9c83" id="r_ga7da6bdd44c4392f18d8216d3cc4e9c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83">PWR_SCR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e">PWR_SCR_CSBF_Pos</a>)</td></tr>
<tr class="separator:ga7da6bdd44c4392f18d8216d3cc4e9c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdddfe059abe4fdb479d6f77d41f5bc5" id="r_gabdddfe059abe4fdb479d6f77d41f5bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5">PWR_SCR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83">PWR_SCR_CSBF_Msk</a></td></tr>
<tr class="separator:gabdddfe059abe4fdb479d6f77d41f5bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8876434e7ef8f5bb1ed5c2cf6d0fe14" id="r_gad8876434e7ef8f5bb1ed5c2cf6d0fe14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8876434e7ef8f5bb1ed5c2cf6d0fe14">PWR_PUCRA_PU0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad8876434e7ef8f5bb1ed5c2cf6d0fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe0e8921b5329c02509fef3c3a47a60" id="r_gaffe0e8921b5329c02509fef3c3a47a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe0e8921b5329c02509fef3c3a47a60">PWR_PUCRA_PU0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8876434e7ef8f5bb1ed5c2cf6d0fe14">PWR_PUCRA_PU0_Pos</a>)</td></tr>
<tr class="separator:gaffe0e8921b5329c02509fef3c3a47a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37a5a71d1b2dc2cf9114fe9f3953e75" id="r_gaa37a5a71d1b2dc2cf9114fe9f3953e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa37a5a71d1b2dc2cf9114fe9f3953e75">PWR_PUCRA_PU0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe0e8921b5329c02509fef3c3a47a60">PWR_PUCRA_PU0_Msk</a></td></tr>
<tr class="separator:gaa37a5a71d1b2dc2cf9114fe9f3953e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f0a7ac9f974036586696ee569898cd" id="r_gab7f0a7ac9f974036586696ee569898cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7f0a7ac9f974036586696ee569898cd">PWR_PUCRA_PU1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab7f0a7ac9f974036586696ee569898cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb287384a7ab031cfb9fc7e923c2e" id="r_ga2e3eb287384a7ab031cfb9fc7e923c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3eb287384a7ab031cfb9fc7e923c2e">PWR_PUCRA_PU1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7f0a7ac9f974036586696ee569898cd">PWR_PUCRA_PU1_Pos</a>)</td></tr>
<tr class="separator:ga2e3eb287384a7ab031cfb9fc7e923c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2b5b8d107279bf021dd0f9fe4dc3b5" id="r_gaec2b5b8d107279bf021dd0f9fe4dc3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec2b5b8d107279bf021dd0f9fe4dc3b5">PWR_PUCRA_PU1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3eb287384a7ab031cfb9fc7e923c2e">PWR_PUCRA_PU1_Msk</a></td></tr>
<tr class="separator:gaec2b5b8d107279bf021dd0f9fe4dc3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53255e1fc57663154ec32c5ed2367302" id="r_ga53255e1fc57663154ec32c5ed2367302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53255e1fc57663154ec32c5ed2367302">PWR_PUCRA_PU2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga53255e1fc57663154ec32c5ed2367302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24623a30e35de7d70d9f84e95e890c5e" id="r_ga24623a30e35de7d70d9f84e95e890c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24623a30e35de7d70d9f84e95e890c5e">PWR_PUCRA_PU2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53255e1fc57663154ec32c5ed2367302">PWR_PUCRA_PU2_Pos</a>)</td></tr>
<tr class="separator:ga24623a30e35de7d70d9f84e95e890c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ddb777615f43f72c28b2405aac62a6" id="r_ga99ddb777615f43f72c28b2405aac62a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ddb777615f43f72c28b2405aac62a6">PWR_PUCRA_PU2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24623a30e35de7d70d9f84e95e890c5e">PWR_PUCRA_PU2_Msk</a></td></tr>
<tr class="separator:ga99ddb777615f43f72c28b2405aac62a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac867daed9f7e4b1f832cb876768f94f7" id="r_gac867daed9f7e4b1f832cb876768f94f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac867daed9f7e4b1f832cb876768f94f7">PWR_PUCRA_PU3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac867daed9f7e4b1f832cb876768f94f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67b93be9a36f6915454c7859f3ce330" id="r_gae67b93be9a36f6915454c7859f3ce330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67b93be9a36f6915454c7859f3ce330">PWR_PUCRA_PU3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac867daed9f7e4b1f832cb876768f94f7">PWR_PUCRA_PU3_Pos</a>)</td></tr>
<tr class="separator:gae67b93be9a36f6915454c7859f3ce330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be6b792ef982be31fc9a54410096a07" id="r_ga9be6b792ef982be31fc9a54410096a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9be6b792ef982be31fc9a54410096a07">PWR_PUCRA_PU3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae67b93be9a36f6915454c7859f3ce330">PWR_PUCRA_PU3_Msk</a></td></tr>
<tr class="separator:ga9be6b792ef982be31fc9a54410096a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2818544e29057de21e34a0b176c1c2" id="r_ga8a2818544e29057de21e34a0b176c1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2818544e29057de21e34a0b176c1c2">PWR_PUCRA_PU4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a2818544e29057de21e34a0b176c1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f4337502c35e99ccffcb0150c5dd97" id="r_ga81f4337502c35e99ccffcb0150c5dd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81f4337502c35e99ccffcb0150c5dd97">PWR_PUCRA_PU4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2818544e29057de21e34a0b176c1c2">PWR_PUCRA_PU4_Pos</a>)</td></tr>
<tr class="separator:ga81f4337502c35e99ccffcb0150c5dd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580e337f1f2835b3b07f69691d06e2d" id="r_ga0580e337f1f2835b3b07f69691d06e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0580e337f1f2835b3b07f69691d06e2d">PWR_PUCRA_PU4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81f4337502c35e99ccffcb0150c5dd97">PWR_PUCRA_PU4_Msk</a></td></tr>
<tr class="separator:ga0580e337f1f2835b3b07f69691d06e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9062bfa1c165737775ae8905847a4de0" id="r_ga9062bfa1c165737775ae8905847a4de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9062bfa1c165737775ae8905847a4de0">PWR_PUCRA_PU5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9062bfa1c165737775ae8905847a4de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f307ff27d146d5ba82c8e55e81e8ef9" id="r_ga6f307ff27d146d5ba82c8e55e81e8ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f307ff27d146d5ba82c8e55e81e8ef9">PWR_PUCRA_PU5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9062bfa1c165737775ae8905847a4de0">PWR_PUCRA_PU5_Pos</a>)</td></tr>
<tr class="separator:ga6f307ff27d146d5ba82c8e55e81e8ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711d79dc0cf7bacfcc008100609f7ce1" id="r_ga711d79dc0cf7bacfcc008100609f7ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga711d79dc0cf7bacfcc008100609f7ce1">PWR_PUCRA_PU5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f307ff27d146d5ba82c8e55e81e8ef9">PWR_PUCRA_PU5_Msk</a></td></tr>
<tr class="separator:ga711d79dc0cf7bacfcc008100609f7ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e21f12c18a827009efab6f7f95a4f80" id="r_ga7e21f12c18a827009efab6f7f95a4f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e21f12c18a827009efab6f7f95a4f80">PWR_PUCRA_PU6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7e21f12c18a827009efab6f7f95a4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce72736aed48df17ce7e7e0f1a24b57" id="r_ga6ce72736aed48df17ce7e7e0f1a24b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce72736aed48df17ce7e7e0f1a24b57">PWR_PUCRA_PU6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e21f12c18a827009efab6f7f95a4f80">PWR_PUCRA_PU6_Pos</a>)</td></tr>
<tr class="separator:ga6ce72736aed48df17ce7e7e0f1a24b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc58fe99b739e981ddf4e6a4b88d364" id="r_ga9dc58fe99b739e981ddf4e6a4b88d364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc58fe99b739e981ddf4e6a4b88d364">PWR_PUCRA_PU6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce72736aed48df17ce7e7e0f1a24b57">PWR_PUCRA_PU6_Msk</a></td></tr>
<tr class="separator:ga9dc58fe99b739e981ddf4e6a4b88d364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318d7ccea3cfcd0b64e7a699ec5a05d3" id="r_ga318d7ccea3cfcd0b64e7a699ec5a05d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga318d7ccea3cfcd0b64e7a699ec5a05d3">PWR_PUCRA_PU7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga318d7ccea3cfcd0b64e7a699ec5a05d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf4c644da69aebe2d1e855ddb9391db" id="r_ga7bf4c644da69aebe2d1e855ddb9391db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf4c644da69aebe2d1e855ddb9391db">PWR_PUCRA_PU7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga318d7ccea3cfcd0b64e7a699ec5a05d3">PWR_PUCRA_PU7_Pos</a>)</td></tr>
<tr class="separator:ga7bf4c644da69aebe2d1e855ddb9391db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15aeabc9a7e03413b6ab4a24681409a" id="r_gaa15aeabc9a7e03413b6ab4a24681409a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15aeabc9a7e03413b6ab4a24681409a">PWR_PUCRA_PU7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf4c644da69aebe2d1e855ddb9391db">PWR_PUCRA_PU7_Msk</a></td></tr>
<tr class="separator:gaa15aeabc9a7e03413b6ab4a24681409a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c7ce9f0d89c6fd24541c0607838be4" id="r_gad5c7ce9f0d89c6fd24541c0607838be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5c7ce9f0d89c6fd24541c0607838be4">PWR_PUCRA_PU8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad5c7ce9f0d89c6fd24541c0607838be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934f303428833e2088687b90f0761d82" id="r_ga934f303428833e2088687b90f0761d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934f303428833e2088687b90f0761d82">PWR_PUCRA_PU8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad5c7ce9f0d89c6fd24541c0607838be4">PWR_PUCRA_PU8_Pos</a>)</td></tr>
<tr class="separator:ga934f303428833e2088687b90f0761d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2dcfd65ca51941c59308f0737b03586" id="r_gac2dcfd65ca51941c59308f0737b03586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2dcfd65ca51941c59308f0737b03586">PWR_PUCRA_PU8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934f303428833e2088687b90f0761d82">PWR_PUCRA_PU8_Msk</a></td></tr>
<tr class="separator:gac2dcfd65ca51941c59308f0737b03586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85ad9d7dcddad6c877f47e0304cb72" id="r_ga5b85ad9d7dcddad6c877f47e0304cb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85ad9d7dcddad6c877f47e0304cb72">PWR_PUCRA_PU9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5b85ad9d7dcddad6c877f47e0304cb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220bb2da06fcfb719506f0e71972682" id="r_ga6220bb2da06fcfb719506f0e71972682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220bb2da06fcfb719506f0e71972682">PWR_PUCRA_PU9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85ad9d7dcddad6c877f47e0304cb72">PWR_PUCRA_PU9_Pos</a>)</td></tr>
<tr class="separator:ga6220bb2da06fcfb719506f0e71972682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60fa8aedf78c83d3e2016181d6732c2" id="r_gaf60fa8aedf78c83d3e2016181d6732c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60fa8aedf78c83d3e2016181d6732c2">PWR_PUCRA_PU9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6220bb2da06fcfb719506f0e71972682">PWR_PUCRA_PU9_Msk</a></td></tr>
<tr class="separator:gaf60fa8aedf78c83d3e2016181d6732c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9a2d7e14eaefa6834a5ff44133a4fd" id="r_ga1b9a2d7e14eaefa6834a5ff44133a4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b9a2d7e14eaefa6834a5ff44133a4fd">PWR_PUCRA_PU10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1b9a2d7e14eaefa6834a5ff44133a4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed2c19a6fb74eae2e2d820e55401f3" id="r_ga45ed2c19a6fb74eae2e2d820e55401f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed2c19a6fb74eae2e2d820e55401f3">PWR_PUCRA_PU10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b9a2d7e14eaefa6834a5ff44133a4fd">PWR_PUCRA_PU10_Pos</a>)</td></tr>
<tr class="separator:ga45ed2c19a6fb74eae2e2d820e55401f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff4befeb563f940a4c58d7c987901db" id="r_gaeff4befeb563f940a4c58d7c987901db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff4befeb563f940a4c58d7c987901db">PWR_PUCRA_PU10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed2c19a6fb74eae2e2d820e55401f3">PWR_PUCRA_PU10_Msk</a></td></tr>
<tr class="separator:gaeff4befeb563f940a4c58d7c987901db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8a5f4dc2ffb790e788ea1091ab9352" id="r_ga8b8a5f4dc2ffb790e788ea1091ab9352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8a5f4dc2ffb790e788ea1091ab9352">PWR_PUCRA_PU11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8b8a5f4dc2ffb790e788ea1091ab9352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfef1ecdf8ec220c11d0d1f49c69ae7" id="r_ga2dfef1ecdf8ec220c11d0d1f49c69ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dfef1ecdf8ec220c11d0d1f49c69ae7">PWR_PUCRA_PU11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8a5f4dc2ffb790e788ea1091ab9352">PWR_PUCRA_PU11_Pos</a>)</td></tr>
<tr class="separator:ga2dfef1ecdf8ec220c11d0d1f49c69ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28908f031c90b7fd41a18e95d5aaa75" id="r_gac28908f031c90b7fd41a18e95d5aaa75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28908f031c90b7fd41a18e95d5aaa75">PWR_PUCRA_PU11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dfef1ecdf8ec220c11d0d1f49c69ae7">PWR_PUCRA_PU11_Msk</a></td></tr>
<tr class="separator:gac28908f031c90b7fd41a18e95d5aaa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5" id="r_ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5">PWR_PUCRA_PU12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c0e329a3f6fb5891df8818bbbc32cf" id="r_ga57c0e329a3f6fb5891df8818bbbc32cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c0e329a3f6fb5891df8818bbbc32cf">PWR_PUCRA_PU12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5">PWR_PUCRA_PU12_Pos</a>)</td></tr>
<tr class="separator:ga57c0e329a3f6fb5891df8818bbbc32cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f1697a5a79ff74c562325c1116507d" id="r_ga45f1697a5a79ff74c562325c1116507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45f1697a5a79ff74c562325c1116507d">PWR_PUCRA_PU12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57c0e329a3f6fb5891df8818bbbc32cf">PWR_PUCRA_PU12_Msk</a></td></tr>
<tr class="separator:ga45f1697a5a79ff74c562325c1116507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0b5b56fa83f9b2a865ee43aefcf7cf" id="r_ga4d0b5b56fa83f9b2a865ee43aefcf7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0b5b56fa83f9b2a865ee43aefcf7cf">PWR_PUCRA_PU13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga4d0b5b56fa83f9b2a865ee43aefcf7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace712733c92243807456da9fc3b9cbe7" id="r_gace712733c92243807456da9fc3b9cbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace712733c92243807456da9fc3b9cbe7">PWR_PUCRA_PU13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0b5b56fa83f9b2a865ee43aefcf7cf">PWR_PUCRA_PU13_Pos</a>)</td></tr>
<tr class="separator:gace712733c92243807456da9fc3b9cbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c909822b78854b96cbb84ee4ccea70f" id="r_ga0c909822b78854b96cbb84ee4ccea70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c909822b78854b96cbb84ee4ccea70f">PWR_PUCRA_PU13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace712733c92243807456da9fc3b9cbe7">PWR_PUCRA_PU13_Msk</a></td></tr>
<tr class="separator:ga0c909822b78854b96cbb84ee4ccea70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d20ffb2e9e97ce7a26e13dcfa28f4c" id="r_ga43d20ffb2e9e97ce7a26e13dcfa28f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43d20ffb2e9e97ce7a26e13dcfa28f4c">PWR_PUCRA_PU14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga43d20ffb2e9e97ce7a26e13dcfa28f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82346897e352cc62eebabf633aafb196" id="r_ga82346897e352cc62eebabf633aafb196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82346897e352cc62eebabf633aafb196">PWR_PUCRA_PU14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d20ffb2e9e97ce7a26e13dcfa28f4c">PWR_PUCRA_PU14_Pos</a>)</td></tr>
<tr class="separator:ga82346897e352cc62eebabf633aafb196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac813f7f8e0cbe4e5276effa5387754d2" id="r_gac813f7f8e0cbe4e5276effa5387754d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac813f7f8e0cbe4e5276effa5387754d2">PWR_PUCRA_PU14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82346897e352cc62eebabf633aafb196">PWR_PUCRA_PU14_Msk</a></td></tr>
<tr class="separator:gac813f7f8e0cbe4e5276effa5387754d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a58d394695b285911ea186e5f5b39" id="r_ga172a58d394695b285911ea186e5f5b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172a58d394695b285911ea186e5f5b39">PWR_PUCRA_PU15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga172a58d394695b285911ea186e5f5b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7427137170f70d83d7889214ffa6ace1" id="r_ga7427137170f70d83d7889214ffa6ace1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7427137170f70d83d7889214ffa6ace1">PWR_PUCRA_PU15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga172a58d394695b285911ea186e5f5b39">PWR_PUCRA_PU15_Pos</a>)</td></tr>
<tr class="separator:ga7427137170f70d83d7889214ffa6ace1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10226eab2ec4088bc485b50bd1d03be7" id="r_ga10226eab2ec4088bc485b50bd1d03be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10226eab2ec4088bc485b50bd1d03be7">PWR_PUCRA_PU15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7427137170f70d83d7889214ffa6ace1">PWR_PUCRA_PU15_Msk</a></td></tr>
<tr class="separator:ga10226eab2ec4088bc485b50bd1d03be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c22daf7cc92c810efcb8f7d020701e8" id="r_ga9c22daf7cc92c810efcb8f7d020701e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c22daf7cc92c810efcb8f7d020701e8">PWR_PDCRA_PD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9c22daf7cc92c810efcb8f7d020701e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee33b2fb334043d0ed6b92591de11eac" id="r_gaee33b2fb334043d0ed6b92591de11eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee33b2fb334043d0ed6b92591de11eac">PWR_PDCRA_PD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c22daf7cc92c810efcb8f7d020701e8">PWR_PDCRA_PD0_Pos</a>)</td></tr>
<tr class="separator:gaee33b2fb334043d0ed6b92591de11eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f618d6092a281ade2be95b68e6fd0f" id="r_ga98f618d6092a281ade2be95b68e6fd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f618d6092a281ade2be95b68e6fd0f">PWR_PDCRA_PD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee33b2fb334043d0ed6b92591de11eac">PWR_PDCRA_PD0_Msk</a></td></tr>
<tr class="separator:ga98f618d6092a281ade2be95b68e6fd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18e38292874b4ac5e4e7794d2797bd5" id="r_gae18e38292874b4ac5e4e7794d2797bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18e38292874b4ac5e4e7794d2797bd5">PWR_PDCRA_PD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae18e38292874b4ac5e4e7794d2797bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4464fe7a2657ae4344f64a73bdd26633" id="r_ga4464fe7a2657ae4344f64a73bdd26633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4464fe7a2657ae4344f64a73bdd26633">PWR_PDCRA_PD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae18e38292874b4ac5e4e7794d2797bd5">PWR_PDCRA_PD1_Pos</a>)</td></tr>
<tr class="separator:ga4464fe7a2657ae4344f64a73bdd26633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056a098e7b2506108ef1681c6f5897c" id="r_gae056a098e7b2506108ef1681c6f5897c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae056a098e7b2506108ef1681c6f5897c">PWR_PDCRA_PD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4464fe7a2657ae4344f64a73bdd26633">PWR_PDCRA_PD1_Msk</a></td></tr>
<tr class="separator:gae056a098e7b2506108ef1681c6f5897c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878b9bad49a1ebde399d3fcf984f5684" id="r_ga878b9bad49a1ebde399d3fcf984f5684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878b9bad49a1ebde399d3fcf984f5684">PWR_PDCRA_PD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga878b9bad49a1ebde399d3fcf984f5684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab738aaf601782ed987931e320059659b" id="r_gab738aaf601782ed987931e320059659b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab738aaf601782ed987931e320059659b">PWR_PDCRA_PD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga878b9bad49a1ebde399d3fcf984f5684">PWR_PDCRA_PD2_Pos</a>)</td></tr>
<tr class="separator:gab738aaf601782ed987931e320059659b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6428d9c0ec9ea372ee6eaf1002027d81" id="r_ga6428d9c0ec9ea372ee6eaf1002027d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6428d9c0ec9ea372ee6eaf1002027d81">PWR_PDCRA_PD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab738aaf601782ed987931e320059659b">PWR_PDCRA_PD2_Msk</a></td></tr>
<tr class="separator:ga6428d9c0ec9ea372ee6eaf1002027d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace39e7989aba1c4e0433fe6699e80614" id="r_gace39e7989aba1c4e0433fe6699e80614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace39e7989aba1c4e0433fe6699e80614">PWR_PDCRA_PD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gace39e7989aba1c4e0433fe6699e80614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6096badf58dbc180e5837a989e3ea91" id="r_gac6096badf58dbc180e5837a989e3ea91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6096badf58dbc180e5837a989e3ea91">PWR_PDCRA_PD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace39e7989aba1c4e0433fe6699e80614">PWR_PDCRA_PD3_Pos</a>)</td></tr>
<tr class="separator:gac6096badf58dbc180e5837a989e3ea91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812c8321ee9c4d6e0994584096dd63bd" id="r_ga812c8321ee9c4d6e0994584096dd63bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812c8321ee9c4d6e0994584096dd63bd">PWR_PDCRA_PD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6096badf58dbc180e5837a989e3ea91">PWR_PDCRA_PD3_Msk</a></td></tr>
<tr class="separator:ga812c8321ee9c4d6e0994584096dd63bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6931ae3d0af06f12524fd5fcb549a6a" id="r_gae6931ae3d0af06f12524fd5fcb549a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6931ae3d0af06f12524fd5fcb549a6a">PWR_PDCRA_PD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae6931ae3d0af06f12524fd5fcb549a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91934e451db08bbf6359c47fbd63681" id="r_gae91934e451db08bbf6359c47fbd63681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae91934e451db08bbf6359c47fbd63681">PWR_PDCRA_PD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6931ae3d0af06f12524fd5fcb549a6a">PWR_PDCRA_PD4_Pos</a>)</td></tr>
<tr class="separator:gae91934e451db08bbf6359c47fbd63681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada33fd2d7cb253ee02b620f409f21028" id="r_gada33fd2d7cb253ee02b620f409f21028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada33fd2d7cb253ee02b620f409f21028">PWR_PDCRA_PD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae91934e451db08bbf6359c47fbd63681">PWR_PDCRA_PD4_Msk</a></td></tr>
<tr class="separator:gada33fd2d7cb253ee02b620f409f21028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35c5f5e4a29b4c461500b2c59a6a13a" id="r_gae35c5f5e4a29b4c461500b2c59a6a13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35c5f5e4a29b4c461500b2c59a6a13a">PWR_PDCRA_PD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae35c5f5e4a29b4c461500b2c59a6a13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d60303b03394fac3860ae130f6593c" id="r_ga24d60303b03394fac3860ae130f6593c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d60303b03394fac3860ae130f6593c">PWR_PDCRA_PD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae35c5f5e4a29b4c461500b2c59a6a13a">PWR_PDCRA_PD5_Pos</a>)</td></tr>
<tr class="separator:ga24d60303b03394fac3860ae130f6593c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34bc562f7e0d3457f9dcf3f0f979b1" id="r_ga2c34bc562f7e0d3457f9dcf3f0f979b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34bc562f7e0d3457f9dcf3f0f979b1">PWR_PDCRA_PD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24d60303b03394fac3860ae130f6593c">PWR_PDCRA_PD5_Msk</a></td></tr>
<tr class="separator:ga2c34bc562f7e0d3457f9dcf3f0f979b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123c7305686f66cae78095bf68165851" id="r_ga123c7305686f66cae78095bf68165851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga123c7305686f66cae78095bf68165851">PWR_PDCRA_PD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga123c7305686f66cae78095bf68165851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ef5a7f6e2257564500b8176c43d9d8" id="r_gaa0ef5a7f6e2257564500b8176c43d9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ef5a7f6e2257564500b8176c43d9d8">PWR_PDCRA_PD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga123c7305686f66cae78095bf68165851">PWR_PDCRA_PD6_Pos</a>)</td></tr>
<tr class="separator:gaa0ef5a7f6e2257564500b8176c43d9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19869403889d124604a55566b0919f01" id="r_ga19869403889d124604a55566b0919f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19869403889d124604a55566b0919f01">PWR_PDCRA_PD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ef5a7f6e2257564500b8176c43d9d8">PWR_PDCRA_PD6_Msk</a></td></tr>
<tr class="separator:ga19869403889d124604a55566b0919f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4872eaef9cdb0e75bba657b9b5b0a21" id="r_gaf4872eaef9cdb0e75bba657b9b5b0a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4872eaef9cdb0e75bba657b9b5b0a21">PWR_PDCRA_PD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf4872eaef9cdb0e75bba657b9b5b0a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8141add5664689326281118a609c529" id="r_gae8141add5664689326281118a609c529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8141add5664689326281118a609c529">PWR_PDCRA_PD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4872eaef9cdb0e75bba657b9b5b0a21">PWR_PDCRA_PD7_Pos</a>)</td></tr>
<tr class="separator:gae8141add5664689326281118a609c529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1474b2694813ec7e008a7611fa0c2471" id="r_ga1474b2694813ec7e008a7611fa0c2471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1474b2694813ec7e008a7611fa0c2471">PWR_PDCRA_PD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8141add5664689326281118a609c529">PWR_PDCRA_PD7_Msk</a></td></tr>
<tr class="separator:ga1474b2694813ec7e008a7611fa0c2471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1873595532c0dd479b9c029d67e0b0bc" id="r_ga1873595532c0dd479b9c029d67e0b0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1873595532c0dd479b9c029d67e0b0bc">PWR_PDCRA_PD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1873595532c0dd479b9c029d67e0b0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415db2521ae4496348800ea013b45be8" id="r_ga415db2521ae4496348800ea013b45be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga415db2521ae4496348800ea013b45be8">PWR_PDCRA_PD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1873595532c0dd479b9c029d67e0b0bc">PWR_PDCRA_PD8_Pos</a>)</td></tr>
<tr class="separator:ga415db2521ae4496348800ea013b45be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3efe6ef3bd4e229a0611f7fd6bb87a" id="r_ga7b3efe6ef3bd4e229a0611f7fd6bb87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3efe6ef3bd4e229a0611f7fd6bb87a">PWR_PDCRA_PD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga415db2521ae4496348800ea013b45be8">PWR_PDCRA_PD8_Msk</a></td></tr>
<tr class="separator:ga7b3efe6ef3bd4e229a0611f7fd6bb87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108f513e7c4f9497ade1ffd9fac028c3" id="r_ga108f513e7c4f9497ade1ffd9fac028c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108f513e7c4f9497ade1ffd9fac028c3">PWR_PDCRA_PD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga108f513e7c4f9497ade1ffd9fac028c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d8b899ebd261a8cbe8e111cc5901a0" id="r_ga19d8b899ebd261a8cbe8e111cc5901a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8b899ebd261a8cbe8e111cc5901a0">PWR_PDCRA_PD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga108f513e7c4f9497ade1ffd9fac028c3">PWR_PDCRA_PD9_Pos</a>)</td></tr>
<tr class="separator:ga19d8b899ebd261a8cbe8e111cc5901a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6cdc9285d68bc18eaf0db89e9c97ab0" id="r_gaf6cdc9285d68bc18eaf0db89e9c97ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6cdc9285d68bc18eaf0db89e9c97ab0">PWR_PDCRA_PD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8b899ebd261a8cbe8e111cc5901a0">PWR_PDCRA_PD9_Msk</a></td></tr>
<tr class="separator:gaf6cdc9285d68bc18eaf0db89e9c97ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7b2c1ef54905aec0014965e46157f3" id="r_ga4c7b2c1ef54905aec0014965e46157f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7b2c1ef54905aec0014965e46157f3">PWR_PDCRA_PD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4c7b2c1ef54905aec0014965e46157f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb81d8b74a47b133f2e5a38be19f6719" id="r_gaeb81d8b74a47b133f2e5a38be19f6719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb81d8b74a47b133f2e5a38be19f6719">PWR_PDCRA_PD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7b2c1ef54905aec0014965e46157f3">PWR_PDCRA_PD10_Pos</a>)</td></tr>
<tr class="separator:gaeb81d8b74a47b133f2e5a38be19f6719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5245e26b03499292c6cf51e05bb19836" id="r_ga5245e26b03499292c6cf51e05bb19836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5245e26b03499292c6cf51e05bb19836">PWR_PDCRA_PD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb81d8b74a47b133f2e5a38be19f6719">PWR_PDCRA_PD10_Msk</a></td></tr>
<tr class="separator:ga5245e26b03499292c6cf51e05bb19836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb84b52ab7eb63a3dbbbf83a7000148c" id="r_gacb84b52ab7eb63a3dbbbf83a7000148c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb84b52ab7eb63a3dbbbf83a7000148c">PWR_PDCRA_PD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacb84b52ab7eb63a3dbbbf83a7000148c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7c1b93609dad10f1a917032b07cc59" id="r_ga8e7c1b93609dad10f1a917032b07cc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e7c1b93609dad10f1a917032b07cc59">PWR_PDCRA_PD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacb84b52ab7eb63a3dbbbf83a7000148c">PWR_PDCRA_PD11_Pos</a>)</td></tr>
<tr class="separator:ga8e7c1b93609dad10f1a917032b07cc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66adfaf86df1195314177622daa9184" id="r_gac66adfaf86df1195314177622daa9184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66adfaf86df1195314177622daa9184">PWR_PDCRA_PD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e7c1b93609dad10f1a917032b07cc59">PWR_PDCRA_PD11_Msk</a></td></tr>
<tr class="separator:gac66adfaf86df1195314177622daa9184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21043f773f2bc5c9d0127b3e1d9e606f" id="r_ga21043f773f2bc5c9d0127b3e1d9e606f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21043f773f2bc5c9d0127b3e1d9e606f">PWR_PDCRA_PD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga21043f773f2bc5c9d0127b3e1d9e606f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e275fa23907bba7f81d5e416e2b14ad" id="r_ga5e275fa23907bba7f81d5e416e2b14ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e275fa23907bba7f81d5e416e2b14ad">PWR_PDCRA_PD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21043f773f2bc5c9d0127b3e1d9e606f">PWR_PDCRA_PD12_Pos</a>)</td></tr>
<tr class="separator:ga5e275fa23907bba7f81d5e416e2b14ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5f3174003f34b9d4f8981abc981c41" id="r_ga2f5f3174003f34b9d4f8981abc981c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f3174003f34b9d4f8981abc981c41">PWR_PDCRA_PD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e275fa23907bba7f81d5e416e2b14ad">PWR_PDCRA_PD12_Msk</a></td></tr>
<tr class="separator:ga2f5f3174003f34b9d4f8981abc981c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30218ad89991672375516f222d2099fb" id="r_ga30218ad89991672375516f222d2099fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30218ad89991672375516f222d2099fb">PWR_PDCRA_PD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga30218ad89991672375516f222d2099fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165efca93621e2934c8656b6fd1b35fe" id="r_ga165efca93621e2934c8656b6fd1b35fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165efca93621e2934c8656b6fd1b35fe">PWR_PDCRA_PD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30218ad89991672375516f222d2099fb">PWR_PDCRA_PD13_Pos</a>)</td></tr>
<tr class="separator:ga165efca93621e2934c8656b6fd1b35fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd1ea9c9025a3e2fe77dee61577c635" id="r_ga4bd1ea9c9025a3e2fe77dee61577c635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd1ea9c9025a3e2fe77dee61577c635">PWR_PDCRA_PD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga165efca93621e2934c8656b6fd1b35fe">PWR_PDCRA_PD13_Msk</a></td></tr>
<tr class="separator:ga4bd1ea9c9025a3e2fe77dee61577c635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4222aa9fc233c7ae9f71d6d0699a5a" id="r_gaae4222aa9fc233c7ae9f71d6d0699a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4222aa9fc233c7ae9f71d6d0699a5a">PWR_PDCRA_PD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaae4222aa9fc233c7ae9f71d6d0699a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9820b0074c9c5ad0cf9e761456476880" id="r_ga9820b0074c9c5ad0cf9e761456476880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9820b0074c9c5ad0cf9e761456476880">PWR_PDCRA_PD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4222aa9fc233c7ae9f71d6d0699a5a">PWR_PDCRA_PD14_Pos</a>)</td></tr>
<tr class="separator:ga9820b0074c9c5ad0cf9e761456476880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab695000920fc04b4fa434dc40b6efeab" id="r_gab695000920fc04b4fa434dc40b6efeab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab695000920fc04b4fa434dc40b6efeab">PWR_PDCRA_PD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9820b0074c9c5ad0cf9e761456476880">PWR_PDCRA_PD14_Msk</a></td></tr>
<tr class="separator:gab695000920fc04b4fa434dc40b6efeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bbb44d16e67f4052dacade197331da" id="r_ga96bbb44d16e67f4052dacade197331da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96bbb44d16e67f4052dacade197331da">PWR_PDCRA_PD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga96bbb44d16e67f4052dacade197331da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91412603c1bc597f48f3e0b2ad08b8b6" id="r_ga91412603c1bc597f48f3e0b2ad08b8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91412603c1bc597f48f3e0b2ad08b8b6">PWR_PDCRA_PD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96bbb44d16e67f4052dacade197331da">PWR_PDCRA_PD15_Pos</a>)</td></tr>
<tr class="separator:ga91412603c1bc597f48f3e0b2ad08b8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0f87ba5447ec24ab4d40d626f9b6f6" id="r_ga1c0f87ba5447ec24ab4d40d626f9b6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0f87ba5447ec24ab4d40d626f9b6f6">PWR_PDCRA_PD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91412603c1bc597f48f3e0b2ad08b8b6">PWR_PDCRA_PD15_Msk</a></td></tr>
<tr class="separator:ga1c0f87ba5447ec24ab4d40d626f9b6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f505011741e91cf5dec70d1981d594" id="r_ga22f505011741e91cf5dec70d1981d594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f505011741e91cf5dec70d1981d594">PWR_PUCRB_PU0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f505011741e91cf5dec70d1981d594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e091698fea2a13edb66db5705753e01" id="r_ga5e091698fea2a13edb66db5705753e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e091698fea2a13edb66db5705753e01">PWR_PUCRB_PU0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f505011741e91cf5dec70d1981d594">PWR_PUCRB_PU0_Pos</a>)</td></tr>
<tr class="separator:ga5e091698fea2a13edb66db5705753e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129d8d156c55e148ecd0fea5305c4834" id="r_ga129d8d156c55e148ecd0fea5305c4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga129d8d156c55e148ecd0fea5305c4834">PWR_PUCRB_PU0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e091698fea2a13edb66db5705753e01">PWR_PUCRB_PU0_Msk</a></td></tr>
<tr class="separator:ga129d8d156c55e148ecd0fea5305c4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01de46035aa38d820dbea3642c2fb15b" id="r_ga01de46035aa38d820dbea3642c2fb15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01de46035aa38d820dbea3642c2fb15b">PWR_PUCRB_PU1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga01de46035aa38d820dbea3642c2fb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f59d7c348bdaa0998ef1bf7ac2121f" id="r_gac6f59d7c348bdaa0998ef1bf7ac2121f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f59d7c348bdaa0998ef1bf7ac2121f">PWR_PUCRB_PU1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01de46035aa38d820dbea3642c2fb15b">PWR_PUCRB_PU1_Pos</a>)</td></tr>
<tr class="separator:gac6f59d7c348bdaa0998ef1bf7ac2121f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273f1d0f7acfb46d5c85fe6da76cd018" id="r_ga273f1d0f7acfb46d5c85fe6da76cd018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga273f1d0f7acfb46d5c85fe6da76cd018">PWR_PUCRB_PU1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6f59d7c348bdaa0998ef1bf7ac2121f">PWR_PUCRB_PU1_Msk</a></td></tr>
<tr class="separator:ga273f1d0f7acfb46d5c85fe6da76cd018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0db0b599cb801e3cb104504d752679" id="r_gabc0db0b599cb801e3cb104504d752679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc0db0b599cb801e3cb104504d752679">PWR_PUCRB_PU2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabc0db0b599cb801e3cb104504d752679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194b18756104386229bcba2108af88c4" id="r_ga194b18756104386229bcba2108af88c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194b18756104386229bcba2108af88c4">PWR_PUCRB_PU2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc0db0b599cb801e3cb104504d752679">PWR_PUCRB_PU2_Pos</a>)</td></tr>
<tr class="separator:ga194b18756104386229bcba2108af88c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5a0f62c13d529f2e87f5b3e109a23c" id="r_ga5a5a0f62c13d529f2e87f5b3e109a23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5a0f62c13d529f2e87f5b3e109a23c">PWR_PUCRB_PU2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194b18756104386229bcba2108af88c4">PWR_PUCRB_PU2_Msk</a></td></tr>
<tr class="separator:ga5a5a0f62c13d529f2e87f5b3e109a23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9411c5a0d691198516741e81de4ee5ba" id="r_ga9411c5a0d691198516741e81de4ee5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9411c5a0d691198516741e81de4ee5ba">PWR_PUCRB_PU3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9411c5a0d691198516741e81de4ee5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e916dcb3e45c7d29c21171e6d63ac2d" id="r_ga3e916dcb3e45c7d29c21171e6d63ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e916dcb3e45c7d29c21171e6d63ac2d">PWR_PUCRB_PU3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9411c5a0d691198516741e81de4ee5ba">PWR_PUCRB_PU3_Pos</a>)</td></tr>
<tr class="separator:ga3e916dcb3e45c7d29c21171e6d63ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb996d5a064c2e142f106d502c44743" id="r_ga1cb996d5a064c2e142f106d502c44743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb996d5a064c2e142f106d502c44743">PWR_PUCRB_PU3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e916dcb3e45c7d29c21171e6d63ac2d">PWR_PUCRB_PU3_Msk</a></td></tr>
<tr class="separator:ga1cb996d5a064c2e142f106d502c44743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601ff7205b9d34fac7f2d496388a92ef" id="r_ga601ff7205b9d34fac7f2d496388a92ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ff7205b9d34fac7f2d496388a92ef">PWR_PUCRB_PU4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga601ff7205b9d34fac7f2d496388a92ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702b6326bcb3355dbcc317b1f47fc6e" id="r_ga4702b6326bcb3355dbcc317b1f47fc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4702b6326bcb3355dbcc317b1f47fc6e">PWR_PUCRB_PU4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga601ff7205b9d34fac7f2d496388a92ef">PWR_PUCRB_PU4_Pos</a>)</td></tr>
<tr class="separator:ga4702b6326bcb3355dbcc317b1f47fc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d893e072e835738dfb08388a7d994f" id="r_ga80d893e072e835738dfb08388a7d994f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d893e072e835738dfb08388a7d994f">PWR_PUCRB_PU4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4702b6326bcb3355dbcc317b1f47fc6e">PWR_PUCRB_PU4_Msk</a></td></tr>
<tr class="separator:ga80d893e072e835738dfb08388a7d994f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f6de34902b5ed5a45a8bc652e34937" id="r_gae3f6de34902b5ed5a45a8bc652e34937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f6de34902b5ed5a45a8bc652e34937">PWR_PUCRB_PU5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae3f6de34902b5ed5a45a8bc652e34937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e02ad765d2e602be7859bd5d4479c29" id="r_ga3e02ad765d2e602be7859bd5d4479c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e02ad765d2e602be7859bd5d4479c29">PWR_PUCRB_PU5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3f6de34902b5ed5a45a8bc652e34937">PWR_PUCRB_PU5_Pos</a>)</td></tr>
<tr class="separator:ga3e02ad765d2e602be7859bd5d4479c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51029d76b517d12d9f47a2d6b5ecd53" id="r_gac51029d76b517d12d9f47a2d6b5ecd53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac51029d76b517d12d9f47a2d6b5ecd53">PWR_PUCRB_PU5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e02ad765d2e602be7859bd5d4479c29">PWR_PUCRB_PU5_Msk</a></td></tr>
<tr class="separator:gac51029d76b517d12d9f47a2d6b5ecd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0dd25f2f9256f4b316a99e1dc9062a" id="r_ga5d0dd25f2f9256f4b316a99e1dc9062a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0dd25f2f9256f4b316a99e1dc9062a">PWR_PUCRB_PU6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5d0dd25f2f9256f4b316a99e1dc9062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346b48a723b3c425141101d4c573c664" id="r_ga346b48a723b3c425141101d4c573c664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga346b48a723b3c425141101d4c573c664">PWR_PUCRB_PU6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0dd25f2f9256f4b316a99e1dc9062a">PWR_PUCRB_PU6_Pos</a>)</td></tr>
<tr class="separator:ga346b48a723b3c425141101d4c573c664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b8affb0fc930e62f94728667e4d0f0" id="r_gac7b8affb0fc930e62f94728667e4d0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8affb0fc930e62f94728667e4d0f0">PWR_PUCRB_PU6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga346b48a723b3c425141101d4c573c664">PWR_PUCRB_PU6_Msk</a></td></tr>
<tr class="separator:gac7b8affb0fc930e62f94728667e4d0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46c2996349ea0bacec88b2c20727473" id="r_gab46c2996349ea0bacec88b2c20727473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46c2996349ea0bacec88b2c20727473">PWR_PUCRB_PU7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab46c2996349ea0bacec88b2c20727473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedbf067834e6331459df69de9bbb23b" id="r_gadedbf067834e6331459df69de9bbb23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedbf067834e6331459df69de9bbb23b">PWR_PUCRB_PU7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab46c2996349ea0bacec88b2c20727473">PWR_PUCRB_PU7_Pos</a>)</td></tr>
<tr class="separator:gadedbf067834e6331459df69de9bbb23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88fc11e9be618a451ad965b9b0a4c8c" id="r_gab88fc11e9be618a451ad965b9b0a4c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab88fc11e9be618a451ad965b9b0a4c8c">PWR_PUCRB_PU7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadedbf067834e6331459df69de9bbb23b">PWR_PUCRB_PU7_Msk</a></td></tr>
<tr class="separator:gab88fc11e9be618a451ad965b9b0a4c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2095315b10a7fc95a80a62cb64178530" id="r_ga2095315b10a7fc95a80a62cb64178530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2095315b10a7fc95a80a62cb64178530">PWR_PUCRB_PU8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2095315b10a7fc95a80a62cb64178530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb72ccaea96e3a73ba3ebeb666c5b8e" id="r_gacfb72ccaea96e3a73ba3ebeb666c5b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb72ccaea96e3a73ba3ebeb666c5b8e">PWR_PUCRB_PU8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2095315b10a7fc95a80a62cb64178530">PWR_PUCRB_PU8_Pos</a>)</td></tr>
<tr class="separator:gacfb72ccaea96e3a73ba3ebeb666c5b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffd00a4bf2d4fd28217433411babb53" id="r_ga7ffd00a4bf2d4fd28217433411babb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ffd00a4bf2d4fd28217433411babb53">PWR_PUCRB_PU8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb72ccaea96e3a73ba3ebeb666c5b8e">PWR_PUCRB_PU8_Msk</a></td></tr>
<tr class="separator:ga7ffd00a4bf2d4fd28217433411babb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58f19cabcf2265e07e1e62b7f601a96" id="r_gad58f19cabcf2265e07e1e62b7f601a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad58f19cabcf2265e07e1e62b7f601a96">PWR_PUCRB_PU9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad58f19cabcf2265e07e1e62b7f601a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31e25a13c30591bd2d6df9247653fdf" id="r_gab31e25a13c30591bd2d6df9247653fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab31e25a13c30591bd2d6df9247653fdf">PWR_PUCRB_PU9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad58f19cabcf2265e07e1e62b7f601a96">PWR_PUCRB_PU9_Pos</a>)</td></tr>
<tr class="separator:gab31e25a13c30591bd2d6df9247653fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5111c01bf0f827eee13624386f8c87a8" id="r_ga5111c01bf0f827eee13624386f8c87a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5111c01bf0f827eee13624386f8c87a8">PWR_PUCRB_PU9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab31e25a13c30591bd2d6df9247653fdf">PWR_PUCRB_PU9_Msk</a></td></tr>
<tr class="separator:ga5111c01bf0f827eee13624386f8c87a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc570f592335b6771414de04a00dae3" id="r_ga3fc570f592335b6771414de04a00dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc570f592335b6771414de04a00dae3">PWR_PUCRB_PU10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3fc570f592335b6771414de04a00dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615bc0c94d668f9eec1a09de806390bf" id="r_ga615bc0c94d668f9eec1a09de806390bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615bc0c94d668f9eec1a09de806390bf">PWR_PUCRB_PU10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc570f592335b6771414de04a00dae3">PWR_PUCRB_PU10_Pos</a>)</td></tr>
<tr class="separator:ga615bc0c94d668f9eec1a09de806390bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdb6cfc29eb36d313449ebc323e7486" id="r_ga1fdb6cfc29eb36d313449ebc323e7486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fdb6cfc29eb36d313449ebc323e7486">PWR_PUCRB_PU10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga615bc0c94d668f9eec1a09de806390bf">PWR_PUCRB_PU10_Msk</a></td></tr>
<tr class="separator:ga1fdb6cfc29eb36d313449ebc323e7486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3474798e0804fcfabe8a9af4f0fc9fc0" id="r_ga3474798e0804fcfabe8a9af4f0fc9fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3474798e0804fcfabe8a9af4f0fc9fc0">PWR_PUCRB_PU11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3474798e0804fcfabe8a9af4f0fc9fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0abcc1589f22b52aab50f7673ad96ad7" id="r_ga0abcc1589f22b52aab50f7673ad96ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0abcc1589f22b52aab50f7673ad96ad7">PWR_PUCRB_PU11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3474798e0804fcfabe8a9af4f0fc9fc0">PWR_PUCRB_PU11_Pos</a>)</td></tr>
<tr class="separator:ga0abcc1589f22b52aab50f7673ad96ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024e24eaec5399dbbf9383d3f4ac448b" id="r_ga024e24eaec5399dbbf9383d3f4ac448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga024e24eaec5399dbbf9383d3f4ac448b">PWR_PUCRB_PU11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0abcc1589f22b52aab50f7673ad96ad7">PWR_PUCRB_PU11_Msk</a></td></tr>
<tr class="separator:ga024e24eaec5399dbbf9383d3f4ac448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c21fc2718610526b6697e3464a8080" id="r_gab6c21fc2718610526b6697e3464a8080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c21fc2718610526b6697e3464a8080">PWR_PUCRB_PU12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab6c21fc2718610526b6697e3464a8080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fb49b277c9a85cd22d42c392372a76" id="r_ga32fb49b277c9a85cd22d42c392372a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32fb49b277c9a85cd22d42c392372a76">PWR_PUCRB_PU12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab6c21fc2718610526b6697e3464a8080">PWR_PUCRB_PU12_Pos</a>)</td></tr>
<tr class="separator:ga32fb49b277c9a85cd22d42c392372a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52ef628fddff9aac9a2fa2a337024c8" id="r_gad52ef628fddff9aac9a2fa2a337024c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad52ef628fddff9aac9a2fa2a337024c8">PWR_PUCRB_PU12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32fb49b277c9a85cd22d42c392372a76">PWR_PUCRB_PU12_Msk</a></td></tr>
<tr class="separator:gad52ef628fddff9aac9a2fa2a337024c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9e3e4e44d64385d61e69e4ea33ae90" id="r_ga5d9e3e4e44d64385d61e69e4ea33ae90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9e3e4e44d64385d61e69e4ea33ae90">PWR_PUCRB_PU13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5d9e3e4e44d64385d61e69e4ea33ae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4ba5fcf1174b06db3576f880443c4d" id="r_ga6f4ba5fcf1174b06db3576f880443c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4ba5fcf1174b06db3576f880443c4d">PWR_PUCRB_PU13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9e3e4e44d64385d61e69e4ea33ae90">PWR_PUCRB_PU13_Pos</a>)</td></tr>
<tr class="separator:ga6f4ba5fcf1174b06db3576f880443c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e2d8d78d59882983fa36fce0b99db2" id="r_gab3e2d8d78d59882983fa36fce0b99db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e2d8d78d59882983fa36fce0b99db2">PWR_PUCRB_PU13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4ba5fcf1174b06db3576f880443c4d">PWR_PUCRB_PU13_Msk</a></td></tr>
<tr class="separator:gab3e2d8d78d59882983fa36fce0b99db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52d4e117220bdd5b890293d82b32f97" id="r_gae52d4e117220bdd5b890293d82b32f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52d4e117220bdd5b890293d82b32f97">PWR_PUCRB_PU14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae52d4e117220bdd5b890293d82b32f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bbd42e19782a3ae78379c9856bb02b" id="r_gae5bbd42e19782a3ae78379c9856bb02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5bbd42e19782a3ae78379c9856bb02b">PWR_PUCRB_PU14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae52d4e117220bdd5b890293d82b32f97">PWR_PUCRB_PU14_Pos</a>)</td></tr>
<tr class="separator:gae5bbd42e19782a3ae78379c9856bb02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052aaf6d241cdb6f42020e1e664dbe8" id="r_ga1052aaf6d241cdb6f42020e1e664dbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052aaf6d241cdb6f42020e1e664dbe8">PWR_PUCRB_PU14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5bbd42e19782a3ae78379c9856bb02b">PWR_PUCRB_PU14_Msk</a></td></tr>
<tr class="separator:ga1052aaf6d241cdb6f42020e1e664dbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90edce6b6e8abf5a586aa86a62d61dec" id="r_ga90edce6b6e8abf5a586aa86a62d61dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90edce6b6e8abf5a586aa86a62d61dec">PWR_PUCRB_PU15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga90edce6b6e8abf5a586aa86a62d61dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddc43e0f304deb653b59b5c9c28488d" id="r_ga2ddc43e0f304deb653b59b5c9c28488d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddc43e0f304deb653b59b5c9c28488d">PWR_PUCRB_PU15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90edce6b6e8abf5a586aa86a62d61dec">PWR_PUCRB_PU15_Pos</a>)</td></tr>
<tr class="separator:ga2ddc43e0f304deb653b59b5c9c28488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e44fdf385168cb4c12857c97f344dc8" id="r_ga1e44fdf385168cb4c12857c97f344dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e44fdf385168cb4c12857c97f344dc8">PWR_PUCRB_PU15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddc43e0f304deb653b59b5c9c28488d">PWR_PUCRB_PU15_Msk</a></td></tr>
<tr class="separator:ga1e44fdf385168cb4c12857c97f344dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3156cff88079f992cfecf83fc4c24a0f" id="r_ga3156cff88079f992cfecf83fc4c24a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3156cff88079f992cfecf83fc4c24a0f">PWR_PDCRB_PD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3156cff88079f992cfecf83fc4c24a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c4ef8f13f7e806f98a1a107054e64e" id="r_ga29c4ef8f13f7e806f98a1a107054e64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c4ef8f13f7e806f98a1a107054e64e">PWR_PDCRB_PD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3156cff88079f992cfecf83fc4c24a0f">PWR_PDCRB_PD0_Pos</a>)</td></tr>
<tr class="separator:ga29c4ef8f13f7e806f98a1a107054e64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2cd588c2b969829e1f88833a6d3b5a" id="r_gaeb2cd588c2b969829e1f88833a6d3b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2cd588c2b969829e1f88833a6d3b5a">PWR_PDCRB_PD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29c4ef8f13f7e806f98a1a107054e64e">PWR_PDCRB_PD0_Msk</a></td></tr>
<tr class="separator:gaeb2cd588c2b969829e1f88833a6d3b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156b16d1c95a62c302f60168eed1bc97" id="r_ga156b16d1c95a62c302f60168eed1bc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga156b16d1c95a62c302f60168eed1bc97">PWR_PDCRB_PD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga156b16d1c95a62c302f60168eed1bc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3046adb6cc5fcd53679decc7eeb667d0" id="r_ga3046adb6cc5fcd53679decc7eeb667d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3046adb6cc5fcd53679decc7eeb667d0">PWR_PDCRB_PD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga156b16d1c95a62c302f60168eed1bc97">PWR_PDCRB_PD1_Pos</a>)</td></tr>
<tr class="separator:ga3046adb6cc5fcd53679decc7eeb667d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b949b9b188ed4f5d32e21d861b2c736" id="r_ga1b949b9b188ed4f5d32e21d861b2c736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b949b9b188ed4f5d32e21d861b2c736">PWR_PDCRB_PD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3046adb6cc5fcd53679decc7eeb667d0">PWR_PDCRB_PD1_Msk</a></td></tr>
<tr class="separator:ga1b949b9b188ed4f5d32e21d861b2c736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a48f771c9cf3be1c8cf65b25ec4228" id="r_ga56a48f771c9cf3be1c8cf65b25ec4228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a48f771c9cf3be1c8cf65b25ec4228">PWR_PDCRB_PD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga56a48f771c9cf3be1c8cf65b25ec4228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf80e2b161cd9ba4ef414c83752140ec" id="r_gacf80e2b161cd9ba4ef414c83752140ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf80e2b161cd9ba4ef414c83752140ec">PWR_PDCRB_PD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56a48f771c9cf3be1c8cf65b25ec4228">PWR_PDCRB_PD2_Pos</a>)</td></tr>
<tr class="separator:gacf80e2b161cd9ba4ef414c83752140ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1534c44014b4d535b508cc20c40fa85" id="r_gaf1534c44014b4d535b508cc20c40fa85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1534c44014b4d535b508cc20c40fa85">PWR_PDCRB_PD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf80e2b161cd9ba4ef414c83752140ec">PWR_PDCRB_PD2_Msk</a></td></tr>
<tr class="separator:gaf1534c44014b4d535b508cc20c40fa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55c2d7566fdcae357c256d6a1072b7b" id="r_gaf55c2d7566fdcae357c256d6a1072b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf55c2d7566fdcae357c256d6a1072b7b">PWR_PDCRB_PD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf55c2d7566fdcae357c256d6a1072b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac149e0ffb9cf021f8afde154186d2b4" id="r_gaac149e0ffb9cf021f8afde154186d2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac149e0ffb9cf021f8afde154186d2b4">PWR_PDCRB_PD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf55c2d7566fdcae357c256d6a1072b7b">PWR_PDCRB_PD3_Pos</a>)</td></tr>
<tr class="separator:gaac149e0ffb9cf021f8afde154186d2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cd3a2704ae28a983913740bbc802c0" id="r_ga28cd3a2704ae28a983913740bbc802c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd3a2704ae28a983913740bbc802c0">PWR_PDCRB_PD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac149e0ffb9cf021f8afde154186d2b4">PWR_PDCRB_PD3_Msk</a></td></tr>
<tr class="separator:ga28cd3a2704ae28a983913740bbc802c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd79bac58dcd1111148fd2ad3e6c57" id="r_gaacfd79bac58dcd1111148fd2ad3e6c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfd79bac58dcd1111148fd2ad3e6c57">PWR_PDCRB_PD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaacfd79bac58dcd1111148fd2ad3e6c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb31d96291d2dd0d45e97ec87b6cfe5a" id="r_gafb31d96291d2dd0d45e97ec87b6cfe5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb31d96291d2dd0d45e97ec87b6cfe5a">PWR_PDCRB_PD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacfd79bac58dcd1111148fd2ad3e6c57">PWR_PDCRB_PD4_Pos</a>)</td></tr>
<tr class="separator:gafb31d96291d2dd0d45e97ec87b6cfe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a33156121113bf23f5795b19e1c6a9" id="r_ga31a33156121113bf23f5795b19e1c6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a33156121113bf23f5795b19e1c6a9">PWR_PDCRB_PD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb31d96291d2dd0d45e97ec87b6cfe5a">PWR_PDCRB_PD4_Msk</a></td></tr>
<tr class="separator:ga31a33156121113bf23f5795b19e1c6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6fe9aca960e2b622af76b00afed7b" id="r_ga72b6fe9aca960e2b622af76b00afed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b6fe9aca960e2b622af76b00afed7b">PWR_PDCRB_PD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga72b6fe9aca960e2b622af76b00afed7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b76693d639162d39822be322427fb6c" id="r_ga9b76693d639162d39822be322427fb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b76693d639162d39822be322427fb6c">PWR_PDCRB_PD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72b6fe9aca960e2b622af76b00afed7b">PWR_PDCRB_PD5_Pos</a>)</td></tr>
<tr class="separator:ga9b76693d639162d39822be322427fb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09ae046425088d62d3d265bcad357a6" id="r_gad09ae046425088d62d3d265bcad357a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09ae046425088d62d3d265bcad357a6">PWR_PDCRB_PD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b76693d639162d39822be322427fb6c">PWR_PDCRB_PD5_Msk</a></td></tr>
<tr class="separator:gad09ae046425088d62d3d265bcad357a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a01c8f15f9abdffd5aa391e345d44a" id="r_ga73a01c8f15f9abdffd5aa391e345d44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73a01c8f15f9abdffd5aa391e345d44a">PWR_PDCRB_PD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga73a01c8f15f9abdffd5aa391e345d44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9208bbc9128c870e98c9c4ae00e7ee0" id="r_gab9208bbc9128c870e98c9c4ae00e7ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9208bbc9128c870e98c9c4ae00e7ee0">PWR_PDCRB_PD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73a01c8f15f9abdffd5aa391e345d44a">PWR_PDCRB_PD6_Pos</a>)</td></tr>
<tr class="separator:gab9208bbc9128c870e98c9c4ae00e7ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd3165b4d4c17a1ffdf1761e814ea78" id="r_gafbd3165b4d4c17a1ffdf1761e814ea78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd3165b4d4c17a1ffdf1761e814ea78">PWR_PDCRB_PD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9208bbc9128c870e98c9c4ae00e7ee0">PWR_PDCRB_PD6_Msk</a></td></tr>
<tr class="separator:gafbd3165b4d4c17a1ffdf1761e814ea78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6f73e160ae53ec8244aa6b938b0bfd" id="r_ga2e6f73e160ae53ec8244aa6b938b0bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6f73e160ae53ec8244aa6b938b0bfd">PWR_PDCRB_PD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2e6f73e160ae53ec8244aa6b938b0bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d22b879885b7e2e1c1c328e3407363" id="r_gaf1d22b879885b7e2e1c1c328e3407363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1d22b879885b7e2e1c1c328e3407363">PWR_PDCRB_PD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6f73e160ae53ec8244aa6b938b0bfd">PWR_PDCRB_PD7_Pos</a>)</td></tr>
<tr class="separator:gaf1d22b879885b7e2e1c1c328e3407363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427674dc4f9623ea074bd724d824be2b" id="r_ga427674dc4f9623ea074bd724d824be2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga427674dc4f9623ea074bd724d824be2b">PWR_PDCRB_PD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1d22b879885b7e2e1c1c328e3407363">PWR_PDCRB_PD7_Msk</a></td></tr>
<tr class="separator:ga427674dc4f9623ea074bd724d824be2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dbfde94a1d38564187a69a54b44024" id="r_ga48dbfde94a1d38564187a69a54b44024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48dbfde94a1d38564187a69a54b44024">PWR_PDCRB_PD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga48dbfde94a1d38564187a69a54b44024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf168ca98f9d5d679c8bcabc10797a7a4" id="r_gaf168ca98f9d5d679c8bcabc10797a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf168ca98f9d5d679c8bcabc10797a7a4">PWR_PDCRB_PD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48dbfde94a1d38564187a69a54b44024">PWR_PDCRB_PD8_Pos</a>)</td></tr>
<tr class="separator:gaf168ca98f9d5d679c8bcabc10797a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7b3cadcebc65aa0540a5b8121615c5" id="r_gabc7b3cadcebc65aa0540a5b8121615c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc7b3cadcebc65aa0540a5b8121615c5">PWR_PDCRB_PD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf168ca98f9d5d679c8bcabc10797a7a4">PWR_PDCRB_PD8_Msk</a></td></tr>
<tr class="separator:gabc7b3cadcebc65aa0540a5b8121615c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6858f7cd6b90b601a1a76cc7218f890" id="r_gaa6858f7cd6b90b601a1a76cc7218f890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6858f7cd6b90b601a1a76cc7218f890">PWR_PDCRB_PD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa6858f7cd6b90b601a1a76cc7218f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25496cda63d6a5addbe27d9758c53c12" id="r_ga25496cda63d6a5addbe27d9758c53c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25496cda63d6a5addbe27d9758c53c12">PWR_PDCRB_PD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6858f7cd6b90b601a1a76cc7218f890">PWR_PDCRB_PD9_Pos</a>)</td></tr>
<tr class="separator:ga25496cda63d6a5addbe27d9758c53c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7140323ffa8f79cb2bcf8d14267b1bb" id="r_gae7140323ffa8f79cb2bcf8d14267b1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7140323ffa8f79cb2bcf8d14267b1bb">PWR_PDCRB_PD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25496cda63d6a5addbe27d9758c53c12">PWR_PDCRB_PD9_Msk</a></td></tr>
<tr class="separator:gae7140323ffa8f79cb2bcf8d14267b1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bbb790b54a8abeb7765b51d514e00d" id="r_gaa5bbb790b54a8abeb7765b51d514e00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5bbb790b54a8abeb7765b51d514e00d">PWR_PDCRB_PD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa5bbb790b54a8abeb7765b51d514e00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805eef2115f36ec8992b5817816a9013" id="r_ga805eef2115f36ec8992b5817816a9013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805eef2115f36ec8992b5817816a9013">PWR_PDCRB_PD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5bbb790b54a8abeb7765b51d514e00d">PWR_PDCRB_PD10_Pos</a>)</td></tr>
<tr class="separator:ga805eef2115f36ec8992b5817816a9013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eea973616f1beeeddef967a35c0a8" id="r_ga145eea973616f1beeeddef967a35c0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145eea973616f1beeeddef967a35c0a8">PWR_PDCRB_PD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga805eef2115f36ec8992b5817816a9013">PWR_PDCRB_PD10_Msk</a></td></tr>
<tr class="separator:ga145eea973616f1beeeddef967a35c0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85e9f12fc025838b85f1ee3e2e86074" id="r_gaf85e9f12fc025838b85f1ee3e2e86074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf85e9f12fc025838b85f1ee3e2e86074">PWR_PDCRB_PD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf85e9f12fc025838b85f1ee3e2e86074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99a8fbd71e32c6c620a870f7a3e09a3" id="r_gaf99a8fbd71e32c6c620a870f7a3e09a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf99a8fbd71e32c6c620a870f7a3e09a3">PWR_PDCRB_PD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf85e9f12fc025838b85f1ee3e2e86074">PWR_PDCRB_PD11_Pos</a>)</td></tr>
<tr class="separator:gaf99a8fbd71e32c6c620a870f7a3e09a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeeb285cd10bd9fa5c6618ccb5fa92d4" id="r_gaeeeb285cd10bd9fa5c6618ccb5fa92d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeeeb285cd10bd9fa5c6618ccb5fa92d4">PWR_PDCRB_PD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99a8fbd71e32c6c620a870f7a3e09a3">PWR_PDCRB_PD11_Msk</a></td></tr>
<tr class="separator:gaeeeb285cd10bd9fa5c6618ccb5fa92d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c1ee247b264f12063aeda96fbc7ea1" id="r_ga77c1ee247b264f12063aeda96fbc7ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c1ee247b264f12063aeda96fbc7ea1">PWR_PDCRB_PD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77c1ee247b264f12063aeda96fbc7ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966242f38aa6ae348158bd1094f36510" id="r_ga966242f38aa6ae348158bd1094f36510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966242f38aa6ae348158bd1094f36510">PWR_PDCRB_PD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c1ee247b264f12063aeda96fbc7ea1">PWR_PDCRB_PD12_Pos</a>)</td></tr>
<tr class="separator:ga966242f38aa6ae348158bd1094f36510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dceca90bf3674c055892630b3ad036" id="r_gac1dceca90bf3674c055892630b3ad036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1dceca90bf3674c055892630b3ad036">PWR_PDCRB_PD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga966242f38aa6ae348158bd1094f36510">PWR_PDCRB_PD12_Msk</a></td></tr>
<tr class="separator:gac1dceca90bf3674c055892630b3ad036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07062c1ca4fba6c5cdbda2f1345dc933" id="r_ga07062c1ca4fba6c5cdbda2f1345dc933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07062c1ca4fba6c5cdbda2f1345dc933">PWR_PDCRB_PD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga07062c1ca4fba6c5cdbda2f1345dc933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8a3668b5dad81b73dadfc8e2e5c78f" id="r_ga2a8a3668b5dad81b73dadfc8e2e5c78f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8a3668b5dad81b73dadfc8e2e5c78f">PWR_PDCRB_PD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07062c1ca4fba6c5cdbda2f1345dc933">PWR_PDCRB_PD13_Pos</a>)</td></tr>
<tr class="separator:ga2a8a3668b5dad81b73dadfc8e2e5c78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93fcb404ee72c54c6bd279b46915323" id="r_gac93fcb404ee72c54c6bd279b46915323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac93fcb404ee72c54c6bd279b46915323">PWR_PDCRB_PD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8a3668b5dad81b73dadfc8e2e5c78f">PWR_PDCRB_PD13_Msk</a></td></tr>
<tr class="separator:gac93fcb404ee72c54c6bd279b46915323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5eb763660136684e61e909b2bc00f3" id="r_ga8c5eb763660136684e61e909b2bc00f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5eb763660136684e61e909b2bc00f3">PWR_PDCRB_PD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8c5eb763660136684e61e909b2bc00f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad556df0f36ce40c149a8d5f0726786be" id="r_gad556df0f36ce40c149a8d5f0726786be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad556df0f36ce40c149a8d5f0726786be">PWR_PDCRB_PD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5eb763660136684e61e909b2bc00f3">PWR_PDCRB_PD14_Pos</a>)</td></tr>
<tr class="separator:gad556df0f36ce40c149a8d5f0726786be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c47f77664abf38d779cf450fc2a81cd" id="r_ga8c47f77664abf38d779cf450fc2a81cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c47f77664abf38d779cf450fc2a81cd">PWR_PDCRB_PD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad556df0f36ce40c149a8d5f0726786be">PWR_PDCRB_PD14_Msk</a></td></tr>
<tr class="separator:ga8c47f77664abf38d779cf450fc2a81cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc9388aa3238970b99f63aa24624512" id="r_ga2bc9388aa3238970b99f63aa24624512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bc9388aa3238970b99f63aa24624512">PWR_PDCRB_PD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2bc9388aa3238970b99f63aa24624512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117f563c92eef321e0b7cb753373a732" id="r_ga117f563c92eef321e0b7cb753373a732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117f563c92eef321e0b7cb753373a732">PWR_PDCRB_PD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bc9388aa3238970b99f63aa24624512">PWR_PDCRB_PD15_Pos</a>)</td></tr>
<tr class="separator:ga117f563c92eef321e0b7cb753373a732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa163adf76bffcca1feda11e6c1e327c1" id="r_gaa163adf76bffcca1feda11e6c1e327c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa163adf76bffcca1feda11e6c1e327c1">PWR_PDCRB_PD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117f563c92eef321e0b7cb753373a732">PWR_PDCRB_PD15_Msk</a></td></tr>
<tr class="separator:gaa163adf76bffcca1feda11e6c1e327c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b5c3b26900c618745e0292ef6c61ec" id="r_ga07b5c3b26900c618745e0292ef6c61ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b5c3b26900c618745e0292ef6c61ec">PWR_PUCRC_PU6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga07b5c3b26900c618745e0292ef6c61ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccc86058cabe9d8272e4289b6a67ac5" id="r_gaeccc86058cabe9d8272e4289b6a67ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc86058cabe9d8272e4289b6a67ac5">PWR_PUCRC_PU6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b5c3b26900c618745e0292ef6c61ec">PWR_PUCRC_PU6_Pos</a>)</td></tr>
<tr class="separator:gaeccc86058cabe9d8272e4289b6a67ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa5d9c889b89c0d17e0dad80f420393" id="r_gacaa5d9c889b89c0d17e0dad80f420393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa5d9c889b89c0d17e0dad80f420393">PWR_PUCRC_PU6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc86058cabe9d8272e4289b6a67ac5">PWR_PUCRC_PU6_Msk</a></td></tr>
<tr class="separator:gacaa5d9c889b89c0d17e0dad80f420393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04478e0841ed42e7f1e23c22f6231c34" id="r_ga04478e0841ed42e7f1e23c22f6231c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04478e0841ed42e7f1e23c22f6231c34">PWR_PUCRC_PU7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga04478e0841ed42e7f1e23c22f6231c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab600e39e2c857efd052a936e8b772ea8" id="r_gab600e39e2c857efd052a936e8b772ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab600e39e2c857efd052a936e8b772ea8">PWR_PUCRC_PU7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04478e0841ed42e7f1e23c22f6231c34">PWR_PUCRC_PU7_Pos</a>)</td></tr>
<tr class="separator:gab600e39e2c857efd052a936e8b772ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beb8ab26d9b74a3d348e62ad72b64" id="r_ga0c7beb8ab26d9b74a3d348e62ad72b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c7beb8ab26d9b74a3d348e62ad72b64">PWR_PUCRC_PU7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab600e39e2c857efd052a936e8b772ea8">PWR_PUCRC_PU7_Msk</a></td></tr>
<tr class="separator:ga0c7beb8ab26d9b74a3d348e62ad72b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d33c9b627a71e2700b92a2179618afa" id="r_ga2d33c9b627a71e2700b92a2179618afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d33c9b627a71e2700b92a2179618afa">PWR_PUCRC_PU13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2d33c9b627a71e2700b92a2179618afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509dd7b59452db9b752a4476ead4ecd1" id="r_ga509dd7b59452db9b752a4476ead4ecd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509dd7b59452db9b752a4476ead4ecd1">PWR_PUCRC_PU13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d33c9b627a71e2700b92a2179618afa">PWR_PUCRC_PU13_Pos</a>)</td></tr>
<tr class="separator:ga509dd7b59452db9b752a4476ead4ecd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ea38e2db4485556e9afd4150e9f410" id="r_ga05ea38e2db4485556e9afd4150e9f410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ea38e2db4485556e9afd4150e9f410">PWR_PUCRC_PU13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga509dd7b59452db9b752a4476ead4ecd1">PWR_PUCRC_PU13_Msk</a></td></tr>
<tr class="separator:ga05ea38e2db4485556e9afd4150e9f410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512943e419cbd638d6132b8f4c0d7f69" id="r_ga512943e419cbd638d6132b8f4c0d7f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512943e419cbd638d6132b8f4c0d7f69">PWR_PUCRC_PU14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga512943e419cbd638d6132b8f4c0d7f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87975ea24465572b410384628263eb" id="r_ga4b87975ea24465572b410384628263eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87975ea24465572b410384628263eb">PWR_PUCRC_PU14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga512943e419cbd638d6132b8f4c0d7f69">PWR_PUCRC_PU14_Pos</a>)</td></tr>
<tr class="separator:ga4b87975ea24465572b410384628263eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17fcae122bdf758e1ebe5d15131596b" id="r_gac17fcae122bdf758e1ebe5d15131596b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac17fcae122bdf758e1ebe5d15131596b">PWR_PUCRC_PU14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87975ea24465572b410384628263eb">PWR_PUCRC_PU14_Msk</a></td></tr>
<tr class="separator:gac17fcae122bdf758e1ebe5d15131596b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de4fefb5083aa897c6c166a75488cb6" id="r_ga8de4fefb5083aa897c6c166a75488cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de4fefb5083aa897c6c166a75488cb6">PWR_PUCRC_PU15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8de4fefb5083aa897c6c166a75488cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3f030981d74c9eb62b7edabe47e833" id="r_ga2d3f030981d74c9eb62b7edabe47e833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d3f030981d74c9eb62b7edabe47e833">PWR_PUCRC_PU15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8de4fefb5083aa897c6c166a75488cb6">PWR_PUCRC_PU15_Pos</a>)</td></tr>
<tr class="separator:ga2d3f030981d74c9eb62b7edabe47e833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0592f15fc3919c269f89dbfbbb352a" id="r_gaab0592f15fc3919c269f89dbfbbb352a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab0592f15fc3919c269f89dbfbbb352a">PWR_PUCRC_PU15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d3f030981d74c9eb62b7edabe47e833">PWR_PUCRC_PU15_Msk</a></td></tr>
<tr class="separator:gaab0592f15fc3919c269f89dbfbbb352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576e84cc390705ed5c86ac9f5b7bd640" id="r_ga576e84cc390705ed5c86ac9f5b7bd640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga576e84cc390705ed5c86ac9f5b7bd640">PWR_PDCRC_PD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga576e84cc390705ed5c86ac9f5b7bd640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc521c14f90c27c4c97deb1aa298cd3" id="r_gafbc521c14f90c27c4c97deb1aa298cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc521c14f90c27c4c97deb1aa298cd3">PWR_PDCRC_PD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga576e84cc390705ed5c86ac9f5b7bd640">PWR_PDCRC_PD6_Pos</a>)</td></tr>
<tr class="separator:gafbc521c14f90c27c4c97deb1aa298cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf19c03f355595fe94bf88d2f3635d07" id="r_gacf19c03f355595fe94bf88d2f3635d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf19c03f355595fe94bf88d2f3635d07">PWR_PDCRC_PD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc521c14f90c27c4c97deb1aa298cd3">PWR_PDCRC_PD6_Msk</a></td></tr>
<tr class="separator:gacf19c03f355595fe94bf88d2f3635d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b95da9907637ccc6efd8bab5e01892" id="r_gaf3b95da9907637ccc6efd8bab5e01892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b95da9907637ccc6efd8bab5e01892">PWR_PDCRC_PD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf3b95da9907637ccc6efd8bab5e01892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90d51604c60dc6d8ec297f8fb155a9b" id="r_gae90d51604c60dc6d8ec297f8fb155a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90d51604c60dc6d8ec297f8fb155a9b">PWR_PDCRC_PD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b95da9907637ccc6efd8bab5e01892">PWR_PDCRC_PD7_Pos</a>)</td></tr>
<tr class="separator:gae90d51604c60dc6d8ec297f8fb155a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1d14b198926f28cb6ba79a3d39e670" id="r_gaca1d14b198926f28cb6ba79a3d39e670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1d14b198926f28cb6ba79a3d39e670">PWR_PDCRC_PD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae90d51604c60dc6d8ec297f8fb155a9b">PWR_PDCRC_PD7_Msk</a></td></tr>
<tr class="separator:gaca1d14b198926f28cb6ba79a3d39e670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79c725a8460db1cac44f2e7f612ae8f" id="r_gaa79c725a8460db1cac44f2e7f612ae8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa79c725a8460db1cac44f2e7f612ae8f">PWR_PDCRC_PD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa79c725a8460db1cac44f2e7f612ae8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985a08c2969bd5a0242a31d6987dae7d" id="r_ga985a08c2969bd5a0242a31d6987dae7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985a08c2969bd5a0242a31d6987dae7d">PWR_PDCRC_PD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa79c725a8460db1cac44f2e7f612ae8f">PWR_PDCRC_PD13_Pos</a>)</td></tr>
<tr class="separator:ga985a08c2969bd5a0242a31d6987dae7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d48bfbbeed282a3d27e7ad7afbd57c" id="r_ga72d48bfbbeed282a3d27e7ad7afbd57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d48bfbbeed282a3d27e7ad7afbd57c">PWR_PDCRC_PD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga985a08c2969bd5a0242a31d6987dae7d">PWR_PDCRC_PD13_Msk</a></td></tr>
<tr class="separator:ga72d48bfbbeed282a3d27e7ad7afbd57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab1d27359dfa01d62770f5546372b53" id="r_ga5ab1d27359dfa01d62770f5546372b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab1d27359dfa01d62770f5546372b53">PWR_PDCRC_PD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5ab1d27359dfa01d62770f5546372b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e4e7929dc0ad5afb4f327d83cf98c8" id="r_ga56e4e7929dc0ad5afb4f327d83cf98c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e4e7929dc0ad5afb4f327d83cf98c8">PWR_PDCRC_PD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab1d27359dfa01d62770f5546372b53">PWR_PDCRC_PD14_Pos</a>)</td></tr>
<tr class="separator:ga56e4e7929dc0ad5afb4f327d83cf98c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1aba7010bed582c742640c33b9a2461" id="r_gaf1aba7010bed582c742640c33b9a2461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1aba7010bed582c742640c33b9a2461">PWR_PDCRC_PD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e4e7929dc0ad5afb4f327d83cf98c8">PWR_PDCRC_PD14_Msk</a></td></tr>
<tr class="separator:gaf1aba7010bed582c742640c33b9a2461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dd56cd215ff13435b4f8a07057a4e1" id="r_ga63dd56cd215ff13435b4f8a07057a4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd56cd215ff13435b4f8a07057a4e1">PWR_PDCRC_PD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga63dd56cd215ff13435b4f8a07057a4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb43d71a8c0c024f437001bb567b7b8" id="r_gabeb43d71a8c0c024f437001bb567b7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb43d71a8c0c024f437001bb567b7b8">PWR_PDCRC_PD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd56cd215ff13435b4f8a07057a4e1">PWR_PDCRC_PD15_Pos</a>)</td></tr>
<tr class="separator:gabeb43d71a8c0c024f437001bb567b7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44c8334eb583ca5ca8e93dc4e40b83d" id="r_gab44c8334eb583ca5ca8e93dc4e40b83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44c8334eb583ca5ca8e93dc4e40b83d">PWR_PDCRC_PD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb43d71a8c0c024f437001bb567b7b8">PWR_PDCRC_PD15_Msk</a></td></tr>
<tr class="separator:gab44c8334eb583ca5ca8e93dc4e40b83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad656882c092c20d7934c118780fb0838" id="r_gad656882c092c20d7934c118780fb0838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad656882c092c20d7934c118780fb0838">PWR_PUCRD_PU0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad656882c092c20d7934c118780fb0838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d519933176da58e2d2c078f5d9eb4a" id="r_ga59d519933176da58e2d2c078f5d9eb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59d519933176da58e2d2c078f5d9eb4a">PWR_PUCRD_PU0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad656882c092c20d7934c118780fb0838">PWR_PUCRD_PU0_Pos</a>)</td></tr>
<tr class="separator:ga59d519933176da58e2d2c078f5d9eb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec009a2fe9d9b2ea09db1f185dba3f17" id="r_gaec009a2fe9d9b2ea09db1f185dba3f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec009a2fe9d9b2ea09db1f185dba3f17">PWR_PUCRD_PU0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d519933176da58e2d2c078f5d9eb4a">PWR_PUCRD_PU0_Msk</a></td></tr>
<tr class="separator:gaec009a2fe9d9b2ea09db1f185dba3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e816ad13261e2627dce12f5613b933" id="r_ga54e816ad13261e2627dce12f5613b933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e816ad13261e2627dce12f5613b933">PWR_PUCRD_PU1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga54e816ad13261e2627dce12f5613b933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fed6ded509da9f52743fb3dc180fb7f" id="r_ga2fed6ded509da9f52743fb3dc180fb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fed6ded509da9f52743fb3dc180fb7f">PWR_PUCRD_PU1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54e816ad13261e2627dce12f5613b933">PWR_PUCRD_PU1_Pos</a>)</td></tr>
<tr class="separator:ga2fed6ded509da9f52743fb3dc180fb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde0090cf6bfdbb67253cef05ca33de5" id="r_gafde0090cf6bfdbb67253cef05ca33de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde0090cf6bfdbb67253cef05ca33de5">PWR_PUCRD_PU1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fed6ded509da9f52743fb3dc180fb7f">PWR_PUCRD_PU1_Msk</a></td></tr>
<tr class="separator:gafde0090cf6bfdbb67253cef05ca33de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e1169f89c2fade28e60d17280b8946" id="r_ga94e1169f89c2fade28e60d17280b8946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e1169f89c2fade28e60d17280b8946">PWR_PUCRD_PU2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga94e1169f89c2fade28e60d17280b8946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadded0c87cda196798e09377b98c2eb28" id="r_gadded0c87cda196798e09377b98c2eb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadded0c87cda196798e09377b98c2eb28">PWR_PUCRD_PU2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94e1169f89c2fade28e60d17280b8946">PWR_PUCRD_PU2_Pos</a>)</td></tr>
<tr class="separator:gadded0c87cda196798e09377b98c2eb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1986f6ede1947d946d788cda11d8cf87" id="r_ga1986f6ede1947d946d788cda11d8cf87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1986f6ede1947d946d788cda11d8cf87">PWR_PUCRD_PU2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadded0c87cda196798e09377b98c2eb28">PWR_PUCRD_PU2_Msk</a></td></tr>
<tr class="separator:ga1986f6ede1947d946d788cda11d8cf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8f1097351b923169ead745dbb18da" id="r_gad7e8f1097351b923169ead745dbb18da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7e8f1097351b923169ead745dbb18da">PWR_PUCRD_PU3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad7e8f1097351b923169ead745dbb18da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a83b7e8e99396f7eaf6c08cd6f8d9fd" id="r_ga8a83b7e8e99396f7eaf6c08cd6f8d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a83b7e8e99396f7eaf6c08cd6f8d9fd">PWR_PUCRD_PU3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad7e8f1097351b923169ead745dbb18da">PWR_PUCRD_PU3_Pos</a>)</td></tr>
<tr class="separator:ga8a83b7e8e99396f7eaf6c08cd6f8d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ce5e04a2065648ce6bcb8cd966fa48" id="r_ga28ce5e04a2065648ce6bcb8cd966fa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ce5e04a2065648ce6bcb8cd966fa48">PWR_PUCRD_PU3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a83b7e8e99396f7eaf6c08cd6f8d9fd">PWR_PUCRD_PU3_Msk</a></td></tr>
<tr class="separator:ga28ce5e04a2065648ce6bcb8cd966fa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb79cdee2a23c946d1fbe504d59fa00" id="r_ga9cb79cdee2a23c946d1fbe504d59fa00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb79cdee2a23c946d1fbe504d59fa00">PWR_PDCRD_PD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cb79cdee2a23c946d1fbe504d59fa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d543ffaaaf0a81b35d8495a570fddc" id="r_ga78d543ffaaaf0a81b35d8495a570fddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc">PWR_PDCRD_PD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb79cdee2a23c946d1fbe504d59fa00">PWR_PDCRD_PD0_Pos</a>)</td></tr>
<tr class="separator:ga78d543ffaaaf0a81b35d8495a570fddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga446f536123f4db180005115066f224ab" id="r_ga446f536123f4db180005115066f224ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab">PWR_PDCRD_PD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc">PWR_PDCRD_PD0_Msk</a></td></tr>
<tr class="separator:ga446f536123f4db180005115066f224ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d08bd7a5a2174236f568fb78733115" id="r_gaa7d08bd7a5a2174236f568fb78733115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d08bd7a5a2174236f568fb78733115">PWR_PDCRD_PD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa7d08bd7a5a2174236f568fb78733115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ff3dc96bd5edc7707762cb6fb7d555" id="r_gae5ff3dc96bd5edc7707762cb6fb7d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555">PWR_PDCRD_PD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d08bd7a5a2174236f568fb78733115">PWR_PDCRD_PD1_Pos</a>)</td></tr>
<tr class="separator:gae5ff3dc96bd5edc7707762cb6fb7d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63f1696de0249d1278c09aba65ea08" id="r_gabe63f1696de0249d1278c09aba65ea08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08">PWR_PDCRD_PD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555">PWR_PDCRD_PD1_Msk</a></td></tr>
<tr class="separator:gabe63f1696de0249d1278c09aba65ea08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7c3ea2ff6df5d154c8cb113e40c355" id="r_ga7c7c3ea2ff6df5d154c8cb113e40c355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7c3ea2ff6df5d154c8cb113e40c355">PWR_PDCRD_PD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7c7c3ea2ff6df5d154c8cb113e40c355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb06503b5cef878ad11d30a1ab3c8133" id="r_gafb06503b5cef878ad11d30a1ab3c8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133">PWR_PDCRD_PD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7c3ea2ff6df5d154c8cb113e40c355">PWR_PDCRD_PD2_Pos</a>)</td></tr>
<tr class="separator:gafb06503b5cef878ad11d30a1ab3c8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5f536a9ed4498efc381b92ab2b142e" id="r_gada5f536a9ed4498efc381b92ab2b142e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e">PWR_PDCRD_PD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133">PWR_PDCRD_PD2_Msk</a></td></tr>
<tr class="separator:gada5f536a9ed4498efc381b92ab2b142e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394349ab7e96b6fd0359367b1f40c003" id="r_ga394349ab7e96b6fd0359367b1f40c003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394349ab7e96b6fd0359367b1f40c003">PWR_PDCRD_PD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga394349ab7e96b6fd0359367b1f40c003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ed6c631b989fa252d35ec03c0ea0e" id="r_ga1c8ed6c631b989fa252d35ec03c0ea0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e">PWR_PDCRD_PD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga394349ab7e96b6fd0359367b1f40c003">PWR_PDCRD_PD3_Pos</a>)</td></tr>
<tr class="separator:ga1c8ed6c631b989fa252d35ec03c0ea0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abf4a6a4b4132dd28c49ed344532375" id="r_ga7abf4a6a4b4132dd28c49ed344532375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375">PWR_PDCRD_PD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e">PWR_PDCRD_PD3_Msk</a></td></tr>
<tr class="separator:ga7abf4a6a4b4132dd28c49ed344532375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9e088d981f33152d9f213d5cc515f8" id="r_ga3d9e088d981f33152d9f213d5cc515f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9e088d981f33152d9f213d5cc515f8">PWR_PUCRF_PU0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3d9e088d981f33152d9f213d5cc515f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee756aacdfbf1ad4cf94b80042c6325" id="r_ga5ee756aacdfbf1ad4cf94b80042c6325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee756aacdfbf1ad4cf94b80042c6325">PWR_PUCRF_PU0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9e088d981f33152d9f213d5cc515f8">PWR_PUCRF_PU0_Pos</a>)</td></tr>
<tr class="separator:ga5ee756aacdfbf1ad4cf94b80042c6325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c99a9ab72532c8186d473f3bb814d4" id="r_ga83c99a9ab72532c8186d473f3bb814d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c99a9ab72532c8186d473f3bb814d4">PWR_PUCRF_PU0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee756aacdfbf1ad4cf94b80042c6325">PWR_PUCRF_PU0_Msk</a></td></tr>
<tr class="separator:ga83c99a9ab72532c8186d473f3bb814d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9742eb3a8cbf7e1bb07c06e36f5b75fc" id="r_ga9742eb3a8cbf7e1bb07c06e36f5b75fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9742eb3a8cbf7e1bb07c06e36f5b75fc">PWR_PUCRF_PU1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9742eb3a8cbf7e1bb07c06e36f5b75fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb6b0fa5853d1784097fc36dc1e4ea9" id="r_ga1fb6b0fa5853d1784097fc36dc1e4ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb6b0fa5853d1784097fc36dc1e4ea9">PWR_PUCRF_PU1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9742eb3a8cbf7e1bb07c06e36f5b75fc">PWR_PUCRF_PU1_Pos</a>)</td></tr>
<tr class="separator:ga1fb6b0fa5853d1784097fc36dc1e4ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c96b86dc20bc53e8fda9354c692fef" id="r_gac7c96b86dc20bc53e8fda9354c692fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c96b86dc20bc53e8fda9354c692fef">PWR_PUCRF_PU1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb6b0fa5853d1784097fc36dc1e4ea9">PWR_PUCRF_PU1_Msk</a></td></tr>
<tr class="separator:gac7c96b86dc20bc53e8fda9354c692fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5b19fb395fd0f6dab242063b184170" id="r_ga7c5b19fb395fd0f6dab242063b184170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5b19fb395fd0f6dab242063b184170">PWR_PUCRF_PU2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7c5b19fb395fd0f6dab242063b184170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf62c2604d05912f6f234ba5953e74c" id="r_ga9cf62c2604d05912f6f234ba5953e74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf62c2604d05912f6f234ba5953e74c">PWR_PUCRF_PU2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5b19fb395fd0f6dab242063b184170">PWR_PUCRF_PU2_Pos</a>)</td></tr>
<tr class="separator:ga9cf62c2604d05912f6f234ba5953e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74b00c325a10469dc4a5d2b177603dc" id="r_gac74b00c325a10469dc4a5d2b177603dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74b00c325a10469dc4a5d2b177603dc">PWR_PUCRF_PU2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf62c2604d05912f6f234ba5953e74c">PWR_PUCRF_PU2_Msk</a></td></tr>
<tr class="separator:gac74b00c325a10469dc4a5d2b177603dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab990af506e6999d0118130550acc5193" id="r_gab990af506e6999d0118130550acc5193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab990af506e6999d0118130550acc5193">PWR_PDCRF_PD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab990af506e6999d0118130550acc5193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1cd1bf771eb55dde8c34f1a76152bf" id="r_ga1e1cd1bf771eb55dde8c34f1a76152bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1cd1bf771eb55dde8c34f1a76152bf">PWR_PDCRF_PD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab990af506e6999d0118130550acc5193">PWR_PDCRF_PD0_Pos</a>)</td></tr>
<tr class="separator:ga1e1cd1bf771eb55dde8c34f1a76152bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb6af22a1f3005bf9bd52fda6911425" id="r_gacbb6af22a1f3005bf9bd52fda6911425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb6af22a1f3005bf9bd52fda6911425">PWR_PDCRF_PD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1cd1bf771eb55dde8c34f1a76152bf">PWR_PDCRF_PD0_Msk</a></td></tr>
<tr class="separator:gacbb6af22a1f3005bf9bd52fda6911425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac89e435cee72c7260102a62c4edc6b0" id="r_gaac89e435cee72c7260102a62c4edc6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac89e435cee72c7260102a62c4edc6b0">PWR_PDCRF_PD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaac89e435cee72c7260102a62c4edc6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6760bffc0a93838dc937fc4391946364" id="r_ga6760bffc0a93838dc937fc4391946364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6760bffc0a93838dc937fc4391946364">PWR_PDCRF_PD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac89e435cee72c7260102a62c4edc6b0">PWR_PDCRF_PD1_Pos</a>)</td></tr>
<tr class="separator:ga6760bffc0a93838dc937fc4391946364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021e94adc92b34eafd09f59a056f1d62" id="r_ga021e94adc92b34eafd09f59a056f1d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga021e94adc92b34eafd09f59a056f1d62">PWR_PDCRF_PD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6760bffc0a93838dc937fc4391946364">PWR_PDCRF_PD1_Msk</a></td></tr>
<tr class="separator:ga021e94adc92b34eafd09f59a056f1d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e75ab5dcb840d657440a1d7502fdd69" id="r_ga5e75ab5dcb840d657440a1d7502fdd69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e75ab5dcb840d657440a1d7502fdd69">PWR_PDCRF_PD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5e75ab5dcb840d657440a1d7502fdd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11858ab211b1595ad56a67a41003f3e0" id="r_ga11858ab211b1595ad56a67a41003f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11858ab211b1595ad56a67a41003f3e0">PWR_PDCRF_PD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e75ab5dcb840d657440a1d7502fdd69">PWR_PDCRF_PD2_Pos</a>)</td></tr>
<tr class="separator:ga11858ab211b1595ad56a67a41003f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7eda4716fda2c075b6338889bbd352" id="r_ga1d7eda4716fda2c075b6338889bbd352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7eda4716fda2c075b6338889bbd352">PWR_PDCRF_PD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11858ab211b1595ad56a67a41003f3e0">PWR_PDCRF_PD2_Msk</a></td></tr>
<tr class="separator:ga1d7eda4716fda2c075b6338889bbd352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585" id="r_ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0" id="r_ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474" id="r_gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33c2b9f22004361c069c6cd35d14952" id="r_gac33c2b9f22004361c069c6cd35d14952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">RCC_CR_HSIKERON_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac33c2b9f22004361c069c6cd35d14952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082ffaaa797e5be06892b682090c5366" id="r_ga082ffaaa797e5be06892b682090c5366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">RCC_CR_HSIKERON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">RCC_CR_HSIKERON_Pos</a>)</td></tr>
<tr class="separator:ga082ffaaa797e5be06892b682090c5366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9172ae30b26b2daad9442579b8e2dd0" id="r_gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">RCC_CR_HSIKERON_Msk</a></td></tr>
<tr class="separator:gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9" id="r_ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947" id="r_ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" id="r_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf010d03073d246be618d38dfc02e003d" id="r_gaf010d03073d246be618d38dfc02e003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d">RCC_CR_HSIDIV_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf010d03073d246be618d38dfc02e003d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6a84aa21bf04c2980e0bb9a441d" id="r_ga51d5a6a84aa21bf04c2980e0bb9a441d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6a84aa21bf04c2980e0bb9a441d">RCC_CR_HSIDIV_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d">RCC_CR_HSIDIV_Pos</a>)</td></tr>
<tr class="separator:ga51d5a6a84aa21bf04c2980e0bb9a441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9" id="r_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6a84aa21bf04c2980e0bb9a441d">RCC_CR_HSIDIV_Msk</a></td></tr>
<tr class="separator:ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce41d86b3de48ec80f230381bcd5046" id="r_ga0ce41d86b3de48ec80f230381bcd5046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046">RCC_CR_HSIDIV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d">RCC_CR_HSIDIV_Pos</a>)</td></tr>
<tr class="separator:ga0ce41d86b3de48ec80f230381bcd5046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468823398f54d90a0769f9cc24327091" id="r_ga468823398f54d90a0769f9cc24327091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d">RCC_CR_HSIDIV_Pos</a>)</td></tr>
<tr class="separator:ga468823398f54d90a0769f9cc24327091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d82cf94af28b08afcb83a9f852f2c" id="r_ga955d82cf94af28b08afcb83a9f852f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d">RCC_CR_HSIDIV_Pos</a>)</td></tr>
<tr class="separator:ga955d82cf94af28b08afcb83a9f852f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a" id="r_gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1" id="r_ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d" id="r_gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285" id="r_ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64" id="r_ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4" id="r_ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9" id="r_gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45" id="r_gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55" id="r_gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa" id="r_gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5" id="r_gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd" id="r_gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3" id="r_ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87" id="r_ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e" id="r_gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4" id="r_gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df" id="r_ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888" id="r_gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709edde62af6d51899f6ee5b4d71fd92" id="r_ga709edde62af6d51899f6ee5b4d71fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga709edde62af6d51899f6ee5b4d71fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373a4eb46907791e6cd67dc3414fd0ef" id="r_ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98dfeb8365fd0b721394fc6a503b40b" id="r_gac98dfeb8365fd0b721394fc6a503b40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a></td></tr>
<tr class="separator:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6688742a2bc2e5ea2b702ce3e8ba2141" id="r_ga6688742a2bc2e5ea2b702ce3e8ba2141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141">RCC_ICSCR_HSICAL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga6688742a2bc2e5ea2b702ce3e8ba2141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4a13a545aa927c0798a8c9d2e19b9c" id="r_ga6d4a13a545aa927c0798a8c9d2e19b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c">RCC_ICSCR_HSICAL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga6d4a13a545aa927c0798a8c9d2e19b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a51d24a0526539fc1b887e495448ff" id="r_ga93a51d24a0526539fc1b887e495448ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff">RCC_ICSCR_HSICAL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga93a51d24a0526539fc1b887e495448ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c33c0fd16ffda9c72e5bfcf9fd664a2" id="r_ga3c33c0fd16ffda9c72e5bfcf9fd664a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2">RCC_ICSCR_HSICAL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga3c33c0fd16ffda9c72e5bfcf9fd664a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa093104b6fe728a9316d2a91f9d093d2" id="r_gaa093104b6fe728a9316d2a91f9d093d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2">RCC_ICSCR_HSICAL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gaa093104b6fe728a9316d2a91f9d093d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb5ecf162fa836674dc702b33fd1dfc" id="r_gadeb5ecf162fa836674dc702b33fd1dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc">RCC_ICSCR_HSICAL_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gadeb5ecf162fa836674dc702b33fd1dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20b19d7f5baccc4a317b4f7c19d9f62" id="r_gab20b19d7f5baccc4a317b4f7c19d9f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62">RCC_ICSCR_HSICAL_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gab20b19d7f5baccc4a317b4f7c19d9f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638580a837912f0c0cd133f8131c26f6" id="r_ga638580a837912f0c0cd133f8131c26f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638580a837912f0c0cd133f8131c26f6">RCC_ICSCR_HSICAL_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga638580a837912f0c0cd133f8131c26f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1261416d104fe7cd9f5001ffbf8330" id="r_ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1b117a700548e3dfb84e8e215e68aa" id="r_gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79c333962d5bd80636eca9997759804" id="r_gab79c333962d5bd80636eca9997759804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a></td></tr>
<tr class="separator:gab79c333962d5bd80636eca9997759804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796dd9b257a665ff659f3fd40ad0eb2c" id="r_ga796dd9b257a665ff659f3fd40ad0eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c">RCC_ICSCR_HSITRIM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga796dd9b257a665ff659f3fd40ad0eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdf632fe37d9899d684fc1a80073102" id="r_ga3fdf632fe37d9899d684fc1a80073102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102">RCC_ICSCR_HSITRIM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga3fdf632fe37d9899d684fc1a80073102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc6417d0cbbbb5895833fdf228bf7a9" id="r_ga5bc6417d0cbbbb5895833fdf228bf7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9">RCC_ICSCR_HSITRIM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga5bc6417d0cbbbb5895833fdf228bf7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545703865fb4ca029ffc560de246032d" id="r_ga545703865fb4ca029ffc560de246032d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d">RCC_ICSCR_HSITRIM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga545703865fb4ca029ffc560de246032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34fb8669719bb81fd869780c725f61a" id="r_gac34fb8669719bb81fd869780c725f61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a">RCC_ICSCR_HSITRIM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gac34fb8669719bb81fd869780c725f61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a97e3b5287853cbb0f4cabc7122a9e" id="r_gac1a97e3b5287853cbb0f4cabc7122a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a97e3b5287853cbb0f4cabc7122a9e">RCC_ICSCR_HSITRIM_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gac1a97e3b5287853cbb0f4cabc7122a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa4114cb273eed7b2c46fe0827f5be6" id="r_gaeaa4114cb273eed7b2c46fe0827f5be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa4114cb273eed7b2c46fe0827f5be6">RCC_ICSCR_HSITRIM_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gaeaa4114cb273eed7b2c46fe0827f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160" id="r_ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa" id="r_ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1" id="r_ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd" id="r_ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f" id="r_ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0495262b4cde5ca966447fedae87598" id="r_gab0495262b4cde5ca966447fedae87598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0495262b4cde5ca966447fedae87598">RCC_CFGR_SW_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:gab0495262b4cde5ca966447fedae87598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d" id="r_gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25" id="r_gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9" id="r_ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f" id="r_ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379" id="r_gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3d2a015d59ca804bcb50e79e45a66b" id="r_ga3c3d2a015d59ca804bcb50e79e45a66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3d2a015d59ca804bcb50e79e45a66b">RCC_CFGR_SWS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:ga3c3d2a015d59ca804bcb50e79e45a66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90" id="r_ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460" id="r_ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea" id="r_gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172" id="r_ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599" id="r_gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3" id="r_gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286" id="r_ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1acf457bc2a337808600a972dc3bc4" id="r_gafe1acf457bc2a337808600a972dc3bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">RCC_CFGR_PPRE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafe1acf457bc2a337808600a972dc3bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea90553234b61ff6cb92638c953fd8e" id="r_gadea90553234b61ff6cb92638c953fd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">RCC_CFGR_PPRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">RCC_CFGR_PPRE_Pos</a>)</td></tr>
<tr class="separator:gadea90553234b61ff6cb92638c953fd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9" id="r_ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">RCC_CFGR_PPRE_Msk</a></td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c209254b4d64fed532dc3b1b225cad" id="r_gad4c209254b4d64fed532dc3b1b225cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">RCC_CFGR_PPRE_Pos</a>)</td></tr>
<tr class="separator:gad4c209254b4d64fed532dc3b1b225cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d2ec3ef025971724c56bd441a028c" id="r_ga739d2ec3ef025971724c56bd441a028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">RCC_CFGR_PPRE_Pos</a>)</td></tr>
<tr class="separator:ga739d2ec3ef025971724c56bd441a028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1090e3533051080ad6330c23bb1e8" id="r_ga9dd1090e3533051080ad6330c23bb1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">RCC_CFGR_PPRE_Pos</a>)</td></tr>
<tr class="separator:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870f241e5b22a9461e4efec4196a98b7" id="r_ga870f241e5b22a9461e4efec4196a98b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga870f241e5b22a9461e4efec4196a98b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67461a9427595f48765650366e57574b" id="r_ga67461a9427595f48765650366e57574b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga67461a9427595f48765650366e57574b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd" id="r_ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9" id="r_gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64" id="r_ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84" id="r_ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7" id="r_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d800fa49d4ed43fde0f5342dc9d2831" id="r_ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10" id="r_ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a></td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f09d53898c8b449c4bb3c4e7d5fb9" id="r_gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2226fb2d3a83378d6736065c3ca2e71b" id="r_ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae1dca228a7e8ff1e1af07b9adc246" id="r_ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44f5b0b3eaa9d6f11eac2a8b1328cd7" id="r_gae44f5b0b3eaa9d6f11eac2a8b1328cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae44f5b0b3eaa9d6f11eac2a8b1328cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30516f483e85323f76dab980af3be393" id="r_ga30516f483e85323f76dab980af3be393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga30516f483e85323f76dab980af3be393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e" id="r_ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514f23373e286ede2b5cc0284317e828" id="r_ga514f23373e286ede2b5cc0284317e828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga514f23373e286ede2b5cc0284317e828">RCC_PLLCFGR_PLLSRC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga514f23373e286ede2b5cc0284317e828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cbc29d047ec699803a691c9317ef24f" id="r_ga7cbc29d047ec699803a691c9317ef24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbc29d047ec699803a691c9317ef24f">RCC_PLLCFGR_PLLSRC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga7cbc29d047ec699803a691c9317ef24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f40b0b45a8647419c0eb1adaf12298" id="r_ga11f40b0b45a8647419c0eb1adaf12298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f40b0b45a8647419c0eb1adaf12298">RCC_PLLCFGR_PLLSRC_NONE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga11f40b0b45a8647419c0eb1adaf12298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e06b54feb2732997394687699ed7bd7" id="r_ga5e06b54feb2732997394687699ed7bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e06b54feb2732997394687699ed7bd7">RCC_PLLCFGR_PLLSRC_HSI_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5e06b54feb2732997394687699ed7bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0cf8b92e20fe74cc2371ebb8477e04" id="r_ga9e0cf8b92e20fe74cc2371ebb8477e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04">RCC_PLLCFGR_PLLSRC_HSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e06b54feb2732997394687699ed7bd7">RCC_PLLCFGR_PLLSRC_HSI_Pos</a>)</td></tr>
<tr class="separator:ga9e0cf8b92e20fe74cc2371ebb8477e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf688c4f038f29247cc0280dbdda24a7" id="r_gadf688c4f038f29247cc0280dbdda24a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04">RCC_PLLCFGR_PLLSRC_HSI_Msk</a></td></tr>
<tr class="separator:gadf688c4f038f29247cc0280dbdda24a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e65d80de700a9c5f202f1c7c777679" id="r_ga21e65d80de700a9c5f202f1c7c777679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga21e65d80de700a9c5f202f1c7c777679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858f2c21bc43e423136f370f6c410909" id="r_ga858f2c21bc43e423136f370f6c410909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>)</td></tr>
<tr class="separator:ga858f2c21bc43e423136f370f6c410909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a86c3918526efe2258ecbb34b91587" id="r_gae3a86c3918526efe2258ecbb34b91587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a></td></tr>
<tr class="separator:gae3a86c3918526efe2258ecbb34b91587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681f0ec251dffb419df8fa23137fe810" id="r_ga681f0ec251dffb419df8fa23137fe810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga681f0ec251dffb419df8fa23137fe810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d893187396788d18a3eb1cc7028686" id="r_ga04d893187396788d18a3eb1cc7028686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga04d893187396788d18a3eb1cc7028686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1" id="r_ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a></td></tr>
<tr class="separator:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813e3d6b41b4338ae5aea47a2bdbab01" id="r_ga813e3d6b41b4338ae5aea47a2bdbab01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga813e3d6b41b4338ae5aea47a2bdbab01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae6e7405926717249a9852acda1f10" id="r_ga84ae6e7405926717249a9852acda1f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga84ae6e7405926717249a9852acda1f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f5ea1ac0275a2c15bf09408c8a4c6" id="r_ga989f5ea1ac0275a2c15bf09408c8a4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga989f5ea1ac0275a2c15bf09408c8a4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a5913e3fc53a740fe874ece04b2d84" id="r_ga78a5913e3fc53a740fe874ece04b2d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga78a5913e3fc53a740fe874ece04b2d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc41ec903faa2ebee1356f88451a70be" id="r_gafc41ec903faa2ebee1356f88451a70be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gafc41ec903faa2ebee1356f88451a70be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a" id="r_ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a></td></tr>
<tr class="separator:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade84dfb497ed82c0cbbc40049ef3da2c" id="r_gade84dfb497ed82c0cbbc40049ef3da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">RCC_PLLCFGR_PLLN_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gade84dfb497ed82c0cbbc40049ef3da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b80f8edb3a1f34d390382580edaf3" id="r_gad54b80f8edb3a1f34d390382580edaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">RCC_PLLCFGR_PLLN_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gad54b80f8edb3a1f34d390382580edaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c165a47d134f31f9dff12d1e6f709f3" id="r_ga6c165a47d134f31f9dff12d1e6f709f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">RCC_PLLCFGR_PLLN_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:ga6c165a47d134f31f9dff12d1e6f709f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b19e3e1f2dbe4c2327ebee7e9647365" id="r_ga5b19e3e1f2dbe4c2327ebee7e9647365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">RCC_PLLCFGR_PLLN_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:ga5b19e3e1f2dbe4c2327ebee7e9647365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4707942496f45d3cf85acfdeb37475" id="r_gaeb4707942496f45d3cf85acfdeb37475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">RCC_PLLCFGR_PLLN_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaeb4707942496f45d3cf85acfdeb37475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb9ac3678faab95ddc7d42b2316b8ab" id="r_gaefb9ac3678faab95ddc7d42b2316b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">RCC_PLLCFGR_PLLN_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaefb9ac3678faab95ddc7d42b2316b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfba8f0f4b9b772986a0d214dcced39" id="r_gaddfba8f0f4b9b772986a0d214dcced39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaddfba8f0f4b9b772986a0d214dcced39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9f087fdb34b3295498a061a7d0f9c7" id="r_gafb9f087fdb34b3295498a061a7d0f9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9f087fdb34b3295498a061a7d0f9c7">RCC_PLLCFGR_PLLPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafb9f087fdb34b3295498a061a7d0f9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d796f7b71c3f1b372cc47b51657cef5" id="r_ga5d796f7b71c3f1b372cc47b51657cef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5">RCC_PLLCFGR_PLLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb9f087fdb34b3295498a061a7d0f9c7">RCC_PLLCFGR_PLLPEN_Pos</a>)</td></tr>
<tr class="separator:ga5d796f7b71c3f1b372cc47b51657cef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04599fc122337e5f3ee8979df0c822c5" id="r_ga04599fc122337e5f3ee8979df0c822c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5">RCC_PLLCFGR_PLLPEN_Msk</a></td></tr>
<tr class="separator:ga04599fc122337e5f3ee8979df0c822c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67d9c488f8ce7cc078b2c7ca607d742" id="r_gaa67d9c488f8ce7cc078b2c7ca607d742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa67d9c488f8ce7cc078b2c7ca607d742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944643170311f50335c87c581ee11eca" id="r_ga944643170311f50335c87c581ee11eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:ga944643170311f50335c87c581ee11eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d" id="r_ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a></td></tr>
<tr class="separator:ga2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e5cb0fc1122e12425c26b5ed91bcfd" id="r_ga46e5cb0fc1122e12425c26b5ed91bcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:ga46e5cb0fc1122e12425c26b5ed91bcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4ddc9eb3b629852127551eeae77f73" id="r_gaba4ddc9eb3b629852127551eeae77f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:gaba4ddc9eb3b629852127551eeae77f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4839d151670ea8577beeff3cdcfee" id="r_gae1f4839d151670ea8577beeff3cdcfee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:gae1f4839d151670ea8577beeff3cdcfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297881593ba1ee6d60869f9cc4ee9ad" id="r_gac297881593ba1ee6d60869f9cc4ee9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:gac297881593ba1ee6d60869f9cc4ee9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fa6f143b4d402fb04f4c5ed79abc8e" id="r_ga09fa6f143b4d402fb04f4c5ed79abc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:ga09fa6f143b4d402fb04f4c5ed79abc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141f250e20c86fe8bfd7298b94c9ce5f" id="r_ga141f250e20c86fe8bfd7298b94c9ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f">RCC_PLLCFGR_PLLREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga141f250e20c86fe8bfd7298b94c9ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17486e6d7892417919d5fa25599c7fb7" id="r_ga17486e6d7892417919d5fa25599c7fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7">RCC_PLLCFGR_PLLREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f">RCC_PLLCFGR_PLLREN_Pos</a>)</td></tr>
<tr class="separator:ga17486e6d7892417919d5fa25599c7fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa9da7446c63cd5b888d03a80171562" id="r_gadfa9da7446c63cd5b888d03a80171562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7">RCC_PLLCFGR_PLLREN_Msk</a></td></tr>
<tr class="separator:gadfa9da7446c63cd5b888d03a80171562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d83613de06413fea907a5a4df341b" id="r_ga6a5d83613de06413fea907a5a4df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga6a5d83613de06413fea907a5a4df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf714d3c7a4109d65005b727a8e1d359" id="r_gacf714d3c7a4109d65005b727a8e1d359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">RCC_PLLCFGR_PLLR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="separator:gacf714d3c7a4109d65005b727a8e1d359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ebe400d76dd3d34e78244a8ceb050" id="r_gaf94ebe400d76dd3d34e78244a8ceb050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">RCC_PLLCFGR_PLLR_Msk</a></td></tr>
<tr class="separator:gaf94ebe400d76dd3d34e78244a8ceb050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027e178a5cc3e86c8f1994b1a182781e" id="r_ga027e178a5cc3e86c8f1994b1a182781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="separator:ga027e178a5cc3e86c8f1994b1a182781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e60c52e5aab5a5edbccac0f55283c7f" id="r_ga9e60c52e5aab5a5edbccac0f55283c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="separator:ga9e60c52e5aab5a5edbccac0f55283c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c459dbcfa99d3854861a87cdcf75a39" id="r_ga2c459dbcfa99d3854861a87cdcf75a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="separator:ga2c459dbcfa99d3854861a87cdcf75a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37a46fade5761ec5777ac5d4be7e00e" id="r_gae37a46fade5761ec5777ac5d4be7e00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">RCC_CIER_LSIRDYIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae37a46fade5761ec5777ac5d4be7e00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1012b1cdd87ec22b6aee5276f6531" id="r_ga3af1012b1cdd87ec22b6aee5276f6531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">RCC_CIER_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">RCC_CIER_LSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga3af1012b1cdd87ec22b6aee5276f6531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87846f04143aeef0fabf04ca6453f1a" id="r_gac87846f04143aeef0fabf04ca6453f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">RCC_CIER_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac87846f04143aeef0fabf04ca6453f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f495943190412c9844f8ca8875e4e1" id="r_gaa6f495943190412c9844f8ca8875e4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">RCC_CIER_LSERDYIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa6f495943190412c9844f8ca8875e4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61aee7f1d942d3c9bb884d911ceced34" id="r_ga61aee7f1d942d3c9bb884d911ceced34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">RCC_CIER_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">RCC_CIER_LSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga61aee7f1d942d3c9bb884d911ceced34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a77e3588bfc97b548db842429f4f450" id="r_ga7a77e3588bfc97b548db842429f4f450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">RCC_CIER_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga7a77e3588bfc97b548db842429f4f450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c18da75896a86f2ce98bc6f6a724375" id="r_ga7c18da75896a86f2ce98bc6f6a724375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">RCC_CIER_HSIRDYIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7c18da75896a86f2ce98bc6f6a724375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4b0b4830075a4477e1d13848b4be10" id="r_gaec4b0b4830075a4477e1d13848b4be10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">RCC_CIER_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">RCC_CIER_HSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:gaec4b0b4830075a4477e1d13848b4be10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160361e00b75ce6f2b146aa28a9b1f3" id="r_gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">RCC_CIER_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f679f47e2b8f7fb916eda21b8a75dd" id="r_ga27f679f47e2b8f7fb916eda21b8a75dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">RCC_CIER_HSERDYIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga27f679f47e2b8f7fb916eda21b8a75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aed0a9126463d4053397a611b2319d8" id="r_ga7aed0a9126463d4053397a611b2319d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">RCC_CIER_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">RCC_CIER_HSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga7aed0a9126463d4053397a611b2319d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c561e89a201a4f7b3e3e2d06ef962" id="r_gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">RCC_CIER_HSERDYIE_Msk</a></td></tr>
<tr class="separator:gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4bb16a765fa054058945da510f669d" id="r_ga7e4bb16a765fa054058945da510f669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">RCC_CIER_PLLRDYIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7e4bb16a765fa054058945da510f669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c76cb4e90ea58001ef71ffebb79b0f" id="r_ga68c76cb4e90ea58001ef71ffebb79b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">RCC_CIER_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">RCC_CIER_PLLRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga68c76cb4e90ea58001ef71ffebb79b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6e956551977ee6154c4079a2991ba" id="r_gad9e6e956551977ee6154c4079a2991ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">RCC_CIER_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:gad9e6e956551977ee6154c4079a2991ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4865182223e73ef6e2a647a888dd34d6" id="r_ga4865182223e73ef6e2a647a888dd34d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">RCC_CIFR_LSIRDYF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4865182223e73ef6e2a647a888dd34d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f25634eb3a208e97271f65fc86da047" id="r_ga9f25634eb3a208e97271f65fc86da047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">RCC_CIFR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">RCC_CIFR_LSIRDYF_Pos</a>)</td></tr>
<tr class="separator:ga9f25634eb3a208e97271f65fc86da047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f597c9d40c025a6695824b5da27c13" id="r_gad1f597c9d40c025a6695824b5da27c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">RCC_CIFR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gad1f597c9d40c025a6695824b5da27c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4733b5ff45b14ebb2314e0b79093d351" id="r_ga4733b5ff45b14ebb2314e0b79093d351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">RCC_CIFR_LSERDYF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4733b5ff45b14ebb2314e0b79093d351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0e6acf9d011e906dfa1edf50a750a2" id="r_ga1b0e6acf9d011e906dfa1edf50a750a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">RCC_CIFR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">RCC_CIFR_LSERDYF_Pos</a>)</td></tr>
<tr class="separator:ga1b0e6acf9d011e906dfa1edf50a750a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1559f0774dd54852c12a02bf7b867b93" id="r_ga1559f0774dd54852c12a02bf7b867b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">RCC_CIFR_LSERDYF_Msk</a></td></tr>
<tr class="separator:ga1559f0774dd54852c12a02bf7b867b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae6bef7c81f7cc1783cd1009ec7f188" id="r_gafae6bef7c81f7cc1783cd1009ec7f188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">RCC_CIFR_HSIRDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafae6bef7c81f7cc1783cd1009ec7f188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4de214162b81a435d7cd6f6e2684b7c" id="r_gae4de214162b81a435d7cd6f6e2684b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">RCC_CIFR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">RCC_CIFR_HSIRDYF_Pos</a>)</td></tr>
<tr class="separator:gae4de214162b81a435d7cd6f6e2684b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d773e029fec439d29551774b9304a" id="r_ga035d773e029fec439d29551774b9304a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">RCC_CIFR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:ga035d773e029fec439d29551774b9304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4590e369304fa040f05dadcc99ca6fa5" id="r_ga4590e369304fa040f05dadcc99ca6fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">RCC_CIFR_HSERDYF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4590e369304fa040f05dadcc99ca6fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2722bfd4effde4066caf3f74477ce72" id="r_gaf2722bfd4effde4066caf3f74477ce72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">RCC_CIFR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">RCC_CIFR_HSERDYF_Pos</a>)</td></tr>
<tr class="separator:gaf2722bfd4effde4066caf3f74477ce72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12419149aa1342fc0d0a79ae380c50" id="r_ga5d12419149aa1342fc0d0a79ae380c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">RCC_CIFR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga5d12419149aa1342fc0d0a79ae380c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffe72cda820cd4ad01701e9f4fdfd2f" id="r_ga9ffe72cda820cd4ad01701e9f4fdfd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">RCC_CIFR_PLLRDYF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9ffe72cda820cd4ad01701e9f4fdfd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15095a042dbcb07e91de0e3473c07ee" id="r_gaa15095a042dbcb07e91de0e3473c07ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">RCC_CIFR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">RCC_CIFR_PLLRDYF_Pos</a>)</td></tr>
<tr class="separator:gaa15095a042dbcb07e91de0e3473c07ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3" id="r_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">RCC_CIFR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d094b6b47c90dbee84bd224018e019" id="r_ga54d094b6b47c90dbee84bd224018e019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54d094b6b47c90dbee84bd224018e019">RCC_CIFR_CSSF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54d094b6b47c90dbee84bd224018e019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087d5e54bf2efb5e58f9864c1a25499e" id="r_ga087d5e54bf2efb5e58f9864c1a25499e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e">RCC_CIFR_CSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54d094b6b47c90dbee84bd224018e019">RCC_CIFR_CSSF_Pos</a>)</td></tr>
<tr class="separator:ga087d5e54bf2efb5e58f9864c1a25499e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ca64b3739a65df1bdb70cec7be93d9" id="r_gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e">RCC_CIFR_CSSF_Msk</a></td></tr>
<tr class="separator:gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5ed769793b2b0929e760a1f76a72f1" id="r_gacf5ed769793b2b0929e760a1f76a72f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5ed769793b2b0929e760a1f76a72f1">RCC_CIFR_LSECSSF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gacf5ed769793b2b0929e760a1f76a72f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcaa72ae38f4b5735a7b4a0d860603e" id="r_ga4bcaa72ae38f4b5735a7b4a0d860603e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e">RCC_CIFR_LSECSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf5ed769793b2b0929e760a1f76a72f1">RCC_CIFR_LSECSSF_Pos</a>)</td></tr>
<tr class="separator:ga4bcaa72ae38f4b5735a7b4a0d860603e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f50f7bc98c719172190873cc10bf5b5" id="r_ga0f50f7bc98c719172190873cc10bf5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e">RCC_CIFR_LSECSSF_Msk</a></td></tr>
<tr class="separator:ga0f50f7bc98c719172190873cc10bf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33c3a5054612b0f09f72d8fdbdf2a77" id="r_gae33c3a5054612b0f09f72d8fdbdf2a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">RCC_CICR_LSIRDYC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae33c3a5054612b0f09f72d8fdbdf2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e655cc34feada1a64b60fbefa4541f" id="r_ga46e655cc34feada1a64b60fbefa4541f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">RCC_CICR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">RCC_CICR_LSIRDYC_Pos</a>)</td></tr>
<tr class="separator:ga46e655cc34feada1a64b60fbefa4541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3873e100ebe8a67fe148de1c8a9caf" id="r_ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">RCC_CICR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fae4e0c0deabb9b1f6c7bea04ce59b5" id="r_ga9fae4e0c0deabb9b1f6c7bea04ce59b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">RCC_CICR_LSERDYC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9fae4e0c0deabb9b1f6c7bea04ce59b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a48f2067bdfc3ed5b8836dfb8579e5" id="r_gac3a48f2067bdfc3ed5b8836dfb8579e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">RCC_CICR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">RCC_CICR_LSERDYC_Pos</a>)</td></tr>
<tr class="separator:gac3a48f2067bdfc3ed5b8836dfb8579e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab791dab5d2c0e53094c7150e96eb33" id="r_ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">RCC_CICR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439925a99f08c02cbb88b3b0f62d6db9" id="r_ga439925a99f08c02cbb88b3b0f62d6db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">RCC_CICR_HSIRDYC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga439925a99f08c02cbb88b3b0f62d6db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3333a9cd24d04041f5f69ac345b428" id="r_gaeb3333a9cd24d04041f5f69ac345b428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">RCC_CICR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">RCC_CICR_HSIRDYC_Pos</a>)</td></tr>
<tr class="separator:gaeb3333a9cd24d04041f5f69ac345b428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c463351fe85650ed1f8e1fc9a1ce79d" id="r_ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">RCC_CICR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47609cc31b2f50e8c5c5868a104584fa" id="r_ga47609cc31b2f50e8c5c5868a104584fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">RCC_CICR_HSERDYC_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga47609cc31b2f50e8c5c5868a104584fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b58e826fdabf870a68dc01e88c3845e" id="r_ga6b58e826fdabf870a68dc01e88c3845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">RCC_CICR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">RCC_CICR_HSERDYC_Pos</a>)</td></tr>
<tr class="separator:ga6b58e826fdabf870a68dc01e88c3845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a9d7d137fc8b7e01af7aabc3d6d42a" id="r_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">RCC_CICR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ed1bfd28891cf7dece35090d0c1ce6" id="r_gad6ed1bfd28891cf7dece35090d0c1ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">RCC_CICR_PLLRDYC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6ed1bfd28891cf7dece35090d0c1ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6459b12ab87a5d3598caf8561c15ab57" id="r_ga6459b12ab87a5d3598caf8561c15ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">RCC_CICR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">RCC_CICR_PLLRDYC_Pos</a>)</td></tr>
<tr class="separator:ga6459b12ab87a5d3598caf8561c15ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c21ea94e557cddcb31e69b7e5e190c7" id="r_ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">RCC_CICR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69c93975fed67f29f1e3624dbca5f80" id="r_gab69c93975fed67f29f1e3624dbca5f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab69c93975fed67f29f1e3624dbca5f80">RCC_CICR_CSSC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab69c93975fed67f29f1e3624dbca5f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46bb299823d9474f17fc1a8f8758a7" id="r_ga4a46bb299823d9474f17fc1a8f8758a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7">RCC_CICR_CSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab69c93975fed67f29f1e3624dbca5f80">RCC_CICR_CSSC_Pos</a>)</td></tr>
<tr class="separator:ga4a46bb299823d9474f17fc1a8f8758a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5effadce798e53ab37c5aea9300b3b23" id="r_ga5effadce798e53ab37c5aea9300b3b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7">RCC_CICR_CSSC_Msk</a></td></tr>
<tr class="separator:ga5effadce798e53ab37c5aea9300b3b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ae024de8da6714373fa1e5dccb8766" id="r_ga15ae024de8da6714373fa1e5dccb8766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15ae024de8da6714373fa1e5dccb8766">RCC_CICR_LSECSSC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15ae024de8da6714373fa1e5dccb8766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e7944506eb4db0f439911ab33b94ea" id="r_ga77e7944506eb4db0f439911ab33b94ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea">RCC_CICR_LSECSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15ae024de8da6714373fa1e5dccb8766">RCC_CICR_LSECSSC_Pos</a>)</td></tr>
<tr class="separator:ga77e7944506eb4db0f439911ab33b94ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed680945ce75921ac6e96daef1393250" id="r_gaed680945ce75921ac6e96daef1393250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea">RCC_CICR_LSECSSC_Msk</a></td></tr>
<tr class="separator:gaed680945ce75921ac6e96daef1393250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a585107f7a9ff2b34ff8669dbf1652a" id="r_ga1a585107f7a9ff2b34ff8669dbf1652a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a585107f7a9ff2b34ff8669dbf1652a">RCC_IOPRSTR_GPIOARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a585107f7a9ff2b34ff8669dbf1652a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ddb15d329527367109c7380f3e35c5" id="r_ga13ddb15d329527367109c7380f3e35c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13ddb15d329527367109c7380f3e35c5">RCC_IOPRSTR_GPIOARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a585107f7a9ff2b34ff8669dbf1652a">RCC_IOPRSTR_GPIOARST_Pos</a>)</td></tr>
<tr class="separator:ga13ddb15d329527367109c7380f3e35c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cc5ebc56679104889fa22e7ac56b4d" id="r_gae3cc5ebc56679104889fa22e7ac56b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13ddb15d329527367109c7380f3e35c5">RCC_IOPRSTR_GPIOARST_Msk</a></td></tr>
<tr class="separator:gae3cc5ebc56679104889fa22e7ac56b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46936c1d22c8a189479a074273e9962" id="r_gad46936c1d22c8a189479a074273e9962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46936c1d22c8a189479a074273e9962">RCC_IOPRSTR_GPIOBRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad46936c1d22c8a189479a074273e9962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ea142b966cec45636f069cc354b297" id="r_gac7ea142b966cec45636f069cc354b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ea142b966cec45636f069cc354b297">RCC_IOPRSTR_GPIOBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46936c1d22c8a189479a074273e9962">RCC_IOPRSTR_GPIOBRST_Pos</a>)</td></tr>
<tr class="separator:gac7ea142b966cec45636f069cc354b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7143365e752aaa5c8586d7e1d2d96b" id="r_gadd7143365e752aaa5c8586d7e1d2d96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7ea142b966cec45636f069cc354b297">RCC_IOPRSTR_GPIOBRST_Msk</a></td></tr>
<tr class="separator:gadd7143365e752aaa5c8586d7e1d2d96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a42538e385be29058faf8f18154d82d" id="r_ga2a42538e385be29058faf8f18154d82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42538e385be29058faf8f18154d82d">RCC_IOPRSTR_GPIOCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2a42538e385be29058faf8f18154d82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c4dbabb381b4ae570db43456589efa" id="r_ga89c4dbabb381b4ae570db43456589efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89c4dbabb381b4ae570db43456589efa">RCC_IOPRSTR_GPIOCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42538e385be29058faf8f18154d82d">RCC_IOPRSTR_GPIOCRST_Pos</a>)</td></tr>
<tr class="separator:ga89c4dbabb381b4ae570db43456589efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e9fc173b7010591fa2a85f8bb9eca2" id="r_ga26e9fc173b7010591fa2a85f8bb9eca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89c4dbabb381b4ae570db43456589efa">RCC_IOPRSTR_GPIOCRST_Msk</a></td></tr>
<tr class="separator:ga26e9fc173b7010591fa2a85f8bb9eca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9067dc027f31a93adf8e822ff3b5bc5" id="r_gad9067dc027f31a93adf8e822ff3b5bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9067dc027f31a93adf8e822ff3b5bc5">RCC_IOPRSTR_GPIODRST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9067dc027f31a93adf8e822ff3b5bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23f062c910cdc789081b80d58835382" id="r_gad23f062c910cdc789081b80d58835382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad23f062c910cdc789081b80d58835382">RCC_IOPRSTR_GPIODRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9067dc027f31a93adf8e822ff3b5bc5">RCC_IOPRSTR_GPIODRST_Pos</a>)</td></tr>
<tr class="separator:gad23f062c910cdc789081b80d58835382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c9ef9d71ea21f69c85d747c51b9066" id="r_gae8c9ef9d71ea21f69c85d747c51b9066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad23f062c910cdc789081b80d58835382">RCC_IOPRSTR_GPIODRST_Msk</a></td></tr>
<tr class="separator:gae8c9ef9d71ea21f69c85d747c51b9066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcce75788628e4673f50e067099323ad" id="r_gadcce75788628e4673f50e067099323ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcce75788628e4673f50e067099323ad">RCC_IOPRSTR_GPIOFRST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadcce75788628e4673f50e067099323ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe718daa1e3a48277696c8a966305c37" id="r_gafe718daa1e3a48277696c8a966305c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe718daa1e3a48277696c8a966305c37">RCC_IOPRSTR_GPIOFRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcce75788628e4673f50e067099323ad">RCC_IOPRSTR_GPIOFRST_Pos</a>)</td></tr>
<tr class="separator:gafe718daa1e3a48277696c8a966305c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34066ed27da008a66a34723d8d7eae6" id="r_gaa34066ed27da008a66a34723d8d7eae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa34066ed27da008a66a34723d8d7eae6">RCC_IOPRSTR_GPIOFRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe718daa1e3a48277696c8a966305c37">RCC_IOPRSTR_GPIOFRST_Msk</a></td></tr>
<tr class="separator:gaa34066ed27da008a66a34723d8d7eae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648f02c2e2112d42a051b4f9be1d1ffb" id="r_ga648f02c2e2112d42a051b4f9be1d1ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648f02c2e2112d42a051b4f9be1d1ffb">RCC_AHBRSTR_DMA1RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga648f02c2e2112d42a051b4f9be1d1ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5daedc1c964a6d1e35789ce3c9bd60" id="r_gace5daedc1c964a6d1e35789ce3c9bd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60">RCC_AHBRSTR_DMA1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga648f02c2e2112d42a051b4f9be1d1ffb">RCC_AHBRSTR_DMA1RST_Pos</a>)</td></tr>
<tr class="separator:gace5daedc1c964a6d1e35789ce3c9bd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c" id="r_ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60">RCC_AHBRSTR_DMA1RST_Msk</a></td></tr>
<tr class="separator:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f55361e0a5828382ace99cbba3fd4c" id="r_ga65f55361e0a5828382ace99cbba3fd4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f55361e0a5828382ace99cbba3fd4c">RCC_AHBRSTR_FLASHRST_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga65f55361e0a5828382ace99cbba3fd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb330ca029e8e10f9073e5fc2bff79" id="r_ga78fb330ca029e8e10f9073e5fc2bff79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78fb330ca029e8e10f9073e5fc2bff79">RCC_AHBRSTR_FLASHRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65f55361e0a5828382ace99cbba3fd4c">RCC_AHBRSTR_FLASHRST_Pos</a>)</td></tr>
<tr class="separator:ga78fb330ca029e8e10f9073e5fc2bff79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a685d0179ded022bd830450f6cf0c7" id="r_ga47a685d0179ded022bd830450f6cf0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a685d0179ded022bd830450f6cf0c7">RCC_AHBRSTR_FLASHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78fb330ca029e8e10f9073e5fc2bff79">RCC_AHBRSTR_FLASHRST_Msk</a></td></tr>
<tr class="separator:ga47a685d0179ded022bd830450f6cf0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4cf3cffb97606f4cede77caa849cf7" id="r_ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">RCC_AHBRSTR_CRCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2e30f4eedbfd579e4710ab5b023706" id="r_ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">RCC_AHBRSTR_CRCRST_Pos</a>)</td></tr>
<tr class="separator:ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde" id="r_ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a></td></tr>
<tr class="separator:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3622c30cf8df5721b273fe511c00ec3c" id="r_ga3622c30cf8df5721b273fe511c00ec3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3622c30cf8df5721b273fe511c00ec3c">RCC_APBRSTR1_TIM3RST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3622c30cf8df5721b273fe511c00ec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0902b4b73f84207c43b883a2a1d71e" id="r_gade0902b4b73f84207c43b883a2a1d71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0902b4b73f84207c43b883a2a1d71e">RCC_APBRSTR1_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3622c30cf8df5721b273fe511c00ec3c">RCC_APBRSTR1_TIM3RST_Pos</a>)</td></tr>
<tr class="separator:gade0902b4b73f84207c43b883a2a1d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02994806baab1d59ce466d1d68b9298" id="r_gac02994806baab1d59ce466d1d68b9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02994806baab1d59ce466d1d68b9298">RCC_APBRSTR1_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade0902b4b73f84207c43b883a2a1d71e">RCC_APBRSTR1_TIM3RST_Msk</a></td></tr>
<tr class="separator:gac02994806baab1d59ce466d1d68b9298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd3b58568c766f780121eb4fe656a58" id="r_ga3dd3b58568c766f780121eb4fe656a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd3b58568c766f780121eb4fe656a58">RCC_APBRSTR1_SPI2RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3dd3b58568c766f780121eb4fe656a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09271efcb44e40353b5b4aef63157c5c" id="r_ga09271efcb44e40353b5b4aef63157c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09271efcb44e40353b5b4aef63157c5c">RCC_APBRSTR1_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd3b58568c766f780121eb4fe656a58">RCC_APBRSTR1_SPI2RST_Pos</a>)</td></tr>
<tr class="separator:ga09271efcb44e40353b5b4aef63157c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa6ac70242216cf38b26813eae44391" id="r_ga3fa6ac70242216cf38b26813eae44391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa6ac70242216cf38b26813eae44391">RCC_APBRSTR1_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09271efcb44e40353b5b4aef63157c5c">RCC_APBRSTR1_SPI2RST_Msk</a></td></tr>
<tr class="separator:ga3fa6ac70242216cf38b26813eae44391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c26ad9bc591996987b90e474e7822c" id="r_ga82c26ad9bc591996987b90e474e7822c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c26ad9bc591996987b90e474e7822c">RCC_APBRSTR1_USART2RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga82c26ad9bc591996987b90e474e7822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ef1145a6dc9770754b97cb7ae8782e" id="r_ga71ef1145a6dc9770754b97cb7ae8782e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef1145a6dc9770754b97cb7ae8782e">RCC_APBRSTR1_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c26ad9bc591996987b90e474e7822c">RCC_APBRSTR1_USART2RST_Pos</a>)</td></tr>
<tr class="separator:ga71ef1145a6dc9770754b97cb7ae8782e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b9932ad794e936d02cfb2d06e2bec2" id="r_ga39b9932ad794e936d02cfb2d06e2bec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b9932ad794e936d02cfb2d06e2bec2">RCC_APBRSTR1_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef1145a6dc9770754b97cb7ae8782e">RCC_APBRSTR1_USART2RST_Msk</a></td></tr>
<tr class="separator:ga39b9932ad794e936d02cfb2d06e2bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac854f1bd09f4964982c1f6f35f84f9" id="r_gaeac854f1bd09f4964982c1f6f35f84f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeac854f1bd09f4964982c1f6f35f84f9">RCC_APBRSTR1_I2C1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaeac854f1bd09f4964982c1f6f35f84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad416a87404d7bd919c691d3e9510084a" id="r_gad416a87404d7bd919c691d3e9510084a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad416a87404d7bd919c691d3e9510084a">RCC_APBRSTR1_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeac854f1bd09f4964982c1f6f35f84f9">RCC_APBRSTR1_I2C1RST_Pos</a>)</td></tr>
<tr class="separator:gad416a87404d7bd919c691d3e9510084a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a437b1b1be12043b06c060097ee0997" id="r_ga9a437b1b1be12043b06c060097ee0997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a437b1b1be12043b06c060097ee0997">RCC_APBRSTR1_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad416a87404d7bd919c691d3e9510084a">RCC_APBRSTR1_I2C1RST_Msk</a></td></tr>
<tr class="separator:ga9a437b1b1be12043b06c060097ee0997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c476e5895b5e9464492ae7eaed34c5" id="r_ga66c476e5895b5e9464492ae7eaed34c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c476e5895b5e9464492ae7eaed34c5">RCC_APBRSTR1_I2C2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga66c476e5895b5e9464492ae7eaed34c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a9aba6d3571cfab4882c5c44f95a47" id="r_ga28a9aba6d3571cfab4882c5c44f95a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a9aba6d3571cfab4882c5c44f95a47">RCC_APBRSTR1_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66c476e5895b5e9464492ae7eaed34c5">RCC_APBRSTR1_I2C2RST_Pos</a>)</td></tr>
<tr class="separator:ga28a9aba6d3571cfab4882c5c44f95a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e4d16e480df3a94978a0b1f905b924" id="r_ga09e4d16e480df3a94978a0b1f905b924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e4d16e480df3a94978a0b1f905b924">RCC_APBRSTR1_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28a9aba6d3571cfab4882c5c44f95a47">RCC_APBRSTR1_I2C2RST_Msk</a></td></tr>
<tr class="separator:ga09e4d16e480df3a94978a0b1f905b924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a3a87f800463c324615edc5013ba1f" id="r_gae5a3a87f800463c324615edc5013ba1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a3a87f800463c324615edc5013ba1f">RCC_APBRSTR1_DBGRST_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gae5a3a87f800463c324615edc5013ba1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e43a6f1ca891ef42b3284ec83eb3a8" id="r_ga75e43a6f1ca891ef42b3284ec83eb3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e43a6f1ca891ef42b3284ec83eb3a8">RCC_APBRSTR1_DBGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a3a87f800463c324615edc5013ba1f">RCC_APBRSTR1_DBGRST_Pos</a>)</td></tr>
<tr class="separator:ga75e43a6f1ca891ef42b3284ec83eb3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9642bafac5262d7161c39b8dff0c2b67" id="r_ga9642bafac5262d7161c39b8dff0c2b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9642bafac5262d7161c39b8dff0c2b67">RCC_APBRSTR1_DBGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75e43a6f1ca891ef42b3284ec83eb3a8">RCC_APBRSTR1_DBGRST_Msk</a></td></tr>
<tr class="separator:ga9642bafac5262d7161c39b8dff0c2b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cbb77d354a98da9a27b70f077b5373" id="r_ga52cbb77d354a98da9a27b70f077b5373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbb77d354a98da9a27b70f077b5373">RCC_APBRSTR1_PWRRST_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga52cbb77d354a98da9a27b70f077b5373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa010f3207da7ad13601469a1da727d86" id="r_gaa010f3207da7ad13601469a1da727d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa010f3207da7ad13601469a1da727d86">RCC_APBRSTR1_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbb77d354a98da9a27b70f077b5373">RCC_APBRSTR1_PWRRST_Pos</a>)</td></tr>
<tr class="separator:gaa010f3207da7ad13601469a1da727d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074a08bb7cd0ea4490198e41b383b4a5" id="r_ga074a08bb7cd0ea4490198e41b383b4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga074a08bb7cd0ea4490198e41b383b4a5">RCC_APBRSTR1_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa010f3207da7ad13601469a1da727d86">RCC_APBRSTR1_PWRRST_Msk</a></td></tr>
<tr class="separator:ga074a08bb7cd0ea4490198e41b383b4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a19ecb25ed89d7dfaaeffcb2cc1e85" id="r_ga46a19ecb25ed89d7dfaaeffcb2cc1e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a19ecb25ed89d7dfaaeffcb2cc1e85">RCC_APBRSTR2_SYSCFGRST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga46a19ecb25ed89d7dfaaeffcb2cc1e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7401af2d045e9648180b7a3e7d80ed8" id="r_gaf7401af2d045e9648180b7a3e7d80ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7401af2d045e9648180b7a3e7d80ed8">RCC_APBRSTR2_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46a19ecb25ed89d7dfaaeffcb2cc1e85">RCC_APBRSTR2_SYSCFGRST_Pos</a>)</td></tr>
<tr class="separator:gaf7401af2d045e9648180b7a3e7d80ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c568971a6ce2c89bb6587f7c860ad04" id="r_ga0c568971a6ce2c89bb6587f7c860ad04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c568971a6ce2c89bb6587f7c860ad04">RCC_APBRSTR2_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7401af2d045e9648180b7a3e7d80ed8">RCC_APBRSTR2_SYSCFGRST_Msk</a></td></tr>
<tr class="separator:ga0c568971a6ce2c89bb6587f7c860ad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ad653cbb0ec2d96c7bce5350fb1294" id="r_gac4ad653cbb0ec2d96c7bce5350fb1294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ad653cbb0ec2d96c7bce5350fb1294">RCC_APBRSTR2_TIM1RST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac4ad653cbb0ec2d96c7bce5350fb1294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1099811fecf87bb5f7e068ec1673f435" id="r_ga1099811fecf87bb5f7e068ec1673f435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1099811fecf87bb5f7e068ec1673f435">RCC_APBRSTR2_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4ad653cbb0ec2d96c7bce5350fb1294">RCC_APBRSTR2_TIM1RST_Pos</a>)</td></tr>
<tr class="separator:ga1099811fecf87bb5f7e068ec1673f435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea304eb0d282ab32011e9c56eb76b0d7" id="r_gaea304eb0d282ab32011e9c56eb76b0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea304eb0d282ab32011e9c56eb76b0d7">RCC_APBRSTR2_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1099811fecf87bb5f7e068ec1673f435">RCC_APBRSTR2_TIM1RST_Msk</a></td></tr>
<tr class="separator:gaea304eb0d282ab32011e9c56eb76b0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b367e2b8836799a2101b9ed3d5c0162" id="r_ga8b367e2b8836799a2101b9ed3d5c0162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b367e2b8836799a2101b9ed3d5c0162">RCC_APBRSTR2_SPI1RST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b367e2b8836799a2101b9ed3d5c0162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c06f0cdc28b77e7143accc62652db31" id="r_ga7c06f0cdc28b77e7143accc62652db31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c06f0cdc28b77e7143accc62652db31">RCC_APBRSTR2_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b367e2b8836799a2101b9ed3d5c0162">RCC_APBRSTR2_SPI1RST_Pos</a>)</td></tr>
<tr class="separator:ga7c06f0cdc28b77e7143accc62652db31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4185deab269b48d707f07bdc8396a7a0" id="r_ga4185deab269b48d707f07bdc8396a7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4185deab269b48d707f07bdc8396a7a0">RCC_APBRSTR2_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c06f0cdc28b77e7143accc62652db31">RCC_APBRSTR2_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga4185deab269b48d707f07bdc8396a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b31e044d7f59f2a6b4a61a3cdb94345" id="r_ga9b31e044d7f59f2a6b4a61a3cdb94345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b31e044d7f59f2a6b4a61a3cdb94345">RCC_APBRSTR2_USART1RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga9b31e044d7f59f2a6b4a61a3cdb94345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e0cee20871c2c9b51160ef8011044d" id="r_ga91e0cee20871c2c9b51160ef8011044d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0cee20871c2c9b51160ef8011044d">RCC_APBRSTR2_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b31e044d7f59f2a6b4a61a3cdb94345">RCC_APBRSTR2_USART1RST_Pos</a>)</td></tr>
<tr class="separator:ga91e0cee20871c2c9b51160ef8011044d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb888ea7292e3a5b8693b09784dd7b56" id="r_gacb888ea7292e3a5b8693b09784dd7b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb888ea7292e3a5b8693b09784dd7b56">RCC_APBRSTR2_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0cee20871c2c9b51160ef8011044d">RCC_APBRSTR2_USART1RST_Msk</a></td></tr>
<tr class="separator:gacb888ea7292e3a5b8693b09784dd7b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339d6d45be4d9f1d9315826555fd7078" id="r_ga339d6d45be4d9f1d9315826555fd7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga339d6d45be4d9f1d9315826555fd7078">RCC_APBRSTR2_TIM14RST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga339d6d45be4d9f1d9315826555fd7078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3e0e2f49cf7cf529b49b3f7c7ccb32" id="r_gafa3e0e2f49cf7cf529b49b3f7c7ccb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3e0e2f49cf7cf529b49b3f7c7ccb32">RCC_APBRSTR2_TIM14RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga339d6d45be4d9f1d9315826555fd7078">RCC_APBRSTR2_TIM14RST_Pos</a>)</td></tr>
<tr class="separator:gafa3e0e2f49cf7cf529b49b3f7c7ccb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a07ae9b4b068a094e9e606e2fea4a1" id="r_ga47a07ae9b4b068a094e9e606e2fea4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a07ae9b4b068a094e9e606e2fea4a1">RCC_APBRSTR2_TIM14RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3e0e2f49cf7cf529b49b3f7c7ccb32">RCC_APBRSTR2_TIM14RST_Msk</a></td></tr>
<tr class="separator:ga47a07ae9b4b068a094e9e606e2fea4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1413015889e3b429fab90cdc8d2bc659" id="r_ga1413015889e3b429fab90cdc8d2bc659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1413015889e3b429fab90cdc8d2bc659">RCC_APBRSTR2_TIM16RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1413015889e3b429fab90cdc8d2bc659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560dd1d1f1c706a1615dbc7d37edc2ea" id="r_ga560dd1d1f1c706a1615dbc7d37edc2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560dd1d1f1c706a1615dbc7d37edc2ea">RCC_APBRSTR2_TIM16RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1413015889e3b429fab90cdc8d2bc659">RCC_APBRSTR2_TIM16RST_Pos</a>)</td></tr>
<tr class="separator:ga560dd1d1f1c706a1615dbc7d37edc2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b65ffa67d2eda41c25aa97f86850420" id="r_ga3b65ffa67d2eda41c25aa97f86850420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b65ffa67d2eda41c25aa97f86850420">RCC_APBRSTR2_TIM16RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560dd1d1f1c706a1615dbc7d37edc2ea">RCC_APBRSTR2_TIM16RST_Msk</a></td></tr>
<tr class="separator:ga3b65ffa67d2eda41c25aa97f86850420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dcec5fa65e063c9064e5db769d5840" id="r_ga88dcec5fa65e063c9064e5db769d5840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88dcec5fa65e063c9064e5db769d5840">RCC_APBRSTR2_TIM17RST_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga88dcec5fa65e063c9064e5db769d5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed42ebd985d2a6b43a7a23efbf7bd397" id="r_gaed42ebd985d2a6b43a7a23efbf7bd397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed42ebd985d2a6b43a7a23efbf7bd397">RCC_APBRSTR2_TIM17RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88dcec5fa65e063c9064e5db769d5840">RCC_APBRSTR2_TIM17RST_Pos</a>)</td></tr>
<tr class="separator:gaed42ebd985d2a6b43a7a23efbf7bd397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eac82e8f2ea5fa711b9da50702a5135" id="r_ga6eac82e8f2ea5fa711b9da50702a5135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac82e8f2ea5fa711b9da50702a5135">RCC_APBRSTR2_TIM17RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed42ebd985d2a6b43a7a23efbf7bd397">RCC_APBRSTR2_TIM17RST_Msk</a></td></tr>
<tr class="separator:ga6eac82e8f2ea5fa711b9da50702a5135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fc341fca6fe380d5687b2ebaffe4b4" id="r_ga75fc341fca6fe380d5687b2ebaffe4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75fc341fca6fe380d5687b2ebaffe4b4">RCC_APBRSTR2_ADCRST_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga75fc341fca6fe380d5687b2ebaffe4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a8eb86b7ea4290723ce16079439e9f" id="r_ga44a8eb86b7ea4290723ce16079439e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44a8eb86b7ea4290723ce16079439e9f">RCC_APBRSTR2_ADCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga75fc341fca6fe380d5687b2ebaffe4b4">RCC_APBRSTR2_ADCRST_Pos</a>)</td></tr>
<tr class="separator:ga44a8eb86b7ea4290723ce16079439e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cabd26f431c657f8203a3d9f319485f" id="r_ga9cabd26f431c657f8203a3d9f319485f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cabd26f431c657f8203a3d9f319485f">RCC_APBRSTR2_ADCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44a8eb86b7ea4290723ce16079439e9f">RCC_APBRSTR2_ADCRST_Msk</a></td></tr>
<tr class="separator:ga9cabd26f431c657f8203a3d9f319485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d5081d3a6cf9a10dbd9768f758e59f" id="r_ga89d5081d3a6cf9a10dbd9768f758e59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89d5081d3a6cf9a10dbd9768f758e59f">RCC_IOPENR_GPIOAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga89d5081d3a6cf9a10dbd9768f758e59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7cbc3576cf4b29c898e96ac6fb78f2" id="r_gacb7cbc3576cf4b29c898e96ac6fb78f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb7cbc3576cf4b29c898e96ac6fb78f2">RCC_IOPENR_GPIOAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89d5081d3a6cf9a10dbd9768f758e59f">RCC_IOPENR_GPIOAEN_Pos</a>)</td></tr>
<tr class="separator:gacb7cbc3576cf4b29c898e96ac6fb78f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e0e9624e69ff4289621254fa713d73" id="r_ga43e0e9624e69ff4289621254fa713d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb7cbc3576cf4b29c898e96ac6fb78f2">RCC_IOPENR_GPIOAEN_Msk</a></td></tr>
<tr class="separator:ga43e0e9624e69ff4289621254fa713d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27883762f18452339403a8469feb803d" id="r_ga27883762f18452339403a8469feb803d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27883762f18452339403a8469feb803d">RCC_IOPENR_GPIOBEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27883762f18452339403a8469feb803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680f1b838a7c7d916d0d1cd8ad8ae401" id="r_ga680f1b838a7c7d916d0d1cd8ad8ae401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680f1b838a7c7d916d0d1cd8ad8ae401">RCC_IOPENR_GPIOBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27883762f18452339403a8469feb803d">RCC_IOPENR_GPIOBEN_Pos</a>)</td></tr>
<tr class="separator:ga680f1b838a7c7d916d0d1cd8ad8ae401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66aefc56894e9e797a96ff9e3a954fad" id="r_ga66aefc56894e9e797a96ff9e3a954fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga680f1b838a7c7d916d0d1cd8ad8ae401">RCC_IOPENR_GPIOBEN_Msk</a></td></tr>
<tr class="separator:ga66aefc56894e9e797a96ff9e3a954fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b09bdb64081105b63fb454df580def" id="r_ga94b09bdb64081105b63fb454df580def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94b09bdb64081105b63fb454df580def">RCC_IOPENR_GPIOCEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga94b09bdb64081105b63fb454df580def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8643ea3c54ee768366d856c808ebcf1" id="r_gae8643ea3c54ee768366d856c808ebcf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8643ea3c54ee768366d856c808ebcf1">RCC_IOPENR_GPIOCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94b09bdb64081105b63fb454df580def">RCC_IOPENR_GPIOCEN_Pos</a>)</td></tr>
<tr class="separator:gae8643ea3c54ee768366d856c808ebcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299ea4e6a006e55d283100c2e656b1d" id="r_ga9299ea4e6a006e55d283100c2e656b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8643ea3c54ee768366d856c808ebcf1">RCC_IOPENR_GPIOCEN_Msk</a></td></tr>
<tr class="separator:ga9299ea4e6a006e55d283100c2e656b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5592092ee0039500d4013659228c3d" id="r_ga5d5592092ee0039500d4013659228c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5592092ee0039500d4013659228c3d">RCC_IOPENR_GPIODEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5d5592092ee0039500d4013659228c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357df9343975efbc637fe7c8810c11d4" id="r_ga357df9343975efbc637fe7c8810c11d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga357df9343975efbc637fe7c8810c11d4">RCC_IOPENR_GPIODEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5592092ee0039500d4013659228c3d">RCC_IOPENR_GPIODEN_Pos</a>)</td></tr>
<tr class="separator:ga357df9343975efbc637fe7c8810c11d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789058c061757d96aee97ecea898943b" id="r_ga789058c061757d96aee97ecea898943b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">RCC_IOPENR_GPIODEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga357df9343975efbc637fe7c8810c11d4">RCC_IOPENR_GPIODEN_Msk</a></td></tr>
<tr class="separator:ga789058c061757d96aee97ecea898943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9b4f24cd7ea36eed0f15c1f90935bf" id="r_ga0d9b4f24cd7ea36eed0f15c1f90935bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9b4f24cd7ea36eed0f15c1f90935bf">RCC_IOPENR_GPIOFEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0d9b4f24cd7ea36eed0f15c1f90935bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39364c8f24a930e55ab4fbdc99f6a275" id="r_ga39364c8f24a930e55ab4fbdc99f6a275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39364c8f24a930e55ab4fbdc99f6a275">RCC_IOPENR_GPIOFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9b4f24cd7ea36eed0f15c1f90935bf">RCC_IOPENR_GPIOFEN_Pos</a>)</td></tr>
<tr class="separator:ga39364c8f24a930e55ab4fbdc99f6a275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a8b27c62fb23c2118d88b3eaaeb702" id="r_ga71a8b27c62fb23c2118d88b3eaaeb702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a8b27c62fb23c2118d88b3eaaeb702">RCC_IOPENR_GPIOFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39364c8f24a930e55ab4fbdc99f6a275">RCC_IOPENR_GPIOFEN_Msk</a></td></tr>
<tr class="separator:ga71a8b27c62fb23c2118d88b3eaaeb702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209a543465500a77de162d3695ddd800" id="r_ga209a543465500a77de162d3695ddd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209a543465500a77de162d3695ddd800">RCC_AHBENR_DMA1EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga209a543465500a77de162d3695ddd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0587aa806e1f7f144d8e89390ca5b7" id="r_ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga209a543465500a77de162d3695ddd800">RCC_AHBENR_DMA1EN_Pos</a>)</td></tr>
<tr class="separator:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea" id="r_gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c1d96ed602c51442cd1676df42b054" id="r_gaf9c1d96ed602c51442cd1676df42b054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c1d96ed602c51442cd1676df42b054">RCC_AHBENR_FLASHEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf9c1d96ed602c51442cd1676df42b054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5dd799aa337004e601c623fcfec0bed" id="r_gae5dd799aa337004e601c623fcfec0bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5dd799aa337004e601c623fcfec0bed">RCC_AHBENR_FLASHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c1d96ed602c51442cd1676df42b054">RCC_AHBENR_FLASHEN_Pos</a>)</td></tr>
<tr class="separator:gae5dd799aa337004e601c623fcfec0bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d9c84356530f36e7b349d38c033928" id="r_gac8d9c84356530f36e7b349d38c033928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8d9c84356530f36e7b349d38c033928">RCC_AHBENR_FLASHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5dd799aa337004e601c623fcfec0bed">RCC_AHBENR_FLASHEN_Msk</a></td></tr>
<tr class="separator:gac8d9c84356530f36e7b349d38c033928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc" id="r_gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">RCC_AHBENR_CRCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0" id="r_gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">RCC_AHBENR_CRCEN_Pos</a>)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242" id="r_gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2391f9f4f9e178e60fc6ae8b0f5dc6e8" id="r_ga2391f9f4f9e178e60fc6ae8b0f5dc6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2391f9f4f9e178e60fc6ae8b0f5dc6e8">RCC_APBENR1_TIM3EN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2391f9f4f9e178e60fc6ae8b0f5dc6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb44de0c0557798c1aecfab10a905e6a" id="r_gafb44de0c0557798c1aecfab10a905e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44de0c0557798c1aecfab10a905e6a">RCC_APBENR1_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2391f9f4f9e178e60fc6ae8b0f5dc6e8">RCC_APBENR1_TIM3EN_Pos</a>)</td></tr>
<tr class="separator:gafb44de0c0557798c1aecfab10a905e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1d5ec8eb20c9c8719d0dd04987993" id="r_ga03f1d5ec8eb20c9c8719d0dd04987993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f1d5ec8eb20c9c8719d0dd04987993">RCC_APBENR1_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb44de0c0557798c1aecfab10a905e6a">RCC_APBENR1_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga03f1d5ec8eb20c9c8719d0dd04987993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae0522220988eef2c2f90ed4f4f555e" id="r_ga4ae0522220988eef2c2f90ed4f4f555e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae0522220988eef2c2f90ed4f4f555e">RCC_APBENR1_RTCAPBEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4ae0522220988eef2c2f90ed4f4f555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2fa6a62547c54882c6b9abe6c2c465" id="r_ga0a2fa6a62547c54882c6b9abe6c2c465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a2fa6a62547c54882c6b9abe6c2c465">RCC_APBENR1_RTCAPBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae0522220988eef2c2f90ed4f4f555e">RCC_APBENR1_RTCAPBEN_Pos</a>)</td></tr>
<tr class="separator:ga0a2fa6a62547c54882c6b9abe6c2c465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e4940e637f5d872919098290901cef" id="r_ga96e4940e637f5d872919098290901cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96e4940e637f5d872919098290901cef">RCC_APBENR1_RTCAPBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a2fa6a62547c54882c6b9abe6c2c465">RCC_APBENR1_RTCAPBEN_Msk</a></td></tr>
<tr class="separator:ga96e4940e637f5d872919098290901cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8f0d83854125bae59ddbc4f34a2d89" id="r_gade8f0d83854125bae59ddbc4f34a2d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8f0d83854125bae59ddbc4f34a2d89">RCC_APBENR1_WWDGEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gade8f0d83854125bae59ddbc4f34a2d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea9ded955001ea842107910d1239fbd" id="r_ga3ea9ded955001ea842107910d1239fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea9ded955001ea842107910d1239fbd">RCC_APBENR1_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade8f0d83854125bae59ddbc4f34a2d89">RCC_APBENR1_WWDGEN_Pos</a>)</td></tr>
<tr class="separator:ga3ea9ded955001ea842107910d1239fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb2f7345df75e3ea1aa6b00ae12cdd" id="r_gafdfb2f7345df75e3ea1aa6b00ae12cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb2f7345df75e3ea1aa6b00ae12cdd">RCC_APBENR1_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea9ded955001ea842107910d1239fbd">RCC_APBENR1_WWDGEN_Msk</a></td></tr>
<tr class="separator:gafdfb2f7345df75e3ea1aa6b00ae12cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9c0b394d2a54a2f270a59bdb3bb88a" id="r_ga9a9c0b394d2a54a2f270a59bdb3bb88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9c0b394d2a54a2f270a59bdb3bb88a">RCC_APBENR1_SPI2EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga9a9c0b394d2a54a2f270a59bdb3bb88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b4a7ae308e39114fba414f68406119" id="r_ga55b4a7ae308e39114fba414f68406119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b4a7ae308e39114fba414f68406119">RCC_APBENR1_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9c0b394d2a54a2f270a59bdb3bb88a">RCC_APBENR1_SPI2EN_Pos</a>)</td></tr>
<tr class="separator:ga55b4a7ae308e39114fba414f68406119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2b6ebd5f763811e7ad2e122f924bff" id="r_ga1a2b6ebd5f763811e7ad2e122f924bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2b6ebd5f763811e7ad2e122f924bff">RCC_APBENR1_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b4a7ae308e39114fba414f68406119">RCC_APBENR1_SPI2EN_Msk</a></td></tr>
<tr class="separator:ga1a2b6ebd5f763811e7ad2e122f924bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db3c31cd9456f2cf0d1ff9b91149b75" id="r_ga8db3c31cd9456f2cf0d1ff9b91149b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8db3c31cd9456f2cf0d1ff9b91149b75">RCC_APBENR1_USART2EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga8db3c31cd9456f2cf0d1ff9b91149b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ed47585321001ce032654c9bbcd755" id="r_ga43ed47585321001ce032654c9bbcd755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ed47585321001ce032654c9bbcd755">RCC_APBENR1_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8db3c31cd9456f2cf0d1ff9b91149b75">RCC_APBENR1_USART2EN_Pos</a>)</td></tr>
<tr class="separator:ga43ed47585321001ce032654c9bbcd755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b93124bda3d29b9441f4fdfa27032ad" id="r_ga5b93124bda3d29b9441f4fdfa27032ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b93124bda3d29b9441f4fdfa27032ad">RCC_APBENR1_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43ed47585321001ce032654c9bbcd755">RCC_APBENR1_USART2EN_Msk</a></td></tr>
<tr class="separator:ga5b93124bda3d29b9441f4fdfa27032ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1421a432876cdf7b1d55bf211b7b89" id="r_gafc1421a432876cdf7b1d55bf211b7b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc1421a432876cdf7b1d55bf211b7b89">RCC_APBENR1_I2C1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gafc1421a432876cdf7b1d55bf211b7b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31be4ee6e79a852b03fb1092f97ee1f" id="r_gaf31be4ee6e79a852b03fb1092f97ee1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf31be4ee6e79a852b03fb1092f97ee1f">RCC_APBENR1_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc1421a432876cdf7b1d55bf211b7b89">RCC_APBENR1_I2C1EN_Pos</a>)</td></tr>
<tr class="separator:gaf31be4ee6e79a852b03fb1092f97ee1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81b671b8acda0069ed928e7b2715530" id="r_gab81b671b8acda0069ed928e7b2715530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab81b671b8acda0069ed928e7b2715530">RCC_APBENR1_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf31be4ee6e79a852b03fb1092f97ee1f">RCC_APBENR1_I2C1EN_Msk</a></td></tr>
<tr class="separator:gab81b671b8acda0069ed928e7b2715530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcbe79721659e308a31d7a3c7cbe1c7" id="r_ga3bcbe79721659e308a31d7a3c7cbe1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcbe79721659e308a31d7a3c7cbe1c7">RCC_APBENR1_I2C2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3bcbe79721659e308a31d7a3c7cbe1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3847ab1642a2b07fcfd0a5dc221bc92" id="r_gae3847ab1642a2b07fcfd0a5dc221bc92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3847ab1642a2b07fcfd0a5dc221bc92">RCC_APBENR1_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcbe79721659e308a31d7a3c7cbe1c7">RCC_APBENR1_I2C2EN_Pos</a>)</td></tr>
<tr class="separator:gae3847ab1642a2b07fcfd0a5dc221bc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3578e2f41d9aeaf9acad97e4610634e" id="r_gab3578e2f41d9aeaf9acad97e4610634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3578e2f41d9aeaf9acad97e4610634e">RCC_APBENR1_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3847ab1642a2b07fcfd0a5dc221bc92">RCC_APBENR1_I2C2EN_Msk</a></td></tr>
<tr class="separator:gab3578e2f41d9aeaf9acad97e4610634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3b1bd37b5f03c71f6a83c27f9eaec4" id="r_gaef3b1bd37b5f03c71f6a83c27f9eaec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3b1bd37b5f03c71f6a83c27f9eaec4">RCC_APBENR1_DBGEN_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaef3b1bd37b5f03c71f6a83c27f9eaec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba89e61867380fdf16cc6dc9af1c178" id="r_ga5ba89e61867380fdf16cc6dc9af1c178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba89e61867380fdf16cc6dc9af1c178">RCC_APBENR1_DBGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef3b1bd37b5f03c71f6a83c27f9eaec4">RCC_APBENR1_DBGEN_Pos</a>)</td></tr>
<tr class="separator:ga5ba89e61867380fdf16cc6dc9af1c178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6b84afa00844763d73ea36fb140758" id="r_ga2d6b84afa00844763d73ea36fb140758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6b84afa00844763d73ea36fb140758">RCC_APBENR1_DBGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba89e61867380fdf16cc6dc9af1c178">RCC_APBENR1_DBGEN_Msk</a></td></tr>
<tr class="separator:ga2d6b84afa00844763d73ea36fb140758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce75469832b3ef580f656db338283fb" id="r_ga8ce75469832b3ef580f656db338283fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ce75469832b3ef580f656db338283fb">RCC_APBENR1_PWREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga8ce75469832b3ef580f656db338283fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a84216f8fb057e03c659becb3b30a5" id="r_gab9a84216f8fb057e03c659becb3b30a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a84216f8fb057e03c659becb3b30a5">RCC_APBENR1_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ce75469832b3ef580f656db338283fb">RCC_APBENR1_PWREN_Pos</a>)</td></tr>
<tr class="separator:gab9a84216f8fb057e03c659becb3b30a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99324657dd1adf8b0a3b55732055e6d1" id="r_ga99324657dd1adf8b0a3b55732055e6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99324657dd1adf8b0a3b55732055e6d1">RCC_APBENR1_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a84216f8fb057e03c659becb3b30a5">RCC_APBENR1_PWREN_Msk</a></td></tr>
<tr class="separator:ga99324657dd1adf8b0a3b55732055e6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66fa09c160e3c89346a0bdf2c7c7465" id="r_gaf66fa09c160e3c89346a0bdf2c7c7465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf66fa09c160e3c89346a0bdf2c7c7465">RCC_APBENR2_SYSCFGEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf66fa09c160e3c89346a0bdf2c7c7465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1088105c52af96aa847b8ffaf414c818" id="r_ga1088105c52af96aa847b8ffaf414c818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1088105c52af96aa847b8ffaf414c818">RCC_APBENR2_SYSCFGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf66fa09c160e3c89346a0bdf2c7c7465">RCC_APBENR2_SYSCFGEN_Pos</a>)</td></tr>
<tr class="separator:ga1088105c52af96aa847b8ffaf414c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9542ae577219d7d83e0bd18944136cc6" id="r_ga9542ae577219d7d83e0bd18944136cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9542ae577219d7d83e0bd18944136cc6">RCC_APBENR2_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1088105c52af96aa847b8ffaf414c818">RCC_APBENR2_SYSCFGEN_Msk</a></td></tr>
<tr class="separator:ga9542ae577219d7d83e0bd18944136cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2905751f87d7ef476f737be24b17cb3d" id="r_ga2905751f87d7ef476f737be24b17cb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2905751f87d7ef476f737be24b17cb3d">RCC_APBENR2_TIM1EN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2905751f87d7ef476f737be24b17cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b660fdee9beb731f8874a5f11c9773c" id="r_ga6b660fdee9beb731f8874a5f11c9773c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b660fdee9beb731f8874a5f11c9773c">RCC_APBENR2_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2905751f87d7ef476f737be24b17cb3d">RCC_APBENR2_TIM1EN_Pos</a>)</td></tr>
<tr class="separator:ga6b660fdee9beb731f8874a5f11c9773c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02b38d79863391d5ad0938e5542d0ff" id="r_gab02b38d79863391d5ad0938e5542d0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02b38d79863391d5ad0938e5542d0ff">RCC_APBENR2_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b660fdee9beb731f8874a5f11c9773c">RCC_APBENR2_TIM1EN_Msk</a></td></tr>
<tr class="separator:gab02b38d79863391d5ad0938e5542d0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc6482eff15ecd7d19a3ddca8ecaadf" id="r_ga5dc6482eff15ecd7d19a3ddca8ecaadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6482eff15ecd7d19a3ddca8ecaadf">RCC_APBENR2_SPI1EN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5dc6482eff15ecd7d19a3ddca8ecaadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4994899c0fe7324c99b8fec892527d2c" id="r_ga4994899c0fe7324c99b8fec892527d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4994899c0fe7324c99b8fec892527d2c">RCC_APBENR2_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6482eff15ecd7d19a3ddca8ecaadf">RCC_APBENR2_SPI1EN_Pos</a>)</td></tr>
<tr class="separator:ga4994899c0fe7324c99b8fec892527d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3df3dbadaf9d4b4f216280a04a38ad0" id="r_gad3df3dbadaf9d4b4f216280a04a38ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3df3dbadaf9d4b4f216280a04a38ad0">RCC_APBENR2_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4994899c0fe7324c99b8fec892527d2c">RCC_APBENR2_SPI1EN_Msk</a></td></tr>
<tr class="separator:gad3df3dbadaf9d4b4f216280a04a38ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d638daf6190b9079f18689b1e9029f" id="r_gaa8d638daf6190b9079f18689b1e9029f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d638daf6190b9079f18689b1e9029f">RCC_APBENR2_USART1EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa8d638daf6190b9079f18689b1e9029f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39feb49bc1cd9dc330c70e289197caa5" id="r_ga39feb49bc1cd9dc330c70e289197caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39feb49bc1cd9dc330c70e289197caa5">RCC_APBENR2_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d638daf6190b9079f18689b1e9029f">RCC_APBENR2_USART1EN_Pos</a>)</td></tr>
<tr class="separator:ga39feb49bc1cd9dc330c70e289197caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fc2200f262ff397292841a744c4bfb" id="r_gae6fc2200f262ff397292841a744c4bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6fc2200f262ff397292841a744c4bfb">RCC_APBENR2_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39feb49bc1cd9dc330c70e289197caa5">RCC_APBENR2_USART1EN_Msk</a></td></tr>
<tr class="separator:gae6fc2200f262ff397292841a744c4bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f7498daf36cfa17c0d121f37ba76a9" id="r_ga00f7498daf36cfa17c0d121f37ba76a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7498daf36cfa17c0d121f37ba76a9">RCC_APBENR2_TIM14EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga00f7498daf36cfa17c0d121f37ba76a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bc93e3ddc1c875aa55571503f1d77e" id="r_ga23bc93e3ddc1c875aa55571503f1d77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23bc93e3ddc1c875aa55571503f1d77e">RCC_APBENR2_TIM14EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7498daf36cfa17c0d121f37ba76a9">RCC_APBENR2_TIM14EN_Pos</a>)</td></tr>
<tr class="separator:ga23bc93e3ddc1c875aa55571503f1d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bc9a6d6d688435b11f1dac7dcd029a" id="r_ga26bc9a6d6d688435b11f1dac7dcd029a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bc9a6d6d688435b11f1dac7dcd029a">RCC_APBENR2_TIM14EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23bc93e3ddc1c875aa55571503f1d77e">RCC_APBENR2_TIM14EN_Msk</a></td></tr>
<tr class="separator:ga26bc9a6d6d688435b11f1dac7dcd029a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ca2d606dd164de15ad92b6e5abed50" id="r_ga99ca2d606dd164de15ad92b6e5abed50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ca2d606dd164de15ad92b6e5abed50">RCC_APBENR2_TIM16EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga99ca2d606dd164de15ad92b6e5abed50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dca80189f017b0c732307f1432828ca" id="r_ga8dca80189f017b0c732307f1432828ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dca80189f017b0c732307f1432828ca">RCC_APBENR2_TIM16EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ca2d606dd164de15ad92b6e5abed50">RCC_APBENR2_TIM16EN_Pos</a>)</td></tr>
<tr class="separator:ga8dca80189f017b0c732307f1432828ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2958e6568c987fe824d2f1be053809e2" id="r_ga2958e6568c987fe824d2f1be053809e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2958e6568c987fe824d2f1be053809e2">RCC_APBENR2_TIM16EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dca80189f017b0c732307f1432828ca">RCC_APBENR2_TIM16EN_Msk</a></td></tr>
<tr class="separator:ga2958e6568c987fe824d2f1be053809e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e8a1baa3d02f3ece603ba8e7e9bbd6" id="r_ga91e8a1baa3d02f3ece603ba8e7e9bbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e8a1baa3d02f3ece603ba8e7e9bbd6">RCC_APBENR2_TIM17EN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga91e8a1baa3d02f3ece603ba8e7e9bbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2428576c9f5d2e570e4065bf3706d1fc" id="r_ga2428576c9f5d2e570e4065bf3706d1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2428576c9f5d2e570e4065bf3706d1fc">RCC_APBENR2_TIM17EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e8a1baa3d02f3ece603ba8e7e9bbd6">RCC_APBENR2_TIM17EN_Pos</a>)</td></tr>
<tr class="separator:ga2428576c9f5d2e570e4065bf3706d1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf031737f9b3c60c563d03ed72cb950" id="r_ga9bf031737f9b3c60c563d03ed72cb950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf031737f9b3c60c563d03ed72cb950">RCC_APBENR2_TIM17EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2428576c9f5d2e570e4065bf3706d1fc">RCC_APBENR2_TIM17EN_Msk</a></td></tr>
<tr class="separator:ga9bf031737f9b3c60c563d03ed72cb950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bdbca3f7e29a6c751d29a871b2350c" id="r_gac9bdbca3f7e29a6c751d29a871b2350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9bdbca3f7e29a6c751d29a871b2350c">RCC_APBENR2_ADCEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac9bdbca3f7e29a6c751d29a871b2350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17576a8b842648fc4e5250502e96e39a" id="r_ga17576a8b842648fc4e5250502e96e39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17576a8b842648fc4e5250502e96e39a">RCC_APBENR2_ADCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9bdbca3f7e29a6c751d29a871b2350c">RCC_APBENR2_ADCEN_Pos</a>)</td></tr>
<tr class="separator:ga17576a8b842648fc4e5250502e96e39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a2058e993b3249fa8549ae59df6143" id="r_ga45a2058e993b3249fa8549ae59df6143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a2058e993b3249fa8549ae59df6143">RCC_APBENR2_ADCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17576a8b842648fc4e5250502e96e39a">RCC_APBENR2_ADCEN_Msk</a></td></tr>
<tr class="separator:ga45a2058e993b3249fa8549ae59df6143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b17e561563731c3f4b8bac3abda14a" id="r_ga95b17e561563731c3f4b8bac3abda14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b17e561563731c3f4b8bac3abda14a">RCC_IOPSMENR_GPIOASMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga95b17e561563731c3f4b8bac3abda14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a075aa12e5cfef468fe51a8d896edd" id="r_gae9a075aa12e5cfef468fe51a8d896edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a075aa12e5cfef468fe51a8d896edd">RCC_IOPSMENR_GPIOASMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b17e561563731c3f4b8bac3abda14a">RCC_IOPSMENR_GPIOASMEN_Pos</a>)</td></tr>
<tr class="separator:gae9a075aa12e5cfef468fe51a8d896edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad799b65b7798bd3dc696561e5031bfc0" id="r_gad799b65b7798bd3dc696561e5031bfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a075aa12e5cfef468fe51a8d896edd">RCC_IOPSMENR_GPIOASMEN_Msk</a></td></tr>
<tr class="separator:gad799b65b7798bd3dc696561e5031bfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43653f3e84607bedf16eaf8243a690cc" id="r_ga43653f3e84607bedf16eaf8243a690cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43653f3e84607bedf16eaf8243a690cc">RCC_IOPSMENR_GPIOBSMEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga43653f3e84607bedf16eaf8243a690cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18168017bd53b9824991d0ce380b86bb" id="r_ga18168017bd53b9824991d0ce380b86bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18168017bd53b9824991d0ce380b86bb">RCC_IOPSMENR_GPIOBSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43653f3e84607bedf16eaf8243a690cc">RCC_IOPSMENR_GPIOBSMEN_Pos</a>)</td></tr>
<tr class="separator:ga18168017bd53b9824991d0ce380b86bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c607984a85e8c8fbd461b872fb083a" id="r_ga22c607984a85e8c8fbd461b872fb083a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18168017bd53b9824991d0ce380b86bb">RCC_IOPSMENR_GPIOBSMEN_Msk</a></td></tr>
<tr class="separator:ga22c607984a85e8c8fbd461b872fb083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37503ccb45e1b9e5a79cc8cc156b3b1" id="r_gad37503ccb45e1b9e5a79cc8cc156b3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad37503ccb45e1b9e5a79cc8cc156b3b1">RCC_IOPSMENR_GPIOCSMEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad37503ccb45e1b9e5a79cc8cc156b3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0a89ed2face068fe594b4e1fa780b7" id="r_gaec0a89ed2face068fe594b4e1fa780b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0a89ed2face068fe594b4e1fa780b7">RCC_IOPSMENR_GPIOCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad37503ccb45e1b9e5a79cc8cc156b3b1">RCC_IOPSMENR_GPIOCSMEN_Pos</a>)</td></tr>
<tr class="separator:gaec0a89ed2face068fe594b4e1fa780b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3221e83e38ff2188b801dacba7fb84f7" id="r_ga3221e83e38ff2188b801dacba7fb84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec0a89ed2face068fe594b4e1fa780b7">RCC_IOPSMENR_GPIOCSMEN_Msk</a></td></tr>
<tr class="separator:ga3221e83e38ff2188b801dacba7fb84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c632ee6f47bf0cee99d0d7fcb62243" id="r_ga81c632ee6f47bf0cee99d0d7fcb62243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c632ee6f47bf0cee99d0d7fcb62243">RCC_IOPSMENR_GPIODSMEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga81c632ee6f47bf0cee99d0d7fcb62243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478297b15b54b0f6cdb945942a7be4ea" id="r_ga478297b15b54b0f6cdb945942a7be4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478297b15b54b0f6cdb945942a7be4ea">RCC_IOPSMENR_GPIODSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c632ee6f47bf0cee99d0d7fcb62243">RCC_IOPSMENR_GPIODSMEN_Pos</a>)</td></tr>
<tr class="separator:ga478297b15b54b0f6cdb945942a7be4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e4f54aea2f3c1f14a9159323723701" id="r_gaa4e4f54aea2f3c1f14a9159323723701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478297b15b54b0f6cdb945942a7be4ea">RCC_IOPSMENR_GPIODSMEN_Msk</a></td></tr>
<tr class="separator:gaa4e4f54aea2f3c1f14a9159323723701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4346c47ae24da3ac2d1001cc1e6b1c" id="r_gaef4346c47ae24da3ac2d1001cc1e6b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4346c47ae24da3ac2d1001cc1e6b1c">RCC_IOPSMENR_GPIOFSMEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaef4346c47ae24da3ac2d1001cc1e6b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d764c14de70182630a0a5e2b1e8d2ed" id="r_ga4d764c14de70182630a0a5e2b1e8d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d764c14de70182630a0a5e2b1e8d2ed">RCC_IOPSMENR_GPIOFSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef4346c47ae24da3ac2d1001cc1e6b1c">RCC_IOPSMENR_GPIOFSMEN_Pos</a>)</td></tr>
<tr class="separator:ga4d764c14de70182630a0a5e2b1e8d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8029baefa5f18bdfea6aa4a553805401" id="r_ga8029baefa5f18bdfea6aa4a553805401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401">RCC_IOPSMENR_GPIOFSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d764c14de70182630a0a5e2b1e8d2ed">RCC_IOPSMENR_GPIOFSMEN_Msk</a></td></tr>
<tr class="separator:ga8029baefa5f18bdfea6aa4a553805401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c91f7be7813aa6e3373addee97e783" id="r_gad2c91f7be7813aa6e3373addee97e783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c91f7be7813aa6e3373addee97e783">RCC_AHBSMENR_DMA1SMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2c91f7be7813aa6e3373addee97e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985dfb0aa5ab8f53997d5174642e65e" id="r_ga6985dfb0aa5ab8f53997d5174642e65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6985dfb0aa5ab8f53997d5174642e65e">RCC_AHBSMENR_DMA1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2c91f7be7813aa6e3373addee97e783">RCC_AHBSMENR_DMA1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga6985dfb0aa5ab8f53997d5174642e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b83a5e4d6c2d324e3e83cfa50338fe" id="r_gaf5b83a5e4d6c2d324e3e83cfa50338fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6985dfb0aa5ab8f53997d5174642e65e">RCC_AHBSMENR_DMA1SMEN_Msk</a></td></tr>
<tr class="separator:gaf5b83a5e4d6c2d324e3e83cfa50338fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90ba058382c17d8d45d26c323c9d77c" id="r_gab90ba058382c17d8d45d26c323c9d77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab90ba058382c17d8d45d26c323c9d77c">RCC_AHBSMENR_FLASHSMEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab90ba058382c17d8d45d26c323c9d77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5222c290b6eb942ccf514470728f88" id="r_gaff5222c290b6eb942ccf514470728f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff5222c290b6eb942ccf514470728f88">RCC_AHBSMENR_FLASHSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab90ba058382c17d8d45d26c323c9d77c">RCC_AHBSMENR_FLASHSMEN_Pos</a>)</td></tr>
<tr class="separator:gaff5222c290b6eb942ccf514470728f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae5deb2bf72cd11dfed9d7f904543d2" id="r_ga4ae5deb2bf72cd11dfed9d7f904543d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">RCC_AHBSMENR_FLASHSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff5222c290b6eb942ccf514470728f88">RCC_AHBSMENR_FLASHSMEN_Msk</a></td></tr>
<tr class="separator:ga4ae5deb2bf72cd11dfed9d7f904543d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f94df39c3d57989066a6e5b33bb203" id="r_ga25f94df39c3d57989066a6e5b33bb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203">RCC_AHBSMENR_SRAMSMEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga25f94df39c3d57989066a6e5b33bb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc1ca97421c7c64eea81043d3598dd5" id="r_ga7dc1ca97421c7c64eea81043d3598dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5">RCC_AHBSMENR_SRAMSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203">RCC_AHBSMENR_SRAMSMEN_Pos</a>)</td></tr>
<tr class="separator:ga7dc1ca97421c7c64eea81043d3598dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e12b4607165727c5d04296e397c534" id="r_gae7e12b4607165727c5d04296e397c534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5">RCC_AHBSMENR_SRAMSMEN_Msk</a></td></tr>
<tr class="separator:gae7e12b4607165727c5d04296e397c534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5e3dd050596c1c7ce1aeea4721bd8c" id="r_gaff5e3dd050596c1c7ce1aeea4721bd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c">RCC_AHBSMENR_CRCSMEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaff5e3dd050596c1c7ce1aeea4721bd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb8ea5813f10b6f22b7c702de7f1e03" id="r_gabbb8ea5813f10b6f22b7c702de7f1e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03">RCC_AHBSMENR_CRCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c">RCC_AHBSMENR_CRCSMEN_Pos</a>)</td></tr>
<tr class="separator:gabbb8ea5813f10b6f22b7c702de7f1e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff99d66739b79a162ee5b96ed4e5a96" id="r_gaaff99d66739b79a162ee5b96ed4e5a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03">RCC_AHBSMENR_CRCSMEN_Msk</a></td></tr>
<tr class="separator:gaaff99d66739b79a162ee5b96ed4e5a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b55618507e23d51076e405967b9248" id="r_ga30b55618507e23d51076e405967b9248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30b55618507e23d51076e405967b9248">RCC_APBSMENR1_TIM3SMEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga30b55618507e23d51076e405967b9248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dd34bc52abfea7bf8775a356017209" id="r_ga73dd34bc52abfea7bf8775a356017209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dd34bc52abfea7bf8775a356017209">RCC_APBSMENR1_TIM3SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30b55618507e23d51076e405967b9248">RCC_APBSMENR1_TIM3SMEN_Pos</a>)</td></tr>
<tr class="separator:ga73dd34bc52abfea7bf8775a356017209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce2f0de4e0df15a9e87d35fcdaf1481" id="r_ga4ce2f0de4e0df15a9e87d35fcdaf1481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">RCC_APBSMENR1_TIM3SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dd34bc52abfea7bf8775a356017209">RCC_APBSMENR1_TIM3SMEN_Msk</a></td></tr>
<tr class="separator:ga4ce2f0de4e0df15a9e87d35fcdaf1481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886437af2cc86e71663d6dd886d66757" id="r_ga886437af2cc86e71663d6dd886d66757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886437af2cc86e71663d6dd886d66757">RCC_APBSMENR1_RTCAPBSMEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga886437af2cc86e71663d6dd886d66757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf25cb469d59bec6a52d9d4aff03f2e7" id="r_gadf25cb469d59bec6a52d9d4aff03f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf25cb469d59bec6a52d9d4aff03f2e7">RCC_APBSMENR1_RTCAPBSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga886437af2cc86e71663d6dd886d66757">RCC_APBSMENR1_RTCAPBSMEN_Pos</a>)</td></tr>
<tr class="separator:gadf25cb469d59bec6a52d9d4aff03f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f9e22d6f52028adabb4d3925613e90" id="r_gaa4f9e22d6f52028adabb4d3925613e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90">RCC_APBSMENR1_RTCAPBSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf25cb469d59bec6a52d9d4aff03f2e7">RCC_APBSMENR1_RTCAPBSMEN_Msk</a></td></tr>
<tr class="separator:gaa4f9e22d6f52028adabb4d3925613e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1dd34d65e57fff87cd92a01e09933e8" id="r_gad1dd34d65e57fff87cd92a01e09933e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1dd34d65e57fff87cd92a01e09933e8">RCC_APBSMENR1_WWDGSMEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad1dd34d65e57fff87cd92a01e09933e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1cc90597fe76502a43dce0e0ff1768" id="r_ga3d1cc90597fe76502a43dce0e0ff1768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1cc90597fe76502a43dce0e0ff1768">RCC_APBSMENR1_WWDGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1dd34d65e57fff87cd92a01e09933e8">RCC_APBSMENR1_WWDGSMEN_Pos</a>)</td></tr>
<tr class="separator:ga3d1cc90597fe76502a43dce0e0ff1768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a7fdb060f7f47a04e09bca71940efb" id="r_ga60a7fdb060f7f47a04e09bca71940efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb">RCC_APBSMENR1_WWDGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1cc90597fe76502a43dce0e0ff1768">RCC_APBSMENR1_WWDGSMEN_Msk</a></td></tr>
<tr class="separator:ga60a7fdb060f7f47a04e09bca71940efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18805f2ddcb79b02b011a8d1d754c77" id="r_gae18805f2ddcb79b02b011a8d1d754c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18805f2ddcb79b02b011a8d1d754c77">RCC_APBSMENR1_SPI2SMEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae18805f2ddcb79b02b011a8d1d754c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad298e108d9346a50676e9279b6bb1972" id="r_gad298e108d9346a50676e9279b6bb1972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298e108d9346a50676e9279b6bb1972">RCC_APBSMENR1_SPI2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae18805f2ddcb79b02b011a8d1d754c77">RCC_APBSMENR1_SPI2SMEN_Pos</a>)</td></tr>
<tr class="separator:gad298e108d9346a50676e9279b6bb1972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eadb95ad4d059982851d9f92893fd18" id="r_ga1eadb95ad4d059982851d9f92893fd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18">RCC_APBSMENR1_SPI2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad298e108d9346a50676e9279b6bb1972">RCC_APBSMENR1_SPI2SMEN_Msk</a></td></tr>
<tr class="separator:ga1eadb95ad4d059982851d9f92893fd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c981ea3d992811d22eb90f257184434" id="r_ga8c981ea3d992811d22eb90f257184434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c981ea3d992811d22eb90f257184434">RCC_APBSMENR1_USART2SMEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga8c981ea3d992811d22eb90f257184434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4620954be80f7cfd458c921a00cb36" id="r_ga7b4620954be80f7cfd458c921a00cb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4620954be80f7cfd458c921a00cb36">RCC_APBSMENR1_USART2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c981ea3d992811d22eb90f257184434">RCC_APBSMENR1_USART2SMEN_Pos</a>)</td></tr>
<tr class="separator:ga7b4620954be80f7cfd458c921a00cb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9baaea1d69e0f0742a8f5494a115989" id="r_gaf9baaea1d69e0f0742a8f5494a115989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989">RCC_APBSMENR1_USART2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4620954be80f7cfd458c921a00cb36">RCC_APBSMENR1_USART2SMEN_Msk</a></td></tr>
<tr class="separator:gaf9baaea1d69e0f0742a8f5494a115989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28639fc60843cc3c5c69ff70ea440f7e" id="r_ga28639fc60843cc3c5c69ff70ea440f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28639fc60843cc3c5c69ff70ea440f7e">RCC_APBSMENR1_I2C1SMEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga28639fc60843cc3c5c69ff70ea440f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1e233768a364447524500a5dd0c223" id="r_ga2e1e233768a364447524500a5dd0c223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e1e233768a364447524500a5dd0c223">RCC_APBSMENR1_I2C1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28639fc60843cc3c5c69ff70ea440f7e">RCC_APBSMENR1_I2C1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga2e1e233768a364447524500a5dd0c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fd994772f8e4bf0571ae59198a5229" id="r_gae1fd994772f8e4bf0571ae59198a5229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229">RCC_APBSMENR1_I2C1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e1e233768a364447524500a5dd0c223">RCC_APBSMENR1_I2C1SMEN_Msk</a></td></tr>
<tr class="separator:gae1fd994772f8e4bf0571ae59198a5229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27d57756df39c9f2af66345bfa144a6" id="r_gaf27d57756df39c9f2af66345bfa144a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27d57756df39c9f2af66345bfa144a6">RCC_APBSMENR1_I2C2SMEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf27d57756df39c9f2af66345bfa144a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52043e5ee3dae87914418cf722d5c89b" id="r_ga52043e5ee3dae87914418cf722d5c89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52043e5ee3dae87914418cf722d5c89b">RCC_APBSMENR1_I2C2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf27d57756df39c9f2af66345bfa144a6">RCC_APBSMENR1_I2C2SMEN_Pos</a>)</td></tr>
<tr class="separator:ga52043e5ee3dae87914418cf722d5c89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c2d01472167cd009ff1df960f42996" id="r_ga97c2d01472167cd009ff1df960f42996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996">RCC_APBSMENR1_I2C2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52043e5ee3dae87914418cf722d5c89b">RCC_APBSMENR1_I2C2SMEN_Msk</a></td></tr>
<tr class="separator:ga97c2d01472167cd009ff1df960f42996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05d1564c8e4c9cc8c34a8cba32effcd" id="r_gac05d1564c8e4c9cc8c34a8cba32effcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05d1564c8e4c9cc8c34a8cba32effcd">RCC_APBSMENR1_DBGSMEN_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gac05d1564c8e4c9cc8c34a8cba32effcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260c9350fcb44d26cccb94fe3fd2e289" id="r_ga260c9350fcb44d26cccb94fe3fd2e289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260c9350fcb44d26cccb94fe3fd2e289">RCC_APBSMENR1_DBGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac05d1564c8e4c9cc8c34a8cba32effcd">RCC_APBSMENR1_DBGSMEN_Pos</a>)</td></tr>
<tr class="separator:ga260c9350fcb44d26cccb94fe3fd2e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef949dabb3b022492fa8693437f873d" id="r_gadef949dabb3b022492fa8693437f873d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d">RCC_APBSMENR1_DBGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260c9350fcb44d26cccb94fe3fd2e289">RCC_APBSMENR1_DBGSMEN_Msk</a></td></tr>
<tr class="separator:gadef949dabb3b022492fa8693437f873d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a485466c02e72e8979d2b3ae4f14c08" id="r_ga4a485466c02e72e8979d2b3ae4f14c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a485466c02e72e8979d2b3ae4f14c08">RCC_APBSMENR1_PWRSMEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga4a485466c02e72e8979d2b3ae4f14c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a1f3e0971265a0cf4d66e13a786134" id="r_ga23a1f3e0971265a0cf4d66e13a786134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a1f3e0971265a0cf4d66e13a786134">RCC_APBSMENR1_PWRSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a485466c02e72e8979d2b3ae4f14c08">RCC_APBSMENR1_PWRSMEN_Pos</a>)</td></tr>
<tr class="separator:ga23a1f3e0971265a0cf4d66e13a786134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0392e29dad3dc4a2c68260c2c4f0e50" id="r_gaf0392e29dad3dc4a2c68260c2c4f0e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">RCC_APBSMENR1_PWRSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23a1f3e0971265a0cf4d66e13a786134">RCC_APBSMENR1_PWRSMEN_Msk</a></td></tr>
<tr class="separator:gaf0392e29dad3dc4a2c68260c2c4f0e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90e3694c8caebf6189a10e4a2150ef7" id="r_gae90e3694c8caebf6189a10e4a2150ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90e3694c8caebf6189a10e4a2150ef7">RCC_APBSMENR2_SYSCFGSMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae90e3694c8caebf6189a10e4a2150ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac545eb6d3745d61990678eddd9d4bfba" id="r_gac545eb6d3745d61990678eddd9d4bfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac545eb6d3745d61990678eddd9d4bfba">RCC_APBSMENR2_SYSCFGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae90e3694c8caebf6189a10e4a2150ef7">RCC_APBSMENR2_SYSCFGSMEN_Pos</a>)</td></tr>
<tr class="separator:gac545eb6d3745d61990678eddd9d4bfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0780bc497f34d5ec9dd2531eefab2257" id="r_ga0780bc497f34d5ec9dd2531eefab2257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257">RCC_APBSMENR2_SYSCFGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac545eb6d3745d61990678eddd9d4bfba">RCC_APBSMENR2_SYSCFGSMEN_Msk</a></td></tr>
<tr class="separator:ga0780bc497f34d5ec9dd2531eefab2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f16e7ed97c5b7cd8e4e61ae2cb5d474" id="r_ga1f16e7ed97c5b7cd8e4e61ae2cb5d474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f16e7ed97c5b7cd8e4e61ae2cb5d474">RCC_APBSMENR2_TIM1SMEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1f16e7ed97c5b7cd8e4e61ae2cb5d474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639fb56c47ceba2a6e0d95989c0c3a0c" id="r_ga639fb56c47ceba2a6e0d95989c0c3a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639fb56c47ceba2a6e0d95989c0c3a0c">RCC_APBSMENR2_TIM1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f16e7ed97c5b7cd8e4e61ae2cb5d474">RCC_APBSMENR2_TIM1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga639fb56c47ceba2a6e0d95989c0c3a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae416903818139a5948149bbd74f78a87" id="r_gae416903818139a5948149bbd74f78a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87">RCC_APBSMENR2_TIM1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga639fb56c47ceba2a6e0d95989c0c3a0c">RCC_APBSMENR2_TIM1SMEN_Msk</a></td></tr>
<tr class="separator:gae416903818139a5948149bbd74f78a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740878c8f62c86a69b48fc2a138c68b6" id="r_ga740878c8f62c86a69b48fc2a138c68b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740878c8f62c86a69b48fc2a138c68b6">RCC_APBSMENR2_SPI1SMEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga740878c8f62c86a69b48fc2a138c68b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287c910770e7540bf14dc329fb5a7dd6" id="r_ga287c910770e7540bf14dc329fb5a7dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287c910770e7540bf14dc329fb5a7dd6">RCC_APBSMENR2_SPI1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga740878c8f62c86a69b48fc2a138c68b6">RCC_APBSMENR2_SPI1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga287c910770e7540bf14dc329fb5a7dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c49cfba4c4b2f15890098ff5d29501" id="r_gab9c49cfba4c4b2f15890098ff5d29501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501">RCC_APBSMENR2_SPI1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287c910770e7540bf14dc329fb5a7dd6">RCC_APBSMENR2_SPI1SMEN_Msk</a></td></tr>
<tr class="separator:gab9c49cfba4c4b2f15890098ff5d29501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac015329e895391f02e75a4acf79ba9c7" id="r_gac015329e895391f02e75a4acf79ba9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac015329e895391f02e75a4acf79ba9c7">RCC_APBSMENR2_USART1SMEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac015329e895391f02e75a4acf79ba9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4ea2e879163e6a930aa7d4012adecb" id="r_gaad4ea2e879163e6a930aa7d4012adecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4ea2e879163e6a930aa7d4012adecb">RCC_APBSMENR2_USART1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac015329e895391f02e75a4acf79ba9c7">RCC_APBSMENR2_USART1SMEN_Pos</a>)</td></tr>
<tr class="separator:gaad4ea2e879163e6a930aa7d4012adecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8b65ca8fc100c52d9ec2ff8435a4a8" id="r_ga6e8b65ca8fc100c52d9ec2ff8435a4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">RCC_APBSMENR2_USART1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad4ea2e879163e6a930aa7d4012adecb">RCC_APBSMENR2_USART1SMEN_Msk</a></td></tr>
<tr class="separator:ga6e8b65ca8fc100c52d9ec2ff8435a4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c536e1d01734329fb89178a834a842e" id="r_ga5c536e1d01734329fb89178a834a842e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c536e1d01734329fb89178a834a842e">RCC_APBSMENR2_TIM14SMEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5c536e1d01734329fb89178a834a842e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fded1ea9e552039afd34773153dacda" id="r_ga3fded1ea9e552039afd34773153dacda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fded1ea9e552039afd34773153dacda">RCC_APBSMENR2_TIM14SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c536e1d01734329fb89178a834a842e">RCC_APBSMENR2_TIM14SMEN_Pos</a>)</td></tr>
<tr class="separator:ga3fded1ea9e552039afd34773153dacda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e9c7bf2243c4ad07b6d154d1904e09" id="r_gab9e9c7bf2243c4ad07b6d154d1904e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09">RCC_APBSMENR2_TIM14SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fded1ea9e552039afd34773153dacda">RCC_APBSMENR2_TIM14SMEN_Msk</a></td></tr>
<tr class="separator:gab9e9c7bf2243c4ad07b6d154d1904e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8bc154808d4b2358b41d5f9eff688b" id="r_ga0c8bc154808d4b2358b41d5f9eff688b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8bc154808d4b2358b41d5f9eff688b">RCC_APBSMENR2_TIM16SMEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0c8bc154808d4b2358b41d5f9eff688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b3ce7ddc3c0f0f8d6634cda682bfea" id="r_ga72b3ce7ddc3c0f0f8d6634cda682bfea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b3ce7ddc3c0f0f8d6634cda682bfea">RCC_APBSMENR2_TIM16SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8bc154808d4b2358b41d5f9eff688b">RCC_APBSMENR2_TIM16SMEN_Pos</a>)</td></tr>
<tr class="separator:ga72b3ce7ddc3c0f0f8d6634cda682bfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0599e05f2f0da2677ed2bd79671648f3" id="r_ga0599e05f2f0da2677ed2bd79671648f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3">RCC_APBSMENR2_TIM16SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b3ce7ddc3c0f0f8d6634cda682bfea">RCC_APBSMENR2_TIM16SMEN_Msk</a></td></tr>
<tr class="separator:ga0599e05f2f0da2677ed2bd79671648f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ec57ea1a5744874c80d67e06c6a4cd" id="r_ga37ec57ea1a5744874c80d67e06c6a4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37ec57ea1a5744874c80d67e06c6a4cd">RCC_APBSMENR2_TIM17SMEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga37ec57ea1a5744874c80d67e06c6a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488af6086927139df75ab77d1ea9bf79" id="r_ga488af6086927139df75ab77d1ea9bf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga488af6086927139df75ab77d1ea9bf79">RCC_APBSMENR2_TIM17SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37ec57ea1a5744874c80d67e06c6a4cd">RCC_APBSMENR2_TIM17SMEN_Pos</a>)</td></tr>
<tr class="separator:ga488af6086927139df75ab77d1ea9bf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83625787a0c19dfd16bfe7fcb25c226c" id="r_ga83625787a0c19dfd16bfe7fcb25c226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c">RCC_APBSMENR2_TIM17SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga488af6086927139df75ab77d1ea9bf79">RCC_APBSMENR2_TIM17SMEN_Msk</a></td></tr>
<tr class="separator:ga83625787a0c19dfd16bfe7fcb25c226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac684fb2deb6110539213c7c509ef5d5b" id="r_gac684fb2deb6110539213c7c509ef5d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac684fb2deb6110539213c7c509ef5d5b">RCC_APBSMENR2_ADCSMEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac684fb2deb6110539213c7c509ef5d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde54eb7fe4657bbf46474d390770362" id="r_gacde54eb7fe4657bbf46474d390770362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde54eb7fe4657bbf46474d390770362">RCC_APBSMENR2_ADCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac684fb2deb6110539213c7c509ef5d5b">RCC_APBSMENR2_ADCSMEN_Pos</a>)</td></tr>
<tr class="separator:gacde54eb7fe4657bbf46474d390770362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8081eeef778404080c55db53731c5f7b" id="r_ga8081eeef778404080c55db53731c5f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b">RCC_APBSMENR2_ADCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacde54eb7fe4657bbf46474d390770362">RCC_APBSMENR2_ADCSMEN_Msk</a></td></tr>
<tr class="separator:ga8081eeef778404080c55db53731c5f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27723a570f3d85fe192d4af59ebcda96" id="r_ga27723a570f3d85fe192d4af59ebcda96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga27723a570f3d85fe192d4af59ebcda96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b4a5560f21d5d32c154f6b6f178047" id="r_ga74b4a5560f21d5d32c154f6b6f178047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">RCC_CCIPR_USART1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:ga74b4a5560f21d5d32c154f6b6f178047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f8412a25c5a3b6dd8c8298caca860c" id="r_ga32f8412a25c5a3b6dd8c8298caca860c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">RCC_CCIPR_USART1SEL_Msk</a></td></tr>
<tr class="separator:ga32f8412a25c5a3b6dd8c8298caca860c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dd3eb41f18788e0a23e69aa381c70c" id="r_gaf6dd3eb41f18788e0a23e69aa381c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:gaf6dd3eb41f18788e0a23e69aa381c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47cd43189231fab97390f10ca36708e" id="r_gad47cd43189231fab97390f10ca36708e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:gad47cd43189231fab97390f10ca36708e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef7a4fe3b16b355ef90e714eab06f3" id="r_ga57ef7a4fe3b16b355ef90e714eab06f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga57ef7a4fe3b16b355ef90e714eab06f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ba7eb729c4dab340204694c17030e8" id="r_ga00ba7eb729c4dab340204694c17030e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">RCC_CCIPR_I2C1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga00ba7eb729c4dab340204694c17030e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6642e349b787f27dba7198f0a93653" id="r_ga4d6642e349b787f27dba7198f0a93653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">RCC_CCIPR_I2C1SEL_Msk</a></td></tr>
<tr class="separator:ga4d6642e349b787f27dba7198f0a93653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f25be5114707e38b2e8acc9dbb6da7" id="r_ga80f25be5114707e38b2e8acc9dbb6da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga80f25be5114707e38b2e8acc9dbb6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e71b9151729a98fa44ac992f06aeda" id="r_ga93e71b9151729a98fa44ac992f06aeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga93e71b9151729a98fa44ac992f06aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e28ac4eddbe086a83d22922f2a1a0d" id="r_ga56e28ac4eddbe086a83d22922f2a1a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28ac4eddbe086a83d22922f2a1a0d">RCC_CCIPR_I2S1SEL_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga56e28ac4eddbe086a83d22922f2a1a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d23cc05f20af25673f982fce1a50096" id="r_ga7d23cc05f20af25673f982fce1a50096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d23cc05f20af25673f982fce1a50096">RCC_CCIPR_I2S1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28ac4eddbe086a83d22922f2a1a0d">RCC_CCIPR_I2S1SEL_Pos</a>)</td></tr>
<tr class="separator:ga7d23cc05f20af25673f982fce1a50096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5b01dcf9e78c02c362b8bc1b9d73f4" id="r_ga3f5b01dcf9e78c02c362b8bc1b9d73f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5b01dcf9e78c02c362b8bc1b9d73f4">RCC_CCIPR_I2S1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d23cc05f20af25673f982fce1a50096">RCC_CCIPR_I2S1SEL_Msk</a></td></tr>
<tr class="separator:ga3f5b01dcf9e78c02c362b8bc1b9d73f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1ca14a2fdb0fc162ce9be4d8906916" id="r_ga6b1ca14a2fdb0fc162ce9be4d8906916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1ca14a2fdb0fc162ce9be4d8906916">RCC_CCIPR_I2S1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28ac4eddbe086a83d22922f2a1a0d">RCC_CCIPR_I2S1SEL_Pos</a>)</td></tr>
<tr class="separator:ga6b1ca14a2fdb0fc162ce9be4d8906916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07f20e83d3d2693ee70eea1e0e1fa04" id="r_gac07f20e83d3d2693ee70eea1e0e1fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07f20e83d3d2693ee70eea1e0e1fa04">RCC_CCIPR_I2S1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28ac4eddbe086a83d22922f2a1a0d">RCC_CCIPR_I2S1SEL_Pos</a>)</td></tr>
<tr class="separator:gac07f20e83d3d2693ee70eea1e0e1fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf099a6eb7fd495afc545e4fcd9c875dc" id="r_gaf099a6eb7fd495afc545e4fcd9c875dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc">RCC_CCIPR_ADCSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaf099a6eb7fd495afc545e4fcd9c875dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09eca5ca06c9d3f7e105c19446e700c" id="r_gae09eca5ca06c9d3f7e105c19446e700c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c">RCC_CCIPR_ADCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc">RCC_CCIPR_ADCSEL_Pos</a>)</td></tr>
<tr class="separator:gae09eca5ca06c9d3f7e105c19446e700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b65c3f939aa4de02340b35a065ee29" id="r_ga29b65c3f939aa4de02340b35a065ee29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29">RCC_CCIPR_ADCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c">RCC_CCIPR_ADCSEL_Msk</a></td></tr>
<tr class="separator:ga29b65c3f939aa4de02340b35a065ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10b1e9c342fc4fd2d4b19df7849db2a" id="r_gad10b1e9c342fc4fd2d4b19df7849db2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a">RCC_CCIPR_ADCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc">RCC_CCIPR_ADCSEL_Pos</a>)</td></tr>
<tr class="separator:gad10b1e9c342fc4fd2d4b19df7849db2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec606efbea74aa3425b7f911f51fe6c" id="r_ga7ec606efbea74aa3425b7f911f51fe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c">RCC_CCIPR_ADCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc">RCC_CCIPR_ADCSEL_Pos</a>)</td></tr>
<tr class="separator:ga7ec606efbea74aa3425b7f911f51fe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68" id="r_ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga016de845d59f61611054d27511a3fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4" id="r_ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>)</td></tr>
<tr class="separator:ga85556465021c4272f4788d52251b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead" id="r_ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02" id="r_ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d373419116fa0446eee779da5292b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c" id="r_ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>)</td></tr>
<tr class="separator:ga35093bcccacfeda073a2fb815687549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c" id="r_gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4" id="r_ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8900b556c097b54266370f197517c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2" id="r_ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>)</td></tr>
<tr class="separator:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0" id="r_ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425a5ddbf5a2d50a33c79c5f9d58f67a" id="r_ga425a5ddbf5a2d50a33c79c5f9d58f67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">RCC_BDCR_LSEDRV_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga425a5ddbf5a2d50a33c79c5f9d58f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36967244dfcda4039d640f6d9e1e55c6" id="r_ga36967244dfcda4039d640f6d9e1e55c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">RCC_BDCR_LSEDRV_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">RCC_BDCR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:ga36967244dfcda4039d640f6d9e1e55c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c" id="r_gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">RCC_BDCR_LSEDRV_Msk</a></td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf168a5913ecf4eb6eb5f87a825aa58" id="r_ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">RCC_BDCR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a3c17caf7eb216d874b7cf1d90358e" id="r_gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">RCC_BDCR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5cfcc27fe5e48b07bdf1b26363409d" id="r_ga4a5cfcc27fe5e48b07bdf1b26363409d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d">RCC_BDCR_LSECSSON_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4a5cfcc27fe5e48b07bdf1b26363409d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd642ca3ebb0b8f811bce9eaa066ba6" id="r_ga9cd642ca3ebb0b8f811bce9eaa066ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6">RCC_BDCR_LSECSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d">RCC_BDCR_LSECSSON_Pos</a>)</td></tr>
<tr class="separator:ga9cd642ca3ebb0b8f811bce9eaa066ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322dea74a1902218faade21090a3209" id="r_ga7322dea74a1902218faade21090a3209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6">RCC_BDCR_LSECSSON_Msk</a></td></tr>
<tr class="separator:ga7322dea74a1902218faade21090a3209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3371131b4dbacbab3f44241f6f05a35d" id="r_ga3371131b4dbacbab3f44241f6f05a35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d">RCC_BDCR_LSECSSD_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3371131b4dbacbab3f44241f6f05a35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b86cd62114e3d5e7f1f9baa255e1b6d" id="r_ga2b86cd62114e3d5e7f1f9baa255e1b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d">RCC_BDCR_LSECSSD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d">RCC_BDCR_LSECSSD_Pos</a>)</td></tr>
<tr class="separator:ga2b86cd62114e3d5e7f1f9baa255e1b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309cd200707f6f378f1370aa6d777d4e" id="r_ga309cd200707f6f378f1370aa6d777d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d">RCC_BDCR_LSECSSD_Msk</a></td></tr>
<tr class="separator:ga309cd200707f6f378f1370aa6d777d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d" id="r_ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e" id="r_ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga57377b1880634589201dfe8887287e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40" id="r_gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0" id="r_ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4" id="r_gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d" id="r_gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2" id="r_gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>)</td></tr>
<tr class="separator:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53" id="r_ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e" id="r_gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17" id="r_ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>)</td></tr>
<tr class="separator:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2" id="r_ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be80b15f761bb4b08800a27c1edc126" id="r_ga9be80b15f761bb4b08800a27c1edc126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9be80b15f761bb4b08800a27c1edc126">RCC_BDCR_LSCOEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9be80b15f761bb4b08800a27c1edc126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180e546bb330c924e12a1d225562720d" id="r_ga180e546bb330c924e12a1d225562720d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d">RCC_BDCR_LSCOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9be80b15f761bb4b08800a27c1edc126">RCC_BDCR_LSCOEN_Pos</a>)</td></tr>
<tr class="separator:ga180e546bb330c924e12a1d225562720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab489bcd8bef87f479cdcc3802240aa0a" id="r_gab489bcd8bef87f479cdcc3802240aa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d">RCC_BDCR_LSCOEN_Msk</a></td></tr>
<tr class="separator:gab489bcd8bef87f479cdcc3802240aa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81519864c39d624341e8e04f1e23a5db" id="r_ga81519864c39d624341e8e04f1e23a5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81519864c39d624341e8e04f1e23a5db">RCC_BDCR_LSCOSEL_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga81519864c39d624341e8e04f1e23a5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12720e5ac2ce93d3b16bce539a519299" id="r_ga12720e5ac2ce93d3b16bce539a519299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299">RCC_BDCR_LSCOSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81519864c39d624341e8e04f1e23a5db">RCC_BDCR_LSCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga12720e5ac2ce93d3b16bce539a519299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55399cf055b6581bc74be6059cab2cf0" id="r_ga55399cf055b6581bc74be6059cab2cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299">RCC_BDCR_LSCOSEL_Msk</a></td></tr>
<tr class="separator:ga55399cf055b6581bc74be6059cab2cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8" id="r_gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248" id="r_gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b" id="r_ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55" id="r_ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373" id="r_ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb" id="r_gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4" id="r_gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c" id="r_ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716" id="r_gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe64620e45a21f07b5d866909e33cb" id="r_ga74fe64620e45a21f07b5d866909e33cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga74fe64620e45a21f07b5d866909e33cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467cb2b4f51473b0be7b4e416a86bd5d" id="r_ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>)</td></tr>
<tr class="separator:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef" id="r_ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a></td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227" id="r_ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6" id="r_ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1" id="r_ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad26546b87a4aa0bb5b67404ebed8501" id="r_gaad26546b87a4aa0bb5b67404ebed8501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad26546b87a4aa0bb5b67404ebed8501">RCC_CSR_PWRRSTF_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaad26546b87a4aa0bb5b67404ebed8501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb4dbbb5960a41390a381504a112e00" id="r_gabeb4dbbb5960a41390a381504a112e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb4dbbb5960a41390a381504a112e00">RCC_CSR_PWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad26546b87a4aa0bb5b67404ebed8501">RCC_CSR_PWRRSTF_Pos</a>)</td></tr>
<tr class="separator:gabeb4dbbb5960a41390a381504a112e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e4e5a9b75f995cfe8af4201b1899a3" id="r_gac7e4e5a9b75f995cfe8af4201b1899a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e4e5a9b75f995cfe8af4201b1899a3">RCC_CSR_PWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb4dbbb5960a41390a381504a112e00">RCC_CSR_PWRRSTF_Msk</a></td></tr>
<tr class="separator:gac7e4e5a9b75f995cfe8af4201b1899a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af" id="r_ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225" id="r_ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f" id="r_ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3" id="r_ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97" id="r_gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f" id="r_ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81" id="r_gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d" id="r_ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826" id="r_gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0" id="r_ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a" id="r_ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf" id="r_ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4887fc23a1888a9430bb25770f4c0272" id="r_ga4887fc23a1888a9430bb25770f4c0272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">RTC_WAKEUP_SUPPORT</a></td></tr>
<tr class="separator:ga4887fc23a1888a9430bb25770f4c0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20072ff39de14b8bb381fa3886db8dd" id="r_gac20072ff39de14b8bb381fa3886db8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">RTC_BACKUP_SUPPORT</a></td></tr>
<tr class="separator:gac20072ff39de14b8bb381fa3886db8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73" id="r_ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2920dc4e941e569491e856c74f655a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679" id="r_gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>)</td></tr>
<tr class="separator:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9" id="r_ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c" id="r_ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga26458edfa3da49a421547e540b7fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94" id="r_gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655" id="r_gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866" id="r_ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121" id="r_ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14" id="r_ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1412e72836e362ccfe5a927b7760fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63" id="r_ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5" id="r_gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be" id="r_gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63" id="r_gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d" id="r_ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca" id="r_ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a" id="r_gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf169c6a3845063073e546f372e90a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f" id="r_ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga87978332f15306d7db05c3bce2df2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a" id="r_ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc" id="r_ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7" id="r_gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a" id="r_ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173" id="r_gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab5d682cf0198141f2a323981ec266173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd" id="r_ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06" id="r_ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b" id="r_gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc" id="r_gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126" id="r_gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5" id="r_ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66" id="r_ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419" id="r_gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf3ae841c3e4f90face971c95f1228419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f" id="r_gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0" id="r_gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9" id="r_ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b" id="r_ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca" id="r_ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a5251e75005627144d7a044045484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5" id="r_gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1" id="r_ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3" id="r_ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500" id="r_ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2" id="r_gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3" id="r_gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609" id="r_gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaee7ed9c50764bdf02c200c9acf963609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759" id="r_ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83" id="r_ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937" id="r_ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9" id="r_gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435" id="r_ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555" id="r_ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062" id="r_gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb" id="r_ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga261de093e10c99df510d650bea7b65bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e" id="r_gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f" id="r_gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249" id="r_gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601" id="r_ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc" id="r_ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af" id="r_ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7" id="r_gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f" id="r_ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61" id="r_ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e" id="r_gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6" id="r_ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab" id="r_ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483" id="r_ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>)</td></tr>
<tr class="separator:ga5358d94c842b122b8bd260a855afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31" id="r_ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4" id="r_ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb" id="r_ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372" id="r_gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0" id="r_ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1" id="r_gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe" id="r_ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1" id="r_ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a" id="r_gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09" id="r_ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga47c3834615b1c186a5122c0735e03e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350" id="r_ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6" id="r_ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d" id="r_ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d" id="r_ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4689a554a699f3df0a5939efdbebb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158" id="r_ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663" id="r_gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f" id="r_ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4" id="r_ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b" id="r_ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66" id="r_gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7" id="r_gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304" id="r_ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga7e04530ca01c9863f847c09f51f64304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed" id="r_ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50176e9aad653ce5f16828a686a4cd5c" id="r_ga50176e9aad653ce5f16828a686a4cd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50176e9aad653ce5f16828a686a4cd5c">RTC_ICSR_RECALPF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga50176e9aad653ce5f16828a686a4cd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc6870c1bb5190ae962bc6fe0767b54" id="r_ga4fc6870c1bb5190ae962bc6fe0767b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc6870c1bb5190ae962bc6fe0767b54">RTC_ICSR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50176e9aad653ce5f16828a686a4cd5c">RTC_ICSR_RECALPF_Pos</a>)</td></tr>
<tr class="separator:ga4fc6870c1bb5190ae962bc6fe0767b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7330d8e1bf26d8feba7281a69360a24" id="r_gaf7330d8e1bf26d8feba7281a69360a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7330d8e1bf26d8feba7281a69360a24">RTC_ICSR_RECALPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc6870c1bb5190ae962bc6fe0767b54">RTC_ICSR_RECALPF_Msk</a></td></tr>
<tr class="separator:gaf7330d8e1bf26d8feba7281a69360a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed522c953adf878e7de8a4ee40c77b27" id="r_gaed522c953adf878e7de8a4ee40c77b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed522c953adf878e7de8a4ee40c77b27">RTC_ICSR_INIT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaed522c953adf878e7de8a4ee40c77b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ecc3440d5d0779a7e753e29ac926c" id="r_ga076ecc3440d5d0779a7e753e29ac926c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076ecc3440d5d0779a7e753e29ac926c">RTC_ICSR_INIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed522c953adf878e7de8a4ee40c77b27">RTC_ICSR_INIT_Pos</a>)</td></tr>
<tr class="separator:ga076ecc3440d5d0779a7e753e29ac926c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2237e7a42cee007a2619d3b330f4da98" id="r_ga2237e7a42cee007a2619d3b330f4da98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2237e7a42cee007a2619d3b330f4da98">RTC_ICSR_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga076ecc3440d5d0779a7e753e29ac926c">RTC_ICSR_INIT_Msk</a></td></tr>
<tr class="separator:ga2237e7a42cee007a2619d3b330f4da98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4160e0bca02137c4125d8a420fcae95" id="r_gac4160e0bca02137c4125d8a420fcae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4160e0bca02137c4125d8a420fcae95">RTC_ICSR_INITF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac4160e0bca02137c4125d8a420fcae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c75b70ae25fadedf156679b7c1f54f3" id="r_ga6c75b70ae25fadedf156679b7c1f54f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c75b70ae25fadedf156679b7c1f54f3">RTC_ICSR_INITF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4160e0bca02137c4125d8a420fcae95">RTC_ICSR_INITF_Pos</a>)</td></tr>
<tr class="separator:ga6c75b70ae25fadedf156679b7c1f54f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924a779262e796d444ee731b37055e48" id="r_ga924a779262e796d444ee731b37055e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga924a779262e796d444ee731b37055e48">RTC_ICSR_INITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c75b70ae25fadedf156679b7c1f54f3">RTC_ICSR_INITF_Msk</a></td></tr>
<tr class="separator:ga924a779262e796d444ee731b37055e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc3f013ee9718ae69dd861c899a78a7" id="r_ga6cc3f013ee9718ae69dd861c899a78a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc3f013ee9718ae69dd861c899a78a7">RTC_ICSR_RSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6cc3f013ee9718ae69dd861c899a78a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead30cc12241f79f3c83a3a751d67fb7" id="r_gaead30cc12241f79f3c83a3a751d67fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead30cc12241f79f3c83a3a751d67fb7">RTC_ICSR_RSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc3f013ee9718ae69dd861c899a78a7">RTC_ICSR_RSF_Pos</a>)</td></tr>
<tr class="separator:gaead30cc12241f79f3c83a3a751d67fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271ed3f5bed03ab8a770cccb6647358b" id="r_ga271ed3f5bed03ab8a770cccb6647358b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga271ed3f5bed03ab8a770cccb6647358b">RTC_ICSR_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaead30cc12241f79f3c83a3a751d67fb7">RTC_ICSR_RSF_Msk</a></td></tr>
<tr class="separator:ga271ed3f5bed03ab8a770cccb6647358b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c0d3a3ca75b3e47d19ec237f07ac26" id="r_ga32c0d3a3ca75b3e47d19ec237f07ac26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32c0d3a3ca75b3e47d19ec237f07ac26">RTC_ICSR_INITS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga32c0d3a3ca75b3e47d19ec237f07ac26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710097f165af57b70e8bf5569c207a52" id="r_ga710097f165af57b70e8bf5569c207a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga710097f165af57b70e8bf5569c207a52">RTC_ICSR_INITS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32c0d3a3ca75b3e47d19ec237f07ac26">RTC_ICSR_INITS_Pos</a>)</td></tr>
<tr class="separator:ga710097f165af57b70e8bf5569c207a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9c92642fb82b05bcf144d455facf2e" id="r_ga2a9c92642fb82b05bcf144d455facf2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9c92642fb82b05bcf144d455facf2e">RTC_ICSR_INITS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga710097f165af57b70e8bf5569c207a52">RTC_ICSR_INITS_Msk</a></td></tr>
<tr class="separator:ga2a9c92642fb82b05bcf144d455facf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b13041150c5a3fa4ca1e9b7b6882b1" id="r_gae1b13041150c5a3fa4ca1e9b7b6882b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b13041150c5a3fa4ca1e9b7b6882b1">RTC_ICSR_SHPF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae1b13041150c5a3fa4ca1e9b7b6882b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad828a4fea03ed6b0814754612bdbe55" id="r_gaad828a4fea03ed6b0814754612bdbe55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad828a4fea03ed6b0814754612bdbe55">RTC_ICSR_SHPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1b13041150c5a3fa4ca1e9b7b6882b1">RTC_ICSR_SHPF_Pos</a>)</td></tr>
<tr class="separator:gaad828a4fea03ed6b0814754612bdbe55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a9b5897c45588cbb494d9bc3b39387" id="r_ga51a9b5897c45588cbb494d9bc3b39387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51a9b5897c45588cbb494d9bc3b39387">RTC_ICSR_SHPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad828a4fea03ed6b0814754612bdbe55">RTC_ICSR_SHPF_Msk</a></td></tr>
<tr class="separator:ga51a9b5897c45588cbb494d9bc3b39387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17987642401a314f72e2415d10485fa1" id="r_ga17987642401a314f72e2415d10485fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17987642401a314f72e2415d10485fa1">RTC_ICSR_WUTWF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga17987642401a314f72e2415d10485fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8844955c31310a194adcc869f93536" id="r_ga4b8844955c31310a194adcc869f93536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8844955c31310a194adcc869f93536">RTC_ICSR_WUTWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17987642401a314f72e2415d10485fa1">RTC_ICSR_WUTWF_Pos</a>)</td></tr>
<tr class="separator:ga4b8844955c31310a194adcc869f93536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5694e6cd5c02911c3128555910debb80" id="r_ga5694e6cd5c02911c3128555910debb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5694e6cd5c02911c3128555910debb80">RTC_ICSR_WUTWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8844955c31310a194adcc869f93536">RTC_ICSR_WUTWF_Msk</a></td></tr>
<tr class="separator:ga5694e6cd5c02911c3128555910debb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d03407498a4ec3f3604efedd8c00df" id="r_ga98d03407498a4ec3f3604efedd8c00df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98d03407498a4ec3f3604efedd8c00df">RTC_ICSR_ALRBWF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga98d03407498a4ec3f3604efedd8c00df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c945f9d38d934c1426bc98bef5b02f0" id="r_ga4c945f9d38d934c1426bc98bef5b02f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c945f9d38d934c1426bc98bef5b02f0">RTC_ICSR_ALRBWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98d03407498a4ec3f3604efedd8c00df">RTC_ICSR_ALRBWF_Pos</a>)</td></tr>
<tr class="separator:ga4c945f9d38d934c1426bc98bef5b02f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b8f30e225d1181370882688e58c353" id="r_gaa2b8f30e225d1181370882688e58c353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2b8f30e225d1181370882688e58c353">RTC_ICSR_ALRBWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c945f9d38d934c1426bc98bef5b02f0">RTC_ICSR_ALRBWF_Msk</a></td></tr>
<tr class="separator:gaa2b8f30e225d1181370882688e58c353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dfe12d5bbb5bcd16d2aa23bb2ce483" id="r_gab5dfe12d5bbb5bcd16d2aa23bb2ce483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dfe12d5bbb5bcd16d2aa23bb2ce483">RTC_ICSR_ALRAWF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab5dfe12d5bbb5bcd16d2aa23bb2ce483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cf5a69fa868dfd95c120b484ec3c68" id="r_ga74cf5a69fa868dfd95c120b484ec3c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74cf5a69fa868dfd95c120b484ec3c68">RTC_ICSR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5dfe12d5bbb5bcd16d2aa23bb2ce483">RTC_ICSR_ALRAWF_Pos</a>)</td></tr>
<tr class="separator:ga74cf5a69fa868dfd95c120b484ec3c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6b054d0becfac4b64b5427027cf681" id="r_ga3a6b054d0becfac4b64b5427027cf681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6b054d0becfac4b64b5427027cf681">RTC_ICSR_ALRAWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74cf5a69fa868dfd95c120b484ec3c68">RTC_ICSR_ALRAWF_Msk</a></td></tr>
<tr class="separator:ga3a6b054d0becfac4b64b5427027cf681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe" id="r_gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15" id="r_ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>)</td></tr>
<tr class="separator:ga2f883861bb963a097885c5773f3c0b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711" id="r_gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf" id="r_ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f46098c91b34aa12502d70cdb93bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab" id="r_ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>)</td></tr>
<tr class="separator:ga776acde6c1789c37371eb440492825ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb" id="r_ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50a0fcd154d36aa0b506a875e8d100e" id="r_gae50a0fcd154d36aa0b506a875e8d100e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2d178daf42c0febdbf67583a83b6a0" id="r_ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>)</td></tr>
<tr class="separator:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb" id="r_ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a></td></tr>
<tr class="separator:ga2e412c1448a7e20974f5b46129799eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcff87e504709eb31156bb980f8d800f" id="r_gadcff87e504709eb31156bb980f8d800f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcff87e504709eb31156bb980f8d800f">RTC_CR_OUT2EN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gadcff87e504709eb31156bb980f8d800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e09851eac67b59b566fa6441300795" id="r_gad1e09851eac67b59b566fa6441300795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1e09851eac67b59b566fa6441300795">RTC_CR_OUT2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcff87e504709eb31156bb980f8d800f">RTC_CR_OUT2EN_Pos</a>)</td></tr>
<tr class="separator:gad1e09851eac67b59b566fa6441300795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17707eb6fa39c0b51d394b5a0e9c144e" id="r_ga17707eb6fa39c0b51d394b5a0e9c144e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17707eb6fa39c0b51d394b5a0e9c144e">RTC_CR_OUT2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1e09851eac67b59b566fa6441300795">RTC_CR_OUT2EN_Msk</a></td></tr>
<tr class="separator:ga17707eb6fa39c0b51d394b5a0e9c144e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb10ba165961aa26608a5df7c063fcb2" id="r_gadb10ba165961aa26608a5df7c063fcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb10ba165961aa26608a5df7c063fcb2">RTC_CR_TAMPALRM_TYPE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadb10ba165961aa26608a5df7c063fcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fff27a46194cf7e54c5ea9e71ccaf8" id="r_gac9fff27a46194cf7e54c5ea9e71ccaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9fff27a46194cf7e54c5ea9e71ccaf8">RTC_CR_TAMPALRM_TYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb10ba165961aa26608a5df7c063fcb2">RTC_CR_TAMPALRM_TYPE_Pos</a>)</td></tr>
<tr class="separator:gac9fff27a46194cf7e54c5ea9e71ccaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892e6abf4b08f178e932c3ca2aa4f391" id="r_ga892e6abf4b08f178e932c3ca2aa4f391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892e6abf4b08f178e932c3ca2aa4f391">RTC_CR_TAMPALRM_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9fff27a46194cf7e54c5ea9e71ccaf8">RTC_CR_TAMPALRM_TYPE_Msk</a></td></tr>
<tr class="separator:ga892e6abf4b08f178e932c3ca2aa4f391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9598152eafcb76c4bc6a8aa2e7c6eaf8" id="r_ga9598152eafcb76c4bc6a8aa2e7c6eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9598152eafcb76c4bc6a8aa2e7c6eaf8">RTC_CR_TAMPALRM_PU_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga9598152eafcb76c4bc6a8aa2e7c6eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bb33cdcb9312219a2a26a247935c47" id="r_gaf7bb33cdcb9312219a2a26a247935c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7bb33cdcb9312219a2a26a247935c47">RTC_CR_TAMPALRM_PU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9598152eafcb76c4bc6a8aa2e7c6eaf8">RTC_CR_TAMPALRM_PU_Pos</a>)</td></tr>
<tr class="separator:gaf7bb33cdcb9312219a2a26a247935c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352a9cb8aec3a7a72a1fe42522d60a7e" id="r_ga352a9cb8aec3a7a72a1fe42522d60a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352a9cb8aec3a7a72a1fe42522d60a7e">RTC_CR_TAMPALRM_PU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7bb33cdcb9312219a2a26a247935c47">RTC_CR_TAMPALRM_PU_Msk</a></td></tr>
<tr class="separator:ga352a9cb8aec3a7a72a1fe42522d60a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1335a4ec133e9130fc231e7c4ec96307" id="r_ga1335a4ec133e9130fc231e7c4ec96307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1335a4ec133e9130fc231e7c4ec96307">RTC_CR_TAMPOE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1335a4ec133e9130fc231e7c4ec96307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdda7d78995d333a42e9436d5781882" id="r_ga6cdda7d78995d333a42e9436d5781882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cdda7d78995d333a42e9436d5781882">RTC_CR_TAMPOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1335a4ec133e9130fc231e7c4ec96307">RTC_CR_TAMPOE_Pos</a>)</td></tr>
<tr class="separator:ga6cdda7d78995d333a42e9436d5781882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dec31097c149b56a79149ba888e2dfa" id="r_ga1dec31097c149b56a79149ba888e2dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dec31097c149b56a79149ba888e2dfa">RTC_CR_TAMPOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cdda7d78995d333a42e9436d5781882">RTC_CR_TAMPOE_Msk</a></td></tr>
<tr class="separator:ga1dec31097c149b56a79149ba888e2dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b6f0a7ee505af1b1c7c24eb2be3984" id="r_gab7b6f0a7ee505af1b1c7c24eb2be3984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7b6f0a7ee505af1b1c7c24eb2be3984">RTC_CR_TAMPTS_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gab7b6f0a7ee505af1b1c7c24eb2be3984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714da5ae67763afbbf7370bcfe17c5f5" id="r_ga714da5ae67763afbbf7370bcfe17c5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga714da5ae67763afbbf7370bcfe17c5f5">RTC_CR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7b6f0a7ee505af1b1c7c24eb2be3984">RTC_CR_TAMPTS_Pos</a>)</td></tr>
<tr class="separator:ga714da5ae67763afbbf7370bcfe17c5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9951b9b5ab363c7c68e6b95418be1f5" id="r_gaa9951b9b5ab363c7c68e6b95418be1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9951b9b5ab363c7c68e6b95418be1f5">RTC_CR_TAMPTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga714da5ae67763afbbf7370bcfe17c5f5">RTC_CR_TAMPTS_Msk</a></td></tr>
<tr class="separator:gaa9951b9b5ab363c7c68e6b95418be1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe2238e3fe7714652026804af576d1f" id="r_gabfe2238e3fe7714652026804af576d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe2238e3fe7714652026804af576d1f">RTC_CR_ITSE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gabfe2238e3fe7714652026804af576d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae780c849bc9af9fb23d805fa41d6ec4f" id="r_gae780c849bc9af9fb23d805fa41d6ec4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f">RTC_CR_ITSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfe2238e3fe7714652026804af576d1f">RTC_CR_ITSE_Pos</a>)</td></tr>
<tr class="separator:gae780c849bc9af9fb23d805fa41d6ec4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe4c391ecbb12afa9d760cf4073dc3b" id="r_ga2fe4c391ecbb12afa9d760cf4073dc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b">RTC_CR_ITSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f">RTC_CR_ITSE_Msk</a></td></tr>
<tr class="separator:ga2fe4c391ecbb12afa9d760cf4073dc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac" id="r_ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b" id="r_ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>)</td></tr>
<tr class="separator:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60" id="r_ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c" id="r_ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f" id="r_gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gaeb684c910bd8e726378e0b51732f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b" id="r_ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a" id="r_gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c" id="r_ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511" id="r_ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga013304c1d6002a7c9ec57de637def511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4" id="r_ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>)</td></tr>
<tr class="separator:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb" id="r_ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1" id="r_gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc" id="r_gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>)</td></tr>
<tr class="separator:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41" id="r_ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f" id="r_gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2" id="r_ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>)</td></tr>
<tr class="separator:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289" id="r_ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f" id="r_ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880" id="r_ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>)</td></tr>
<tr class="separator:ga62402c843252c70670b4b6c9ffec5880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f" id="r_ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0" id="r_gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab04a33865dc30af95c633750711fc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417" id="r_ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>)</td></tr>
<tr class="separator:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b" id="r_gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700" id="r_ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga82db8f745799c761201a13235132a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31" id="r_ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>)</td></tr>
<tr class="separator:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d" id="r_gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1432b0a0a031fe1143d153fe3073d7d2" id="r_ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d862c5a5e56813b86246d22821ac9b" id="r_ga83d862c5a5e56813b86246d22821ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>)</td></tr>
<tr class="separator:ga83d862c5a5e56813b86246d22821ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226" id="r_ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21245a52288246fbca5b954f38c65e8" id="r_gad21245a52288246fbca5b954f38c65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad21245a52288246fbca5b954f38c65e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e79f603f18cfbc266cc55162b739260" id="r_ga1e79f603f18cfbc266cc55162b739260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>)</td></tr>
<tr class="separator:ga1e79f603f18cfbc266cc55162b739260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d" id="r_gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70" id="r_gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e" id="r_ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>)</td></tr>
<tr class="separator:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583" id="r_ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884" id="r_gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc" id="r_gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>)</td></tr>
<tr class="separator:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0" id="r_ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf919254119ed634798f3b936dc01e66d" id="r_gaf919254119ed634798f3b936dc01e66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf919254119ed634798f3b936dc01e66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b45d595cd44d31a7f34609b6e7bf1a" id="r_gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>)</td></tr>
<tr class="separator:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3" id="r_ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae534f6bb5933c05bc2b63aa70907bfb2" id="r_gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae811bd5a731a4d12d5fabc1c1701e7a" id="r_gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>)</td></tr>
<tr class="separator:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586" id="r_ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b" id="r_ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40" id="r_ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>)</td></tr>
<tr class="separator:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584" id="r_ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e" id="r_ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga262f18e12c214c9f172860b3a1234f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347" id="r_ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>)</td></tr>
<tr class="separator:ga6634873135b509b3a483abcbd1e0f347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3" id="r_gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130" id="r_gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gace008c8514db9131ae301e7577979130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c" id="r_ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>)</td></tr>
<tr class="separator:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054" id="r_ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c" id="r_gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae970d1c321c777685111e4a4f70ce44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54" id="r_gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>)</td></tr>
<tr class="separator:gabd611d89bc17e379525602d5ea3a7d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021" id="r_ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b" id="r_ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga18a34610d5a2a22e66b027341ac6191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e" id="r_ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>)</td></tr>
<tr class="separator:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7" id="r_gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30da1c2029c23889c4dd29ee8fa7eea" id="r_gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1961b22823e4f592ac8d1733e079e2a" id="r_gad1961b22823e4f592ac8d1733e079e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad1961b22823e4f592ac8d1733e079e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0" id="r_ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79" id="r_ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga6f03056e9aa78c133af90b60af72ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215" id="r_ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923" id="r_gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad247ac722f6900744cdc16f8f45ed923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846" id="r_ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8567138f5a3dddde68b6cdda56e41846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1" id="r_ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga81983eda15eb251ae9e94a8290450cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07" id="r_ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d" id="r_ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5458d41d3893259a7c1adcb12626552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24" id="r_ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>)</td></tr>
<tr class="separator:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528" id="r_ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c" id="r_ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e" id="r_gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>)</td></tr>
<tr class="separator:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557" id="r_ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9" id="r_ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9ac54a062e43b815b226acdb30888ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2" id="r_gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>)</td></tr>
<tr class="separator:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583" id="r_ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6" id="r_ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga702670ae12e1600fea81ef41ea485fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8" id="r_ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663" id="r_ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd" id="r_gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff" id="r_ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6" id="r_gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90" id="r_gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b" id="r_ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375" id="r_gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834" id="r_gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683" id="r_gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a" id="r_ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318" id="r_ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86" id="r_ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>)</td></tr>
<tr class="separator:ga58c15ddd7f663060a1e540ded10aab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450" id="r_ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f" id="r_gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63" id="r_ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>)</td></tr>
<tr class="separator:ga145edd31d622a96121168d7f54af1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2" id="r_ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6" id="r_ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a" id="r_ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>)</td></tr>
<tr class="separator:ga844125f323c84655caa5d09de90d676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0" id="r_ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379" id="r_ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba" id="r_gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:gae1c592f62a64ad486af67101a02badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a" id="r_ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325" id="r_ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf" id="r_ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11" id="r_gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375" id="r_ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846" id="r_gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d" id="r_ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7" id="r_ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3" id="r_ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7" id="r_ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23" id="r_gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae41110f902c7d1b538021d157da48a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597" id="r_ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73" id="r_ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce" id="r_gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83" id="r_gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5" id="r_ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8" id="r_gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57" id="r_ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga989ebeea3d902970e5189c667f08dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9" id="r_ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44" id="r_gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c" id="r_ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e" id="r_ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0" id="r_gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74" id="r_ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9" id="r_ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15" id="r_ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32" id="r_ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a" id="r_ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13" id="r_gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4" id="r_ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24f2a25eab6521118adf40765216cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4" id="r_gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaf868c2dda50075428856aa7551f712c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a" id="r_gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e" id="r_ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4" id="r_gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587" id="r_ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb" id="r_ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33" id="r_gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf" id="r_gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:gaa9022409e82c29cf18da7efe49032caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f" id="r_ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1" id="r_ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91" id="r_ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852" id="r_ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98" id="r_ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da" id="r_gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>)</td></tr>
<tr class="separator:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7" id="r_ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539" id="r_ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga30556fea7362882afb160a1108ef0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e" id="r_ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4" id="r_ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35" id="r_ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692" id="r_ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5" id="r_gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827" id="r_gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8" id="r_ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga02d8e7630640b836002e20b25726e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811" id="r_gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e" id="r_ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533" id="r_ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f" id="r_ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c" id="r_ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde" id="r_ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a" id="r_gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad" id="r_ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce" id="r_gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059" id="r_ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8" id="r_ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f" id="r_gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd" id="r_ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9" id="r_ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb" id="r_gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500" id="r_ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga4ade8f686276ed4761f3741cd928b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9" id="r_ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649" id="r_gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadd589f750a310c033dafdab213642649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b" id="r_gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaccf0424c522933862730917c9c79f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92" id="r_ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436" id="r_gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab4d605cd74901b7544c8a6cc9f446436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f" id="r_ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga5b864018e7de62c954d6fff34bde926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b" id="r_ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc" id="r_ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58" id="r_ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622" id="r_gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1" id="r_ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga6f818fa2666247ad93611752020097b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf" id="r_ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9" id="r_ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd" id="r_ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a" id="r_gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297" id="r_ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b" id="r_ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4744abec80afe01487c6133d9325f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e" id="r_ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3" id="r_ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f" id="r_ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga85bfa4c2296c553269373a411323b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a" id="r_ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>)</td></tr>
<tr class="separator:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900" id="r_gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2" id="r_gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37" id="r_gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb" id="r_ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453" id="r_ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77" id="r_gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222" id="r_ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201" id="r_ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142" id="r_ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c" id="r_ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef" id="r_ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35" id="r_gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a" id="r_ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30" id="r_gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae87ea1c4a907654aa4565047647afa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409" id="r_gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>)</td></tr>
<tr class="separator:gabe0fda62acb0b820b859291e4b45e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc" id="r_ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450" id="r_gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaee274022f516021cba28dede0ff60450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e" id="r_gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gac320cc91348b22f3e5c0d6106594c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297" id="r_ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6" id="r_ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968" id="r_ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d" id="r_gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93" id="r_gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac4fd9dea59596ad989af2bce818b1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2" id="r_gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845" id="r_ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f" id="r_gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66" id="r_ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374" id="r_gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772" id="r_ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52" id="r_gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacbad0bb69a65557c15042154b66eab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb" id="r_ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga838b33a3595df6fe68152bb31f812beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1" id="r_ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd" id="r_ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83d9812296958846b0fd24484b205ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0" id="r_ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a" id="r_ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca" id="r_gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a" id="r_ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97" id="r_ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3" id="r_ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866" id="r_ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga37bf69143ae7921782d1baa390c1c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b" id="r_gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe" id="r_gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c" id="r_ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f" id="r_ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2" id="r_gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63" id="r_ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936" id="r_ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga77d71d0606814b6d20253a645bdb5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c" id="r_ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b" id="r_gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57" id="r_gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870" id="r_ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0" id="r_gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be" id="r_gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5c69419fc862f5012e842942dd755be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229" id="r_gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>)</td></tr>
<tr class="separator:gadba25e1519a8aa3222912425ae4c4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203" id="r_ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2383d51761039ce9b70e6a33bfde165a" id="r_ga2383d51761039ce9b70e6a33bfde165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2383d51761039ce9b70e6a33bfde165a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6359d5b79cd667e4f7f093e0d0ee8320" id="r_ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934df96e83f72268528e62c55c03b50d" id="r_ga934df96e83f72268528e62c55c03b50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a></td></tr>
<tr class="separator:ga934df96e83f72268528e62c55c03b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975a5ed682b832e8600dba67aa9ad37" id="r_gac975a5ed682b832e8600dba67aa9ad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac975a5ed682b832e8600dba67aa9ad37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff53d89da5c55043f8d32e800319b0c0" id="r_gaff53d89da5c55043f8d32e800319b0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaff53d89da5c55043f8d32e800319b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acc5db599b055a0c1eca04024bf0285" id="r_ga3acc5db599b055a0c1eca04024bf0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga3acc5db599b055a0c1eca04024bf0285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6a75b6e4614f322bf046e07cabc022" id="r_gade6a75b6e4614f322bf046e07cabc022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gade6a75b6e4614f322bf046e07cabc022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf438133a0350e3c1f9e956ea59c165e" id="r_gadf438133a0350e3c1f9e956ea59c165e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gadf438133a0350e3c1f9e956ea59c165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8662da4b5f9f0dc0cdd8eac037052b" id="r_ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a></td></tr>
<tr class="separator:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34531fadcc9d2a702b3b7138831fb4c8" id="r_ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb8410cfd578e600049846a694dc00d" id="r_gabeb8410cfd578e600049846a694dc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gabeb8410cfd578e600049846a694dc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553d2edb82ee8d85c71f795276bb4bba" id="r_ga553d2edb82ee8d85c71f795276bb4bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5234dbab35f4bcc6b1a49b633c9d83" id="r_gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beeb5e7c9237d688d5784dba0a5c671" id="r_ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a></td></tr>
<tr class="separator:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9886cb39e9c89c40ddc33c6e7659db5" id="r_gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121e8284bdc7ebd634f71e5810dc4f85" id="r_ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b99f99d3666212ab673dbc9f7f3192" id="r_ga78b99f99d3666212ab673dbc9f7f3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551995a404be9f58511ea22dca71f1a" id="r_ga8551995a404be9f58511ea22dca71f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8551995a404be9f58511ea22dca71f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2424f9d237a98722a6276d7effa078b7" id="r_ga2424f9d237a98722a6276d7effa078b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2424f9d237a98722a6276d7effa078b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a10ef06416ab43ddcc978f7c484fd30" id="r_ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cd93178102c8769d0874d5b8394c4" id="r_gaca7cd93178102c8769d0874d5b8394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a></td></tr>
<tr class="separator:gaca7cd93178102c8769d0874d5b8394c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b091bf9f116760614f434cd54a8132e" id="r_ga7b091bf9f116760614f434cd54a8132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7b091bf9f116760614f434cd54a8132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb73d11c2f8f01d03b143bf0eb50a3c1" id="r_gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>)</td></tr>
<tr class="separator:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc947f41bd2a091b13ffeff4312b67b" id="r_ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a></td></tr>
<tr class="separator:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe2cd364c4d4701876832245cf20ce1" id="r_gadbe2cd364c4d4701876832245cf20ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadbe2cd364c4d4701876832245cf20ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a64e9998a2032590d32d8e93ac89ad" id="r_gad1a64e9998a2032590d32d8e93ac89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fbb873fbab8cefd1c5c3536d0989d" id="r_ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a></td></tr>
<tr class="separator:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbddfb1b1ff41f1b76f5ccfb6eb29362" id="r_gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3219c5b314ca459c8dcb93c140b210cb" id="r_ga3219c5b314ca459c8dcb93c140b210cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5880949c342cf52cc4596e73dc1f84e" id="r_gaf5880949c342cf52cc4596e73dc1f84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f950667f6001e8b23b88b355cc072a" id="r_ga16f950667f6001e8b23b88b355cc072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga16f950667f6001e8b23b88b355cc072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a01e42db93b9bc9097766d7ccf2d21d" id="r_ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a></td></tr>
<tr class="separator:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223058b7ae0a4ae57a7a7997440385e" id="r_ga0223058b7ae0a4ae57a7a7997440385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7c34c4e83f374790e3ed27a3e23443" id="r_ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6d673134918e74d9a0f06ca4dc479" id="r_gad5e6d673134918e74d9a0f06ca4dc479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae538b44aa24031a294442dc47f6849f5" id="r_gae538b44aa24031a294442dc47f6849f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gae538b44aa24031a294442dc47f6849f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c08763995ee18cb34d7dd04a8f2d0" id="r_ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a678de5920eddb36f8edc45c992aa10" id="r_ga8a678de5920eddb36f8edc45c992aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>)</td></tr>
<tr class="separator:ga8a678de5920eddb36f8edc45c992aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124c24eb148681777758f1298776f5a1" id="r_ga124c24eb148681777758f1298776f5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a></td></tr>
<tr class="separator:ga124c24eb148681777758f1298776f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995f7d294d4b202db6a6c06c0c40b325" id="r_ga995f7d294d4b202db6a6c06c0c40b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe6f205a3aafc2fdd5930b06ca5250" id="r_ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2ef0960c04023b98a104202f44571" id="r_ga05e2ef0960c04023b98a104202f44571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a></td></tr>
<tr class="separator:ga05e2ef0960c04023b98a104202f44571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1170e6bedeafe4da96568080fe3bbe3" id="r_gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56977652001bc709e4c37fce5647eb40" id="r_ga56977652001bc709e4c37fce5647eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga56977652001bc709e4c37fce5647eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdfd2b2b1fc039fe8efdd6df612b220" id="r_gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec1334e452f9f973603fa7de232ec93" id="r_gabec1334e452f9f973603fa7de232ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabec1334e452f9f973603fa7de232ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ee879ec288fff19824ee589b54972b" id="r_ga14ee879ec288fff19824ee589b54972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga14ee879ec288fff19824ee589b54972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0feaf431b9f9dde4a9d97cae39056" id="r_ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a></td></tr>
<tr class="separator:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93830709da4736a2e8da1cf3a3596dda" id="r_ga93830709da4736a2e8da1cf3a3596dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga93830709da4736a2e8da1cf3a3596dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cab4a9df6a1e45e2a3212b357e1bef" id="r_gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e14a514b3d140a2dcad669e2ab3e0" id="r_ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec666ddc3d2c205d46d4e1e5bdcf9243" id="r_gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46564dcbbf9eec8854fa091155045f90" id="r_ga46564dcbbf9eec8854fa091155045f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga46564dcbbf9eec8854fa091155045f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f741db655cf45b9b6b254c491f3738d" id="r_ga7f741db655cf45b9b6b254c491f3738d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga7f741db655cf45b9b6b254c491f3738d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa472193eb2ace80c95874c850236b489" id="r_gaa472193eb2ace80c95874c850236b489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a></td></tr>
<tr class="separator:gaa472193eb2ace80c95874c850236b489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ce834a2d4f2d1b2d338b1e8da054d5" id="r_ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1a51469b2ad8675eeee8a39ea29ff7" id="r_ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a6c70156cd32b6aa855e4f2e32406c" id="r_gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a></td></tr>
<tr class="separator:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2514a54011c9ff7b48939e9cbd13f859" id="r_ga2514a54011c9ff7b48939e9cbd13f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e10efeaeac2898a754e2a360fb27" id="r_gad6b6e10efeaeac2898a754e2a360fb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e1673ab928b5e43e9fa9b65d2122c" id="r_ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14da4012b4e250c549154393537c3b" id="r_gaef14da4012b4e250c549154393537c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef14da4012b4e250c549154393537c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b09e067d4a36bd9c6a85ec3193da6d2" id="r_ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fdd1ad6a4b7db36ece6145cba49ccf" id="r_gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a></td></tr>
<tr class="separator:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa325b93084bf6fdc494842e1f0b652" id="r_ga1aa325b93084bf6fdc494842e1f0b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ed3dd8ae6a59462a99f8c3d8c316e5" id="r_ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f97b7b207139ffb0d1e6ede81bb91" id="r_gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b548175b400ee92c11c2c446d6d129b" id="r_ga9b548175b400ee92c11c2c446d6d129b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9b548175b400ee92c11c2c446d6d129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bedfef79d265b81f561e7f2c5a6249a" id="r_ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f65537e9a664f30ca7f3099c6fcc5f" id="r_ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf287b0ec7dbf8e9d436cb78da287b244" id="r_gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a></td></tr>
<tr class="separator:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d60185d1ac432b24b0a95e2918902f" id="r_gad4d60185d1ac432b24b0a95e2918902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gad4d60185d1ac432b24b0a95e2918902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9763a1a382e40cc2ebfa6d84369580df" id="r_ga9763a1a382e40cc2ebfa6d84369580df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598283f8a8926f0dcb7916a2224f79bc" id="r_ga598283f8a8926f0dcb7916a2224f79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf017c71fc7eb34519de3945a028677b" id="r_gadf017c71fc7eb34519de3945a028677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gadf017c71fc7eb34519de3945a028677b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2a25c58bddba6df25d75825eff3f76" id="r_ga2f2a25c58bddba6df25d75825eff3f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea93544826ca1a8e920ffd0f46c2bbe" id="r_gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>)</td></tr>
<tr class="separator:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ae74f38392431aa631d397a7e7c305" id="r_ga33ae74f38392431aa631d397a7e7c305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a></td></tr>
<tr class="separator:ga33ae74f38392431aa631d397a7e7c305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465a7af4efbcfba11a655a4aa31cfee1" id="r_ga465a7af4efbcfba11a655a4aa31cfee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465a7af4efbcfba11a655a4aa31cfee1">RTC_SR_ITSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga465a7af4efbcfba11a655a4aa31cfee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81891aaef2c521eded8936e0679291e" id="r_gae81891aaef2c521eded8936e0679291e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae81891aaef2c521eded8936e0679291e">RTC_SR_ITSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga465a7af4efbcfba11a655a4aa31cfee1">RTC_SR_ITSF_Pos</a>)</td></tr>
<tr class="separator:gae81891aaef2c521eded8936e0679291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051aaf50556af76e42bc4dd4e4638c12" id="r_ga051aaf50556af76e42bc4dd4e4638c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051aaf50556af76e42bc4dd4e4638c12">RTC_SR_ITSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81891aaef2c521eded8936e0679291e">RTC_SR_ITSF_Msk</a></td></tr>
<tr class="separator:ga051aaf50556af76e42bc4dd4e4638c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93a5efd62091459bba0dc124118208c" id="r_gab93a5efd62091459bba0dc124118208c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab93a5efd62091459bba0dc124118208c">RTC_SR_TSOVF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab93a5efd62091459bba0dc124118208c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8d82295ff10ce4d17b6ffaaa4f881e" id="r_gacf8d82295ff10ce4d17b6ffaaa4f881e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf8d82295ff10ce4d17b6ffaaa4f881e">RTC_SR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab93a5efd62091459bba0dc124118208c">RTC_SR_TSOVF_Pos</a>)</td></tr>
<tr class="separator:gacf8d82295ff10ce4d17b6ffaaa4f881e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e28555498ebc7a3adaa36d0a8ce034" id="r_gaf2e28555498ebc7a3adaa36d0a8ce034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e28555498ebc7a3adaa36d0a8ce034">RTC_SR_TSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf8d82295ff10ce4d17b6ffaaa4f881e">RTC_SR_TSOVF_Msk</a></td></tr>
<tr class="separator:gaf2e28555498ebc7a3adaa36d0a8ce034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bf968b86cf3d5a193b9ac2c29e48d4" id="r_ga74bf968b86cf3d5a193b9ac2c29e48d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bf968b86cf3d5a193b9ac2c29e48d4">RTC_SR_TSF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga74bf968b86cf3d5a193b9ac2c29e48d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa320df04dd6aaa354e6b126d438c6" id="r_ga63fa320df04dd6aaa354e6b126d438c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fa320df04dd6aaa354e6b126d438c6">RTC_SR_TSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74bf968b86cf3d5a193b9ac2c29e48d4">RTC_SR_TSF_Pos</a>)</td></tr>
<tr class="separator:ga63fa320df04dd6aaa354e6b126d438c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7865113a9ca4faf8697aa627263cee39" id="r_ga7865113a9ca4faf8697aa627263cee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7865113a9ca4faf8697aa627263cee39">RTC_SR_TSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fa320df04dd6aaa354e6b126d438c6">RTC_SR_TSF_Msk</a></td></tr>
<tr class="separator:ga7865113a9ca4faf8697aa627263cee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209d901c04142c5c4ce7f735837872c2" id="r_ga209d901c04142c5c4ce7f735837872c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209d901c04142c5c4ce7f735837872c2">RTC_SR_WUTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga209d901c04142c5c4ce7f735837872c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d04ef6108b6dc8e83b8fdd4a2750ca3" id="r_ga5d04ef6108b6dc8e83b8fdd4a2750ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d04ef6108b6dc8e83b8fdd4a2750ca3">RTC_SR_WUTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga209d901c04142c5c4ce7f735837872c2">RTC_SR_WUTF_Pos</a>)</td></tr>
<tr class="separator:ga5d04ef6108b6dc8e83b8fdd4a2750ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565cba919762e70a1b454088efd8b1d6" id="r_ga565cba919762e70a1b454088efd8b1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565cba919762e70a1b454088efd8b1d6">RTC_SR_WUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d04ef6108b6dc8e83b8fdd4a2750ca3">RTC_SR_WUTF_Msk</a></td></tr>
<tr class="separator:ga565cba919762e70a1b454088efd8b1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7492a36d99bde2ed3c4dccaf63bd55" id="r_ga8c7492a36d99bde2ed3c4dccaf63bd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c7492a36d99bde2ed3c4dccaf63bd55">RTC_SR_ALRBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8c7492a36d99bde2ed3c4dccaf63bd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1123177d64462e844b9c7f164b7de7c2" id="r_ga1123177d64462e844b9c7f164b7de7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1123177d64462e844b9c7f164b7de7c2">RTC_SR_ALRBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c7492a36d99bde2ed3c4dccaf63bd55">RTC_SR_ALRBF_Pos</a>)</td></tr>
<tr class="separator:ga1123177d64462e844b9c7f164b7de7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8259e3d637a017694fe4f3da856935c" id="r_gaa8259e3d637a017694fe4f3da856935c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8259e3d637a017694fe4f3da856935c">RTC_SR_ALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1123177d64462e844b9c7f164b7de7c2">RTC_SR_ALRBF_Msk</a></td></tr>
<tr class="separator:gaa8259e3d637a017694fe4f3da856935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c2c59753defddeca43e3c8d24e433a" id="r_gaa3c2c59753defddeca43e3c8d24e433a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c2c59753defddeca43e3c8d24e433a">RTC_SR_ALRAF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa3c2c59753defddeca43e3c8d24e433a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb46128a8239337e94bbfac6690a0af" id="r_ga8cb46128a8239337e94bbfac6690a0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb46128a8239337e94bbfac6690a0af">RTC_SR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c2c59753defddeca43e3c8d24e433a">RTC_SR_ALRAF_Pos</a>)</td></tr>
<tr class="separator:ga8cb46128a8239337e94bbfac6690a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b04b7a9446308cba84f39750d3baa0" id="r_ga38b04b7a9446308cba84f39750d3baa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38b04b7a9446308cba84f39750d3baa0">RTC_SR_ALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb46128a8239337e94bbfac6690a0af">RTC_SR_ALRAF_Msk</a></td></tr>
<tr class="separator:ga38b04b7a9446308cba84f39750d3baa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8263ba3c5adbb4961d2f71e5b70c058a" id="r_ga8263ba3c5adbb4961d2f71e5b70c058a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8263ba3c5adbb4961d2f71e5b70c058a">RTC_MISR_ITSMF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8263ba3c5adbb4961d2f71e5b70c058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c52bfbe4e94b40097306250c3ce42e7" id="r_ga6c52bfbe4e94b40097306250c3ce42e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c52bfbe4e94b40097306250c3ce42e7">RTC_MISR_ITSMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8263ba3c5adbb4961d2f71e5b70c058a">RTC_MISR_ITSMF_Pos</a>)</td></tr>
<tr class="separator:ga6c52bfbe4e94b40097306250c3ce42e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02773c131960b4ea7475826c66b299b" id="r_gae02773c131960b4ea7475826c66b299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02773c131960b4ea7475826c66b299b">RTC_MISR_ITSMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c52bfbe4e94b40097306250c3ce42e7">RTC_MISR_ITSMF_Msk</a></td></tr>
<tr class="separator:gae02773c131960b4ea7475826c66b299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c8c7907f21ae6b5ca21cc07dce2c24" id="r_ga09c8c7907f21ae6b5ca21cc07dce2c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c8c7907f21ae6b5ca21cc07dce2c24">RTC_MISR_TSOVMF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga09c8c7907f21ae6b5ca21cc07dce2c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7557aba50812f83d7e3d64efc2b0e22" id="r_gaa7557aba50812f83d7e3d64efc2b0e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7557aba50812f83d7e3d64efc2b0e22">RTC_MISR_TSOVMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09c8c7907f21ae6b5ca21cc07dce2c24">RTC_MISR_TSOVMF_Pos</a>)</td></tr>
<tr class="separator:gaa7557aba50812f83d7e3d64efc2b0e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19476acd98d995ca756b10d69efa0f2" id="r_gad19476acd98d995ca756b10d69efa0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad19476acd98d995ca756b10d69efa0f2">RTC_MISR_TSOVMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7557aba50812f83d7e3d64efc2b0e22">RTC_MISR_TSOVMF_Msk</a></td></tr>
<tr class="separator:gad19476acd98d995ca756b10d69efa0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685343741e9e0532c2b01e177aef712a" id="r_ga685343741e9e0532c2b01e177aef712a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga685343741e9e0532c2b01e177aef712a">RTC_MISR_TSMF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga685343741e9e0532c2b01e177aef712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dd591b72d4d45b04420d10a71acd75" id="r_gae8dd591b72d4d45b04420d10a71acd75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8dd591b72d4d45b04420d10a71acd75">RTC_MISR_TSMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga685343741e9e0532c2b01e177aef712a">RTC_MISR_TSMF_Pos</a>)</td></tr>
<tr class="separator:gae8dd591b72d4d45b04420d10a71acd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a16f21d19b5309e896a2bd3f6186c6" id="r_gaf0a16f21d19b5309e896a2bd3f6186c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a16f21d19b5309e896a2bd3f6186c6">RTC_MISR_TSMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8dd591b72d4d45b04420d10a71acd75">RTC_MISR_TSMF_Msk</a></td></tr>
<tr class="separator:gaf0a16f21d19b5309e896a2bd3f6186c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c7ea91b99c4a0af4b9cc146ffecfb6" id="r_ga16c7ea91b99c4a0af4b9cc146ffecfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c7ea91b99c4a0af4b9cc146ffecfb6">RTC_MISR_WUTMF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga16c7ea91b99c4a0af4b9cc146ffecfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71ca623f558f420eeba943e8644047d" id="r_gab71ca623f558f420eeba943e8644047d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab71ca623f558f420eeba943e8644047d">RTC_MISR_WUTMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16c7ea91b99c4a0af4b9cc146ffecfb6">RTC_MISR_WUTMF_Pos</a>)</td></tr>
<tr class="separator:gab71ca623f558f420eeba943e8644047d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc34e442f8c4ac7c265e0a0612e427d" id="r_ga3cc34e442f8c4ac7c265e0a0612e427d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc34e442f8c4ac7c265e0a0612e427d">RTC_MISR_WUTMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab71ca623f558f420eeba943e8644047d">RTC_MISR_WUTMF_Msk</a></td></tr>
<tr class="separator:ga3cc34e442f8c4ac7c265e0a0612e427d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91deba66095810be3699329adb07b42" id="r_gae91deba66095810be3699329adb07b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae91deba66095810be3699329adb07b42">RTC_MISR_ALRBMF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae91deba66095810be3699329adb07b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32836d22c582dca1dc6dfd782b90772f" id="r_ga32836d22c582dca1dc6dfd782b90772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32836d22c582dca1dc6dfd782b90772f">RTC_MISR_ALRBMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae91deba66095810be3699329adb07b42">RTC_MISR_ALRBMF_Pos</a>)</td></tr>
<tr class="separator:ga32836d22c582dca1dc6dfd782b90772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4065ac6def0b83a06c36826215aa8441" id="r_ga4065ac6def0b83a06c36826215aa8441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4065ac6def0b83a06c36826215aa8441">RTC_MISR_ALRBMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32836d22c582dca1dc6dfd782b90772f">RTC_MISR_ALRBMF_Msk</a></td></tr>
<tr class="separator:ga4065ac6def0b83a06c36826215aa8441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc7029de1c88893ea5ad44f1539d821" id="r_ga3dc7029de1c88893ea5ad44f1539d821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc7029de1c88893ea5ad44f1539d821">RTC_MISR_ALRAMF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3dc7029de1c88893ea5ad44f1539d821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ad43f9def2d370536f8ef8a067fc04" id="r_gae8ad43f9def2d370536f8ef8a067fc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ad43f9def2d370536f8ef8a067fc04">RTC_MISR_ALRAMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc7029de1c88893ea5ad44f1539d821">RTC_MISR_ALRAMF_Pos</a>)</td></tr>
<tr class="separator:gae8ad43f9def2d370536f8ef8a067fc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f69a35969eedc5c6b838b7e34ade57" id="r_ga78f69a35969eedc5c6b838b7e34ade57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f69a35969eedc5c6b838b7e34ade57">RTC_MISR_ALRAMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8ad43f9def2d370536f8ef8a067fc04">RTC_MISR_ALRAMF_Msk</a></td></tr>
<tr class="separator:ga78f69a35969eedc5c6b838b7e34ade57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd2ccf0f8cb2b36368c889092b46ca6" id="r_gabdd2ccf0f8cb2b36368c889092b46ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2ccf0f8cb2b36368c889092b46ca6">RTC_SCR_CITSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gabdd2ccf0f8cb2b36368c889092b46ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100b31a68264780c2c717f050041c85a" id="r_ga100b31a68264780c2c717f050041c85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga100b31a68264780c2c717f050041c85a">RTC_SCR_CITSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2ccf0f8cb2b36368c889092b46ca6">RTC_SCR_CITSF_Pos</a>)</td></tr>
<tr class="separator:ga100b31a68264780c2c717f050041c85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375ec23d31dff4d3fdf77bfc79b8744d" id="r_ga375ec23d31dff4d3fdf77bfc79b8744d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375ec23d31dff4d3fdf77bfc79b8744d">RTC_SCR_CITSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100b31a68264780c2c717f050041c85a">RTC_SCR_CITSF_Msk</a></td></tr>
<tr class="separator:ga375ec23d31dff4d3fdf77bfc79b8744d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cf4a0915e43c36cf38100e7d212168" id="r_gaa7cf4a0915e43c36cf38100e7d212168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7cf4a0915e43c36cf38100e7d212168">RTC_SCR_CTSOVF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa7cf4a0915e43c36cf38100e7d212168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae360137d8b42a9ab4dbe5ec5908a859" id="r_gaae360137d8b42a9ab4dbe5ec5908a859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae360137d8b42a9ab4dbe5ec5908a859">RTC_SCR_CTSOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7cf4a0915e43c36cf38100e7d212168">RTC_SCR_CTSOVF_Pos</a>)</td></tr>
<tr class="separator:gaae360137d8b42a9ab4dbe5ec5908a859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae158f920db6192a5cea298c413eaa638" id="r_gae158f920db6192a5cea298c413eaa638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae158f920db6192a5cea298c413eaa638">RTC_SCR_CTSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae360137d8b42a9ab4dbe5ec5908a859">RTC_SCR_CTSOVF_Msk</a></td></tr>
<tr class="separator:gae158f920db6192a5cea298c413eaa638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaddacdefbeab0f3c1dc8b5f35e33b12" id="r_gabaddacdefbeab0f3c1dc8b5f35e33b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaddacdefbeab0f3c1dc8b5f35e33b12">RTC_SCR_CTSF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gabaddacdefbeab0f3c1dc8b5f35e33b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d68e3c17ff48feb447a27e1be75b3c2" id="r_ga2d68e3c17ff48feb447a27e1be75b3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d68e3c17ff48feb447a27e1be75b3c2">RTC_SCR_CTSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaddacdefbeab0f3c1dc8b5f35e33b12">RTC_SCR_CTSF_Pos</a>)</td></tr>
<tr class="separator:ga2d68e3c17ff48feb447a27e1be75b3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf0454cf14feb21eea98dde44587346" id="r_gacaf0454cf14feb21eea98dde44587346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf0454cf14feb21eea98dde44587346">RTC_SCR_CTSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d68e3c17ff48feb447a27e1be75b3c2">RTC_SCR_CTSF_Msk</a></td></tr>
<tr class="separator:gacaf0454cf14feb21eea98dde44587346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae582b4de4e95680fd5380ddccb3179a1" id="r_gae582b4de4e95680fd5380ddccb3179a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae582b4de4e95680fd5380ddccb3179a1">RTC_SCR_CWUTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae582b4de4e95680fd5380ddccb3179a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69e8ae28c1b4ab6c572fad95afdd943" id="r_gab69e8ae28c1b4ab6c572fad95afdd943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab69e8ae28c1b4ab6c572fad95afdd943">RTC_SCR_CWUTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae582b4de4e95680fd5380ddccb3179a1">RTC_SCR_CWUTF_Pos</a>)</td></tr>
<tr class="separator:gab69e8ae28c1b4ab6c572fad95afdd943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b90f9a88cae4496854e72899c27b71b" id="r_ga7b90f9a88cae4496854e72899c27b71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b90f9a88cae4496854e72899c27b71b">RTC_SCR_CWUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab69e8ae28c1b4ab6c572fad95afdd943">RTC_SCR_CWUTF_Msk</a></td></tr>
<tr class="separator:ga7b90f9a88cae4496854e72899c27b71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5256f5a312640a5b3fbb85bc193b383" id="r_gaf5256f5a312640a5b3fbb85bc193b383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5256f5a312640a5b3fbb85bc193b383">RTC_SCR_CALRBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf5256f5a312640a5b3fbb85bc193b383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3ba328a0b2f55206a006575b7df4e1" id="r_ga1f3ba328a0b2f55206a006575b7df4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3ba328a0b2f55206a006575b7df4e1">RTC_SCR_CALRBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5256f5a312640a5b3fbb85bc193b383">RTC_SCR_CALRBF_Pos</a>)</td></tr>
<tr class="separator:ga1f3ba328a0b2f55206a006575b7df4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1312fe3012372d9559db7a11150343" id="r_gacd1312fe3012372d9559db7a11150343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1312fe3012372d9559db7a11150343">RTC_SCR_CALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3ba328a0b2f55206a006575b7df4e1">RTC_SCR_CALRBF_Msk</a></td></tr>
<tr class="separator:gacd1312fe3012372d9559db7a11150343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d1d090c911dc85319b1c277b9eaafe" id="r_ga25d1d090c911dc85319b1c277b9eaafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d1d090c911dc85319b1c277b9eaafe">RTC_SCR_CALRAF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d1d090c911dc85319b1c277b9eaafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaab8e18576cf9f38319bef566fc76b9" id="r_gacaab8e18576cf9f38319bef566fc76b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaab8e18576cf9f38319bef566fc76b9">RTC_SCR_CALRAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d1d090c911dc85319b1c277b9eaafe">RTC_SCR_CALRAF_Pos</a>)</td></tr>
<tr class="separator:gacaab8e18576cf9f38319bef566fc76b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8689ea45bac4bd6c90fb459de3c59e2d" id="r_ga8689ea45bac4bd6c90fb459de3c59e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8689ea45bac4bd6c90fb459de3c59e2d">RTC_SCR_CALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaab8e18576cf9f38319bef566fc76b9">RTC_SCR_CALRAF_Msk</a></td></tr>
<tr class="separator:ga8689ea45bac4bd6c90fb459de3c59e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6e19c5e983f911969fc145510a295a" id="r_gadc6e19c5e983f911969fc145510a295a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc6e19c5e983f911969fc145510a295a">TAMP_CR1_TAMP1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadc6e19c5e983f911969fc145510a295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f438ad40ce76bf67fbb7531be73a11" id="r_gae4f438ad40ce76bf67fbb7531be73a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f438ad40ce76bf67fbb7531be73a11">TAMP_CR1_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc6e19c5e983f911969fc145510a295a">TAMP_CR1_TAMP1E_Pos</a>)</td></tr>
<tr class="separator:gae4f438ad40ce76bf67fbb7531be73a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1748f790cfef882104296b61031f205c" id="r_ga1748f790cfef882104296b61031f205c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1748f790cfef882104296b61031f205c">TAMP_CR1_TAMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4f438ad40ce76bf67fbb7531be73a11">TAMP_CR1_TAMP1E_Msk</a></td></tr>
<tr class="separator:ga1748f790cfef882104296b61031f205c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb" id="r_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb">TAMP_CR1_TAMP2E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab4195eedc91a7953dfe5fc443b8bd2" id="r_ga9ab4195eedc91a7953dfe5fc443b8bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab4195eedc91a7953dfe5fc443b8bd2">TAMP_CR1_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb">TAMP_CR1_TAMP2E_Pos</a>)</td></tr>
<tr class="separator:ga9ab4195eedc91a7953dfe5fc443b8bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd29dbf6023df48f66962f9817f9b7ac" id="r_gafd29dbf6023df48f66962f9817f9b7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd29dbf6023df48f66962f9817f9b7ac">TAMP_CR1_TAMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab4195eedc91a7953dfe5fc443b8bd2">TAMP_CR1_TAMP2E_Msk</a></td></tr>
<tr class="separator:gafd29dbf6023df48f66962f9817f9b7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d3c1119dd5c940403221fe822fa4fb" id="r_ga34d3c1119dd5c940403221fe822fa4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d3c1119dd5c940403221fe822fa4fb">TAMP_CR1_ITAMP3E_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga34d3c1119dd5c940403221fe822fa4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae567ccc24fd2c2c1d975f0926b12ac5b" id="r_gae567ccc24fd2c2c1d975f0926b12ac5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae567ccc24fd2c2c1d975f0926b12ac5b">TAMP_CR1_ITAMP3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34d3c1119dd5c940403221fe822fa4fb">TAMP_CR1_ITAMP3E_Pos</a>)</td></tr>
<tr class="separator:gae567ccc24fd2c2c1d975f0926b12ac5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381d30702543c8b4e98701fa65e844f" id="r_ga4381d30702543c8b4e98701fa65e844f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4381d30702543c8b4e98701fa65e844f">TAMP_CR1_ITAMP3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae567ccc24fd2c2c1d975f0926b12ac5b">TAMP_CR1_ITAMP3E_Msk</a></td></tr>
<tr class="separator:ga4381d30702543c8b4e98701fa65e844f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcde7a1d45fa56cfefa07a55ea7f60b2" id="r_gabcde7a1d45fa56cfefa07a55ea7f60b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde7a1d45fa56cfefa07a55ea7f60b2">TAMP_CR1_ITAMP4E_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabcde7a1d45fa56cfefa07a55ea7f60b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd70f7600811dee4bb9a2b4cfad6ed8" id="r_ga8fd70f7600811dee4bb9a2b4cfad6ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd70f7600811dee4bb9a2b4cfad6ed8">TAMP_CR1_ITAMP4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabcde7a1d45fa56cfefa07a55ea7f60b2">TAMP_CR1_ITAMP4E_Pos</a>)</td></tr>
<tr class="separator:ga8fd70f7600811dee4bb9a2b4cfad6ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1994f76cfbafc3e3db85a1e05e37d6b6" id="r_ga1994f76cfbafc3e3db85a1e05e37d6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1994f76cfbafc3e3db85a1e05e37d6b6">TAMP_CR1_ITAMP4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fd70f7600811dee4bb9a2b4cfad6ed8">TAMP_CR1_ITAMP4E_Msk</a></td></tr>
<tr class="separator:ga1994f76cfbafc3e3db85a1e05e37d6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076e1eb05c9c313be2e7697c8b8c0bb6" id="r_ga076e1eb05c9c313be2e7697c8b8c0bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076e1eb05c9c313be2e7697c8b8c0bb6">TAMP_CR1_ITAMP5E_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga076e1eb05c9c313be2e7697c8b8c0bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764a22fd71999a00b7560a3f1b4cfb40" id="r_ga764a22fd71999a00b7560a3f1b4cfb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a22fd71999a00b7560a3f1b4cfb40">TAMP_CR1_ITAMP5E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga076e1eb05c9c313be2e7697c8b8c0bb6">TAMP_CR1_ITAMP5E_Pos</a>)</td></tr>
<tr class="separator:ga764a22fd71999a00b7560a3f1b4cfb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58793f51f8b8116aee207b93046dbbb4" id="r_ga58793f51f8b8116aee207b93046dbbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58793f51f8b8116aee207b93046dbbb4">TAMP_CR1_ITAMP5E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga764a22fd71999a00b7560a3f1b4cfb40">TAMP_CR1_ITAMP5E_Msk</a></td></tr>
<tr class="separator:ga58793f51f8b8116aee207b93046dbbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2996eb42ebc116fd15df07ebd8fca8c" id="r_gaa2996eb42ebc116fd15df07ebd8fca8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2996eb42ebc116fd15df07ebd8fca8c">TAMP_CR1_ITAMP6E_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa2996eb42ebc116fd15df07ebd8fca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc3b51a89e9951baaf1b6cbc3271582" id="r_ga6fc3b51a89e9951baaf1b6cbc3271582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc3b51a89e9951baaf1b6cbc3271582">TAMP_CR1_ITAMP6E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2996eb42ebc116fd15df07ebd8fca8c">TAMP_CR1_ITAMP6E_Pos</a>)</td></tr>
<tr class="separator:ga6fc3b51a89e9951baaf1b6cbc3271582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a6d0580f0587735433a4dae3745fa4" id="r_ga20a6d0580f0587735433a4dae3745fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a6d0580f0587735433a4dae3745fa4">TAMP_CR1_ITAMP6E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc3b51a89e9951baaf1b6cbc3271582">TAMP_CR1_ITAMP6E_Msk</a></td></tr>
<tr class="separator:ga20a6d0580f0587735433a4dae3745fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed5e8aa6257bddd497a1207adc4abde" id="r_ga4ed5e8aa6257bddd497a1207adc4abde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed5e8aa6257bddd497a1207adc4abde">TAMP_CR2_TAMP1NOERASE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4ed5e8aa6257bddd497a1207adc4abde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca897cf2862140894c71f8d5d3cca8f" id="r_gafca897cf2862140894c71f8d5d3cca8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca897cf2862140894c71f8d5d3cca8f">TAMP_CR2_TAMP1NOERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed5e8aa6257bddd497a1207adc4abde">TAMP_CR2_TAMP1NOERASE_Pos</a>)</td></tr>
<tr class="separator:gafca897cf2862140894c71f8d5d3cca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c7f085ee768fa6eb0f212f022087fa" id="r_gae4c7f085ee768fa6eb0f212f022087fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4c7f085ee768fa6eb0f212f022087fa">TAMP_CR2_TAMP1NOERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafca897cf2862140894c71f8d5d3cca8f">TAMP_CR2_TAMP1NOERASE_Msk</a></td></tr>
<tr class="separator:gae4c7f085ee768fa6eb0f212f022087fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7a4f90cfeea34250853f1cf70102be" id="r_ga5d7a4f90cfeea34250853f1cf70102be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7a4f90cfeea34250853f1cf70102be">TAMP_CR2_TAMP2NOERASE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5d7a4f90cfeea34250853f1cf70102be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737e125303dba4862b8180c96641677d" id="r_ga737e125303dba4862b8180c96641677d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737e125303dba4862b8180c96641677d">TAMP_CR2_TAMP2NOERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7a4f90cfeea34250853f1cf70102be">TAMP_CR2_TAMP2NOERASE_Pos</a>)</td></tr>
<tr class="separator:ga737e125303dba4862b8180c96641677d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70de8d09978068be03521b7085d61c3" id="r_gaf70de8d09978068be03521b7085d61c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf70de8d09978068be03521b7085d61c3">TAMP_CR2_TAMP2NOERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga737e125303dba4862b8180c96641677d">TAMP_CR2_TAMP2NOERASE_Msk</a></td></tr>
<tr class="separator:gaf70de8d09978068be03521b7085d61c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d947f93551568a9c8221c9062e13ca" id="r_ga07d947f93551568a9c8221c9062e13ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d947f93551568a9c8221c9062e13ca">TAMP_CR2_TAMP1MSK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga07d947f93551568a9c8221c9062e13ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2bd0fd3dfa008b56c26b232bd782aa" id="r_gaef2bd0fd3dfa008b56c26b232bd782aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef2bd0fd3dfa008b56c26b232bd782aa">TAMP_CR2_TAMP1MSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d947f93551568a9c8221c9062e13ca">TAMP_CR2_TAMP1MSK_Pos</a>)</td></tr>
<tr class="separator:gaef2bd0fd3dfa008b56c26b232bd782aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77069215dfbb87ad3c7920b2526645b8" id="r_ga77069215dfbb87ad3c7920b2526645b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77069215dfbb87ad3c7920b2526645b8">TAMP_CR2_TAMP1MSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef2bd0fd3dfa008b56c26b232bd782aa">TAMP_CR2_TAMP1MSK_Msk</a></td></tr>
<tr class="separator:ga77069215dfbb87ad3c7920b2526645b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df4f28aceb075a692b893585243668e" id="r_ga3df4f28aceb075a692b893585243668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3df4f28aceb075a692b893585243668e">TAMP_CR2_TAMP2MSK_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga3df4f28aceb075a692b893585243668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395734d1d0f27e0b4f8f552ac7d0f400" id="r_ga395734d1d0f27e0b4f8f552ac7d0f400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395734d1d0f27e0b4f8f552ac7d0f400">TAMP_CR2_TAMP2MSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3df4f28aceb075a692b893585243668e">TAMP_CR2_TAMP2MSK_Pos</a>)</td></tr>
<tr class="separator:ga395734d1d0f27e0b4f8f552ac7d0f400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921281dcf55af10990f3e96723f76c50" id="r_ga921281dcf55af10990f3e96723f76c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921281dcf55af10990f3e96723f76c50">TAMP_CR2_TAMP2MSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395734d1d0f27e0b4f8f552ac7d0f400">TAMP_CR2_TAMP2MSK_Msk</a></td></tr>
<tr class="separator:ga921281dcf55af10990f3e96723f76c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37984bf229397f49d929a4c021b8676d" id="r_ga37984bf229397f49d929a4c021b8676d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37984bf229397f49d929a4c021b8676d">TAMP_CR2_TAMP1TRG_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga37984bf229397f49d929a4c021b8676d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47bded665f1738281a4beaa66b2231b" id="r_gaf47bded665f1738281a4beaa66b2231b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47bded665f1738281a4beaa66b2231b">TAMP_CR2_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37984bf229397f49d929a4c021b8676d">TAMP_CR2_TAMP1TRG_Pos</a>)</td></tr>
<tr class="separator:gaf47bded665f1738281a4beaa66b2231b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182facc5faa307d2985439e818db2c4a" id="r_ga182facc5faa307d2985439e818db2c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182facc5faa307d2985439e818db2c4a">TAMP_CR2_TAMP1TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47bded665f1738281a4beaa66b2231b">TAMP_CR2_TAMP1TRG_Msk</a></td></tr>
<tr class="separator:ga182facc5faa307d2985439e818db2c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69c3e27b4eba44a4ef561aec11de1e8" id="r_gac69c3e27b4eba44a4ef561aec11de1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac69c3e27b4eba44a4ef561aec11de1e8">TAMP_CR2_TAMP2TRG_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac69c3e27b4eba44a4ef561aec11de1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432bb06fe25ba898b65faa339babdda4" id="r_ga432bb06fe25ba898b65faa339babdda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga432bb06fe25ba898b65faa339babdda4">TAMP_CR2_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac69c3e27b4eba44a4ef561aec11de1e8">TAMP_CR2_TAMP2TRG_Pos</a>)</td></tr>
<tr class="separator:ga432bb06fe25ba898b65faa339babdda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810f591823cfca2dbcddd2e94f6bb8da" id="r_ga810f591823cfca2dbcddd2e94f6bb8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga810f591823cfca2dbcddd2e94f6bb8da">TAMP_CR2_TAMP2TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga432bb06fe25ba898b65faa339babdda4">TAMP_CR2_TAMP2TRG_Msk</a></td></tr>
<tr class="separator:ga810f591823cfca2dbcddd2e94f6bb8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3667d4ea6dfd4223425d3c648332902d" id="r_ga3667d4ea6dfd4223425d3c648332902d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3667d4ea6dfd4223425d3c648332902d">TAMP_FLTCR_TAMPFREQ_0</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga3667d4ea6dfd4223425d3c648332902d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcb433cb1df98fe4643ee7650819fe1" id="r_gabfcb433cb1df98fe4643ee7650819fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfcb433cb1df98fe4643ee7650819fe1">TAMP_FLTCR_TAMPFREQ_1</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gabfcb433cb1df98fe4643ee7650819fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624f5675e876069ce2864841fb5799a3" id="r_ga624f5675e876069ce2864841fb5799a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga624f5675e876069ce2864841fb5799a3">TAMP_FLTCR_TAMPFREQ_2</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga624f5675e876069ce2864841fb5799a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552f83ca0bb591050b3b62f0ba1b9624" id="r_ga552f83ca0bb591050b3b62f0ba1b9624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552f83ca0bb591050b3b62f0ba1b9624">TAMP_FLTCR_TAMPFREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga552f83ca0bb591050b3b62f0ba1b9624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d57c65e1bcbc78263afc4a2a5b58cf2" id="r_ga1d57c65e1bcbc78263afc4a2a5b58cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d57c65e1bcbc78263afc4a2a5b58cf2">TAMP_FLTCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga552f83ca0bb591050b3b62f0ba1b9624">TAMP_FLTCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga1d57c65e1bcbc78263afc4a2a5b58cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074273c1ea0ed65de0f9ad0cddc2cc15" id="r_ga074273c1ea0ed65de0f9ad0cddc2cc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga074273c1ea0ed65de0f9ad0cddc2cc15">TAMP_FLTCR_TAMPFREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d57c65e1bcbc78263afc4a2a5b58cf2">TAMP_FLTCR_TAMPFREQ_Msk</a></td></tr>
<tr class="separator:ga074273c1ea0ed65de0f9ad0cddc2cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c756d1b062398ab07eb91427199ab3" id="r_ga23c756d1b062398ab07eb91427199ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c756d1b062398ab07eb91427199ab3">TAMP_FLTCR_TAMPFLT_0</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga23c756d1b062398ab07eb91427199ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8c46e0b2a808d4ce1f23ec7eff9fba" id="r_ga0e8c46e0b2a808d4ce1f23ec7eff9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8c46e0b2a808d4ce1f23ec7eff9fba">TAMP_FLTCR_TAMPFLT_1</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:ga0e8c46e0b2a808d4ce1f23ec7eff9fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a8acf6caa091f7890fcd9de80e13ba" id="r_ga01a8acf6caa091f7890fcd9de80e13ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01a8acf6caa091f7890fcd9de80e13ba">TAMP_FLTCR_TAMPFLT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga01a8acf6caa091f7890fcd9de80e13ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdce9e2efbb31a8979d187b2ec5430ab" id="r_gabdce9e2efbb31a8979d187b2ec5430ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdce9e2efbb31a8979d187b2ec5430ab">TAMP_FLTCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01a8acf6caa091f7890fcd9de80e13ba">TAMP_FLTCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:gabdce9e2efbb31a8979d187b2ec5430ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4336408e093aa80a7a4e8f6331586537" id="r_ga4336408e093aa80a7a4e8f6331586537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4336408e093aa80a7a4e8f6331586537">TAMP_FLTCR_TAMPFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdce9e2efbb31a8979d187b2ec5430ab">TAMP_FLTCR_TAMPFLT_Msk</a></td></tr>
<tr class="separator:ga4336408e093aa80a7a4e8f6331586537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb3d83271e00ddbd2394b30314d8af4" id="r_gabbb3d83271e00ddbd2394b30314d8af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbb3d83271e00ddbd2394b30314d8af4">TAMP_FLTCR_TAMPPRCH_0</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:gabbb3d83271e00ddbd2394b30314d8af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2641bd7a30e8897cd60dc4981ff1060c" id="r_ga2641bd7a30e8897cd60dc4981ff1060c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2641bd7a30e8897cd60dc4981ff1060c">TAMP_FLTCR_TAMPPRCH_1</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:ga2641bd7a30e8897cd60dc4981ff1060c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139c98eed035088153494907225a1469" id="r_ga139c98eed035088153494907225a1469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139c98eed035088153494907225a1469">TAMP_FLTCR_TAMPPRCH_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga139c98eed035088153494907225a1469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b23afddc14e563941ff31262aeef6c3" id="r_ga1b23afddc14e563941ff31262aeef6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23afddc14e563941ff31262aeef6c3">TAMP_FLTCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga139c98eed035088153494907225a1469">TAMP_FLTCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:ga1b23afddc14e563941ff31262aeef6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aded2a3edef720b3fde44adc2a16967" id="r_ga1aded2a3edef720b3fde44adc2a16967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aded2a3edef720b3fde44adc2a16967">TAMP_FLTCR_TAMPPRCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23afddc14e563941ff31262aeef6c3">TAMP_FLTCR_TAMPPRCH_Msk</a></td></tr>
<tr class="separator:ga1aded2a3edef720b3fde44adc2a16967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cea92a942ae34823531dd06a370bbf5" id="r_ga5cea92a942ae34823531dd06a370bbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cea92a942ae34823531dd06a370bbf5">TAMP_FLTCR_TAMPPUDIS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5cea92a942ae34823531dd06a370bbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c4e6c9b994d4f42afb15065483a0d2" id="r_gaf1c4e6c9b994d4f42afb15065483a0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4e6c9b994d4f42afb15065483a0d2">TAMP_FLTCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cea92a942ae34823531dd06a370bbf5">TAMP_FLTCR_TAMPPUDIS_Pos</a>)</td></tr>
<tr class="separator:gaf1c4e6c9b994d4f42afb15065483a0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce860f7de28618278c7c3624ef1f1b0" id="r_gafce860f7de28618278c7c3624ef1f1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce860f7de28618278c7c3624ef1f1b0">TAMP_FLTCR_TAMPPUDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4e6c9b994d4f42afb15065483a0d2">TAMP_FLTCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="separator:gafce860f7de28618278c7c3624ef1f1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ca75045b17aa28b4c28587a908aa7" id="r_ga563ca75045b17aa28b4c28587a908aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ca75045b17aa28b4c28587a908aa7">TAMP_IER_TAMP1IE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga563ca75045b17aa28b4c28587a908aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e852ad37be831c5d07114ab03f967c3" id="r_ga8e852ad37be831c5d07114ab03f967c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e852ad37be831c5d07114ab03f967c3">TAMP_IER_TAMP1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga563ca75045b17aa28b4c28587a908aa7">TAMP_IER_TAMP1IE_Pos</a>)</td></tr>
<tr class="separator:ga8e852ad37be831c5d07114ab03f967c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792642e651d3a7ad078dd4676bd7e5a0" id="r_ga792642e651d3a7ad078dd4676bd7e5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792642e651d3a7ad078dd4676bd7e5a0">TAMP_IER_TAMP1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e852ad37be831c5d07114ab03f967c3">TAMP_IER_TAMP1IE_Msk</a></td></tr>
<tr class="separator:ga792642e651d3a7ad078dd4676bd7e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638f2e8e074c8cfb30c9aff0e5214902" id="r_ga638f2e8e074c8cfb30c9aff0e5214902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638f2e8e074c8cfb30c9aff0e5214902">TAMP_IER_TAMP2IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga638f2e8e074c8cfb30c9aff0e5214902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219f1e26007d38201bfa11c2bb329c00" id="r_ga219f1e26007d38201bfa11c2bb329c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219f1e26007d38201bfa11c2bb329c00">TAMP_IER_TAMP2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga638f2e8e074c8cfb30c9aff0e5214902">TAMP_IER_TAMP2IE_Pos</a>)</td></tr>
<tr class="separator:ga219f1e26007d38201bfa11c2bb329c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd83e8aa3da0e87d56f872593efab75" id="r_ga8bd83e8aa3da0e87d56f872593efab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd83e8aa3da0e87d56f872593efab75">TAMP_IER_TAMP2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga219f1e26007d38201bfa11c2bb329c00">TAMP_IER_TAMP2IE_Msk</a></td></tr>
<tr class="separator:ga8bd83e8aa3da0e87d56f872593efab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2ed0f0f4533fd0bcc361c28b164aee" id="r_gadf2ed0f0f4533fd0bcc361c28b164aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2ed0f0f4533fd0bcc361c28b164aee">TAMP_IER_ITAMP3IE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gadf2ed0f0f4533fd0bcc361c28b164aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4968f4685ed249df061f4d998bc0fc7b" id="r_ga4968f4685ed249df061f4d998bc0fc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4968f4685ed249df061f4d998bc0fc7b">TAMP_IER_ITAMP3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf2ed0f0f4533fd0bcc361c28b164aee">TAMP_IER_ITAMP3IE_Pos</a>)</td></tr>
<tr class="separator:ga4968f4685ed249df061f4d998bc0fc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c9a70f2b95745866f4cc2cfc32a0b4" id="r_ga54c9a70f2b95745866f4cc2cfc32a0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c9a70f2b95745866f4cc2cfc32a0b4">TAMP_IER_ITAMP3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4968f4685ed249df061f4d998bc0fc7b">TAMP_IER_ITAMP3IE_Msk</a></td></tr>
<tr class="separator:ga54c9a70f2b95745866f4cc2cfc32a0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d575a87d33e3b7621c08d6e65002d25" id="r_ga2d575a87d33e3b7621c08d6e65002d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d575a87d33e3b7621c08d6e65002d25">TAMP_IER_ITAMP4IE_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga2d575a87d33e3b7621c08d6e65002d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6b35d839c9da5d811c60020220c06c" id="r_gaba6b35d839c9da5d811c60020220c06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba6b35d839c9da5d811c60020220c06c">TAMP_IER_ITAMP4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d575a87d33e3b7621c08d6e65002d25">TAMP_IER_ITAMP4IE_Pos</a>)</td></tr>
<tr class="separator:gaba6b35d839c9da5d811c60020220c06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe517ed9ebecf07bb09920185d36ae0f" id="r_gabe517ed9ebecf07bb09920185d36ae0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe517ed9ebecf07bb09920185d36ae0f">TAMP_IER_ITAMP4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba6b35d839c9da5d811c60020220c06c">TAMP_IER_ITAMP4IE_Msk</a></td></tr>
<tr class="separator:gabe517ed9ebecf07bb09920185d36ae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ced3bcf2fafafd50954338b8c843fa" id="r_gae0ced3bcf2fafafd50954338b8c843fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ced3bcf2fafafd50954338b8c843fa">TAMP_IER_ITAMP5IE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae0ced3bcf2fafafd50954338b8c843fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282cfc6b87a867f67b4d3ac63c0be0be" id="r_ga282cfc6b87a867f67b4d3ac63c0be0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga282cfc6b87a867f67b4d3ac63c0be0be">TAMP_IER_ITAMP5IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0ced3bcf2fafafd50954338b8c843fa">TAMP_IER_ITAMP5IE_Pos</a>)</td></tr>
<tr class="separator:ga282cfc6b87a867f67b4d3ac63c0be0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee1a0931de53ecd43cce3e6fd1f23a2" id="r_ga3ee1a0931de53ecd43cce3e6fd1f23a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee1a0931de53ecd43cce3e6fd1f23a2">TAMP_IER_ITAMP5IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga282cfc6b87a867f67b4d3ac63c0be0be">TAMP_IER_ITAMP5IE_Msk</a></td></tr>
<tr class="separator:ga3ee1a0931de53ecd43cce3e6fd1f23a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52167e9473ac0989bdf548afe28c548" id="r_gac52167e9473ac0989bdf548afe28c548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac52167e9473ac0989bdf548afe28c548">TAMP_IER_ITAMP6IE_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac52167e9473ac0989bdf548afe28c548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6b7ba3c3b98d438333fc29a0b6b3c0" id="r_gadf6b7ba3c3b98d438333fc29a0b6b3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6b7ba3c3b98d438333fc29a0b6b3c0">TAMP_IER_ITAMP6IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac52167e9473ac0989bdf548afe28c548">TAMP_IER_ITAMP6IE_Pos</a>)</td></tr>
<tr class="separator:gadf6b7ba3c3b98d438333fc29a0b6b3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd2ed81bffe206520efe169fa5425eb" id="r_ga4bd2ed81bffe206520efe169fa5425eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd2ed81bffe206520efe169fa5425eb">TAMP_IER_ITAMP6IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6b7ba3c3b98d438333fc29a0b6b3c0">TAMP_IER_ITAMP6IE_Msk</a></td></tr>
<tr class="separator:ga4bd2ed81bffe206520efe169fa5425eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b68119407a9c8a3d734e10e24e38a1" id="r_ga99b68119407a9c8a3d734e10e24e38a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99b68119407a9c8a3d734e10e24e38a1">TAMP_SR_TAMP1F_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga99b68119407a9c8a3d734e10e24e38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56e9c3f88039b25514fba1485e105b9" id="r_gac56e9c3f88039b25514fba1485e105b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac56e9c3f88039b25514fba1485e105b9">TAMP_SR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99b68119407a9c8a3d734e10e24e38a1">TAMP_SR_TAMP1F_Pos</a>)</td></tr>
<tr class="separator:gac56e9c3f88039b25514fba1485e105b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8c6348c70f7cb1b77ec230a7b327a" id="r_ga53d8c6348c70f7cb1b77ec230a7b327a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8c6348c70f7cb1b77ec230a7b327a">TAMP_SR_TAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac56e9c3f88039b25514fba1485e105b9">TAMP_SR_TAMP1F_Msk</a></td></tr>
<tr class="separator:ga53d8c6348c70f7cb1b77ec230a7b327a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1b6e14d4b39af465b42aa576e32b8f" id="r_gafc1b6e14d4b39af465b42aa576e32b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc1b6e14d4b39af465b42aa576e32b8f">TAMP_SR_TAMP2F_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafc1b6e14d4b39af465b42aa576e32b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee435293813e8d028dbb67f09ea3927" id="r_ga2ee435293813e8d028dbb67f09ea3927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee435293813e8d028dbb67f09ea3927">TAMP_SR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc1b6e14d4b39af465b42aa576e32b8f">TAMP_SR_TAMP2F_Pos</a>)</td></tr>
<tr class="separator:ga2ee435293813e8d028dbb67f09ea3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba906cb02b9c301a234c1d1056631931" id="r_gaba906cb02b9c301a234c1d1056631931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba906cb02b9c301a234c1d1056631931">TAMP_SR_TAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee435293813e8d028dbb67f09ea3927">TAMP_SR_TAMP2F_Msk</a></td></tr>
<tr class="separator:gaba906cb02b9c301a234c1d1056631931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3637fe38f0ebb86d165844f79f2a82cc" id="r_ga3637fe38f0ebb86d165844f79f2a82cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3637fe38f0ebb86d165844f79f2a82cc">TAMP_SR_ITAMP3F_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3637fe38f0ebb86d165844f79f2a82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b68fe2c935c236ed1134a3253bd5887" id="r_ga9b68fe2c935c236ed1134a3253bd5887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b68fe2c935c236ed1134a3253bd5887">TAMP_SR_ITAMP3F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3637fe38f0ebb86d165844f79f2a82cc">TAMP_SR_ITAMP3F_Pos</a>)</td></tr>
<tr class="separator:ga9b68fe2c935c236ed1134a3253bd5887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6add27bfd767ad4703d5a19db9f9a9dc" id="r_ga6add27bfd767ad4703d5a19db9f9a9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6add27bfd767ad4703d5a19db9f9a9dc">TAMP_SR_ITAMP3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b68fe2c935c236ed1134a3253bd5887">TAMP_SR_ITAMP3F_Msk</a></td></tr>
<tr class="separator:ga6add27bfd767ad4703d5a19db9f9a9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16eceaf72bdad4c832187ae447079382" id="r_ga16eceaf72bdad4c832187ae447079382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16eceaf72bdad4c832187ae447079382">TAMP_SR_ITAMP4F_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga16eceaf72bdad4c832187ae447079382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c3bc13739e73e0759f913341d19287" id="r_gab5c3bc13739e73e0759f913341d19287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c3bc13739e73e0759f913341d19287">TAMP_SR_ITAMP4F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16eceaf72bdad4c832187ae447079382">TAMP_SR_ITAMP4F_Pos</a>)</td></tr>
<tr class="separator:gab5c3bc13739e73e0759f913341d19287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef4a641dfdd8decc5aff10c8630c897" id="r_ga4ef4a641dfdd8decc5aff10c8630c897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef4a641dfdd8decc5aff10c8630c897">TAMP_SR_ITAMP4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5c3bc13739e73e0759f913341d19287">TAMP_SR_ITAMP4F_Msk</a></td></tr>
<tr class="separator:ga4ef4a641dfdd8decc5aff10c8630c897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b54273b4a53daf411ab87b1e856adaf" id="r_ga8b54273b4a53daf411ab87b1e856adaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b54273b4a53daf411ab87b1e856adaf">TAMP_SR_ITAMP5F_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga8b54273b4a53daf411ab87b1e856adaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73591b34246e4f3856d6872c6ba764b3" id="r_ga73591b34246e4f3856d6872c6ba764b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73591b34246e4f3856d6872c6ba764b3">TAMP_SR_ITAMP5F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b54273b4a53daf411ab87b1e856adaf">TAMP_SR_ITAMP5F_Pos</a>)</td></tr>
<tr class="separator:ga73591b34246e4f3856d6872c6ba764b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edccee40c1de260277d8f61641e5aa5" id="r_ga1edccee40c1de260277d8f61641e5aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1edccee40c1de260277d8f61641e5aa5">TAMP_SR_ITAMP5F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73591b34246e4f3856d6872c6ba764b3">TAMP_SR_ITAMP5F_Msk</a></td></tr>
<tr class="separator:ga1edccee40c1de260277d8f61641e5aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4f9355ceb746b93e8194ddc317b679" id="r_ga0c4f9355ceb746b93e8194ddc317b679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4f9355ceb746b93e8194ddc317b679">TAMP_SR_ITAMP6F_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0c4f9355ceb746b93e8194ddc317b679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef43ca61cb3e23a9141e59f23234d26" id="r_gacef43ca61cb3e23a9141e59f23234d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef43ca61cb3e23a9141e59f23234d26">TAMP_SR_ITAMP6F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4f9355ceb746b93e8194ddc317b679">TAMP_SR_ITAMP6F_Pos</a>)</td></tr>
<tr class="separator:gacef43ca61cb3e23a9141e59f23234d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5aa1aa48dca53d1c0926b4bdc43158" id="r_ga8d5aa1aa48dca53d1c0926b4bdc43158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5aa1aa48dca53d1c0926b4bdc43158">TAMP_SR_ITAMP6F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef43ca61cb3e23a9141e59f23234d26">TAMP_SR_ITAMP6F_Msk</a></td></tr>
<tr class="separator:ga8d5aa1aa48dca53d1c0926b4bdc43158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b76cd32cf982d8de01dac8ecff55cd8" id="r_ga3b76cd32cf982d8de01dac8ecff55cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b76cd32cf982d8de01dac8ecff55cd8">TAMP_MISR_TAMP1MF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b76cd32cf982d8de01dac8ecff55cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e7e8100fbc679cb3e2ed5dbc02060b" id="r_ga18e7e8100fbc679cb3e2ed5dbc02060b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18e7e8100fbc679cb3e2ed5dbc02060b">TAMP_MISR_TAMP1MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b76cd32cf982d8de01dac8ecff55cd8">TAMP_MISR_TAMP1MF_Pos</a>)</td></tr>
<tr class="separator:ga18e7e8100fbc679cb3e2ed5dbc02060b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae14e657e3d53a1db6d475d9508779d" id="r_ga1ae14e657e3d53a1db6d475d9508779d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae14e657e3d53a1db6d475d9508779d">TAMP_MISR_TAMP1MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18e7e8100fbc679cb3e2ed5dbc02060b">TAMP_MISR_TAMP1MF_Msk</a></td></tr>
<tr class="separator:ga1ae14e657e3d53a1db6d475d9508779d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa273ab1e3c8a226ea129ad18f206de" id="r_ga6aa273ab1e3c8a226ea129ad18f206de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa273ab1e3c8a226ea129ad18f206de">TAMP_MISR_TAMP2MF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6aa273ab1e3c8a226ea129ad18f206de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86e506c162b59201f135f3992cde63f" id="r_gae86e506c162b59201f135f3992cde63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae86e506c162b59201f135f3992cde63f">TAMP_MISR_TAMP2MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa273ab1e3c8a226ea129ad18f206de">TAMP_MISR_TAMP2MF_Pos</a>)</td></tr>
<tr class="separator:gae86e506c162b59201f135f3992cde63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5f07af28e21d97c6c93c7d7ce43d6c" id="r_ga6c5f07af28e21d97c6c93c7d7ce43d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c5f07af28e21d97c6c93c7d7ce43d6c">TAMP_MISR_TAMP2MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae86e506c162b59201f135f3992cde63f">TAMP_MISR_TAMP2MF_Msk</a></td></tr>
<tr class="separator:ga6c5f07af28e21d97c6c93c7d7ce43d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05d42a1d01dadd0335e064358b98d70" id="r_gad05d42a1d01dadd0335e064358b98d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05d42a1d01dadd0335e064358b98d70">TAMP_MISR_ITAMP3MF_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad05d42a1d01dadd0335e064358b98d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad325e225877c2a14781b2233d11d2a15" id="r_gad325e225877c2a14781b2233d11d2a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad325e225877c2a14781b2233d11d2a15">TAMP_MISR_ITAMP3MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad05d42a1d01dadd0335e064358b98d70">TAMP_MISR_ITAMP3MF_Pos</a>)</td></tr>
<tr class="separator:gad325e225877c2a14781b2233d11d2a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71276de1250fe722d9c08b175c79a1eb" id="r_ga71276de1250fe722d9c08b175c79a1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71276de1250fe722d9c08b175c79a1eb">TAMP_MISR_ITAMP3MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad325e225877c2a14781b2233d11d2a15">TAMP_MISR_ITAMP3MF_Msk</a></td></tr>
<tr class="separator:ga71276de1250fe722d9c08b175c79a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca81bb5a0be90cba7b2b7d936617d4e" id="r_gabca81bb5a0be90cba7b2b7d936617d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca81bb5a0be90cba7b2b7d936617d4e">TAMP_MISR_ITAMP4MF_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabca81bb5a0be90cba7b2b7d936617d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dc13864e15539fb5397e88bbbc2702" id="r_ga39dc13864e15539fb5397e88bbbc2702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39dc13864e15539fb5397e88bbbc2702">TAMP_MISR_ITAMP4MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabca81bb5a0be90cba7b2b7d936617d4e">TAMP_MISR_ITAMP4MF_Pos</a>)</td></tr>
<tr class="separator:ga39dc13864e15539fb5397e88bbbc2702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55279cb0bcd1e17008f65e7a09909e22" id="r_ga55279cb0bcd1e17008f65e7a09909e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55279cb0bcd1e17008f65e7a09909e22">TAMP_MISR_ITAMP4MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39dc13864e15539fb5397e88bbbc2702">TAMP_MISR_ITAMP4MF_Msk</a></td></tr>
<tr class="separator:ga55279cb0bcd1e17008f65e7a09909e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8a0cf371cba6f3cba9b12ad7b5fd43" id="r_gaea8a0cf371cba6f3cba9b12ad7b5fd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea8a0cf371cba6f3cba9b12ad7b5fd43">TAMP_MISR_ITAMP5MF_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaea8a0cf371cba6f3cba9b12ad7b5fd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a3a2912836d3b475cac6a5f5c921ce" id="r_ga41a3a2912836d3b475cac6a5f5c921ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41a3a2912836d3b475cac6a5f5c921ce">TAMP_MISR_ITAMP5MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea8a0cf371cba6f3cba9b12ad7b5fd43">TAMP_MISR_ITAMP5MF_Pos</a>)</td></tr>
<tr class="separator:ga41a3a2912836d3b475cac6a5f5c921ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7a105fab26bd19c7e2958a7241341a" id="r_gaaf7a105fab26bd19c7e2958a7241341a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7a105fab26bd19c7e2958a7241341a">TAMP_MISR_ITAMP5MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41a3a2912836d3b475cac6a5f5c921ce">TAMP_MISR_ITAMP5MF_Msk</a></td></tr>
<tr class="separator:gaaf7a105fab26bd19c7e2958a7241341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5cd161bcb46233f3891b81376d1256" id="r_gaea5cd161bcb46233f3891b81376d1256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5cd161bcb46233f3891b81376d1256">TAMP_MISR_ITAMP6MF_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaea5cd161bcb46233f3891b81376d1256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac524ca79653c89e34c8e1d9a0144f1c5" id="r_gac524ca79653c89e34c8e1d9a0144f1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac524ca79653c89e34c8e1d9a0144f1c5">TAMP_MISR_ITAMP6MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea5cd161bcb46233f3891b81376d1256">TAMP_MISR_ITAMP6MF_Pos</a>)</td></tr>
<tr class="separator:gac524ca79653c89e34c8e1d9a0144f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf466559b3e08103d70f2b2fea4592b3" id="r_gacf466559b3e08103d70f2b2fea4592b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf466559b3e08103d70f2b2fea4592b3">TAMP_MISR_ITAMP6MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac524ca79653c89e34c8e1d9a0144f1c5">TAMP_MISR_ITAMP6MF_Msk</a></td></tr>
<tr class="separator:gacf466559b3e08103d70f2b2fea4592b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cabdb97033da5e346566afbfc8291d" id="r_gad5cabdb97033da5e346566afbfc8291d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5cabdb97033da5e346566afbfc8291d">TAMP_SCR_CTAMP1F_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad5cabdb97033da5e346566afbfc8291d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701877f32c5f1f851c084138388b1225" id="r_ga701877f32c5f1f851c084138388b1225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701877f32c5f1f851c084138388b1225">TAMP_SCR_CTAMP1F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad5cabdb97033da5e346566afbfc8291d">TAMP_SCR_CTAMP1F_Pos</a>)</td></tr>
<tr class="separator:ga701877f32c5f1f851c084138388b1225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fe4cb087eaea6d219f5a9ef1ec39d6" id="r_ga33fe4cb087eaea6d219f5a9ef1ec39d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33fe4cb087eaea6d219f5a9ef1ec39d6">TAMP_SCR_CTAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701877f32c5f1f851c084138388b1225">TAMP_SCR_CTAMP1F_Msk</a></td></tr>
<tr class="separator:ga33fe4cb087eaea6d219f5a9ef1ec39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23a2820c97dbd9215f89573f994e76f" id="r_gaa23a2820c97dbd9215f89573f994e76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa23a2820c97dbd9215f89573f994e76f">TAMP_SCR_CTAMP2F_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa23a2820c97dbd9215f89573f994e76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7c982b6b1ce61b44e025e81935acc2" id="r_ga3a7c982b6b1ce61b44e025e81935acc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7c982b6b1ce61b44e025e81935acc2">TAMP_SCR_CTAMP2F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa23a2820c97dbd9215f89573f994e76f">TAMP_SCR_CTAMP2F_Pos</a>)</td></tr>
<tr class="separator:ga3a7c982b6b1ce61b44e025e81935acc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50cab65b61650a424ced4f7939004e9" id="r_gab50cab65b61650a424ced4f7939004e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50cab65b61650a424ced4f7939004e9">TAMP_SCR_CTAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7c982b6b1ce61b44e025e81935acc2">TAMP_SCR_CTAMP2F_Msk</a></td></tr>
<tr class="separator:gab50cab65b61650a424ced4f7939004e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593453784e0284d3d0f51a093fd954ed" id="r_ga593453784e0284d3d0f51a093fd954ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593453784e0284d3d0f51a093fd954ed">TAMP_SCR_CITAMP3F_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga593453784e0284d3d0f51a093fd954ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59e2ece4d3d12beb483c3f50e7090f2" id="r_gac59e2ece4d3d12beb483c3f50e7090f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59e2ece4d3d12beb483c3f50e7090f2">TAMP_SCR_CITAMP3F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593453784e0284d3d0f51a093fd954ed">TAMP_SCR_CITAMP3F_Pos</a>)</td></tr>
<tr class="separator:gac59e2ece4d3d12beb483c3f50e7090f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954c4f053670a7e20299b7bec7f62b91" id="r_ga954c4f053670a7e20299b7bec7f62b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga954c4f053670a7e20299b7bec7f62b91">TAMP_SCR_CITAMP3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac59e2ece4d3d12beb483c3f50e7090f2">TAMP_SCR_CITAMP3F_Msk</a></td></tr>
<tr class="separator:ga954c4f053670a7e20299b7bec7f62b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17eb554164d9acf00828ddf52a64135e" id="r_ga17eb554164d9acf00828ddf52a64135e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17eb554164d9acf00828ddf52a64135e">TAMP_SCR_CITAMP4F_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga17eb554164d9acf00828ddf52a64135e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f1c3429941cd26e45268bfad52ee74" id="r_ga74f1c3429941cd26e45268bfad52ee74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f1c3429941cd26e45268bfad52ee74">TAMP_SCR_CITAMP4F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17eb554164d9acf00828ddf52a64135e">TAMP_SCR_CITAMP4F_Pos</a>)</td></tr>
<tr class="separator:ga74f1c3429941cd26e45268bfad52ee74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb07022a0af1f0f10bf9555c82ffc584" id="r_gaeb07022a0af1f0f10bf9555c82ffc584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb07022a0af1f0f10bf9555c82ffc584">TAMP_SCR_CITAMP4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f1c3429941cd26e45268bfad52ee74">TAMP_SCR_CITAMP4F_Msk</a></td></tr>
<tr class="separator:gaeb07022a0af1f0f10bf9555c82ffc584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d10a431933093933b8012077d16f9df" id="r_ga3d10a431933093933b8012077d16f9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d10a431933093933b8012077d16f9df">TAMP_SCR_CITAMP5F_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga3d10a431933093933b8012077d16f9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4a564630b1d1061dd1ce19ec1d91d3" id="r_ga3e4a564630b1d1061dd1ce19ec1d91d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4a564630b1d1061dd1ce19ec1d91d3">TAMP_SCR_CITAMP5F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d10a431933093933b8012077d16f9df">TAMP_SCR_CITAMP5F_Pos</a>)</td></tr>
<tr class="separator:ga3e4a564630b1d1061dd1ce19ec1d91d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470c6b070a4e6d5f92199a2a9b92f310" id="r_ga470c6b070a4e6d5f92199a2a9b92f310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga470c6b070a4e6d5f92199a2a9b92f310">TAMP_SCR_CITAMP5F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4a564630b1d1061dd1ce19ec1d91d3">TAMP_SCR_CITAMP5F_Msk</a></td></tr>
<tr class="separator:ga470c6b070a4e6d5f92199a2a9b92f310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fb772c94bbd4b0d3fedf5b0cc6606d" id="r_ga61fb772c94bbd4b0d3fedf5b0cc6606d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61fb772c94bbd4b0d3fedf5b0cc6606d">TAMP_SCR_CITAMP6F_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga61fb772c94bbd4b0d3fedf5b0cc6606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc391a375a4afc0ab8dcbe8254c7d20b" id="r_gafc391a375a4afc0ab8dcbe8254c7d20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc391a375a4afc0ab8dcbe8254c7d20b">TAMP_SCR_CITAMP6F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61fb772c94bbd4b0d3fedf5b0cc6606d">TAMP_SCR_CITAMP6F_Pos</a>)</td></tr>
<tr class="separator:gafc391a375a4afc0ab8dcbe8254c7d20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9337b38b253a0898ed68cb95affa61c" id="r_gae9337b38b253a0898ed68cb95affa61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9337b38b253a0898ed68cb95affa61c">TAMP_SCR_CITAMP6F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc391a375a4afc0ab8dcbe8254c7d20b">TAMP_SCR_CITAMP6F_Msk</a></td></tr>
<tr class="separator:gae9337b38b253a0898ed68cb95affa61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e842be843f6091f68fc193334dc06ea" id="r_ga9e842be843f6091f68fc193334dc06ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e842be843f6091f68fc193334dc06ea">TAMP_BKP0R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e842be843f6091f68fc193334dc06ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8306c6fb239b55d710249707d2c1a942" id="r_ga8306c6fb239b55d710249707d2c1a942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8306c6fb239b55d710249707d2c1a942">TAMP_BKP0R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e842be843f6091f68fc193334dc06ea">TAMP_BKP0R_Pos</a>)</td></tr>
<tr class="separator:ga8306c6fb239b55d710249707d2c1a942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea260442c7008c59673a7229eeac24ac" id="r_gaea260442c7008c59673a7229eeac24ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea260442c7008c59673a7229eeac24ac">TAMP_BKP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8306c6fb239b55d710249707d2c1a942">TAMP_BKP0R_Msk</a></td></tr>
<tr class="separator:gaea260442c7008c59673a7229eeac24ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f19ce93435ad7abb303d8a32ff5bf0" id="r_gac1f19ce93435ad7abb303d8a32ff5bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1f19ce93435ad7abb303d8a32ff5bf0">TAMP_BKP1R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac1f19ce93435ad7abb303d8a32ff5bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b065f9e5d20e6e24c2cb15bfa83d16" id="r_ga26b065f9e5d20e6e24c2cb15bfa83d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26b065f9e5d20e6e24c2cb15bfa83d16">TAMP_BKP1R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1f19ce93435ad7abb303d8a32ff5bf0">TAMP_BKP1R_Pos</a>)</td></tr>
<tr class="separator:ga26b065f9e5d20e6e24c2cb15bfa83d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e032ee44727d64dcb4e2c852e41d3f8" id="r_ga5e032ee44727d64dcb4e2c852e41d3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e032ee44727d64dcb4e2c852e41d3f8">TAMP_BKP1R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26b065f9e5d20e6e24c2cb15bfa83d16">TAMP_BKP1R_Msk</a></td></tr>
<tr class="separator:ga5e032ee44727d64dcb4e2c852e41d3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f6f4b804f75f7098546735a10d1b0a" id="r_ga56f6f4b804f75f7098546735a10d1b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f6f4b804f75f7098546735a10d1b0a">TAMP_BKP2R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga56f6f4b804f75f7098546735a10d1b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ba4d9e980b03c556f748eb858b2dea" id="r_gac3ba4d9e980b03c556f748eb858b2dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ba4d9e980b03c556f748eb858b2dea">TAMP_BKP2R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56f6f4b804f75f7098546735a10d1b0a">TAMP_BKP2R_Pos</a>)</td></tr>
<tr class="separator:gac3ba4d9e980b03c556f748eb858b2dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85f99284579c57ae926488413dd7a3f" id="r_gaa85f99284579c57ae926488413dd7a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85f99284579c57ae926488413dd7a3f">TAMP_BKP2R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ba4d9e980b03c556f748eb858b2dea">TAMP_BKP2R_Msk</a></td></tr>
<tr class="separator:gaa85f99284579c57ae926488413dd7a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cc57a94eadc8e98bb27b49ed4ec54f" id="r_ga72cc57a94eadc8e98bb27b49ed4ec54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc57a94eadc8e98bb27b49ed4ec54f">TAMP_BKP3R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga72cc57a94eadc8e98bb27b49ed4ec54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db497a8d742ce7a2b1c6a5acbda0dd" id="r_gaf3db497a8d742ce7a2b1c6a5acbda0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db497a8d742ce7a2b1c6a5acbda0dd">TAMP_BKP3R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc57a94eadc8e98bb27b49ed4ec54f">TAMP_BKP3R_Pos</a>)</td></tr>
<tr class="separator:gaf3db497a8d742ce7a2b1c6a5acbda0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e328f8371a8a2842ae849ca03b4536" id="r_gaf4e328f8371a8a2842ae849ca03b4536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4e328f8371a8a2842ae849ca03b4536">TAMP_BKP3R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db497a8d742ce7a2b1c6a5acbda0dd">TAMP_BKP3R_Msk</a></td></tr>
<tr class="separator:gaf4e328f8371a8a2842ae849ca03b4536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4850ae24ae56f1a3465d1b256f1c7d8a" id="r_ga4850ae24ae56f1a3465d1b256f1c7d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4850ae24ae56f1a3465d1b256f1c7d8a">TAMP_BKP4R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4850ae24ae56f1a3465d1b256f1c7d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c184fa06f1a80f8c524e107b58c6369" id="r_ga2c184fa06f1a80f8c524e107b58c6369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c184fa06f1a80f8c524e107b58c6369">TAMP_BKP4R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4850ae24ae56f1a3465d1b256f1c7d8a">TAMP_BKP4R_Pos</a>)</td></tr>
<tr class="separator:ga2c184fa06f1a80f8c524e107b58c6369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4" id="r_ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4">TAMP_BKP4R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c184fa06f1a80f8c524e107b58c6369">TAMP_BKP4R_Msk</a></td></tr>
<tr class="separator:ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4758fe671118c1c69fafdf728d70aa1" id="r_gac4758fe671118c1c69fafdf728d70aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1">SPI_I2S_SUPPORT</a></td></tr>
<tr class="separator:gac4758fe671118c1c69fafdf728d70aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a" id="r_ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522" id="r_ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3" id="r_ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be" id="r_gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0" id="r_ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124" id="r_ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71" id="r_ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d" id="r_gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55" id="r_ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9" id="r_gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23" id="r_gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936" id="r_ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321" id="r_gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46" id="r_ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622" id="r_ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284" id="r_ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb" id="r_ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9" id="r_gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27" id="r_ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e" id="r_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8" id="r_gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e" id="r_gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89" id="r_gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e" id="r_ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c" id="r_gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb" id="r_ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382" id="r_ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b" id="r_gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64" id="r_ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883" id="r_ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0d520a4bc6e5d181cfab0156888df5" id="r_ga7e0d520a4bc6e5d181cfab0156888df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0d520a4bc6e5d181cfab0156888df5">SPI_CR1_CRCL_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7e0d520a4bc6e5d181cfab0156888df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ffaaa88b53e1ca8d7b176d95363b00" id="r_ga33ffaaa88b53e1ca8d7b176d95363b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">SPI_CR1_CRCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0d520a4bc6e5d181cfab0156888df5">SPI_CR1_CRCL_Pos</a>)</td></tr>
<tr class="separator:ga33ffaaa88b53e1ca8d7b176d95363b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3828b6114d16fada0dea07b902377a5c" id="r_ga3828b6114d16fada0dea07b902377a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">SPI_CR1_CRCL_Msk</a></td></tr>
<tr class="separator:ga3828b6114d16fada0dea07b902377a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7" id="r_ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816" id="r_gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250" id="r_ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac" id="r_ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3" id="r_ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b" id="r_gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d" id="r_ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca" id="r_ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f" id="r_ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711" id="r_gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15" id="r_gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e" id="r_ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021" id="r_ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e" id="r_gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da" id="r_gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81" id="r_ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678" id="r_ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210" id="r_ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896" id="r_gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1" id="r_ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd" id="r_gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3d219a0dd2637fb87e10a081f4a298" id="r_ga1f3d219a0dd2637fb87e10a081f4a298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3d219a0dd2637fb87e10a081f4a298">SPI_CR2_NSSP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1f3d219a0dd2637fb87e10a081f4a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1281722c6a39352d7a245ab1d6fd4509" id="r_ga1281722c6a39352d7a245ab1d6fd4509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">SPI_CR2_NSSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3d219a0dd2637fb87e10a081f4a298">SPI_CR2_NSSP_Pos</a>)</td></tr>
<tr class="separator:ga1281722c6a39352d7a245ab1d6fd4509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d9d05424a68e6b02b82280541dbd2" id="r_ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">SPI_CR2_NSSP_Msk</a></td></tr>
<tr class="separator:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222" id="r_gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa192ac1c1066c8867a6fec7de630d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1" id="r_ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>)</td></tr>
<tr class="separator:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2" id="r_ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7" id="r_ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92" id="r_ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b" id="r_gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971" id="r_gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44" id="r_ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea" id="r_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262" id="r_ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641" id="r_ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c" id="r_ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99d892c07e86bdec0167e55afefea2" id="r_ga2d99d892c07e86bdec0167e55afefea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d99d892c07e86bdec0167e55afefea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7db0848da7dbee5d397a27c6f51a865" id="r_gac7db0848da7dbee5d397a27c6f51a865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">SPI_CR2_DS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>)</td></tr>
<tr class="separator:gac7db0848da7dbee5d397a27c6f51a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3bea8f7b00a3aed164205560883e" id="r_gad72d3bea8f7b00a3aed164205560883e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">SPI_CR2_DS_Msk</a></td></tr>
<tr class="separator:gad72d3bea8f7b00a3aed164205560883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8b0bd4da867611af0da029844516da" id="r_ga1c8b0bd4da867611af0da029844516da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">SPI_CR2_DS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>)</td></tr>
<tr class="separator:ga1c8b0bd4da867611af0da029844516da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a617224e715578574d6ecd4218624e" id="r_gac6a617224e715578574d6ecd4218624e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">SPI_CR2_DS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>)</td></tr>
<tr class="separator:gac6a617224e715578574d6ecd4218624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab568575d59e159d7b607216a02c802" id="r_gadab568575d59e159d7b607216a02c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">SPI_CR2_DS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>)</td></tr>
<tr class="separator:gadab568575d59e159d7b607216a02c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05715df3b87f83b5caf3509e7b2eb34" id="r_gab05715df3b87f83b5caf3509e7b2eb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">SPI_CR2_DS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">SPI_CR2_DS_Pos</a>)</td></tr>
<tr class="separator:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8140a279ef9c9bcbf108177185b95ee7" id="r_ga8140a279ef9c9bcbf108177185b95ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8140a279ef9c9bcbf108177185b95ee7">SPI_CR2_FRXTH_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8140a279ef9c9bcbf108177185b95ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aeae96a86eaad0ace634241b0de7ce2" id="r_ga1aeae96a86eaad0ace634241b0de7ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">SPI_CR2_FRXTH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8140a279ef9c9bcbf108177185b95ee7">SPI_CR2_FRXTH_Pos</a>)</td></tr>
<tr class="separator:ga1aeae96a86eaad0ace634241b0de7ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02994914afef4270508bc3219db477" id="r_ga6e02994914afef4270508bc3219db477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">SPI_CR2_FRXTH_Msk</a></td></tr>
<tr class="separator:ga6e02994914afef4270508bc3219db477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fb6b0a429f5c9c32744b957921fb2b" id="r_ga19fb6b0a429f5c9c32744b957921fb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">SPI_CR2_LDMARX_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga19fb6b0a429f5c9c32744b957921fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328a229d4b4e8e5a84f2d2561796e985" id="r_ga328a229d4b4e8e5a84f2d2561796e985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">SPI_CR2_LDMARX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">SPI_CR2_LDMARX_Pos</a>)</td></tr>
<tr class="separator:ga328a229d4b4e8e5a84f2d2561796e985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d127b9a82de6ac3bbd50943f4691cc" id="r_gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">SPI_CR2_LDMARX_Msk</a></td></tr>
<tr class="separator:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e7407f185f89e5c5a82a7aa8141002" id="r_ga81e7407f185f89e5c5a82a7aa8141002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">SPI_CR2_LDMATX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga81e7407f185f89e5c5a82a7aa8141002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17aed0276aab29fd9f996bfd02db3ce" id="r_gae17aed0276aab29fd9f996bfd02db3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">SPI_CR2_LDMATX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">SPI_CR2_LDMATX_Pos</a>)</td></tr>
<tr class="separator:gae17aed0276aab29fd9f996bfd02db3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fe5d3bde9983ff16a5227671642e1d" id="r_gae1fe5d3bde9983ff16a5227671642e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">SPI_CR2_LDMATX_Msk</a></td></tr>
<tr class="separator:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b" id="r_ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e" id="r_ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48" id="r_ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d" id="r_ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03" id="r_gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c" id="r_ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c" id="r_gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4" id="r_ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td></tr>
<tr class="separator:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de" id="r_ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0" id="r_ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e" id="r_ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>)</td></tr>
<tr class="separator:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6" id="r_ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c" id="r_ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48" id="r_gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b" id="r_ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73" id="r_gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c" id="r_ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf" id="r_gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be" id="r_ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd" id="r_ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232" id="r_gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8" id="r_ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421" id="r_gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf" id="r_gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6" id="r_gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb0e70677f5775a55044111eb83e1ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338" id="r_gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>)</td></tr>
<tr class="separator:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6" id="r_gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f440bc7e9a34e9094268fe763eeb53a" id="r_ga9f440bc7e9a34e9094268fe763eeb53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">SPI_SR_FRLVL_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9f440bc7e9a34e9094268fe763eeb53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55736e2e0d0d6c79de7ab2de1780f1e1" id="r_ga55736e2e0d0d6c79de7ab2de1780f1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">SPI_SR_FRLVL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">SPI_SR_FRLVL_Pos</a>)</td></tr>
<tr class="separator:ga55736e2e0d0d6c79de7ab2de1780f1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60df84101c523802832c4d1a2895d665" id="r_ga60df84101c523802832c4d1a2895d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">SPI_SR_FRLVL_Msk</a></td></tr>
<tr class="separator:ga60df84101c523802832c4d1a2895d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71097020570fca9a40525ab885006c6" id="r_gaa71097020570fca9a40525ab885006c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">SPI_SR_FRLVL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">SPI_SR_FRLVL_Pos</a>)</td></tr>
<tr class="separator:gaa71097020570fca9a40525ab885006c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab005ca7ab6c83b59888e4f6185fd2495" id="r_gab005ca7ab6c83b59888e4f6185fd2495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">SPI_SR_FRLVL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">SPI_SR_FRLVL_Pos</a>)</td></tr>
<tr class="separator:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66cece750fe7dcf3edf1bbb432c16c5" id="r_gac66cece750fe7dcf3edf1bbb432c16c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">SPI_SR_FTLVL_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac66cece750fe7dcf3edf1bbb432c16c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15785f5b333e50c39392193acc5f2bd" id="r_gaa15785f5b333e50c39392193acc5f2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">SPI_SR_FTLVL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">SPI_SR_FTLVL_Pos</a>)</td></tr>
<tr class="separator:gaa15785f5b333e50c39392193acc5f2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17880f1e186033ebc6917c008a623371" id="r_ga17880f1e186033ebc6917c008a623371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">SPI_SR_FTLVL_Msk</a></td></tr>
<tr class="separator:ga17880f1e186033ebc6917c008a623371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39582c6501a37d23965a05094b45b960" id="r_ga39582c6501a37d23965a05094b45b960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">SPI_SR_FTLVL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">SPI_SR_FTLVL_Pos</a>)</td></tr>
<tr class="separator:ga39582c6501a37d23965a05094b45b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecd73445c075217abe6443b3788d702" id="r_gaaecd73445c075217abe6443b3788d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">SPI_SR_FTLVL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">SPI_SR_FTLVL_Pos</a>)</td></tr>
<tr class="separator:gaaecd73445c075217abe6443b3788d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f" id="r_ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966" id="r_gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad" id="r_gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac" id="r_ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056" id="r_ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247" id="r_gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129" id="r_ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da" id="r_ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181" id="r_ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1" id="r_ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d" id="r_gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09" id="r_ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea301a1a44423c53d2d388a9c7677bd" id="r_ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a842b52587ad0e434153bf9df2ecc50" id="r_ga7a842b52587ad0e434153bf9df2ecc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>)</td></tr>
<tr class="separator:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f" id="r_ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a></td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60bd1db55a2dfcf20a834e9ad05a66" id="r_ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbffb30650c0d4c84232813213271169" id="r_gabbffb30650c0d4c84232813213271169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gabbffb30650c0d4c84232813213271169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae" id="r_gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a></td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa" id="r_gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412" id="r_gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf83ceaefcb4190b2fb5ae09f659d8d" id="r_ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3b7c3f4fc9a499410bff94553534f5" id="r_ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f" id="r_ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a></td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d794bb7f4327025db354ad26bf83986" id="r_ga8d794bb7f4327025db354ad26bf83986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d794bb7f4327025db354ad26bf83986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff08fac3bb90bd73b0bdadddb6a1411a" id="r_gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f" id="r_ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a></td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8" id="r_gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a" id="r_ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf486d8ce50abc465f372b6fcc7a0704d" id="r_gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecf52a47dc8d82d6e3d3951c51f4dc1" id="r_gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>)</td></tr>
<tr class="separator:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b" id="r_ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a></td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f5184bc8db838c594b07965e81619" id="r_ga7c7f5184bc8db838c594b07965e81619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7c7f5184bc8db838c594b07965e81619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d" id="r_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68" id="r_gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a></td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e" id="r_ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352" id="r_ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967de848b594a623b10019d912266ed3" id="r_ga967de848b594a623b10019d912266ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga967de848b594a623b10019d912266ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefdd032e0fcf3d4d73f5bf167f74c6b" id="r_gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>)</td></tr>
<tr class="separator:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3" id="r_ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a></td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978" id="r_ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a" id="r_gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701" id="r_gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4f01c11a1364ad5c130d956d395ec7" id="r_gaae4f01c11a1364ad5c130d956d395ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7">SPI_I2SCFGR_ASTRTEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaae4f01c11a1364ad5c130d956d395ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc65165d65e19f30514bf67a9ccfcac" id="r_ga0dc65165d65e19f30514bf67a9ccfcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac">SPI_I2SCFGR_ASTRTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7">SPI_I2SCFGR_ASTRTEN_Pos</a>)</td></tr>
<tr class="separator:ga0dc65165d65e19f30514bf67a9ccfcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14494f9287d3fbe9a45086b1ce2bf37" id="r_gaa14494f9287d3fbe9a45086b1ce2bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac">SPI_I2SCFGR_ASTRTEN_Msk</a></td></tr>
<tr class="separator:gaa14494f9287d3fbe9a45086b1ce2bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840a9d53e7de5f0de74d20d5e11e0fa" id="r_gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae53c9d1c862f377fb76fb253324ac4" id="r_ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>)</td></tr>
<tr class="separator:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543" id="r_ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a></td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb7274ed8833e66663a995ca074c1d9" id="r_gabfb7274ed8833e66663a995ca074c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabfb7274ed8833e66663a995ca074c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8892fa60c17ea6a9a645671d4d6ffdc" id="r_gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>)</td></tr>
<tr class="separator:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a" id="r_ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a></td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1219b3f0097930dd635f434a019d38c6" id="r_ga1219b3f0097930dd635f434a019d38c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1219b3f0097930dd635f434a019d38c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa466ff1b4340cc07fd6362f7bfb173f4" id="r_gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>)</td></tr>
<tr class="separator:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0" id="r_ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a></td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5bf6592886caf0084ec852df151295" id="r_ga5c5bf6592886caf0084ec852df151295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5bf6592886caf0084ec852df151295">SYSCFG_CDEN_SUPPORT</a></td></tr>
<tr class="separator:ga5c5bf6592886caf0084ec852df151295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e491769fbddf2ab68b1c8621e1c3dd6" id="r_ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694e0de710bb2fb84325c555e6c678bd" id="r_ga694e0de710bb2fb84325c555e6c678bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:ga694e0de710bb2fb84325c555e6c678bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844133af99402c342767b0406cb874d" id="r_gae844133af99402c342767b0406cb874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a></td></tr>
<tr class="separator:gae844133af99402c342767b0406cb874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f4abe53c4d2516ab017626477817" id="r_gafc84f4abe53c4d2516ab017626477817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">SYSCFG_CFGR1_MEM_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:gafc84f4abe53c4d2516ab017626477817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c3dbda77acf522defca9e8b8801a3" id="r_gaa51c3dbda77acf522defca9e8b8801a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">SYSCFG_CFGR1_MEM_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bace2bfc721a65ee1b8c340af8c65f8" id="r_ga1bace2bfc721a65ee1b8c340af8c65f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bace2bfc721a65ee1b8c340af8c65f8">SYSCFG_CFGR1_PA11_RMP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1bace2bfc721a65ee1b8c340af8c65f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37168713b0326dc1141b2a1abecbf2f8" id="r_ga37168713b0326dc1141b2a1abecbf2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37168713b0326dc1141b2a1abecbf2f8">SYSCFG_CFGR1_PA11_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bace2bfc721a65ee1b8c340af8c65f8">SYSCFG_CFGR1_PA11_RMP_Pos</a>)</td></tr>
<tr class="separator:ga37168713b0326dc1141b2a1abecbf2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe3903131e9fad916e455baff842985" id="r_ga9fe3903131e9fad916e455baff842985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe3903131e9fad916e455baff842985">SYSCFG_CFGR1_PA11_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37168713b0326dc1141b2a1abecbf2f8">SYSCFG_CFGR1_PA11_RMP_Msk</a></td></tr>
<tr class="separator:ga9fe3903131e9fad916e455baff842985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460585e425ebdd7aeced041b1f432f26" id="r_ga460585e425ebdd7aeced041b1f432f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460585e425ebdd7aeced041b1f432f26">SYSCFG_CFGR1_PA12_RMP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga460585e425ebdd7aeced041b1f432f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebb2bc57b273fd6c59ec07868b2a4c4" id="r_ga3ebb2bc57b273fd6c59ec07868b2a4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ebb2bc57b273fd6c59ec07868b2a4c4">SYSCFG_CFGR1_PA12_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga460585e425ebdd7aeced041b1f432f26">SYSCFG_CFGR1_PA12_RMP_Pos</a>)</td></tr>
<tr class="separator:ga3ebb2bc57b273fd6c59ec07868b2a4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4371a505d41d5db9c3f7a895044f7b3c" id="r_ga4371a505d41d5db9c3f7a895044f7b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4371a505d41d5db9c3f7a895044f7b3c">SYSCFG_CFGR1_PA12_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ebb2bc57b273fd6c59ec07868b2a4c4">SYSCFG_CFGR1_PA12_RMP_Msk</a></td></tr>
<tr class="separator:ga4371a505d41d5db9c3f7a895044f7b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376ca372a33df3be6df14eb64887535e" id="r_ga376ca372a33df3be6df14eb64887535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376ca372a33df3be6df14eb64887535e">SYSCFG_CFGR1_IR_POL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga376ca372a33df3be6df14eb64887535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d8c0e0cb83f363734737feef3a40cd" id="r_ga98d8c0e0cb83f363734737feef3a40cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98d8c0e0cb83f363734737feef3a40cd">SYSCFG_CFGR1_IR_POL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga376ca372a33df3be6df14eb64887535e">SYSCFG_CFGR1_IR_POL_Pos</a>)</td></tr>
<tr class="separator:ga98d8c0e0cb83f363734737feef3a40cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7177e17b6fc0241514b6667d318fe9" id="r_ga5a7177e17b6fc0241514b6667d318fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7177e17b6fc0241514b6667d318fe9">SYSCFG_CFGR1_IR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d8c0e0cb83f363734737feef3a40cd">SYSCFG_CFGR1_IR_POL_Msk</a></td></tr>
<tr class="separator:ga5a7177e17b6fc0241514b6667d318fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85a0e68f3d69c3982f1b299bb92c649" id="r_gad85a0e68f3d69c3982f1b299bb92c649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad85a0e68f3d69c3982f1b299bb92c649">SYSCFG_CFGR1_IR_MOD_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85a0e68f3d69c3982f1b299bb92c649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cad904b347aaff6dc7646dfa00c44" id="r_ga476cad904b347aaff6dc7646dfa00c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cad904b347aaff6dc7646dfa00c44">SYSCFG_CFGR1_IR_MOD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad85a0e68f3d69c3982f1b299bb92c649">SYSCFG_CFGR1_IR_MOD_Pos</a>)</td></tr>
<tr class="separator:ga476cad904b347aaff6dc7646dfa00c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60f9d9a19609cd9f8720a0b07335045" id="r_gaf60f9d9a19609cd9f8720a0b07335045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60f9d9a19609cd9f8720a0b07335045">SYSCFG_CFGR1_IR_MOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga476cad904b347aaff6dc7646dfa00c44">SYSCFG_CFGR1_IR_MOD_Msk</a></td></tr>
<tr class="separator:gaf60f9d9a19609cd9f8720a0b07335045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a0d0596649da4f30605f2c68cf4db4" id="r_gae4a0d0596649da4f30605f2c68cf4db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a0d0596649da4f30605f2c68cf4db4">SYSCFG_CFGR1_IR_MOD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad85a0e68f3d69c3982f1b299bb92c649">SYSCFG_CFGR1_IR_MOD_Pos</a>)</td></tr>
<tr class="separator:gae4a0d0596649da4f30605f2c68cf4db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba055ff7faab7019755d148a17be370" id="r_ga5ba055ff7faab7019755d148a17be370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba055ff7faab7019755d148a17be370">SYSCFG_CFGR1_IR_MOD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad85a0e68f3d69c3982f1b299bb92c649">SYSCFG_CFGR1_IR_MOD_Pos</a>)</td></tr>
<tr class="separator:ga5ba055ff7faab7019755d148a17be370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1899e756148f7c17d240ef52344a184f" id="r_ga1899e756148f7c17d240ef52344a184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1899e756148f7c17d240ef52344a184f">SYSCFG_CFGR1_BOOSTEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1899e756148f7c17d240ef52344a184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb31e569eae913f4707024e66fde991" id="r_gaedb31e569eae913f4707024e66fde991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991">SYSCFG_CFGR1_BOOSTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1899e756148f7c17d240ef52344a184f">SYSCFG_CFGR1_BOOSTEN_Pos</a>)</td></tr>
<tr class="separator:gaedb31e569eae913f4707024e66fde991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948471b86a4c7bf56000670b10b203ab" id="r_ga948471b86a4c7bf56000670b10b203ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948471b86a4c7bf56000670b10b203ab">SYSCFG_CFGR1_BOOSTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991">SYSCFG_CFGR1_BOOSTEN_Msk</a></td></tr>
<tr class="separator:ga948471b86a4c7bf56000670b10b203ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826fba242f6edc42c0c6895d42f5c2b0" id="r_ga826fba242f6edc42c0c6895d42f5c2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga826fba242f6edc42c0c6895d42f5c2b0">SYSCFG_CFGR1_I2C_PB6_FMP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga826fba242f6edc42c0c6895d42f5c2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301d3b5ac2e8801ba6ff3c00c55299e1" id="r_ga301d3b5ac2e8801ba6ff3c00c55299e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1">SYSCFG_CFGR1_I2C_PB6_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga826fba242f6edc42c0c6895d42f5c2b0">SYSCFG_CFGR1_I2C_PB6_FMP_Pos</a>)</td></tr>
<tr class="separator:ga301d3b5ac2e8801ba6ff3c00c55299e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5a1ca3b0408d359907fdc8ae1e44ae" id="r_gaee5a1ca3b0408d359907fdc8ae1e44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae">SYSCFG_CFGR1_I2C_PB6_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1">SYSCFG_CFGR1_I2C_PB6_FMP_Msk</a></td></tr>
<tr class="separator:gaee5a1ca3b0408d359907fdc8ae1e44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a42ee69d7be6f9390bfd8c1970edc1" id="r_ga01a42ee69d7be6f9390bfd8c1970edc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1">SYSCFG_CFGR1_I2C_PB7_FMP_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga01a42ee69d7be6f9390bfd8c1970edc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac594ec163e1f4c32fce0d01c8ec73187" id="r_gac594ec163e1f4c32fce0d01c8ec73187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187">SYSCFG_CFGR1_I2C_PB7_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1">SYSCFG_CFGR1_I2C_PB7_FMP_Pos</a>)</td></tr>
<tr class="separator:gac594ec163e1f4c32fce0d01c8ec73187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218ec7f8116e53121ba41a9a57f2ab9c" id="r_ga218ec7f8116e53121ba41a9a57f2ab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c">SYSCFG_CFGR1_I2C_PB7_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187">SYSCFG_CFGR1_I2C_PB7_FMP_Msk</a></td></tr>
<tr class="separator:ga218ec7f8116e53121ba41a9a57f2ab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79aa03fbdd4e3c09c11c4a8c59440ab" id="r_gaf79aa03fbdd4e3c09c11c4a8c59440ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf79aa03fbdd4e3c09c11c4a8c59440ab">SYSCFG_CFGR1_I2C_PB8_FMP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf79aa03fbdd4e3c09c11c4a8c59440ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b4b8600bf8f38f0efe204db6b02b9d" id="r_ga61b4b8600bf8f38f0efe204db6b02b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d">SYSCFG_CFGR1_I2C_PB8_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf79aa03fbdd4e3c09c11c4a8c59440ab">SYSCFG_CFGR1_I2C_PB8_FMP_Pos</a>)</td></tr>
<tr class="separator:ga61b4b8600bf8f38f0efe204db6b02b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa82a8f51624e4fa343996c0d6166c2" id="r_ga1aa82a8f51624e4fa343996c0d6166c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2">SYSCFG_CFGR1_I2C_PB8_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d">SYSCFG_CFGR1_I2C_PB8_FMP_Msk</a></td></tr>
<tr class="separator:ga1aa82a8f51624e4fa343996c0d6166c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a527d4fff85610f26103ebf330047c5" id="r_ga0a527d4fff85610f26103ebf330047c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a527d4fff85610f26103ebf330047c5">SYSCFG_CFGR1_I2C_PB9_FMP_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga0a527d4fff85610f26103ebf330047c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988f9843b6c6d9a38ec09b30193f1037" id="r_ga988f9843b6c6d9a38ec09b30193f1037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037">SYSCFG_CFGR1_I2C_PB9_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a527d4fff85610f26103ebf330047c5">SYSCFG_CFGR1_I2C_PB9_FMP_Pos</a>)</td></tr>
<tr class="separator:ga988f9843b6c6d9a38ec09b30193f1037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc009692a61536e59a135d5a6b63afc" id="r_gadbc009692a61536e59a135d5a6b63afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc">SYSCFG_CFGR1_I2C_PB9_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037">SYSCFG_CFGR1_I2C_PB9_FMP_Msk</a></td></tr>
<tr class="separator:gadbc009692a61536e59a135d5a6b63afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e370599c91d80625491b2e3ad7669f6" id="r_ga8e370599c91d80625491b2e3ad7669f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e370599c91d80625491b2e3ad7669f6">SYSCFG_CFGR1_I2C1_FMP_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga8e370599c91d80625491b2e3ad7669f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea318d04aaef50492a399bd5a8e3ac4" id="r_gaaea318d04aaef50492a399bd5a8e3ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4">SYSCFG_CFGR1_I2C1_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e370599c91d80625491b2e3ad7669f6">SYSCFG_CFGR1_I2C1_FMP_Pos</a>)</td></tr>
<tr class="separator:gaaea318d04aaef50492a399bd5a8e3ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e28a2c5e89597d5d447b3d206a3fd6" id="r_ga97e28a2c5e89597d5d447b3d206a3fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6">SYSCFG_CFGR1_I2C1_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4">SYSCFG_CFGR1_I2C1_FMP_Msk</a></td></tr>
<tr class="separator:ga97e28a2c5e89597d5d447b3d206a3fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88009c154ecd16c483f8d2a4af002dce" id="r_ga88009c154ecd16c483f8d2a4af002dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88009c154ecd16c483f8d2a4af002dce">SYSCFG_CFGR1_I2C2_FMP_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga88009c154ecd16c483f8d2a4af002dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789d8696c461275e1679e60953dd5cab" id="r_ga789d8696c461275e1679e60953dd5cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga789d8696c461275e1679e60953dd5cab">SYSCFG_CFGR1_I2C2_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88009c154ecd16c483f8d2a4af002dce">SYSCFG_CFGR1_I2C2_FMP_Pos</a>)</td></tr>
<tr class="separator:ga789d8696c461275e1679e60953dd5cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465e2f2a75b970e887cd2c8fb0b11e54" id="r_ga465e2f2a75b970e887cd2c8fb0b11e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e2f2a75b970e887cd2c8fb0b11e54">SYSCFG_CFGR1_I2C2_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga789d8696c461275e1679e60953dd5cab">SYSCFG_CFGR1_I2C2_FMP_Msk</a></td></tr>
<tr class="separator:ga465e2f2a75b970e887cd2c8fb0b11e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff8a32ecb68e0fcd9c99936f36aa5b9" id="r_ga8ff8a32ecb68e0fcd9c99936f36aa5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff8a32ecb68e0fcd9c99936f36aa5b9">SYSCFG_CFGR1_I2C_PA9_FMP_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8ff8a32ecb68e0fcd9c99936f36aa5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bc93382e6ebba8f4a16c1f87e20bb7" id="r_ga11bc93382e6ebba8f4a16c1f87e20bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11bc93382e6ebba8f4a16c1f87e20bb7">SYSCFG_CFGR1_I2C_PA9_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff8a32ecb68e0fcd9c99936f36aa5b9">SYSCFG_CFGR1_I2C_PA9_FMP_Pos</a>)</td></tr>
<tr class="separator:ga11bc93382e6ebba8f4a16c1f87e20bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a89de3f7d1d3c4e38edab2784be3ac" id="r_ga36a89de3f7d1d3c4e38edab2784be3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a89de3f7d1d3c4e38edab2784be3ac">SYSCFG_CFGR1_I2C_PA9_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11bc93382e6ebba8f4a16c1f87e20bb7">SYSCFG_CFGR1_I2C_PA9_FMP_Msk</a></td></tr>
<tr class="separator:ga36a89de3f7d1d3c4e38edab2784be3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc4c01e4ca37f112c3a7b33be023a0f" id="r_ga1dc4c01e4ca37f112c3a7b33be023a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc4c01e4ca37f112c3a7b33be023a0f">SYSCFG_CFGR1_I2C_PA10_FMP_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1dc4c01e4ca37f112c3a7b33be023a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f68933a1926e36161a6540d0a88b0d" id="r_ga16f68933a1926e36161a6540d0a88b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f68933a1926e36161a6540d0a88b0d">SYSCFG_CFGR1_I2C_PA10_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc4c01e4ca37f112c3a7b33be023a0f">SYSCFG_CFGR1_I2C_PA10_FMP_Pos</a>)</td></tr>
<tr class="separator:ga16f68933a1926e36161a6540d0a88b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ef23809f7b83bb7e70f95edf17478f" id="r_gac0ef23809f7b83bb7e70f95edf17478f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ef23809f7b83bb7e70f95edf17478f">SYSCFG_CFGR1_I2C_PA10_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f68933a1926e36161a6540d0a88b0d">SYSCFG_CFGR1_I2C_PA10_FMP_Msk</a></td></tr>
<tr class="separator:gac0ef23809f7b83bb7e70f95edf17478f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360c802b41e1bc7fa89de9319e296d73" id="r_ga360c802b41e1bc7fa89de9319e296d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360c802b41e1bc7fa89de9319e296d73">SYSCFG_CFGR2_CLL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga360c802b41e1bc7fa89de9319e296d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fc0165248de4dad33629111e39a048" id="r_gac1fc0165248de4dad33629111e39a048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048">SYSCFG_CFGR2_CLL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga360c802b41e1bc7fa89de9319e296d73">SYSCFG_CFGR2_CLL_Pos</a>)</td></tr>
<tr class="separator:gac1fc0165248de4dad33629111e39a048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37867c85a6455883bf60424879a281f4" id="r_ga37867c85a6455883bf60424879a281f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37867c85a6455883bf60424879a281f4">SYSCFG_CFGR2_CLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048">SYSCFG_CFGR2_CLL_Msk</a></td></tr>
<tr class="separator:ga37867c85a6455883bf60424879a281f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588495646475add997a5175ea2f87234" id="r_ga588495646475add997a5175ea2f87234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588495646475add997a5175ea2f87234">SYSCFG_CFGR2_SPL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga588495646475add997a5175ea2f87234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c8e9869fb0f6f6fa266974085ac312" id="r_ga51c8e9869fb0f6f6fa266974085ac312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312">SYSCFG_CFGR2_SPL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga588495646475add997a5175ea2f87234">SYSCFG_CFGR2_SPL_Pos</a>)</td></tr>
<tr class="separator:ga51c8e9869fb0f6f6fa266974085ac312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf387c6e12d90c012dd85636c5dc31b" id="r_gacbf387c6e12d90c012dd85636c5dc31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbf387c6e12d90c012dd85636c5dc31b">SYSCFG_CFGR2_SPL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312">SYSCFG_CFGR2_SPL_Msk</a></td></tr>
<tr class="separator:gacbf387c6e12d90c012dd85636c5dc31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa719052c0d5d3f901424ce0809e085ed" id="r_gaa719052c0d5d3f901424ce0809e085ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa719052c0d5d3f901424ce0809e085ed">SYSCFG_CFGR2_ECCL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa719052c0d5d3f901424ce0809e085ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbcc01e11ce7e4606f73ef4ca5fb4c0" id="r_gacbbcc01e11ce7e4606f73ef4ca5fb4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0">SYSCFG_CFGR2_ECCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa719052c0d5d3f901424ce0809e085ed">SYSCFG_CFGR2_ECCL_Pos</a>)</td></tr>
<tr class="separator:gacbbcc01e11ce7e4606f73ef4ca5fb4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75e85c4c032560b4db88cd8fcb3aaf9" id="r_gae75e85c4c032560b4db88cd8fcb3aaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9">SYSCFG_CFGR2_ECCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0">SYSCFG_CFGR2_ECCL_Msk</a></td></tr>
<tr class="separator:gae75e85c4c032560b4db88cd8fcb3aaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d49969c9310a2cede78a3636ef4d8d" id="r_gaa6d49969c9310a2cede78a3636ef4d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d49969c9310a2cede78a3636ef4d8d">SYSCFG_CFGR2_SPF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa6d49969c9310a2cede78a3636ef4d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b73007bdcf65cdd09998fca7d298bc" id="r_ga84b73007bdcf65cdd09998fca7d298bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc">SYSCFG_CFGR2_SPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d49969c9310a2cede78a3636ef4d8d">SYSCFG_CFGR2_SPF_Pos</a>)</td></tr>
<tr class="separator:ga84b73007bdcf65cdd09998fca7d298bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155014fba33b6dc281892ec1ff27e4da" id="r_ga155014fba33b6dc281892ec1ff27e4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da">SYSCFG_CFGR2_SPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc">SYSCFG_CFGR2_SPF_Msk</a></td></tr>
<tr class="separator:ga155014fba33b6dc281892ec1ff27e4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e1419250d7f87bdae8b2a6d91b5e98" id="r_ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da">SYSCFG_CFGR2_SPF</a></td></tr>
<tr class="separator:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e32d9dafb613028eef0eb5470ffb151" id="r_ga4e32d9dafb613028eef0eb5470ffb151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e32d9dafb613028eef0eb5470ffb151">SYSCFG_CFGR2_PA1_CDEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4e32d9dafb613028eef0eb5470ffb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7eb481abb98fd8249367a042bd22dc7" id="r_gac7eb481abb98fd8249367a042bd22dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7eb481abb98fd8249367a042bd22dc7">SYSCFG_CFGR2_PA1_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e32d9dafb613028eef0eb5470ffb151">SYSCFG_CFGR2_PA1_CDEN_Pos</a>)   /* 0x00010000 */</td></tr>
<tr class="separator:gac7eb481abb98fd8249367a042bd22dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d622d3498f8f5018aaa2499705d0138" id="r_ga9d622d3498f8f5018aaa2499705d0138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d622d3498f8f5018aaa2499705d0138">SYSCFG_CFGR2_PA1_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7eb481abb98fd8249367a042bd22dc7">SYSCFG_CFGR2_PA1_CDEN_Msk</a></td></tr>
<tr class="separator:ga9d622d3498f8f5018aaa2499705d0138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30323f14276a92db12efb980fad1e90b" id="r_ga30323f14276a92db12efb980fad1e90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30323f14276a92db12efb980fad1e90b">SYSCFG_CFGR2_PA3_CDEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga30323f14276a92db12efb980fad1e90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad561b9146d33027f0f9c18e16138748b" id="r_gad561b9146d33027f0f9c18e16138748b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad561b9146d33027f0f9c18e16138748b">SYSCFG_CFGR2_PA3_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30323f14276a92db12efb980fad1e90b">SYSCFG_CFGR2_PA3_CDEN_Pos</a>)   /* 0x00020000 */</td></tr>
<tr class="separator:gad561b9146d33027f0f9c18e16138748b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad370ddeaa0b849b5aba7784949bb89a4" id="r_gad370ddeaa0b849b5aba7784949bb89a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad370ddeaa0b849b5aba7784949bb89a4">SYSCFG_CFGR2_PA3_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad561b9146d33027f0f9c18e16138748b">SYSCFG_CFGR2_PA3_CDEN_Msk</a></td></tr>
<tr class="separator:gad370ddeaa0b849b5aba7784949bb89a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad662663fddc27f3f685a988bbeb2c600" id="r_gad662663fddc27f3f685a988bbeb2c600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad662663fddc27f3f685a988bbeb2c600">SYSCFG_CFGR2_PA5_CDEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad662663fddc27f3f685a988bbeb2c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627b12e6d7e2d7409233c049fb36889c" id="r_ga627b12e6d7e2d7409233c049fb36889c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627b12e6d7e2d7409233c049fb36889c">SYSCFG_CFGR2_PA5_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad662663fddc27f3f685a988bbeb2c600">SYSCFG_CFGR2_PA5_CDEN_Pos</a>)   /* 0x00040000 */</td></tr>
<tr class="separator:ga627b12e6d7e2d7409233c049fb36889c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f5413b0b86c27a063c14975ca5c06e" id="r_ga91f5413b0b86c27a063c14975ca5c06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5413b0b86c27a063c14975ca5c06e">SYSCFG_CFGR2_PA5_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627b12e6d7e2d7409233c049fb36889c">SYSCFG_CFGR2_PA5_CDEN_Msk</a></td></tr>
<tr class="separator:ga91f5413b0b86c27a063c14975ca5c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d37e9e08183ea5356af914d410ce9c" id="r_gaf8d37e9e08183ea5356af914d410ce9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d37e9e08183ea5356af914d410ce9c">SYSCFG_CFGR2_PA6_CDEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf8d37e9e08183ea5356af914d410ce9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6a3a69a73412fdc130b9a8d6ac889e" id="r_ga9f6a3a69a73412fdc130b9a8d6ac889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6a3a69a73412fdc130b9a8d6ac889e">SYSCFG_CFGR2_PA6_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d37e9e08183ea5356af914d410ce9c">SYSCFG_CFGR2_PA6_CDEN_Pos</a>)   /* 0x00080000 */</td></tr>
<tr class="separator:ga9f6a3a69a73412fdc130b9a8d6ac889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8be2932e7c27d2e65c12a7d23c3aff3" id="r_gad8be2932e7c27d2e65c12a7d23c3aff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8be2932e7c27d2e65c12a7d23c3aff3">SYSCFG_CFGR2_PA6_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6a3a69a73412fdc130b9a8d6ac889e">SYSCFG_CFGR2_PA6_CDEN_Msk</a></td></tr>
<tr class="separator:gad8be2932e7c27d2e65c12a7d23c3aff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33967096ee1576ae953d3f9c1a1732a9" id="r_ga33967096ee1576ae953d3f9c1a1732a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33967096ee1576ae953d3f9c1a1732a9">SYSCFG_CFGR2_PA13_CDEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga33967096ee1576ae953d3f9c1a1732a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbcdc476f5cb8272224c73635d8fd9f" id="r_gafcbcdc476f5cb8272224c73635d8fd9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcbcdc476f5cb8272224c73635d8fd9f">SYSCFG_CFGR2_PA13_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga33967096ee1576ae953d3f9c1a1732a9">SYSCFG_CFGR2_PA13_CDEN_Pos</a>)  /* 0x00100000 */</td></tr>
<tr class="separator:gafcbcdc476f5cb8272224c73635d8fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d4b86590e05880432bb2266e7f77f2" id="r_ga94d4b86590e05880432bb2266e7f77f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94d4b86590e05880432bb2266e7f77f2">SYSCFG_CFGR2_PA13_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcbcdc476f5cb8272224c73635d8fd9f">SYSCFG_CFGR2_PA13_CDEN_Msk</a></td></tr>
<tr class="separator:ga94d4b86590e05880432bb2266e7f77f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9993af8b994f021a6c773cc9fe6f91bf" id="r_ga9993af8b994f021a6c773cc9fe6f91bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9993af8b994f021a6c773cc9fe6f91bf">SYSCFG_CFGR2_PB0_CDEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9993af8b994f021a6c773cc9fe6f91bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab442dcd6a0ab807b39108d5ccf37ac0a" id="r_gab442dcd6a0ab807b39108d5ccf37ac0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab442dcd6a0ab807b39108d5ccf37ac0a">SYSCFG_CFGR2_PB0_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9993af8b994f021a6c773cc9fe6f91bf">SYSCFG_CFGR2_PB0_CDEN_Pos</a>)   /* 0x00200000 */</td></tr>
<tr class="separator:gab442dcd6a0ab807b39108d5ccf37ac0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120fcd976feb255bc3ea0fa67702ddbf" id="r_ga120fcd976feb255bc3ea0fa67702ddbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga120fcd976feb255bc3ea0fa67702ddbf">SYSCFG_CFGR2_PB0_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab442dcd6a0ab807b39108d5ccf37ac0a">SYSCFG_CFGR2_PB0_CDEN_Msk</a></td></tr>
<tr class="separator:ga120fcd976feb255bc3ea0fa67702ddbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3872ea6a3529a44d88ed020f9a8e5c" id="r_gaec3872ea6a3529a44d88ed020f9a8e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3872ea6a3529a44d88ed020f9a8e5c">SYSCFG_CFGR2_PB1_CDEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaec3872ea6a3529a44d88ed020f9a8e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a836e8ba2dd7b7a9e0728013267ad20" id="r_ga3a836e8ba2dd7b7a9e0728013267ad20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a836e8ba2dd7b7a9e0728013267ad20">SYSCFG_CFGR2_PB1_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec3872ea6a3529a44d88ed020f9a8e5c">SYSCFG_CFGR2_PB1_CDEN_Pos</a>)   /* 0x00400000 */</td></tr>
<tr class="separator:ga3a836e8ba2dd7b7a9e0728013267ad20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6e295d345f1c34f869fc0c14dd667c" id="r_gaed6e295d345f1c34f869fc0c14dd667c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6e295d345f1c34f869fc0c14dd667c">SYSCFG_CFGR2_PB1_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a836e8ba2dd7b7a9e0728013267ad20">SYSCFG_CFGR2_PB1_CDEN_Msk</a></td></tr>
<tr class="separator:gaed6e295d345f1c34f869fc0c14dd667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64239ad13b7626cc3d452ff4b7ffc7da" id="r_ga64239ad13b7626cc3d452ff4b7ffc7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64239ad13b7626cc3d452ff4b7ffc7da">SYSCFG_CFGR2_PB2_CDEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga64239ad13b7626cc3d452ff4b7ffc7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec509e557583ba0388252a9416085a1" id="r_ga6ec509e557583ba0388252a9416085a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec509e557583ba0388252a9416085a1">SYSCFG_CFGR2_PB2_CDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64239ad13b7626cc3d452ff4b7ffc7da">SYSCFG_CFGR2_PB2_CDEN_Pos</a>)   /* 0x00800000 */</td></tr>
<tr class="separator:ga6ec509e557583ba0388252a9416085a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89164687d1920904bf5335d218f77a9b" id="r_ga89164687d1920904bf5335d218f77a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89164687d1920904bf5335d218f77a9b">SYSCFG_CFGR2_PB2_CDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec509e557583ba0388252a9416085a1">SYSCFG_CFGR2_PB2_CDEN_Msk</a></td></tr>
<tr class="separator:ga89164687d1920904bf5335d218f77a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f79914c59921aea7515f1e8d061296" id="r_gaf9f79914c59921aea7515f1e8d061296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f79914c59921aea7515f1e8d061296">SYSCFG_ITLINE0_SR_EWDG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf9f79914c59921aea7515f1e8d061296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72938fa1a37291f53068dfb1cac9fc4" id="r_gac72938fa1a37291f53068dfb1cac9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac72938fa1a37291f53068dfb1cac9fc4">SYSCFG_ITLINE0_SR_EWDG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f79914c59921aea7515f1e8d061296">SYSCFG_ITLINE0_SR_EWDG_Pos</a>)</td></tr>
<tr class="separator:gac72938fa1a37291f53068dfb1cac9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223647ca8a84874004d06190ae5055a0" id="r_ga223647ca8a84874004d06190ae5055a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223647ca8a84874004d06190ae5055a0">SYSCFG_ITLINE0_SR_EWDG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac72938fa1a37291f53068dfb1cac9fc4">SYSCFG_ITLINE0_SR_EWDG_Msk</a></td></tr>
<tr class="separator:ga223647ca8a84874004d06190ae5055a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452d0742d8f7c937992cfd9df0f158" id="r_gac1452d0742d8f7c937992cfd9df0f158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452d0742d8f7c937992cfd9df0f158">SYSCFG_ITLINE2_SR_TAMPER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac1452d0742d8f7c937992cfd9df0f158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd80a0fad892439795a09376894b501" id="r_ga3dd80a0fad892439795a09376894b501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd80a0fad892439795a09376894b501">SYSCFG_ITLINE2_SR_TAMPER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1452d0742d8f7c937992cfd9df0f158">SYSCFG_ITLINE2_SR_TAMPER_Pos</a>)</td></tr>
<tr class="separator:ga3dd80a0fad892439795a09376894b501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0337a756d4fc45703a75a92db6eaa5a8" id="r_ga0337a756d4fc45703a75a92db6eaa5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0337a756d4fc45703a75a92db6eaa5a8">SYSCFG_ITLINE2_SR_TAMPER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd80a0fad892439795a09376894b501">SYSCFG_ITLINE2_SR_TAMPER_Msk</a></td></tr>
<tr class="separator:ga0337a756d4fc45703a75a92db6eaa5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a604be4c7ebbd31f9b7c5451da7359" id="r_gad8a604be4c7ebbd31f9b7c5451da7359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8a604be4c7ebbd31f9b7c5451da7359">SYSCFG_ITLINE2_SR_RTC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad8a604be4c7ebbd31f9b7c5451da7359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9900dd7fede47e0151a3c921e02bf27a" id="r_ga9900dd7fede47e0151a3c921e02bf27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9900dd7fede47e0151a3c921e02bf27a">SYSCFG_ITLINE2_SR_RTC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8a604be4c7ebbd31f9b7c5451da7359">SYSCFG_ITLINE2_SR_RTC_Pos</a>)</td></tr>
<tr class="separator:ga9900dd7fede47e0151a3c921e02bf27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28066b1843d51b8239a29dadda5fcae9" id="r_ga28066b1843d51b8239a29dadda5fcae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28066b1843d51b8239a29dadda5fcae9">SYSCFG_ITLINE2_SR_RTC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9900dd7fede47e0151a3c921e02bf27a">SYSCFG_ITLINE2_SR_RTC_Msk</a></td></tr>
<tr class="separator:ga28066b1843d51b8239a29dadda5fcae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041c08933462e63656cc7734f1205c89" id="r_ga041c08933462e63656cc7734f1205c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga041c08933462e63656cc7734f1205c89">SYSCFG_ITLINE3_SR_FLASH_ECC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga041c08933462e63656cc7734f1205c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798446ebe320d79bdbc5f08651f9b13d" id="r_ga798446ebe320d79bdbc5f08651f9b13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798446ebe320d79bdbc5f08651f9b13d">SYSCFG_ITLINE3_SR_FLASH_ECC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga041c08933462e63656cc7734f1205c89">SYSCFG_ITLINE3_SR_FLASH_ECC_Pos</a>)</td></tr>
<tr class="separator:ga798446ebe320d79bdbc5f08651f9b13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89435ecedc79ef7795c2c9ee3cb8baa" id="r_gad89435ecedc79ef7795c2c9ee3cb8baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad89435ecedc79ef7795c2c9ee3cb8baa">SYSCFG_ITLINE3_SR_FLASH_ECC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga798446ebe320d79bdbc5f08651f9b13d">SYSCFG_ITLINE3_SR_FLASH_ECC_Msk</a></td></tr>
<tr class="separator:gad89435ecedc79ef7795c2c9ee3cb8baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b2962f70ed1e9cfef5e0f758935b6a" id="r_gae3b2962f70ed1e9cfef5e0f758935b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b2962f70ed1e9cfef5e0f758935b6a">SYSCFG_ITLINE3_SR_FLASH_ITF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae3b2962f70ed1e9cfef5e0f758935b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc2db4d60e0766565b87de05ce4b93f" id="r_ga3dc2db4d60e0766565b87de05ce4b93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc2db4d60e0766565b87de05ce4b93f">SYSCFG_ITLINE3_SR_FLASH_ITF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b2962f70ed1e9cfef5e0f758935b6a">SYSCFG_ITLINE3_SR_FLASH_ITF_Pos</a>)</td></tr>
<tr class="separator:ga3dc2db4d60e0766565b87de05ce4b93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330f14c7905da944f8cdf4c10ff60665" id="r_ga330f14c7905da944f8cdf4c10ff60665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga330f14c7905da944f8cdf4c10ff60665">SYSCFG_ITLINE3_SR_FLASH_ITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc2db4d60e0766565b87de05ce4b93f">SYSCFG_ITLINE3_SR_FLASH_ITF_Msk</a></td></tr>
<tr class="separator:ga330f14c7905da944f8cdf4c10ff60665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1396ab3c21a559323145491f71a30d1c" id="r_ga1396ab3c21a559323145491f71a30d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1396ab3c21a559323145491f71a30d1c">SYSCFG_ITLINE4_SR_CLK_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1396ab3c21a559323145491f71a30d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f86c3452be8f130b10416169e7460b" id="r_ga71f86c3452be8f130b10416169e7460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f86c3452be8f130b10416169e7460b">SYSCFG_ITLINE4_SR_CLK_CTRL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1396ab3c21a559323145491f71a30d1c">SYSCFG_ITLINE4_SR_CLK_CTRL_Pos</a>)</td></tr>
<tr class="separator:ga71f86c3452be8f130b10416169e7460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb55e04a5068985ac5c753a73a296238" id="r_gacb55e04a5068985ac5c753a73a296238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb55e04a5068985ac5c753a73a296238">SYSCFG_ITLINE4_SR_CLK_CTRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f86c3452be8f130b10416169e7460b">SYSCFG_ITLINE4_SR_CLK_CTRL_Msk</a></td></tr>
<tr class="separator:gacb55e04a5068985ac5c753a73a296238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1197ae07f28df07b4960fb3714cba248" id="r_ga1197ae07f28df07b4960fb3714cba248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1197ae07f28df07b4960fb3714cba248">SYSCFG_ITLINE5_SR_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1197ae07f28df07b4960fb3714cba248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3ca86b0258cf97a8a070d5ca6ca041" id="r_gaea3ca86b0258cf97a8a070d5ca6ca041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea3ca86b0258cf97a8a070d5ca6ca041">SYSCFG_ITLINE5_SR_EXTI0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1197ae07f28df07b4960fb3714cba248">SYSCFG_ITLINE5_SR_EXTI0_Pos</a>)</td></tr>
<tr class="separator:gaea3ca86b0258cf97a8a070d5ca6ca041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741120faa5773084b5907d2ceabe3d98" id="r_ga741120faa5773084b5907d2ceabe3d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga741120faa5773084b5907d2ceabe3d98">SYSCFG_ITLINE5_SR_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea3ca86b0258cf97a8a070d5ca6ca041">SYSCFG_ITLINE5_SR_EXTI0_Msk</a></td></tr>
<tr class="separator:ga741120faa5773084b5907d2ceabe3d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8a4e44f845495fc6eb1ad2389fbe32" id="r_gadf8a4e44f845495fc6eb1ad2389fbe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8a4e44f845495fc6eb1ad2389fbe32">SYSCFG_ITLINE5_SR_EXTI1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf8a4e44f845495fc6eb1ad2389fbe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cbfb5588a7afe3b53fa067ef39424b7" id="r_ga7cbfb5588a7afe3b53fa067ef39424b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbfb5588a7afe3b53fa067ef39424b7">SYSCFG_ITLINE5_SR_EXTI1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf8a4e44f845495fc6eb1ad2389fbe32">SYSCFG_ITLINE5_SR_EXTI1_Pos</a>)</td></tr>
<tr class="separator:ga7cbfb5588a7afe3b53fa067ef39424b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126917c002628d929d29ee5dbcf2c615" id="r_ga126917c002628d929d29ee5dbcf2c615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126917c002628d929d29ee5dbcf2c615">SYSCFG_ITLINE5_SR_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbfb5588a7afe3b53fa067ef39424b7">SYSCFG_ITLINE5_SR_EXTI1_Msk</a></td></tr>
<tr class="separator:ga126917c002628d929d29ee5dbcf2c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1355081741673fe49e1a8e696488cfd" id="r_gaf1355081741673fe49e1a8e696488cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1355081741673fe49e1a8e696488cfd">SYSCFG_ITLINE6_SR_EXTI2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf1355081741673fe49e1a8e696488cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319d2c8a02ebed8694bc9d981afbc5fa" id="r_ga319d2c8a02ebed8694bc9d981afbc5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319d2c8a02ebed8694bc9d981afbc5fa">SYSCFG_ITLINE6_SR_EXTI2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1355081741673fe49e1a8e696488cfd">SYSCFG_ITLINE6_SR_EXTI2_Pos</a>)</td></tr>
<tr class="separator:ga319d2c8a02ebed8694bc9d981afbc5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818edda0a7662e459ca90685f6c9d761" id="r_ga818edda0a7662e459ca90685f6c9d761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818edda0a7662e459ca90685f6c9d761">SYSCFG_ITLINE6_SR_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga319d2c8a02ebed8694bc9d981afbc5fa">SYSCFG_ITLINE6_SR_EXTI2_Msk</a></td></tr>
<tr class="separator:ga818edda0a7662e459ca90685f6c9d761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef90de489428bcf96a11275ebbeb978" id="r_gaaef90de489428bcf96a11275ebbeb978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef90de489428bcf96a11275ebbeb978">SYSCFG_ITLINE6_SR_EXTI3_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaef90de489428bcf96a11275ebbeb978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee90e3106fac126e501b3589d1a109ad" id="r_gaee90e3106fac126e501b3589d1a109ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee90e3106fac126e501b3589d1a109ad">SYSCFG_ITLINE6_SR_EXTI3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaef90de489428bcf96a11275ebbeb978">SYSCFG_ITLINE6_SR_EXTI3_Pos</a>)</td></tr>
<tr class="separator:gaee90e3106fac126e501b3589d1a109ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835c72678133096c8deee4fd25064b69" id="r_ga835c72678133096c8deee4fd25064b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835c72678133096c8deee4fd25064b69">SYSCFG_ITLINE6_SR_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee90e3106fac126e501b3589d1a109ad">SYSCFG_ITLINE6_SR_EXTI3_Msk</a></td></tr>
<tr class="separator:ga835c72678133096c8deee4fd25064b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2842427d2a4260d1c9019a57c09d615" id="r_gaa2842427d2a4260d1c9019a57c09d615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2842427d2a4260d1c9019a57c09d615">SYSCFG_ITLINE7_SR_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2842427d2a4260d1c9019a57c09d615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300ff452b6963e53aa1d9510dd872211" id="r_ga300ff452b6963e53aa1d9510dd872211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300ff452b6963e53aa1d9510dd872211">SYSCFG_ITLINE7_SR_EXTI4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2842427d2a4260d1c9019a57c09d615">SYSCFG_ITLINE7_SR_EXTI4_Pos</a>)</td></tr>
<tr class="separator:ga300ff452b6963e53aa1d9510dd872211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bab34ab51b9f38f9b67494a2b0dc4a9" id="r_ga3bab34ab51b9f38f9b67494a2b0dc4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bab34ab51b9f38f9b67494a2b0dc4a9">SYSCFG_ITLINE7_SR_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga300ff452b6963e53aa1d9510dd872211">SYSCFG_ITLINE7_SR_EXTI4_Msk</a></td></tr>
<tr class="separator:ga3bab34ab51b9f38f9b67494a2b0dc4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4865131795ae361e0f7f3d6e73a37d66" id="r_ga4865131795ae361e0f7f3d6e73a37d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4865131795ae361e0f7f3d6e73a37d66">SYSCFG_ITLINE7_SR_EXTI5_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4865131795ae361e0f7f3d6e73a37d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6304de67312198963f32b3a7acd4fb89" id="r_ga6304de67312198963f32b3a7acd4fb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6304de67312198963f32b3a7acd4fb89">SYSCFG_ITLINE7_SR_EXTI5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4865131795ae361e0f7f3d6e73a37d66">SYSCFG_ITLINE7_SR_EXTI5_Pos</a>)</td></tr>
<tr class="separator:ga6304de67312198963f32b3a7acd4fb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2c33ca18e282bd1f13c984d11df903" id="r_ga7e2c33ca18e282bd1f13c984d11df903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e2c33ca18e282bd1f13c984d11df903">SYSCFG_ITLINE7_SR_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6304de67312198963f32b3a7acd4fb89">SYSCFG_ITLINE7_SR_EXTI5_Msk</a></td></tr>
<tr class="separator:ga7e2c33ca18e282bd1f13c984d11df903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b" id="r_gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b">SYSCFG_ITLINE7_SR_EXTI6_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a40de32549e967a220f217c22e27e58" id="r_ga4a40de32549e967a220f217c22e27e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a40de32549e967a220f217c22e27e58">SYSCFG_ITLINE7_SR_EXTI6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b">SYSCFG_ITLINE7_SR_EXTI6_Pos</a>)</td></tr>
<tr class="separator:ga4a40de32549e967a220f217c22e27e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1043d8b2f3862af68406e56d19d7e339" id="r_ga1043d8b2f3862af68406e56d19d7e339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1043d8b2f3862af68406e56d19d7e339">SYSCFG_ITLINE7_SR_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a40de32549e967a220f217c22e27e58">SYSCFG_ITLINE7_SR_EXTI6_Msk</a></td></tr>
<tr class="separator:ga1043d8b2f3862af68406e56d19d7e339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba14be4fb77474e15ff3d2d3b37ccb4" id="r_ga9ba14be4fb77474e15ff3d2d3b37ccb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba14be4fb77474e15ff3d2d3b37ccb4">SYSCFG_ITLINE7_SR_EXTI7_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9ba14be4fb77474e15ff3d2d3b37ccb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e24473f96663a03d27a289c57b18de" id="r_ga03e24473f96663a03d27a289c57b18de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e24473f96663a03d27a289c57b18de">SYSCFG_ITLINE7_SR_EXTI7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba14be4fb77474e15ff3d2d3b37ccb4">SYSCFG_ITLINE7_SR_EXTI7_Pos</a>)</td></tr>
<tr class="separator:ga03e24473f96663a03d27a289c57b18de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b1ce1123491573a51ab24a5115c0d3" id="r_gab9b1ce1123491573a51ab24a5115c0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9b1ce1123491573a51ab24a5115c0d3">SYSCFG_ITLINE7_SR_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03e24473f96663a03d27a289c57b18de">SYSCFG_ITLINE7_SR_EXTI7_Msk</a></td></tr>
<tr class="separator:gab9b1ce1123491573a51ab24a5115c0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f13ef4f79befa5c886c92b2a9e01819" id="r_ga9f13ef4f79befa5c886c92b2a9e01819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f13ef4f79befa5c886c92b2a9e01819">SYSCFG_ITLINE7_SR_EXTI8_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9f13ef4f79befa5c886c92b2a9e01819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4813c0dd6683d7902287cd6ab72c477" id="r_gaa4813c0dd6683d7902287cd6ab72c477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4813c0dd6683d7902287cd6ab72c477">SYSCFG_ITLINE7_SR_EXTI8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f13ef4f79befa5c886c92b2a9e01819">SYSCFG_ITLINE7_SR_EXTI8_Pos</a>)</td></tr>
<tr class="separator:gaa4813c0dd6683d7902287cd6ab72c477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f359bf6ff0d2ff7f68238361302eae" id="r_ga71f359bf6ff0d2ff7f68238361302eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f359bf6ff0d2ff7f68238361302eae">SYSCFG_ITLINE7_SR_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4813c0dd6683d7902287cd6ab72c477">SYSCFG_ITLINE7_SR_EXTI8_Msk</a></td></tr>
<tr class="separator:ga71f359bf6ff0d2ff7f68238361302eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ed62153caec0d9a5bd7d4121acefee" id="r_ga04ed62153caec0d9a5bd7d4121acefee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04ed62153caec0d9a5bd7d4121acefee">SYSCFG_ITLINE7_SR_EXTI9_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga04ed62153caec0d9a5bd7d4121acefee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae97448ebd2b0c9511dbc75d607dfc7b" id="r_gaae97448ebd2b0c9511dbc75d607dfc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae97448ebd2b0c9511dbc75d607dfc7b">SYSCFG_ITLINE7_SR_EXTI9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04ed62153caec0d9a5bd7d4121acefee">SYSCFG_ITLINE7_SR_EXTI9_Pos</a>)</td></tr>
<tr class="separator:gaae97448ebd2b0c9511dbc75d607dfc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4cb76d27712a0b1daebb613216e911" id="r_ga7f4cb76d27712a0b1daebb613216e911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4cb76d27712a0b1daebb613216e911">SYSCFG_ITLINE7_SR_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae97448ebd2b0c9511dbc75d607dfc7b">SYSCFG_ITLINE7_SR_EXTI9_Msk</a></td></tr>
<tr class="separator:ga7f4cb76d27712a0b1daebb613216e911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ecdd6a5e078e4bd639cfea660d1141" id="r_gaf0ecdd6a5e078e4bd639cfea660d1141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ecdd6a5e078e4bd639cfea660d1141">SYSCFG_ITLINE7_SR_EXTI10_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf0ecdd6a5e078e4bd639cfea660d1141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8382db0073e6ca2aee4e52ef2999dae" id="r_gab8382db0073e6ca2aee4e52ef2999dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8382db0073e6ca2aee4e52ef2999dae">SYSCFG_ITLINE7_SR_EXTI10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ecdd6a5e078e4bd639cfea660d1141">SYSCFG_ITLINE7_SR_EXTI10_Pos</a>)</td></tr>
<tr class="separator:gab8382db0073e6ca2aee4e52ef2999dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1806d027733dbb7b7568034de57479" id="r_ga4a1806d027733dbb7b7568034de57479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1806d027733dbb7b7568034de57479">SYSCFG_ITLINE7_SR_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8382db0073e6ca2aee4e52ef2999dae">SYSCFG_ITLINE7_SR_EXTI10_Msk</a></td></tr>
<tr class="separator:ga4a1806d027733dbb7b7568034de57479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cedec82468dfdf44604b811b8f46d3c" id="r_ga3cedec82468dfdf44604b811b8f46d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cedec82468dfdf44604b811b8f46d3c">SYSCFG_ITLINE7_SR_EXTI11_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3cedec82468dfdf44604b811b8f46d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab32905ae0e92d9bb5b893919cb690c5" id="r_gaab32905ae0e92d9bb5b893919cb690c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab32905ae0e92d9bb5b893919cb690c5">SYSCFG_ITLINE7_SR_EXTI11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cedec82468dfdf44604b811b8f46d3c">SYSCFG_ITLINE7_SR_EXTI11_Pos</a>)</td></tr>
<tr class="separator:gaab32905ae0e92d9bb5b893919cb690c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93431885ad913507a2e27abb2f2c08f" id="r_gae93431885ad913507a2e27abb2f2c08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93431885ad913507a2e27abb2f2c08f">SYSCFG_ITLINE7_SR_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab32905ae0e92d9bb5b893919cb690c5">SYSCFG_ITLINE7_SR_EXTI11_Msk</a></td></tr>
<tr class="separator:gae93431885ad913507a2e27abb2f2c08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e97e2b8bbc81a4a07e462f15b10c81" id="r_gad3e97e2b8bbc81a4a07e462f15b10c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e97e2b8bbc81a4a07e462f15b10c81">SYSCFG_ITLINE7_SR_EXTI12_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad3e97e2b8bbc81a4a07e462f15b10c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c202b234ae703d15fdf6ee46012578d" id="r_ga9c202b234ae703d15fdf6ee46012578d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c202b234ae703d15fdf6ee46012578d">SYSCFG_ITLINE7_SR_EXTI12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3e97e2b8bbc81a4a07e462f15b10c81">SYSCFG_ITLINE7_SR_EXTI12_Pos</a>)</td></tr>
<tr class="separator:ga9c202b234ae703d15fdf6ee46012578d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796bed258b2c8dc344eaed9bb5b29a7d" id="r_ga796bed258b2c8dc344eaed9bb5b29a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga796bed258b2c8dc344eaed9bb5b29a7d">SYSCFG_ITLINE7_SR_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c202b234ae703d15fdf6ee46012578d">SYSCFG_ITLINE7_SR_EXTI12_Msk</a></td></tr>
<tr class="separator:ga796bed258b2c8dc344eaed9bb5b29a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8bfccb398ad98a07ea41e4d80c44a9" id="r_gabe8bfccb398ad98a07ea41e4d80c44a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe8bfccb398ad98a07ea41e4d80c44a9">SYSCFG_ITLINE7_SR_EXTI13_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabe8bfccb398ad98a07ea41e4d80c44a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5674e35868b5b8920f517d85e376be5d" id="r_ga5674e35868b5b8920f517d85e376be5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5674e35868b5b8920f517d85e376be5d">SYSCFG_ITLINE7_SR_EXTI13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe8bfccb398ad98a07ea41e4d80c44a9">SYSCFG_ITLINE7_SR_EXTI13_Pos</a>)</td></tr>
<tr class="separator:ga5674e35868b5b8920f517d85e376be5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8862768adb5419a9ca7029d3c8c28d" id="r_gacb8862768adb5419a9ca7029d3c8c28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8862768adb5419a9ca7029d3c8c28d">SYSCFG_ITLINE7_SR_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5674e35868b5b8920f517d85e376be5d">SYSCFG_ITLINE7_SR_EXTI13_Msk</a></td></tr>
<tr class="separator:gacb8862768adb5419a9ca7029d3c8c28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6f4064610e9043337741ffc4352a48" id="r_gabb6f4064610e9043337741ffc4352a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb6f4064610e9043337741ffc4352a48">SYSCFG_ITLINE7_SR_EXTI14_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabb6f4064610e9043337741ffc4352a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2eca07e0913a6e739b12ae423058ff" id="r_ga1d2eca07e0913a6e739b12ae423058ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2eca07e0913a6e739b12ae423058ff">SYSCFG_ITLINE7_SR_EXTI14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb6f4064610e9043337741ffc4352a48">SYSCFG_ITLINE7_SR_EXTI14_Pos</a>)</td></tr>
<tr class="separator:ga1d2eca07e0913a6e739b12ae423058ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726ba17f8be1fcc6ce8f02d5a14232e7" id="r_ga726ba17f8be1fcc6ce8f02d5a14232e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga726ba17f8be1fcc6ce8f02d5a14232e7">SYSCFG_ITLINE7_SR_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2eca07e0913a6e739b12ae423058ff">SYSCFG_ITLINE7_SR_EXTI14_Msk</a></td></tr>
<tr class="separator:ga726ba17f8be1fcc6ce8f02d5a14232e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4881581d4df1794ff11c7470b38b38a5" id="r_ga4881581d4df1794ff11c7470b38b38a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4881581d4df1794ff11c7470b38b38a5">SYSCFG_ITLINE7_SR_EXTI15_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4881581d4df1794ff11c7470b38b38a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad3b02c556949072195c2154e2cd45f" id="r_ga1ad3b02c556949072195c2154e2cd45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad3b02c556949072195c2154e2cd45f">SYSCFG_ITLINE7_SR_EXTI15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4881581d4df1794ff11c7470b38b38a5">SYSCFG_ITLINE7_SR_EXTI15_Pos</a>)</td></tr>
<tr class="separator:ga1ad3b02c556949072195c2154e2cd45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f0041357cc7fc4899359dd6f529496" id="r_ga97f0041357cc7fc4899359dd6f529496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f0041357cc7fc4899359dd6f529496">SYSCFG_ITLINE7_SR_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad3b02c556949072195c2154e2cd45f">SYSCFG_ITLINE7_SR_EXTI15_Msk</a></td></tr>
<tr class="separator:ga97f0041357cc7fc4899359dd6f529496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92becf0a949a6ac19877380b90c2006f" id="r_ga92becf0a949a6ac19877380b90c2006f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92becf0a949a6ac19877380b90c2006f">SYSCFG_ITLINE9_SR_DMA1_CH1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga92becf0a949a6ac19877380b90c2006f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac527a60d1a231e1f0eadb1b174693d01" id="r_gac527a60d1a231e1f0eadb1b174693d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac527a60d1a231e1f0eadb1b174693d01">SYSCFG_ITLINE9_SR_DMA1_CH1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92becf0a949a6ac19877380b90c2006f">SYSCFG_ITLINE9_SR_DMA1_CH1_Pos</a>)</td></tr>
<tr class="separator:gac527a60d1a231e1f0eadb1b174693d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9085372238829d2971c78066739d591c" id="r_ga9085372238829d2971c78066739d591c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9085372238829d2971c78066739d591c">SYSCFG_ITLINE9_SR_DMA1_CH1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac527a60d1a231e1f0eadb1b174693d01">SYSCFG_ITLINE9_SR_DMA1_CH1_Msk</a></td></tr>
<tr class="separator:ga9085372238829d2971c78066739d591c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4563907f79847f24737f73ce7618cee0" id="r_ga4563907f79847f24737f73ce7618cee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4563907f79847f24737f73ce7618cee0">SYSCFG_ITLINE10_SR_DMA1_CH2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4563907f79847f24737f73ce7618cee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2207703fcbc39308dabab4bcaee5220" id="r_gae2207703fcbc39308dabab4bcaee5220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2207703fcbc39308dabab4bcaee5220">SYSCFG_ITLINE10_SR_DMA1_CH2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4563907f79847f24737f73ce7618cee0">SYSCFG_ITLINE10_SR_DMA1_CH2_Pos</a>)</td></tr>
<tr class="separator:gae2207703fcbc39308dabab4bcaee5220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dffe393973568471ced0832a8d0cc9" id="r_gac0dffe393973568471ced0832a8d0cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0dffe393973568471ced0832a8d0cc9">SYSCFG_ITLINE10_SR_DMA1_CH2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2207703fcbc39308dabab4bcaee5220">SYSCFG_ITLINE10_SR_DMA1_CH2_Msk</a></td></tr>
<tr class="separator:gac0dffe393973568471ced0832a8d0cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2157d4ed7e5d5826fda4ee4107f732" id="r_ga7f2157d4ed7e5d5826fda4ee4107f732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2157d4ed7e5d5826fda4ee4107f732">SYSCFG_ITLINE10_SR_DMA1_CH3_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7f2157d4ed7e5d5826fda4ee4107f732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e606cea8f58ddb1e5ee7009658a0ec5" id="r_ga6e606cea8f58ddb1e5ee7009658a0ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e606cea8f58ddb1e5ee7009658a0ec5">SYSCFG_ITLINE10_SR_DMA1_CH3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2157d4ed7e5d5826fda4ee4107f732">SYSCFG_ITLINE10_SR_DMA1_CH3_Pos</a>)</td></tr>
<tr class="separator:ga6e606cea8f58ddb1e5ee7009658a0ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2953ba8c131e3e72e9a95bd9790fc5" id="r_ga7d2953ba8c131e3e72e9a95bd9790fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2953ba8c131e3e72e9a95bd9790fc5">SYSCFG_ITLINE10_SR_DMA1_CH3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e606cea8f58ddb1e5ee7009658a0ec5">SYSCFG_ITLINE10_SR_DMA1_CH3_Msk</a></td></tr>
<tr class="separator:ga7d2953ba8c131e3e72e9a95bd9790fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eac1ad6a6d3fd0a93079f3c24ffda1b" id="r_ga0eac1ad6a6d3fd0a93079f3c24ffda1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eac1ad6a6d3fd0a93079f3c24ffda1b">SYSCFG_ITLINE11_SR_DMAMUX1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0eac1ad6a6d3fd0a93079f3c24ffda1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3842facb0ce00757849754250b8efff9" id="r_ga3842facb0ce00757849754250b8efff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3842facb0ce00757849754250b8efff9">SYSCFG_ITLINE11_SR_DMAMUX1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eac1ad6a6d3fd0a93079f3c24ffda1b">SYSCFG_ITLINE11_SR_DMAMUX1_Pos</a>)</td></tr>
<tr class="separator:ga3842facb0ce00757849754250b8efff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05845da6f8b217eeb74b435eb6b798b7" id="r_ga05845da6f8b217eeb74b435eb6b798b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05845da6f8b217eeb74b435eb6b798b7">SYSCFG_ITLINE11_SR_DMAMUX1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3842facb0ce00757849754250b8efff9">SYSCFG_ITLINE11_SR_DMAMUX1_Msk</a></td></tr>
<tr class="separator:ga05845da6f8b217eeb74b435eb6b798b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966ff113e45d9ad98e90417b3b1de874" id="r_ga966ff113e45d9ad98e90417b3b1de874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966ff113e45d9ad98e90417b3b1de874">SYSCFG_ITLINE11_SR_DMA1_CH4_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga966ff113e45d9ad98e90417b3b1de874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e5a2b4184449a40af909e630ab34a" id="r_ga150e5a2b4184449a40af909e630ab34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e5a2b4184449a40af909e630ab34a">SYSCFG_ITLINE11_SR_DMA1_CH4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga966ff113e45d9ad98e90417b3b1de874">SYSCFG_ITLINE11_SR_DMA1_CH4_Pos</a>)</td></tr>
<tr class="separator:ga150e5a2b4184449a40af909e630ab34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d57fa71b228f255df4a9b8a64bdea8" id="r_ga77d57fa71b228f255df4a9b8a64bdea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d57fa71b228f255df4a9b8a64bdea8">SYSCFG_ITLINE11_SR_DMA1_CH4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga150e5a2b4184449a40af909e630ab34a">SYSCFG_ITLINE11_SR_DMA1_CH4_Msk</a></td></tr>
<tr class="separator:ga77d57fa71b228f255df4a9b8a64bdea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f27e6d392d14c7d9aa15307fe0b6633" id="r_ga6f27e6d392d14c7d9aa15307fe0b6633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f27e6d392d14c7d9aa15307fe0b6633">SYSCFG_ITLINE11_SR_DMA1_CH5_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6f27e6d392d14c7d9aa15307fe0b6633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07a119d1f49570ed0f801cb62e09bc6" id="r_gac07a119d1f49570ed0f801cb62e09bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07a119d1f49570ed0f801cb62e09bc6">SYSCFG_ITLINE11_SR_DMA1_CH5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f27e6d392d14c7d9aa15307fe0b6633">SYSCFG_ITLINE11_SR_DMA1_CH5_Pos</a>)</td></tr>
<tr class="separator:gac07a119d1f49570ed0f801cb62e09bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec2b0d202418ed25ca8718c8db9b097" id="r_ga0ec2b0d202418ed25ca8718c8db9b097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec2b0d202418ed25ca8718c8db9b097">SYSCFG_ITLINE11_SR_DMA1_CH5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac07a119d1f49570ed0f801cb62e09bc6">SYSCFG_ITLINE11_SR_DMA1_CH5_Msk</a></td></tr>
<tr class="separator:ga0ec2b0d202418ed25ca8718c8db9b097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d67e6e672b09ec5a9b46243e0aceab" id="r_gad1d67e6e672b09ec5a9b46243e0aceab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1d67e6e672b09ec5a9b46243e0aceab">SYSCFG_ITLINE12_SR_ADC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1d67e6e672b09ec5a9b46243e0aceab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70edfee41a768fdacbbbbd04268d69c1" id="r_ga70edfee41a768fdacbbbbd04268d69c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70edfee41a768fdacbbbbd04268d69c1">SYSCFG_ITLINE12_SR_ADC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1d67e6e672b09ec5a9b46243e0aceab">SYSCFG_ITLINE12_SR_ADC_Pos</a>)</td></tr>
<tr class="separator:ga70edfee41a768fdacbbbbd04268d69c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85532ebb0901b3dec2ab54d09f756c7d" id="r_ga85532ebb0901b3dec2ab54d09f756c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85532ebb0901b3dec2ab54d09f756c7d">SYSCFG_ITLINE12_SR_ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70edfee41a768fdacbbbbd04268d69c1">SYSCFG_ITLINE12_SR_ADC_Msk</a></td></tr>
<tr class="separator:ga85532ebb0901b3dec2ab54d09f756c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216464a384a30029adef06b13292f57e" id="r_ga216464a384a30029adef06b13292f57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga216464a384a30029adef06b13292f57e">SYSCFG_ITLINE13_SR_TIM1_CCU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga216464a384a30029adef06b13292f57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0002cfbb462f4544478f933d14c0d8af" id="r_ga0002cfbb462f4544478f933d14c0d8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0002cfbb462f4544478f933d14c0d8af">SYSCFG_ITLINE13_SR_TIM1_CCU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga216464a384a30029adef06b13292f57e">SYSCFG_ITLINE13_SR_TIM1_CCU_Pos</a>)</td></tr>
<tr class="separator:ga0002cfbb462f4544478f933d14c0d8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d826ca1e3928f27b9c6bb127f5f5ea9" id="r_ga9d826ca1e3928f27b9c6bb127f5f5ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d826ca1e3928f27b9c6bb127f5f5ea9">SYSCFG_ITLINE13_SR_TIM1_CCU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0002cfbb462f4544478f933d14c0d8af">SYSCFG_ITLINE13_SR_TIM1_CCU_Msk</a></td></tr>
<tr class="separator:ga9d826ca1e3928f27b9c6bb127f5f5ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ce5554dd672ea1371e76440d00d640" id="r_gab8ce5554dd672ea1371e76440d00d640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ce5554dd672ea1371e76440d00d640">SYSCFG_ITLINE13_SR_TIM1_TRG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab8ce5554dd672ea1371e76440d00d640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ec853a448135e0aace30110f34dde2" id="r_ga98ec853a448135e0aace30110f34dde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98ec853a448135e0aace30110f34dde2">SYSCFG_ITLINE13_SR_TIM1_TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8ce5554dd672ea1371e76440d00d640">SYSCFG_ITLINE13_SR_TIM1_TRG_Pos</a>)</td></tr>
<tr class="separator:ga98ec853a448135e0aace30110f34dde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266ce23fdd3f44d8b7e8ebaba640fd4a" id="r_ga266ce23fdd3f44d8b7e8ebaba640fd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga266ce23fdd3f44d8b7e8ebaba640fd4a">SYSCFG_ITLINE13_SR_TIM1_TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98ec853a448135e0aace30110f34dde2">SYSCFG_ITLINE13_SR_TIM1_TRG_Msk</a></td></tr>
<tr class="separator:ga266ce23fdd3f44d8b7e8ebaba640fd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3ccdb747f8b515bcb8ab7d37b24910" id="r_ga1d3ccdb747f8b515bcb8ab7d37b24910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3ccdb747f8b515bcb8ab7d37b24910">SYSCFG_ITLINE13_SR_TIM1_UPD_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1d3ccdb747f8b515bcb8ab7d37b24910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ae35242868d08408034bf48ff6541f" id="r_gab7ae35242868d08408034bf48ff6541f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ae35242868d08408034bf48ff6541f">SYSCFG_ITLINE13_SR_TIM1_UPD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3ccdb747f8b515bcb8ab7d37b24910">SYSCFG_ITLINE13_SR_TIM1_UPD_Pos</a>)</td></tr>
<tr class="separator:gab7ae35242868d08408034bf48ff6541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6aa553c29fd6e0dac1aede3dfea6f4" id="r_ga2f6aa553c29fd6e0dac1aede3dfea6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6aa553c29fd6e0dac1aede3dfea6f4">SYSCFG_ITLINE13_SR_TIM1_UPD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7ae35242868d08408034bf48ff6541f">SYSCFG_ITLINE13_SR_TIM1_UPD_Msk</a></td></tr>
<tr class="separator:ga2f6aa553c29fd6e0dac1aede3dfea6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab28b8d5703b271ca9eecd75d4c4b08" id="r_gafab28b8d5703b271ca9eecd75d4c4b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab28b8d5703b271ca9eecd75d4c4b08">SYSCFG_ITLINE13_SR_TIM1_BRK_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafab28b8d5703b271ca9eecd75d4c4b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0347556a9f0a0a41277ff0aa08750f3" id="r_gaf0347556a9f0a0a41277ff0aa08750f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0347556a9f0a0a41277ff0aa08750f3">SYSCFG_ITLINE13_SR_TIM1_BRK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafab28b8d5703b271ca9eecd75d4c4b08">SYSCFG_ITLINE13_SR_TIM1_BRK_Pos</a>)</td></tr>
<tr class="separator:gaf0347556a9f0a0a41277ff0aa08750f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace238071b9632a9b822bcfdc82e8463e" id="r_gace238071b9632a9b822bcfdc82e8463e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace238071b9632a9b822bcfdc82e8463e">SYSCFG_ITLINE13_SR_TIM1_BRK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0347556a9f0a0a41277ff0aa08750f3">SYSCFG_ITLINE13_SR_TIM1_BRK_Msk</a></td></tr>
<tr class="separator:gace238071b9632a9b822bcfdc82e8463e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511e309876f90adb2d76a150debf2cc0" id="r_ga511e309876f90adb2d76a150debf2cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511e309876f90adb2d76a150debf2cc0">SYSCFG_ITLINE14_SR_TIM1_CC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga511e309876f90adb2d76a150debf2cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325e339104d5a9a745bd4b35ba6b6926" id="r_ga325e339104d5a9a745bd4b35ba6b6926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga325e339104d5a9a745bd4b35ba6b6926">SYSCFG_ITLINE14_SR_TIM1_CC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga511e309876f90adb2d76a150debf2cc0">SYSCFG_ITLINE14_SR_TIM1_CC_Pos</a>)</td></tr>
<tr class="separator:ga325e339104d5a9a745bd4b35ba6b6926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5eb8f269036a43dbd6964511524a62a" id="r_gad5eb8f269036a43dbd6964511524a62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eb8f269036a43dbd6964511524a62a">SYSCFG_ITLINE14_SR_TIM1_CC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325e339104d5a9a745bd4b35ba6b6926">SYSCFG_ITLINE14_SR_TIM1_CC_Msk</a></td></tr>
<tr class="separator:gad5eb8f269036a43dbd6964511524a62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ae17d3a281c5a0f1fd4bdc139e174b" id="r_ga68ae17d3a281c5a0f1fd4bdc139e174b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ae17d3a281c5a0f1fd4bdc139e174b">SYSCFG_ITLINE16_SR_TIM3_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68ae17d3a281c5a0f1fd4bdc139e174b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782a910528d9c041cc5dd3facc794b28" id="r_ga782a910528d9c041cc5dd3facc794b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782a910528d9c041cc5dd3facc794b28">SYSCFG_ITLINE16_SR_TIM3_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68ae17d3a281c5a0f1fd4bdc139e174b">SYSCFG_ITLINE16_SR_TIM3_GLB_Pos</a>)</td></tr>
<tr class="separator:ga782a910528d9c041cc5dd3facc794b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7534fecc4a4c921321398a1049143f21" id="r_ga7534fecc4a4c921321398a1049143f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7534fecc4a4c921321398a1049143f21">SYSCFG_ITLINE16_SR_TIM3_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga782a910528d9c041cc5dd3facc794b28">SYSCFG_ITLINE16_SR_TIM3_GLB_Msk</a></td></tr>
<tr class="separator:ga7534fecc4a4c921321398a1049143f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeddf873990b50e1c17c2dab5fb1316e" id="r_gafeddf873990b50e1c17c2dab5fb1316e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeddf873990b50e1c17c2dab5fb1316e">SYSCFG_ITLINE19_SR_TIM14_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeddf873990b50e1c17c2dab5fb1316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14d446baaff6deadd685b9296dae663" id="r_gae14d446baaff6deadd685b9296dae663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14d446baaff6deadd685b9296dae663">SYSCFG_ITLINE19_SR_TIM14_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeddf873990b50e1c17c2dab5fb1316e">SYSCFG_ITLINE19_SR_TIM14_GLB_Pos</a>)</td></tr>
<tr class="separator:gae14d446baaff6deadd685b9296dae663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c22c12fcfcd060b88fd00d5e07ce80" id="r_ga05c22c12fcfcd060b88fd00d5e07ce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05c22c12fcfcd060b88fd00d5e07ce80">SYSCFG_ITLINE19_SR_TIM14_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae14d446baaff6deadd685b9296dae663">SYSCFG_ITLINE19_SR_TIM14_GLB_Msk</a></td></tr>
<tr class="separator:ga05c22c12fcfcd060b88fd00d5e07ce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1d2e0b7e00c70a0b85be20c176f393" id="r_ga1b1d2e0b7e00c70a0b85be20c176f393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b1d2e0b7e00c70a0b85be20c176f393">SYSCFG_ITLINE21_SR_TIM16_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1b1d2e0b7e00c70a0b85be20c176f393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad968dc69f78deadf3214b105dafad3b1" id="r_gad968dc69f78deadf3214b105dafad3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad968dc69f78deadf3214b105dafad3b1">SYSCFG_ITLINE21_SR_TIM16_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b1d2e0b7e00c70a0b85be20c176f393">SYSCFG_ITLINE21_SR_TIM16_GLB_Pos</a>)</td></tr>
<tr class="separator:gad968dc69f78deadf3214b105dafad3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10211329fcc785b31236c23e73d7934" id="r_gab10211329fcc785b31236c23e73d7934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10211329fcc785b31236c23e73d7934">SYSCFG_ITLINE21_SR_TIM16_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad968dc69f78deadf3214b105dafad3b1">SYSCFG_ITLINE21_SR_TIM16_GLB_Msk</a></td></tr>
<tr class="separator:gab10211329fcc785b31236c23e73d7934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94ff3771b5df387a1782c394bddd6bf" id="r_gad94ff3771b5df387a1782c394bddd6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad94ff3771b5df387a1782c394bddd6bf">SYSCFG_ITLINE22_SR_TIM17_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad94ff3771b5df387a1782c394bddd6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d52bb710b7e4f8c3d3354d39916240" id="r_ga97d52bb710b7e4f8c3d3354d39916240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d52bb710b7e4f8c3d3354d39916240">SYSCFG_ITLINE22_SR_TIM17_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad94ff3771b5df387a1782c394bddd6bf">SYSCFG_ITLINE22_SR_TIM17_GLB_Pos</a>)</td></tr>
<tr class="separator:ga97d52bb710b7e4f8c3d3354d39916240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83c07f6948e9a5349c7ca5c614be6a" id="r_ga5e83c07f6948e9a5349c7ca5c614be6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83c07f6948e9a5349c7ca5c614be6a">SYSCFG_ITLINE22_SR_TIM17_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97d52bb710b7e4f8c3d3354d39916240">SYSCFG_ITLINE22_SR_TIM17_GLB_Msk</a></td></tr>
<tr class="separator:ga5e83c07f6948e9a5349c7ca5c614be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821be5cff8fe91523099eb1d13ed4b7" id="r_ga9821be5cff8fe91523099eb1d13ed4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9821be5cff8fe91523099eb1d13ed4b7">SYSCFG_ITLINE23_SR_I2C1_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9821be5cff8fe91523099eb1d13ed4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85fe7295ef9d4b742cb79e8f4044219" id="r_gab85fe7295ef9d4b742cb79e8f4044219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab85fe7295ef9d4b742cb79e8f4044219">SYSCFG_ITLINE23_SR_I2C1_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9821be5cff8fe91523099eb1d13ed4b7">SYSCFG_ITLINE23_SR_I2C1_GLB_Pos</a>)</td></tr>
<tr class="separator:gab85fe7295ef9d4b742cb79e8f4044219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaeff4b6c8faabc32ea45159ddef6368" id="r_gacaeff4b6c8faabc32ea45159ddef6368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaeff4b6c8faabc32ea45159ddef6368">SYSCFG_ITLINE23_SR_I2C1_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab85fe7295ef9d4b742cb79e8f4044219">SYSCFG_ITLINE23_SR_I2C1_GLB_Msk</a></td></tr>
<tr class="separator:gacaeff4b6c8faabc32ea45159ddef6368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cc6b266ee936673f6076ec7a6539dc" id="r_ga97cc6b266ee936673f6076ec7a6539dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97cc6b266ee936673f6076ec7a6539dc">SYSCFG_ITLINE24_SR_I2C2_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga97cc6b266ee936673f6076ec7a6539dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95848d4e216d298a37df86bde184d6b0" id="r_ga95848d4e216d298a37df86bde184d6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95848d4e216d298a37df86bde184d6b0">SYSCFG_ITLINE24_SR_I2C2_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97cc6b266ee936673f6076ec7a6539dc">SYSCFG_ITLINE24_SR_I2C2_GLB_Pos</a>)</td></tr>
<tr class="separator:ga95848d4e216d298a37df86bde184d6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593b370eb8fd5418349c55f5df9f63df" id="r_ga593b370eb8fd5418349c55f5df9f63df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593b370eb8fd5418349c55f5df9f63df">SYSCFG_ITLINE24_SR_I2C2_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95848d4e216d298a37df86bde184d6b0">SYSCFG_ITLINE24_SR_I2C2_GLB_Msk</a></td></tr>
<tr class="separator:ga593b370eb8fd5418349c55f5df9f63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7095022f3f6511f4a6364146d6af428c" id="r_ga7095022f3f6511f4a6364146d6af428c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7095022f3f6511f4a6364146d6af428c">SYSCFG_ITLINE25_SR_SPI1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7095022f3f6511f4a6364146d6af428c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679316e851a78ee5177e02d3e3118f2c" id="r_ga679316e851a78ee5177e02d3e3118f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679316e851a78ee5177e02d3e3118f2c">SYSCFG_ITLINE25_SR_SPI1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7095022f3f6511f4a6364146d6af428c">SYSCFG_ITLINE25_SR_SPI1_Pos</a>)</td></tr>
<tr class="separator:ga679316e851a78ee5177e02d3e3118f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4c89fed1557294a22728428752a295" id="r_ga1f4c89fed1557294a22728428752a295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f4c89fed1557294a22728428752a295">SYSCFG_ITLINE25_SR_SPI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga679316e851a78ee5177e02d3e3118f2c">SYSCFG_ITLINE25_SR_SPI1_Msk</a></td></tr>
<tr class="separator:ga1f4c89fed1557294a22728428752a295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037556e26cb904a484a69a79b350ad63" id="r_ga037556e26cb904a484a69a79b350ad63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037556e26cb904a484a69a79b350ad63">SYSCFG_ITLINE26_SR_SPI2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga037556e26cb904a484a69a79b350ad63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cd066629bab4fa413273ce045a677f" id="r_gac7cd066629bab4fa413273ce045a677f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7cd066629bab4fa413273ce045a677f">SYSCFG_ITLINE26_SR_SPI2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga037556e26cb904a484a69a79b350ad63">SYSCFG_ITLINE26_SR_SPI2_Pos</a>)</td></tr>
<tr class="separator:gac7cd066629bab4fa413273ce045a677f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e2ae78b58e2f78285416663156cb93" id="r_gaa3e2ae78b58e2f78285416663156cb93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e2ae78b58e2f78285416663156cb93">SYSCFG_ITLINE26_SR_SPI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7cd066629bab4fa413273ce045a677f">SYSCFG_ITLINE26_SR_SPI2_Msk</a></td></tr>
<tr class="separator:gaa3e2ae78b58e2f78285416663156cb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f09837c20ae40ae14e5d8db21c6c35a" id="r_ga7f09837c20ae40ae14e5d8db21c6c35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f09837c20ae40ae14e5d8db21c6c35a">SYSCFG_ITLINE27_SR_USART1_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f09837c20ae40ae14e5d8db21c6c35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3492bc24c188db39bb05812733a1f6cc" id="r_ga3492bc24c188db39bb05812733a1f6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3492bc24c188db39bb05812733a1f6cc">SYSCFG_ITLINE27_SR_USART1_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f09837c20ae40ae14e5d8db21c6c35a">SYSCFG_ITLINE27_SR_USART1_GLB_Pos</a>)</td></tr>
<tr class="separator:ga3492bc24c188db39bb05812733a1f6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78edd382629b8d278327a9ff9f5cfeae" id="r_ga78edd382629b8d278327a9ff9f5cfeae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78edd382629b8d278327a9ff9f5cfeae">SYSCFG_ITLINE27_SR_USART1_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3492bc24c188db39bb05812733a1f6cc">SYSCFG_ITLINE27_SR_USART1_GLB_Msk</a></td></tr>
<tr class="separator:ga78edd382629b8d278327a9ff9f5cfeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e11ae37ec9ecd7efc3a9f47c3ce75d" id="r_gaa7e11ae37ec9ecd7efc3a9f47c3ce75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7e11ae37ec9ecd7efc3a9f47c3ce75d">SYSCFG_ITLINE28_SR_USART2_GLB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7e11ae37ec9ecd7efc3a9f47c3ce75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee60159da5b008e3f58d90e4697ffbd" id="r_gacee60159da5b008e3f58d90e4697ffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee60159da5b008e3f58d90e4697ffbd">SYSCFG_ITLINE28_SR_USART2_GLB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7e11ae37ec9ecd7efc3a9f47c3ce75d">SYSCFG_ITLINE28_SR_USART2_GLB_Pos</a>)</td></tr>
<tr class="separator:gacee60159da5b008e3f58d90e4697ffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfd80da7db6145a4437fa148452a5a8" id="r_gadcfd80da7db6145a4437fa148452a5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfd80da7db6145a4437fa148452a5a8">SYSCFG_ITLINE28_SR_USART2_GLB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee60159da5b008e3f58d90e4697ffbd">SYSCFG_ITLINE28_SR_USART2_GLB_Msk</a></td></tr>
<tr class="separator:gadcfd80da7db6145a4437fa148452a5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584" id="r_ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5" id="r_gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a" id="r_ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d" id="r_ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982" id="r_gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c" id="r_gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239" id="r_gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18" id="r_ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b" id="r_ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e" id="r_ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a" id="r_ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29" id="r_ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48" id="r_ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa" id="r_gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa" id="r_gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a" id="r_gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee" id="r_gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1" id="r_ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2" id="r_ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9" id="r_gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29" id="r_ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8" id="r_ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd" id="r_ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856" id="r_gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd" id="r_ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72" id="r_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f" id="r_ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe" id="r_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf464343e7584974eb24dd05fadeb3edc" id="r_gaf464343e7584974eb24dd05fadeb3edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf464343e7584974eb24dd05fadeb3edc">TIM_CR1_UIFREMAP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf464343e7584974eb24dd05fadeb3edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09b833467a8a80aea28716d5807c5d7" id="r_gaa09b833467a8a80aea28716d5807c5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7">TIM_CR1_UIFREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf464343e7584974eb24dd05fadeb3edc">TIM_CR1_UIFREMAP_Pos</a>)</td></tr>
<tr class="separator:gaa09b833467a8a80aea28716d5807c5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c8b29f2a8d1426cf31270643d811c7" id="r_gaf0c8b29f2a8d1426cf31270643d811c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7">TIM_CR1_UIFREMAP_Msk</a></td></tr>
<tr class="separator:gaf0c8b29f2a8d1426cf31270643d811c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a631cdfa58f91c731b709e27ee6d0d" id="r_ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf78eb52ea83a81ed28e4815860df9" id="r_ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>)</td></tr>
<tr class="separator:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e" id="r_gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944661589a5e77ab328c5df5569d967a" id="r_ga944661589a5e77ab328c5df5569d967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga944661589a5e77ab328c5df5569d967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9908b05b59b90ba3e42124e7ad4347" id="r_gaac9908b05b59b90ba3e42124e7ad4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>)</td></tr>
<tr class="separator:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5" id="r_gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5" id="r_ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b" id="r_ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e" id="r_gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91" id="r_ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4" id="r_ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45" id="r_gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6" id="r_gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3" id="r_ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a" id="r_gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54" id="r_ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed" id="r_ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c" id="r_gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3877d7270c1ddf25da016cc40ed21" id="r_gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a08d73020c32fdaa4cc403f234792b1" id="r_ga2a08d73020c32fdaa4cc403f234792b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>)</td></tr>
<tr class="separator:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358" id="r_ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820e5a3fe5cf4265bc144c8bd697d839" id="r_ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146f505a2802837aa5799069416206bc" id="r_ga146f505a2802837aa5799069416206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>)</td></tr>
<tr class="separator:ga146f505a2802837aa5799069416206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69" id="r_gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e01ac6a03a0903067f24c11540e2f0" id="r_gae7e01ac6a03a0903067f24c11540e2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2bd7f9b2666aa8205981e1c7ddb446" id="r_gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>)</td></tr>
<tr class="separator:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa" id="r_ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d70395acf83574da7c53ca126bdd4d" id="r_ga60d70395acf83574da7c53ca126bdd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga60d70395acf83574da7c53ca126bdd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831140b7e39cda6b158041797be1ed37" id="r_ga831140b7e39cda6b158041797be1ed37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>)</td></tr>
<tr class="separator:ga831140b7e39cda6b158041797be1ed37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4" id="r_ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56da9ea6f82692b87573a45abab7447" id="r_gaf56da9ea6f82692b87573a45abab7447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf56da9ea6f82692b87573a45abab7447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5376e0d45eef0125cf133db5a7189a" id="r_ga4d5376e0d45eef0125cf133db5a7189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>)</td></tr>
<tr class="separator:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565" id="r_gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0849600336151b9eb3a0b405913bdd96" id="r_ga0849600336151b9eb3a0b405913bdd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0849600336151b9eb3a0b405913bdd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25a6a16e1d0e6e3ae26eac52d8e08" id="r_gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>)</td></tr>
<tr class="separator:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae" id="r_ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab672f9b97f3346360d6d740328a780f7" id="r_gab672f9b97f3346360d6d740328a780f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab672f9b97f3346360d6d740328a780f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644bc052bc6251ddf877b79a2ef6f48" id="r_ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>)</td></tr>
<tr class="separator:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e" id="r_gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556f8a9d183deacc7abfe7233e6f55df" id="r_ga556f8a9d183deacc7abfe7233e6f55df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556f8a9d183deacc7abfe7233e6f55df">TIM_CR2_OIS5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga556f8a9d183deacc7abfe7233e6f55df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3b0a193707e2d7ba1421a526a531e2" id="r_ga2f3b0a193707e2d7ba1421a526a531e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">TIM_CR2_OIS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga556f8a9d183deacc7abfe7233e6f55df">TIM_CR2_OIS5_Pos</a>)</td></tr>
<tr class="separator:ga2f3b0a193707e2d7ba1421a526a531e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c885772c50b24cbef001463b4d6d618" id="r_ga8c885772c50b24cbef001463b4d6d618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">TIM_CR2_OIS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">TIM_CR2_OIS5_Msk</a></td></tr>
<tr class="separator:ga8c885772c50b24cbef001463b4d6d618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306dee1554fc8797ff3ce61ccbfd8b2f" id="r_ga306dee1554fc8797ff3ce61ccbfd8b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306dee1554fc8797ff3ce61ccbfd8b2f">TIM_CR2_OIS6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga306dee1554fc8797ff3ce61ccbfd8b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b38c4fd500502e9489ef59908d5633" id="r_ga47b38c4fd500502e9489ef59908d5633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633">TIM_CR2_OIS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306dee1554fc8797ff3ce61ccbfd8b2f">TIM_CR2_OIS6_Pos</a>)</td></tr>
<tr class="separator:ga47b38c4fd500502e9489ef59908d5633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf1e1eb07347f77426b72990438c934" id="r_gaaaf1e1eb07347f77426b72990438c934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">TIM_CR2_OIS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633">TIM_CR2_OIS6_Msk</a></td></tr>
<tr class="separator:gaaaf1e1eb07347f77426b72990438c934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4e2d35d6e1cb12cb78e7abfc276d14" id="r_gaad4e2d35d6e1cb12cb78e7abfc276d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaad4e2d35d6e1cb12cb78e7abfc276d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f56183c230729b98063b3f3876bad47" id="r_ga1f56183c230729b98063b3f3876bad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47">TIM_CR2_MMS2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>)</td></tr>
<tr class="separator:ga1f56183c230729b98063b3f3876bad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae199132077792fb8efa01b87edd1c033" id="r_gae199132077792fb8efa01b87edd1c033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47">TIM_CR2_MMS2_Msk</a></td></tr>
<tr class="separator:gae199132077792fb8efa01b87edd1c033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07efe60d8d7305b78085233ddaecb990" id="r_ga07efe60d8d7305b78085233ddaecb990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>)</td></tr>
<tr class="separator:ga07efe60d8d7305b78085233ddaecb990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0248e35956d0d22ac66dcd67aab317c5" id="r_ga0248e35956d0d22ac66dcd67aab317c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>)</td></tr>
<tr class="separator:ga0248e35956d0d22ac66dcd67aab317c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49670c71a446e5201994716b08b1527" id="r_gaa49670c71a446e5201994716b08b1527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>)</td></tr>
<tr class="separator:gaa49670c71a446e5201994716b08b1527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3503937610adbf78153c1fcfa4bcd6ea" id="r_ga3503937610adbf78153c1fcfa4bcd6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">TIM_CR2_MMS2_Pos</a>)</td></tr>
<tr class="separator:ga3503937610adbf78153c1fcfa4bcd6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb" id="r_ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace" id="r_ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x10007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea" id="r_gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2" id="r_ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x00001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e" id="r_gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x00002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed" id="r_ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x00004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf87a33432788ed16b0582056d03bc29" id="r_gadf87a33432788ed16b0582056d03bc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29">TIM_SMCR_SMS_3</a>&#160;&#160;&#160;(0x10000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:gadf87a33432788ed16b0582056d03bc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea721a2c84d19eb7ccb3a75b4262f5e7" id="r_gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">TIM_SMCR_OCCS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5453c5f4636105b0f1a6820dd57105" id="r_gabf5453c5f4636105b0f1a6820dd57105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">TIM_SMCR_OCCS_Pos</a>)</td></tr>
<tr class="separator:gabf5453c5f4636105b0f1a6820dd57105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9" id="r_ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a></td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b" id="r_gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1" id="r_ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x30007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc" id="r_ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96" id="r_ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x00001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d" id="r_gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x00002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8" id="r_gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x00004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abf2e23327e612d1363e664bf1e1221" id="r_ga6abf2e23327e612d1363e664bf1e1221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6abf2e23327e612d1363e664bf1e1221">TIM_SMCR_TS_3</a>&#160;&#160;&#160;(0x10000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga6abf2e23327e612d1363e664bf1e1221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf33c88c2d65cf2bcf20dbf80f4ea60" id="r_gaccf33c88c2d65cf2bcf20dbf80f4ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf33c88c2d65cf2bcf20dbf80f4ea60">TIM_SMCR_TS_4</a>&#160;&#160;&#160;(0x20000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gaccf33c88c2d65cf2bcf20dbf80f4ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187" id="r_ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2" id="r_gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c" id="r_ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd" id="r_gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12" id="r_ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668" id="r_gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62" id="r_ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c" id="r_ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2" id="r_gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14" id="r_ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b" id="r_gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4" id="r_gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386" id="r_ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8" id="r_ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b" id="r_gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0" id="r_gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d" id="r_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651" id="r_ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439" id="r_gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3" id="r_ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322" id="r_ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6" id="r_ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662" id="r_gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b" id="r_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364" id="r_ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7" id="r_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678" id="r_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90" id="r_gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e" id="r_ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15" id="r_ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d" id="r_gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779" id="r_ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e" id="r_ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98" id="r_gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf" id="r_ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b" id="r_ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87983f6cb8450b975286079c19ff29" id="r_ga2f87983f6cb8450b975286079c19ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2f87983f6cb8450b975286079c19ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9af339214666b3251fff9598277b1f" id="r_gabe9af339214666b3251fff9598277b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>)</td></tr>
<tr class="separator:gabe9af339214666b3251fff9598277b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe" id="r_gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6" id="r_gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a" id="r_gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a" id="r_gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f1acf20b177e729494b03d389fc879" id="r_ga68f1acf20b177e729494b03d389fc879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga68f1acf20b177e729494b03d389fc879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad054244795a6fcd3bc1ff35e4c651982" id="r_gad054244795a6fcd3bc1ff35e4c651982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>)</td></tr>
<tr class="separator:gad054244795a6fcd3bc1ff35e4c651982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a" id="r_ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3" id="r_ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09" id="r_ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811" id="r_gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4" id="r_ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22" id="r_ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd" id="r_gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420" id="r_ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d" id="r_ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e" id="r_ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373" id="r_ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6" id="r_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4" id="r_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39" id="r_ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba" id="r_gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614" id="r_gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed" id="r_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed00410aeabe33fef5feebbaec1a0a6" id="r_ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>)</td></tr>
<tr class="separator:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc" id="r_ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557" id="r_ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020" id="r_gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d" id="r_ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19" id="r_ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2" id="r_ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6" id="r_gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c" id="r_ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5" id="r_ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9" id="r_ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae" id="r_gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902" id="r_gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8" id="r_ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a" id="r_gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54" id="r_ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2" id="r_gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9" id="r_ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442" id="r_ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac" id="r_gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44f0ec2b4134ef80ce28d7a878772af" id="r_gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1c1f93eee747aaa7fdc3a5aeb5337" id="r_ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>)</td></tr>
<tr class="separator:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a" id="r_ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563" id="r_gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a" id="r_ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e" id="r_ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bc5fc1383047eb82dd66cb44a52ff3" id="r_ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778093c3983d94f88d6da49de96c9826" id="r_ga778093c3983d94f88d6da49de96c9826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>)</td></tr>
<tr class="separator:ga778093c3983d94f88d6da49de96c9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097" id="r_ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f9773dcf1820ffbf5223529b607c7b" id="r_ga38f9773dcf1820ffbf5223529b607c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f9773dcf1820ffbf5223529b607c7b">TIM_SR_B2IF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga38f9773dcf1820ffbf5223529b607c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64da46f96903b3c765a23c742523ceb" id="r_gad64da46f96903b3c765a23c742523ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb">TIM_SR_B2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f9773dcf1820ffbf5223529b607c7b">TIM_SR_B2IF_Pos</a>)</td></tr>
<tr class="separator:gad64da46f96903b3c765a23c742523ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0c136d9338baf71a64ff650b385645" id="r_gaef0c136d9338baf71a64ff650b385645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb">TIM_SR_B2IF_Msk</a></td></tr>
<tr class="separator:gaef0c136d9338baf71a64ff650b385645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6" id="r_ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f" id="r_gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c" id="r_ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3" id="r_ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4" id="r_ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050" id="r_ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb" id="r_ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d" id="r_ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358" id="r_gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996" id="r_gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5" id="r_ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740" id="r_ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7c1fa324513963663efc33746d2824" id="r_ga2c7c1fa324513963663efc33746d2824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7c1fa324513963663efc33746d2824">TIM_SR_SBIF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2c7c1fa324513963663efc33746d2824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ac27a9dc42c76846ae62f4c9e10ac2" id="r_gac0ac27a9dc42c76846ae62f4c9e10ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2">TIM_SR_SBIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7c1fa324513963663efc33746d2824">TIM_SR_SBIF_Pos</a>)</td></tr>
<tr class="separator:gac0ac27a9dc42c76846ae62f4c9e10ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c84655ac31844ff644f796ef638e06" id="r_gae6c84655ac31844ff644f796ef638e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2">TIM_SR_SBIF_Msk</a></td></tr>
<tr class="separator:gae6c84655ac31844ff644f796ef638e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8534da998a3c083d65ffb2faae4e99fe" id="r_ga8534da998a3c083d65ffb2faae4e99fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8534da998a3c083d65ffb2faae4e99fe">TIM_SR_CC5IF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga8534da998a3c083d65ffb2faae4e99fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03cd6a0a4254e5b25bcd29ef3261f65" id="r_gae03cd6a0a4254e5b25bcd29ef3261f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">TIM_SR_CC5IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8534da998a3c083d65ffb2faae4e99fe">TIM_SR_CC5IF_Pos</a>)</td></tr>
<tr class="separator:gae03cd6a0a4254e5b25bcd29ef3261f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2167773377ba03c863cc49342c67789f" id="r_ga2167773377ba03c863cc49342c67789f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">TIM_SR_CC5IF_Msk</a></td></tr>
<tr class="separator:ga2167773377ba03c863cc49342c67789f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384924af9f6b51bc3009bfd1b1f698e0" id="r_ga384924af9f6b51bc3009bfd1b1f698e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384924af9f6b51bc3009bfd1b1f698e0">TIM_SR_CC6IF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga384924af9f6b51bc3009bfd1b1f698e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3081500be344dacdcb4dfc6e4f7c3a1" id="r_gad3081500be344dacdcb4dfc6e4f7c3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">TIM_SR_CC6IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga384924af9f6b51bc3009bfd1b1f698e0">TIM_SR_CC6IF_Pos</a>)</td></tr>
<tr class="separator:gad3081500be344dacdcb4dfc6e4f7c3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16e2f81b0c4fe28e323f3302c2240db" id="r_gad16e2f81b0c4fe28e323f3302c2240db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">TIM_SR_CC6IF_Msk</a></td></tr>
<tr class="separator:gad16e2f81b0c4fe28e323f3302c2240db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593" id="r_ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462" id="r_ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91" id="r_ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211" id="r_gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3" id="r_gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a" id="r_ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea" id="r_ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67" id="r_gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055" id="r_ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145" id="r_ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672" id="r_gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07" id="r_ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26" id="r_ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e" id="r_ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305" id="r_ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235c6ad9b108e6640f0c3fb7b3b9e278" id="r_ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04646da2ee78ff6e2d4c483c8050d20" id="r_gab04646da2ee78ff6e2d4c483c8050d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>)</td></tr>
<tr class="separator:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b" id="r_gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2" id="r_gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5" id="r_gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585" id="r_ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068531a673c44015bef074e6c926ce77" id="r_ga068531a673c44015bef074e6c926ce77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga068531a673c44015bef074e6c926ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbac05839c59f31bd13664890685941" id="r_ga3cbac05839c59f31bd13664890685941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>)</td></tr>
<tr class="separator:ga3cbac05839c59f31bd13664890685941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18" id="r_ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd90bade3c3486602bcad1cfc58d5ed" id="r_ga8bd90bade3c3486602bcad1cfc58d5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd90bade3c3486602bcad1cfc58d5ed">TIM_EGR_B2G_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8bd90bade3c3486602bcad1cfc58d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab679f7e61fd5fed9512b4f0bdd1a81a3" id="r_gab679f7e61fd5fed9512b4f0bdd1a81a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">TIM_EGR_B2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd90bade3c3486602bcad1cfc58d5ed">TIM_EGR_B2G_Pos</a>)</td></tr>
<tr class="separator:gab679f7e61fd5fed9512b4f0bdd1a81a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a7335ccbf7565d45b3efd51c213af2" id="r_ga42a7335ccbf7565d45b3efd51c213af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">TIM_EGR_B2G_Msk</a></td></tr>
<tr class="separator:ga42a7335ccbf7565d45b3efd51c213af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469" id="r_ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80" id="r_gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb" id="r_ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d" id="r_ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe" id="r_ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1" id="r_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626" id="r_gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e" id="r_gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7" id="r_gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02" id="r_gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb" id="r_ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d" id="r_gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1" id="r_ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b" id="r_ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f" id="r_ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5" id="r_ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b" id="r_gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93dfe7865726bc84363684b9fa01c93" id="r_gac93dfe7865726bc84363684b9fa01c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:gac93dfe7865726bc84363684b9fa01c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2" id="r_ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045" id="r_ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba" id="r_ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e" id="r_ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3" id="r_ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf" id="r_gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874" id="r_ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45" id="r_ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511" id="r_gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569" id="r_ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c" id="r_ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7" id="r_ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395" id="r_ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370" id="r_gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1" id="r_gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb" id="r_ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f" id="r_ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c" id="r_gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4" id="r_gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e" id="r_gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afde805ac7d80768b0e8a94133cc108" id="r_ga4afde805ac7d80768b0e8a94133cc108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108">TIM_CCMR1_OC2M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:ga4afde805ac7d80768b0e8a94133cc108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd" id="r_ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5" id="r_ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5" id="r_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a" id="r_ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2" id="r_ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72" id="r_gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d" id="r_ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add" id="r_gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0" id="r_ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13" id="r_gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912" id="r_gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6" id="r_ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84" id="r_ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b" id="r_gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42" id="r_ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3" id="r_ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e" id="r_gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d" id="r_ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223" id="r_ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841" id="r_gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964" id="r_gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887" id="r_ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb" id="r_ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f" id="r_ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd" id="r_ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107" id="r_ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8" id="r_gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b" id="r_gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392" id="r_gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260" id="r_ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0" id="r_ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc" id="r_ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8" id="r_ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226" id="r_gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba" id="r_gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf" id="r_ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9" id="r_ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24" id="r_ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91" id="r_gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06" id="r_ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a" id="r_ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f" id="r_ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8" id="r_ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5" id="r_ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa715c5b88b33870f6f8763f6df5dab4e" id="r_gaa715c5b88b33870f6f8763f6df5dab4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e">TIM_CCMR2_OC3M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:gaa715c5b88b33870f6f8763f6df5dab4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6" id="r_ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942" id="r_ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a" id="r_ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6" id="r_ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b" id="r_ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048" id="r_ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499" id="r_gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893" id="r_ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09" id="r_ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880" id="r_ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57" id="r_ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca" id="r_gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4" id="r_ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa" id="r_ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400" id="r_ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f" id="r_ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b" id="r_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5" id="r_gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af" id="r_gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab" id="r_ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00088921276b0185b802397e30e45f6" id="r_gae00088921276b0185b802397e30e45f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6">TIM_CCMR2_OC4M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gae00088921276b0185b802397e30e45f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b" id="r_ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc" id="r_ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3" id="r_ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2" id="r_gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2" id="r_gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6" id="r_gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c" id="r_ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d" id="r_gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62" id="r_gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c" id="r_gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd" id="r_gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061" id="r_ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849" id="r_ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9" id="r_ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b" id="r_ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f" id="r_ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4" id="r_ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0" id="r_ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4" id="r_ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66" id="r_gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2" id="r_gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c" id="r_gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e" id="r_gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c" id="r_ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85" id="r_gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c" id="r_ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09" id="r_ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32822f2cd21a18c96f7e29c0b49c9521" id="r_ga32822f2cd21a18c96f7e29c0b49c9521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32822f2cd21a18c96f7e29c0b49c9521">TIM_CCMR3_OC5FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga32822f2cd21a18c96f7e29c0b49c9521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41440b5b66b657da3b56d964d5c98e6b" id="r_ga41440b5b66b657da3b56d964d5c98e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b">TIM_CCMR3_OC5FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32822f2cd21a18c96f7e29c0b49c9521">TIM_CCMR3_OC5FE_Pos</a>)</td></tr>
<tr class="separator:ga41440b5b66b657da3b56d964d5c98e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bfc494938e6bc6cecf58fe5200956a" id="r_gab1bfc494938e6bc6cecf58fe5200956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">TIM_CCMR3_OC5FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b">TIM_CCMR3_OC5FE_Msk</a></td></tr>
<tr class="separator:gab1bfc494938e6bc6cecf58fe5200956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8797e16e9a271f511855e2d78cf32e2" id="r_gab8797e16e9a271f511855e2d78cf32e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8797e16e9a271f511855e2d78cf32e2">TIM_CCMR3_OC5PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab8797e16e9a271f511855e2d78cf32e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9d1be96a903e2317f0fc926e74f2e0" id="r_gadc9d1be96a903e2317f0fc926e74f2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">TIM_CCMR3_OC5PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8797e16e9a271f511855e2d78cf32e2">TIM_CCMR3_OC5PE_Pos</a>)</td></tr>
<tr class="separator:gadc9d1be96a903e2317f0fc926e74f2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efaf0e7c00e772ba4662978f4793666" id="r_ga2efaf0e7c00e772ba4662978f4793666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">TIM_CCMR3_OC5PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">TIM_CCMR3_OC5PE_Msk</a></td></tr>
<tr class="separator:ga2efaf0e7c00e772ba4662978f4793666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc55654cfbb3416e4207046c90c2a718" id="r_gadc55654cfbb3416e4207046c90c2a718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadc55654cfbb3416e4207046c90c2a718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1114d6b40d2a93c67e6d6e8b3544aeac" id="r_ga1114d6b40d2a93c67e6d6e8b3544aeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">TIM_CCMR3_OC5M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>)</td></tr>
<tr class="separator:ga1114d6b40d2a93c67e6d6e8b3544aeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9288ac5e548cd27131a8178dbb439148" id="r_ga9288ac5e548cd27131a8178dbb439148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">TIM_CCMR3_OC5M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">TIM_CCMR3_OC5M_Msk</a></td></tr>
<tr class="separator:ga9288ac5e548cd27131a8178dbb439148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fd07a7ae92aa6a6b2566d91cbe32fb" id="r_ga97fd07a7ae92aa6a6b2566d91cbe32fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb">TIM_CCMR3_OC5M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>)</td></tr>
<tr class="separator:ga97fd07a7ae92aa6a6b2566d91cbe32fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba30d9baa5e308b080bc7c0bc20b388" id="r_gafba30d9baa5e308b080bc7c0bc20b388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388">TIM_CCMR3_OC5M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>)</td></tr>
<tr class="separator:gafba30d9baa5e308b080bc7c0bc20b388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc049a5a0b8a82af4416e64229e5a478" id="r_gadc049a5a0b8a82af4416e64229e5a478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478">TIM_CCMR3_OC5M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>)</td></tr>
<tr class="separator:gadc049a5a0b8a82af4416e64229e5a478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78cb1c998cc7cf37399aa471e338ab0" id="r_gaf78cb1c998cc7cf37399aa471e338ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0">TIM_CCMR3_OC5M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">TIM_CCMR3_OC5M_Pos</a>)</td></tr>
<tr class="separator:gaf78cb1c998cc7cf37399aa471e338ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33a60e86a6796eafd5562dec9814263" id="r_gac33a60e86a6796eafd5562dec9814263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33a60e86a6796eafd5562dec9814263">TIM_CCMR3_OC5CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac33a60e86a6796eafd5562dec9814263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a806bf0c14b4a19f160feb99409e41a" id="r_ga0a806bf0c14b4a19f160feb99409e41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a">TIM_CCMR3_OC5CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac33a60e86a6796eafd5562dec9814263">TIM_CCMR3_OC5CE_Pos</a>)</td></tr>
<tr class="separator:ga0a806bf0c14b4a19f160feb99409e41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9317192d013659f6d1708faeeda26922" id="r_ga9317192d013659f6d1708faeeda26922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">TIM_CCMR3_OC5CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a">TIM_CCMR3_OC5CE_Msk</a></td></tr>
<tr class="separator:ga9317192d013659f6d1708faeeda26922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278195e7652134e746fbaddc08b82ff9" id="r_ga278195e7652134e746fbaddc08b82ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga278195e7652134e746fbaddc08b82ff9">TIM_CCMR3_OC6FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga278195e7652134e746fbaddc08b82ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ba362e1f4bb4f6e1cc441d2c66c8de" id="r_ga04ba362e1f4bb4f6e1cc441d2c66c8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">TIM_CCMR3_OC6FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga278195e7652134e746fbaddc08b82ff9">TIM_CCMR3_OC6FE_Pos</a>)</td></tr>
<tr class="separator:ga04ba362e1f4bb4f6e1cc441d2c66c8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edb08af3da878d46153477508fbbbf8" id="r_ga0edb08af3da878d46153477508fbbbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">TIM_CCMR3_OC6FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">TIM_CCMR3_OC6FE_Msk</a></td></tr>
<tr class="separator:ga0edb08af3da878d46153477508fbbbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad2b24b8d25496f8a06717b73a73c29" id="r_gadad2b24b8d25496f8a06717b73a73c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad2b24b8d25496f8a06717b73a73c29">TIM_CCMR3_OC6PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gadad2b24b8d25496f8a06717b73a73c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1634df85bbd21e3be7b5d09164d961" id="r_ga3b1634df85bbd21e3be7b5d09164d961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961">TIM_CCMR3_OC6PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadad2b24b8d25496f8a06717b73a73c29">TIM_CCMR3_OC6PE_Pos</a>)</td></tr>
<tr class="separator:ga3b1634df85bbd21e3be7b5d09164d961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421f1263c2900e4c952424d5cb062476" id="r_ga421f1263c2900e4c952424d5cb062476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">TIM_CCMR3_OC6PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961">TIM_CCMR3_OC6PE_Msk</a></td></tr>
<tr class="separator:ga421f1263c2900e4c952424d5cb062476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466e3ed64b59a46aef001bb7915e1366" id="r_ga466e3ed64b59a46aef001bb7915e1366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga466e3ed64b59a46aef001bb7915e1366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf8ce57a967a976fa5a23029743d3cf" id="r_ga7cf8ce57a967a976fa5a23029743d3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">TIM_CCMR3_OC6M_Msk</a>&#160;&#160;&#160;(0x1007UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>)</td></tr>
<tr class="separator:ga7cf8ce57a967a976fa5a23029743d3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41403a6becee1f75d12757fb922559cb" id="r_ga41403a6becee1f75d12757fb922559cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">TIM_CCMR3_OC6M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">TIM_CCMR3_OC6M_Msk</a></td></tr>
<tr class="separator:ga41403a6becee1f75d12757fb922559cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec0b0b21d7f999ac1296bff0d065ca" id="r_ga5bec0b0b21d7f999ac1296bff0d065ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca">TIM_CCMR3_OC6M_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>)</td></tr>
<tr class="separator:ga5bec0b0b21d7f999ac1296bff0d065ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918d4cefba958f09580585eb55e0c253" id="r_ga918d4cefba958f09580585eb55e0c253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253">TIM_CCMR3_OC6M_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>)</td></tr>
<tr class="separator:ga918d4cefba958f09580585eb55e0c253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa4f85b1118969ec7f596ed986cb56" id="r_ga7faa4f85b1118969ec7f596ed986cb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56">TIM_CCMR3_OC6M_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>)</td></tr>
<tr class="separator:ga7faa4f85b1118969ec7f596ed986cb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0202c101a1709dbf736a349995e7d1" id="r_gaff0202c101a1709dbf736a349995e7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1">TIM_CCMR3_OC6M_3</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">TIM_CCMR3_OC6M_Pos</a>)</td></tr>
<tr class="separator:gaff0202c101a1709dbf736a349995e7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0998bdd67b7778deb48cc0d063ba574d" id="r_ga0998bdd67b7778deb48cc0d063ba574d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0998bdd67b7778deb48cc0d063ba574d">TIM_CCMR3_OC6CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0998bdd67b7778deb48cc0d063ba574d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43e090b350a0cf1c09071d94970f5f9" id="r_gab43e090b350a0cf1c09071d94970f5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9">TIM_CCMR3_OC6CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0998bdd67b7778deb48cc0d063ba574d">TIM_CCMR3_OC6CE_Pos</a>)</td></tr>
<tr class="separator:gab43e090b350a0cf1c09071d94970f5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d91bdb4d4c027143628767929f996b9" id="r_ga5d91bdb4d4c027143628767929f996b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">TIM_CCMR3_OC6CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9">TIM_CCMR3_OC6CE_Msk</a></td></tr>
<tr class="separator:ga5d91bdb4d4c027143628767929f996b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1" id="r_ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c" id="r_ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937" id="r_ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb" id="r_ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f" id="r_ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291" id="r_ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27744605da2a44ce88bcd692a6dd639" id="r_gac27744605da2a44ce88bcd692a6dd639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac27744605da2a44ce88bcd692a6dd639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f84300589fc23c7ad7c688b77adffd6" id="r_ga6f84300589fc23c7ad7c688b77adffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>)</td></tr>
<tr class="separator:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e" id="r_ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3" id="r_ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700" id="r_ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36" id="r_ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84" id="r_ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215" id="r_ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c" id="r_ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f" id="r_gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1" id="r_ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912" id="r_ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a035ed74e6d62a0fcf54bd0b31f785a" id="r_ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395e49f88082d5e2144801c98047e03b" id="r_ga395e49f88082d5e2144801c98047e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>)</td></tr>
<tr class="separator:ga395e49f88082d5e2144801c98047e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156" id="r_ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab" id="r_ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70" id="r_ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f" id="r_ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899" id="r_gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08" id="r_ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f" id="r_ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb" id="r_gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6" id="r_ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5" id="r_ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4ec9ec3d3f6b778c7750f4861de8dc" id="r_ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cbf30b58b4fa02ddc7c1bab93420b3" id="r_ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>)</td></tr>
<tr class="separator:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa" id="r_gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a" id="r_gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f" id="r_ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521" id="r_ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3" id="r_ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05" id="r_gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621" id="r_ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8" id="r_ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7" id="r_ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1" id="r_ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4" id="r_ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga451b690ca839a363b6b911bcacafffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e" id="r_ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>)</td></tr>
<tr class="separator:ga7e263b29e870a454c029f4a825f4f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260" id="r_ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb96234a35d5c12b13cc5b84a95145fc" id="r_gadb96234a35d5c12b13cc5b84a95145fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb96234a35d5c12b13cc5b84a95145fc">TIM_CCER_CC5E_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadb96234a35d5c12b13cc5b84a95145fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aabdb39bf8e7840ea4aa0a6a342650e" id="r_ga1aabdb39bf8e7840ea4aa0a6a342650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">TIM_CCER_CC5E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb96234a35d5c12b13cc5b84a95145fc">TIM_CCER_CC5E_Pos</a>)</td></tr>
<tr class="separator:ga1aabdb39bf8e7840ea4aa0a6a342650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ee3a244dfa78f27f9e248f142defd0" id="r_gae0ee3a244dfa78f27f9e248f142defd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">TIM_CCER_CC5E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">TIM_CCER_CC5E_Msk</a></td></tr>
<tr class="separator:gae0ee3a244dfa78f27f9e248f142defd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136a467d3f0e5bb516adaee089516802" id="r_ga136a467d3f0e5bb516adaee089516802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136a467d3f0e5bb516adaee089516802">TIM_CCER_CC5P_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga136a467d3f0e5bb516adaee089516802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb78c4138706b523ac3a879782702c7" id="r_ga1fb78c4138706b523ac3a879782702c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7">TIM_CCER_CC5P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga136a467d3f0e5bb516adaee089516802">TIM_CCER_CC5P_Pos</a>)</td></tr>
<tr class="separator:ga1fb78c4138706b523ac3a879782702c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfe53a9c0e07852a83ec2dd09cbb016" id="r_ga8cfe53a9c0e07852a83ec2dd09cbb016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">TIM_CCER_CC5P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7">TIM_CCER_CC5P_Msk</a></td></tr>
<tr class="separator:ga8cfe53a9c0e07852a83ec2dd09cbb016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d24bc5620b196c6255c2209a29164a5" id="r_ga8d24bc5620b196c6255c2209a29164a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d24bc5620b196c6255c2209a29164a5">TIM_CCER_CC6E_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga8d24bc5620b196c6255c2209a29164a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef4ea79463170df9a037e2582631e03" id="r_ga9ef4ea79463170df9a037e2582631e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03">TIM_CCER_CC6E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d24bc5620b196c6255c2209a29164a5">TIM_CCER_CC6E_Pos</a>)</td></tr>
<tr class="separator:ga9ef4ea79463170df9a037e2582631e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325a9db5038e4031b332099f9a0c990d" id="r_ga325a9db5038e4031b332099f9a0c990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">TIM_CCER_CC6E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03">TIM_CCER_CC6E_Msk</a></td></tr>
<tr class="separator:ga325a9db5038e4031b332099f9a0c990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4e03148897b4f8d664b77cb11f3a66" id="r_ga6e4e03148897b4f8d664b77cb11f3a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4e03148897b4f8d664b77cb11f3a66">TIM_CCER_CC6P_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6e4e03148897b4f8d664b77cb11f3a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ce2c07d9587bf60ca858a9d14b555c" id="r_ga50ce2c07d9587bf60ca858a9d14b555c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">TIM_CCER_CC6P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4e03148897b4f8d664b77cb11f3a66">TIM_CCER_CC6P_Pos</a>)</td></tr>
<tr class="separator:ga50ce2c07d9587bf60ca858a9d14b555c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cc5355d63f2bcf28a31921e2a165e7" id="r_ga80cc5355d63f2bcf28a31921e2a165e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">TIM_CCER_CC6P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">TIM_CCER_CC6P_Msk</a></td></tr>
<tr class="separator:ga80cc5355d63f2bcf28a31921e2a165e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2" id="r_gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0" id="r_gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc" id="r_ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0736a57db06ead26456234444a8a74ba" id="r_ga0736a57db06ead26456234444a8a74ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0736a57db06ead26456234444a8a74ba">TIM_CNT_UIFCPY_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga0736a57db06ead26456234444a8a74ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31400d488e545a45eba6e90e0958c069" id="r_ga31400d488e545a45eba6e90e0958c069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069">TIM_CNT_UIFCPY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0736a57db06ead26456234444a8a74ba">TIM_CNT_UIFCPY_Pos</a>)</td></tr>
<tr class="separator:ga31400d488e545a45eba6e90e0958c069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9060f1ca4c5df1ab6e70af699ac71a16" id="r_ga9060f1ca4c5df1ab6e70af699ac71a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069">TIM_CNT_UIFCPY_Msk</a></td></tr>
<tr class="separator:ga9060f1ca4c5df1ab6e70af699ac71a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4" id="r_gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df" id="r_gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35" id="r_gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b" id="r_ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3" id="r_ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9" id="r_gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab062a3ee5ed93cef0fd1de937719fe5c" id="r_gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e8380ec8ac6138f401fa53833978fc" id="r_ga06e8380ec8ac6138f401fa53833978fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>)</td></tr>
<tr class="separator:ga06e8380ec8ac6138f401fa53833978fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7" id="r_gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6" id="r_ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb" id="r_ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0" id="r_gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf" id="r_ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1" id="r_gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba" id="r_ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697" id="r_ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024" id="r_ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1" id="r_ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa" id="r_ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f" id="r_ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca" id="r_ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913b286e9b9adc82f44b5792aed666cb" id="r_ga913b286e9b9adc82f44b5792aed666cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913b286e9b9adc82f44b5792aed666cb">TIM_CCR5_CCR5_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga913b286e9b9adc82f44b5792aed666cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f5145f8b7d32afc9558b07c0dc5e4a" id="r_gaf0f5145f8b7d32afc9558b07c0dc5e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">TIM_CCR5_CCR5_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga913b286e9b9adc82f44b5792aed666cb">TIM_CCR5_CCR5_Pos</a>)</td></tr>
<tr class="separator:gaf0f5145f8b7d32afc9558b07c0dc5e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a4e24f3276f4c908874940657dc7e7" id="r_ga57a4e24f3276f4c908874940657dc7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">TIM_CCR5_CCR5_Msk</a></td></tr>
<tr class="separator:ga57a4e24f3276f4c908874940657dc7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5c3fcf05bbe2b2c3d92af39f0e2615" id="r_gabf5c3fcf05bbe2b2c3d92af39f0e2615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf5c3fcf05bbe2b2c3d92af39f0e2615">TIM_CCR5_GC5C1_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gabf5c3fcf05bbe2b2c3d92af39f0e2615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7707fe708a5d704159008c77655f7b" id="r_ga5e7707fe708a5d704159008c77655f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b">TIM_CCR5_GC5C1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf5c3fcf05bbe2b2c3d92af39f0e2615">TIM_CCR5_GC5C1_Pos</a>)</td></tr>
<tr class="separator:ga5e7707fe708a5d704159008c77655f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce130a8f74c02de0f6e2f8cb0f16b6e" id="r_gadce130a8f74c02de0f6e2f8cb0f16b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b">TIM_CCR5_GC5C1_Msk</a></td></tr>
<tr class="separator:gadce130a8f74c02de0f6e2f8cb0f16b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dccb0aa764e1d8a39876ab07e09a74d" id="r_ga2dccb0aa764e1d8a39876ab07e09a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dccb0aa764e1d8a39876ab07e09a74d">TIM_CCR5_GC5C2_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga2dccb0aa764e1d8a39876ab07e09a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b6fd57d6e5600ce69a758e54ffdb98" id="r_ga22b6fd57d6e5600ce69a758e54ffdb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">TIM_CCR5_GC5C2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dccb0aa764e1d8a39876ab07e09a74d">TIM_CCR5_GC5C2_Pos</a>)</td></tr>
<tr class="separator:ga22b6fd57d6e5600ce69a758e54ffdb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b51c31aab6f353303cffb10593a027" id="r_ga66b51c31aab6f353303cffb10593a027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">TIM_CCR5_GC5C2_Msk</a></td></tr>
<tr class="separator:ga66b51c31aab6f353303cffb10593a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d34a39b754ea3f0ffb75030a0b66d8" id="r_gad9d34a39b754ea3f0ffb75030a0b66d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d34a39b754ea3f0ffb75030a0b66d8">TIM_CCR5_GC5C3_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gad9d34a39b754ea3f0ffb75030a0b66d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea9e79e0528eefb3b45918774246531" id="r_ga6ea9e79e0528eefb3b45918774246531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531">TIM_CCR5_GC5C3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9d34a39b754ea3f0ffb75030a0b66d8">TIM_CCR5_GC5C3_Pos</a>)</td></tr>
<tr class="separator:ga6ea9e79e0528eefb3b45918774246531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf84ef0edc60a2bb1d724fd28ae522e" id="r_gaaaf84ef0edc60a2bb1d724fd28ae522e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531">TIM_CCR5_GC5C3_Msk</a></td></tr>
<tr class="separator:gaaaf84ef0edc60a2bb1d724fd28ae522e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe6722765cf52f67b80cd3f59f1494f" id="r_ga5fe6722765cf52f67b80cd3f59f1494f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe6722765cf52f67b80cd3f59f1494f">TIM_CCR6_CCR6_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fe6722765cf52f67b80cd3f59f1494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3f84efc6a97c06036734752c90b890" id="r_gacf3f84efc6a97c06036734752c90b890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890">TIM_CCR6_CCR6_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe6722765cf52f67b80cd3f59f1494f">TIM_CCR6_CCR6_Pos</a>)</td></tr>
<tr class="separator:gacf3f84efc6a97c06036734752c90b890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac811f82d51257abd39a3ade0b7e2d990" id="r_gac811f82d51257abd39a3ade0b7e2d990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990">TIM_CCR6_CCR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890">TIM_CCR6_CCR6_Msk</a></td></tr>
<tr class="separator:gac811f82d51257abd39a3ade0b7e2d990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f8f8f7a4e2e060b4b51e0a8adc6201" id="r_ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c52bd0a743ce97111f4f7210f4f0875" id="r_ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67" id="r_gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc" id="r_ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d" id="r_ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c" id="r_ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43" id="r_gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213" id="r_ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f" id="r_ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e" id="r_gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b" id="r_gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810028fd9aba73ee3b92d59017cb8d" id="r_ga71810028fd9aba73ee3b92d59017cb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c7b82190b30d879c3c7b3a46b9ab82" id="r_ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651" id="r_ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf" id="r_gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee" id="r_ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508a8d8aea6def7bd3dd689ff5f47312" id="r_ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ff8c5f843f6587554de55163a0f420" id="r_ga05ff8c5f843f6587554de55163a0f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>)</td></tr>
<tr class="separator:ga05ff8c5f843f6587554de55163a0f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a" id="r_gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5738bf6a27c598bc93b37db41f1a21c1" id="r_ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396c60115df4f4f217ae3b2df15d130c" id="r_ga396c60115df4f4f217ae3b2df15d130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>)</td></tr>
<tr class="separator:ga396c60115df4f4f217ae3b2df15d130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e" id="r_gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bff46bd1b077d0a152e4600397f98d" id="r_ga27bff46bd1b077d0a152e4600397f98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga27bff46bd1b077d0a152e4600397f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2272c6e4c575623c1f46f482cd957415" id="r_ga2272c6e4c575623c1f46f482cd957415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>)</td></tr>
<tr class="separator:ga2272c6e4c575623c1f46f482cd957415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8" id="r_ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42525a0a24fac15595720c1ef01d57a" id="r_gaf42525a0a24fac15595720c1ef01d57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf42525a0a24fac15595720c1ef01d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b7d11ccc8db986ee394ec26167130" id="r_ga101b7d11ccc8db986ee394ec26167130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>)</td></tr>
<tr class="separator:ga101b7d11ccc8db986ee394ec26167130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e" id="r_ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c59af6d6570d3f4c7bff1efcde8fd5a" id="r_ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f2a293cb57e4e53908ff3968b44eda" id="r_gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>)</td></tr>
<tr class="separator:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509" id="r_ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1874eb52559400db69885a6dee768c4" id="r_gae1874eb52559400db69885a6dee768c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae1874eb52559400db69885a6dee768c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead4c63fdacf9c85e3c997275649aa8e" id="r_gaead4c63fdacf9c85e3c997275649aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>)</td></tr>
<tr class="separator:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc" id="r_ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a276db9f8f1830064dd5905a73df612" id="r_ga0a276db9f8f1830064dd5905a73df612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a276db9f8f1830064dd5905a73df612">TIM_BDTR_BKF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0a276db9f8f1830064dd5905a73df612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a7d2ec92bc1d9f2380f35ec05f17b4" id="r_gaa0a7d2ec92bc1d9f2380f35ec05f17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">TIM_BDTR_BKF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a276db9f8f1830064dd5905a73df612">TIM_BDTR_BKF_Pos</a>)</td></tr>
<tr class="separator:gaa0a7d2ec92bc1d9f2380f35ec05f17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2be17c432a12ce3ec4a79aa380a01b6" id="r_gae2be17c432a12ce3ec4a79aa380a01b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">TIM_BDTR_BKF_Msk</a></td></tr>
<tr class="separator:gae2be17c432a12ce3ec4a79aa380a01b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8259adbdbe9ba5bd8f40d508504d2d0" id="r_gaf8259adbdbe9ba5bd8f40d508504d2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8259adbdbe9ba5bd8f40d508504d2d0">TIM_BDTR_BK2F_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf8259adbdbe9ba5bd8f40d508504d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5227d19ecfa2559de4271672ed8c3e75" id="r_ga5227d19ecfa2559de4271672ed8c3e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75">TIM_BDTR_BK2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8259adbdbe9ba5bd8f40d508504d2d0">TIM_BDTR_BK2F_Pos</a>)</td></tr>
<tr class="separator:ga5227d19ecfa2559de4271672ed8c3e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb338853d60dffd23d45fc67b6649705" id="r_gacb338853d60dffd23d45fc67b6649705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75">TIM_BDTR_BK2F_Msk</a></td></tr>
<tr class="separator:gacb338853d60dffd23d45fc67b6649705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfb172630ebfd6dc86f7634ea8826ff" id="r_gaecfb172630ebfd6dc86f7634ea8826ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecfb172630ebfd6dc86f7634ea8826ff">TIM_BDTR_BK2E_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaecfb172630ebfd6dc86f7634ea8826ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910d00d0c755277ce1f85e74cdd2ef93" id="r_ga910d00d0c755277ce1f85e74cdd2ef93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">TIM_BDTR_BK2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecfb172630ebfd6dc86f7634ea8826ff">TIM_BDTR_BK2E_Pos</a>)</td></tr>
<tr class="separator:ga910d00d0c755277ce1f85e74cdd2ef93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50aff10d1577a94de8c4aa46cd2cbdb5" id="r_ga50aff10d1577a94de8c4aa46cd2cbdb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">TIM_BDTR_BK2E_Msk</a></td></tr>
<tr class="separator:ga50aff10d1577a94de8c4aa46cd2cbdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd1378c80f27716d7322e296bf4c90e" id="r_gaecd1378c80f27716d7322e296bf4c90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd1378c80f27716d7322e296bf4c90e">TIM_BDTR_BK2P_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaecd1378c80f27716d7322e296bf4c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1760db2566652821d0c0853b898049" id="r_ga3b1760db2566652821d0c0853b898049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049">TIM_BDTR_BK2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecd1378c80f27716d7322e296bf4c90e">TIM_BDTR_BK2P_Pos</a>)</td></tr>
<tr class="separator:ga3b1760db2566652821d0c0853b898049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94911ade52aef76f5ad41613f9fc9590" id="r_ga94911ade52aef76f5ad41613f9fc9590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049">TIM_BDTR_BK2P_Msk</a></td></tr>
<tr class="separator:ga94911ade52aef76f5ad41613f9fc9590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab718d04f3fadaba7c5caf79ca015bbc7" id="r_gab718d04f3fadaba7c5caf79ca015bbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab718d04f3fadaba7c5caf79ca015bbc7">TIM_BDTR_BKDSRM_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gab718d04f3fadaba7c5caf79ca015bbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b6f0983b98efad36bba7aa5868f5df" id="r_ga91b6f0983b98efad36bba7aa5868f5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b6f0983b98efad36bba7aa5868f5df">TIM_BDTR_BKDSRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab718d04f3fadaba7c5caf79ca015bbc7">TIM_BDTR_BKDSRM_Pos</a>)</td></tr>
<tr class="separator:ga91b6f0983b98efad36bba7aa5868f5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed336e59081fe830617f97dcb71678b" id="r_ga2ed336e59081fe830617f97dcb71678b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b6f0983b98efad36bba7aa5868f5df">TIM_BDTR_BKDSRM_Msk</a></td></tr>
<tr class="separator:ga2ed336e59081fe830617f97dcb71678b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4229c7b08dd96ff74beea9ce130e5d" id="r_ga9d4229c7b08dd96ff74beea9ce130e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4229c7b08dd96ff74beea9ce130e5d">TIM_BDTR_BK2DSRM_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga9d4229c7b08dd96ff74beea9ce130e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978f2466e3874ec0b0a0eafeb8b05620" id="r_ga978f2466e3874ec0b0a0eafeb8b05620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978f2466e3874ec0b0a0eafeb8b05620">TIM_BDTR_BK2DSRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4229c7b08dd96ff74beea9ce130e5d">TIM_BDTR_BK2DSRM_Pos</a>)</td></tr>
<tr class="separator:ga978f2466e3874ec0b0a0eafeb8b05620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759883f669298c750d8dbf3d2fd2fab2" id="r_ga759883f669298c750d8dbf3d2fd2fab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978f2466e3874ec0b0a0eafeb8b05620">TIM_BDTR_BK2DSRM_Msk</a></td></tr>
<tr class="separator:ga759883f669298c750d8dbf3d2fd2fab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac75725cd45f69c38741ed6954f160e0" id="r_gaac75725cd45f69c38741ed6954f160e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac75725cd45f69c38741ed6954f160e0">TIM_BDTR_BKBID_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaac75725cd45f69c38741ed6954f160e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1bf3263a1093fd5fc7d64532ef5d46" id="r_ga8b1bf3263a1093fd5fc7d64532ef5d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1bf3263a1093fd5fc7d64532ef5d46">TIM_BDTR_BKBID_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac75725cd45f69c38741ed6954f160e0">TIM_BDTR_BKBID_Pos</a>)</td></tr>
<tr class="separator:ga8b1bf3263a1093fd5fc7d64532ef5d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c65231de95b67cb2d115064ab57f60" id="r_ga58c65231de95b67cb2d115064ab57f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1bf3263a1093fd5fc7d64532ef5d46">TIM_BDTR_BKBID_Msk</a></td></tr>
<tr class="separator:ga58c65231de95b67cb2d115064ab57f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f021f54538b6e82345ad6c473a45132" id="r_ga4f021f54538b6e82345ad6c473a45132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f021f54538b6e82345ad6c473a45132">TIM_BDTR_BK2BID_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga4f021f54538b6e82345ad6c473a45132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72088db15cb4b988545ebadb85bf2" id="r_ga62d72088db15cb4b988545ebadb85bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72088db15cb4b988545ebadb85bf2">TIM_BDTR_BK2BID_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f021f54538b6e82345ad6c473a45132">TIM_BDTR_BK2BID_Pos</a>)</td></tr>
<tr class="separator:ga62d72088db15cb4b988545ebadb85bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c8126b8cc13f3338b59f1e91202d43" id="r_gab3c8126b8cc13f3338b59f1e91202d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72088db15cb4b988545ebadb85bf2">TIM_BDTR_BK2BID_Msk</a></td></tr>
<tr class="separator:gab3c8126b8cc13f3338b59f1e91202d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9" id="r_ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d" id="r_ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e" id="r_gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba" id="r_gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e" id="r_ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1" id="r_gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430" id="r_ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc" id="r_gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610" id="r_ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068" id="r_ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb" id="r_gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9" id="r_ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea" id="r_gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c" id="r_ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03" id="r_ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9" id="r_ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0" id="r_ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a" id="r_gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83" id="r_ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b97af58959e89c235bf720fbd856ae" id="r_gac7b97af58959e89c235bf720fbd856ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b97af58959e89c235bf720fbd856ae">TIM1_OR1_OCREF_CLR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac7b97af58959e89c235bf720fbd856ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b152868dcb361d3e6e9a55c90235a0f" id="r_ga5b152868dcb361d3e6e9a55c90235a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b152868dcb361d3e6e9a55c90235a0f">TIM1_OR1_OCREF_CLR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7b97af58959e89c235bf720fbd856ae">TIM1_OR1_OCREF_CLR_Pos</a>)</td></tr>
<tr class="separator:ga5b152868dcb361d3e6e9a55c90235a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44655dc2dd0e2b7cb0f725b8d9b6659f" id="r_ga44655dc2dd0e2b7cb0f725b8d9b6659f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44655dc2dd0e2b7cb0f725b8d9b6659f">TIM1_OR1_OCREF_CLR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b152868dcb361d3e6e9a55c90235a0f">TIM1_OR1_OCREF_CLR_Msk</a></td></tr>
<tr class="separator:ga44655dc2dd0e2b7cb0f725b8d9b6659f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7771eb1579de4b3d50b15c54982780fb" id="r_ga7771eb1579de4b3d50b15c54982780fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7771eb1579de4b3d50b15c54982780fb">TIM1_AF1_BKINE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7771eb1579de4b3d50b15c54982780fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ee0049b8df69119f14139645af6b35" id="r_ga59ee0049b8df69119f14139645af6b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ee0049b8df69119f14139645af6b35">TIM1_AF1_BKINE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7771eb1579de4b3d50b15c54982780fb">TIM1_AF1_BKINE_Pos</a>)</td></tr>
<tr class="separator:ga59ee0049b8df69119f14139645af6b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf57bc819e4bbae6a1a797ee450ca47b" id="r_gaaf57bc819e4bbae6a1a797ee450ca47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf57bc819e4bbae6a1a797ee450ca47b">TIM1_AF1_BKINE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59ee0049b8df69119f14139645af6b35">TIM1_AF1_BKINE_Msk</a></td></tr>
<tr class="separator:gaaf57bc819e4bbae6a1a797ee450ca47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b18cf7e72e593b16bc59b0047d15c1f" id="r_ga7b18cf7e72e593b16bc59b0047d15c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b18cf7e72e593b16bc59b0047d15c1f">TIM1_AF1_BKCMP1E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7b18cf7e72e593b16bc59b0047d15c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5471d0e33d3064325df00e364c56a88b" id="r_ga5471d0e33d3064325df00e364c56a88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5471d0e33d3064325df00e364c56a88b">TIM1_AF1_BKCMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b18cf7e72e593b16bc59b0047d15c1f">TIM1_AF1_BKCMP1E_Pos</a>)</td></tr>
<tr class="separator:ga5471d0e33d3064325df00e364c56a88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6399c9c24e9b6e1ff6cabd1592143668" id="r_ga6399c9c24e9b6e1ff6cabd1592143668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6399c9c24e9b6e1ff6cabd1592143668">TIM1_AF1_BKCMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5471d0e33d3064325df00e364c56a88b">TIM1_AF1_BKCMP1E_Msk</a></td></tr>
<tr class="separator:ga6399c9c24e9b6e1ff6cabd1592143668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660886139284457742fc193140e0d554" id="r_ga660886139284457742fc193140e0d554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660886139284457742fc193140e0d554">TIM1_AF1_BKCMP2E_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga660886139284457742fc193140e0d554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fc7d19d888dda408c14a6475e2076f" id="r_ga93fc7d19d888dda408c14a6475e2076f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93fc7d19d888dda408c14a6475e2076f">TIM1_AF1_BKCMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660886139284457742fc193140e0d554">TIM1_AF1_BKCMP2E_Pos</a>)</td></tr>
<tr class="separator:ga93fc7d19d888dda408c14a6475e2076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f736982f07370994aef89395917cea8" id="r_ga2f736982f07370994aef89395917cea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f736982f07370994aef89395917cea8">TIM1_AF1_BKCMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93fc7d19d888dda408c14a6475e2076f">TIM1_AF1_BKCMP2E_Msk</a></td></tr>
<tr class="separator:ga2f736982f07370994aef89395917cea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d430dca75f094a5c1e84d74c331eb0e" id="r_ga6d430dca75f094a5c1e84d74c331eb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d430dca75f094a5c1e84d74c331eb0e">TIM1_AF1_BKINP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d430dca75f094a5c1e84d74c331eb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f3e5646d07373a18e2fd4d25a30f50" id="r_ga63f3e5646d07373a18e2fd4d25a30f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f3e5646d07373a18e2fd4d25a30f50">TIM1_AF1_BKINP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d430dca75f094a5c1e84d74c331eb0e">TIM1_AF1_BKINP_Pos</a>)</td></tr>
<tr class="separator:ga63f3e5646d07373a18e2fd4d25a30f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a36ab915b60400a91c98ee58954b58" id="r_gae6a36ab915b60400a91c98ee58954b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6a36ab915b60400a91c98ee58954b58">TIM1_AF1_BKINP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63f3e5646d07373a18e2fd4d25a30f50">TIM1_AF1_BKINP_Msk</a></td></tr>
<tr class="separator:gae6a36ab915b60400a91c98ee58954b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ecfc2021a9fffcc951b6b9314e1e43" id="r_ga38ecfc2021a9fffcc951b6b9314e1e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ecfc2021a9fffcc951b6b9314e1e43">TIM1_AF1_BKCMP1P_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga38ecfc2021a9fffcc951b6b9314e1e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf777667ea69156bf65616087e1739a4" id="r_gabf777667ea69156bf65616087e1739a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf777667ea69156bf65616087e1739a4">TIM1_AF1_BKCMP1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38ecfc2021a9fffcc951b6b9314e1e43">TIM1_AF1_BKCMP1P_Pos</a>)</td></tr>
<tr class="separator:gabf777667ea69156bf65616087e1739a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075fca200013e9d58737dab7e829fdbf" id="r_ga075fca200013e9d58737dab7e829fdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga075fca200013e9d58737dab7e829fdbf">TIM1_AF1_BKCMP1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf777667ea69156bf65616087e1739a4">TIM1_AF1_BKCMP1P_Msk</a></td></tr>
<tr class="separator:ga075fca200013e9d58737dab7e829fdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc5c612dd51b522bac03e047f9eb719" id="r_ga5fc5c612dd51b522bac03e047f9eb719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc5c612dd51b522bac03e047f9eb719">TIM1_AF1_BKCMP2P_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5fc5c612dd51b522bac03e047f9eb719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619dfd825321a33aa414de0a255cd31e" id="r_ga619dfd825321a33aa414de0a255cd31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619dfd825321a33aa414de0a255cd31e">TIM1_AF1_BKCMP2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc5c612dd51b522bac03e047f9eb719">TIM1_AF1_BKCMP2P_Pos</a>)</td></tr>
<tr class="separator:ga619dfd825321a33aa414de0a255cd31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa4b524885c20bf3e4c796383e2c917" id="r_ga9aa4b524885c20bf3e4c796383e2c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa4b524885c20bf3e4c796383e2c917">TIM1_AF1_BKCMP2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga619dfd825321a33aa414de0a255cd31e">TIM1_AF1_BKCMP2P_Msk</a></td></tr>
<tr class="separator:ga9aa4b524885c20bf3e4c796383e2c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cd30c4209eda646842e0b531c61b09" id="r_ga81cd30c4209eda646842e0b531c61b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga81cd30c4209eda646842e0b531c61b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8a9f934b4338484cb0260dc2944dba" id="r_ga7b8a9f934b4338484cb0260dc2944dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8a9f934b4338484cb0260dc2944dba">TIM1_AF1_ETRSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga7b8a9f934b4338484cb0260dc2944dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c1167c4290d2312a3f3500cc514f2f" id="r_ga82c1167c4290d2312a3f3500cc514f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c1167c4290d2312a3f3500cc514f2f">TIM1_AF1_ETRSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8a9f934b4338484cb0260dc2944dba">TIM1_AF1_ETRSEL_Msk</a></td></tr>
<tr class="separator:ga82c1167c4290d2312a3f3500cc514f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5c447a1de2571985f74ca5ee201c56" id="r_ga1e5c447a1de2571985f74ca5ee201c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga1e5c447a1de2571985f74ca5ee201c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269809ebc603562522c733f7b518bcc3" id="r_ga269809ebc603562522c733f7b518bcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga269809ebc603562522c733f7b518bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891aa4abfb026ec12d7e78366c57861c" id="r_ga891aa4abfb026ec12d7e78366c57861c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga891aa4abfb026ec12d7e78366c57861c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b00c39efe4c62ef0c7391da38f4d93e" id="r_ga4b00c39efe4c62ef0c7391da38f4d93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09">TIM1_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga4b00c39efe4c62ef0c7391da38f4d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76a23192b3501ffbc01e74fafc02f48" id="r_gad76a23192b3501ffbc01e74fafc02f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76a23192b3501ffbc01e74fafc02f48">TIM1_AF2_BK2INE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad76a23192b3501ffbc01e74fafc02f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182745436a70d9bdc070c70d617b9397" id="r_ga182745436a70d9bdc070c70d617b9397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182745436a70d9bdc070c70d617b9397">TIM1_AF2_BK2INE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad76a23192b3501ffbc01e74fafc02f48">TIM1_AF2_BK2INE_Pos</a>)</td></tr>
<tr class="separator:ga182745436a70d9bdc070c70d617b9397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17600cf5d71dd85e964f69fd1242f4fc" id="r_ga17600cf5d71dd85e964f69fd1242f4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17600cf5d71dd85e964f69fd1242f4fc">TIM1_AF2_BK2INE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182745436a70d9bdc070c70d617b9397">TIM1_AF2_BK2INE_Msk</a></td></tr>
<tr class="separator:ga17600cf5d71dd85e964f69fd1242f4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef9c10da74c071debc337fd2d4e93b7" id="r_ga4ef9c10da74c071debc337fd2d4e93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef9c10da74c071debc337fd2d4e93b7">TIM1_AF2_BK2CMP1E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4ef9c10da74c071debc337fd2d4e93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088620df5c506be8bddc9c59ea85808" id="r_ga3088620df5c506be8bddc9c59ea85808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3088620df5c506be8bddc9c59ea85808">TIM1_AF2_BK2CMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef9c10da74c071debc337fd2d4e93b7">TIM1_AF2_BK2CMP1E_Pos</a>)</td></tr>
<tr class="separator:ga3088620df5c506be8bddc9c59ea85808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34af298b16e0ee8725bb15117fcde16" id="r_gab34af298b16e0ee8725bb15117fcde16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab34af298b16e0ee8725bb15117fcde16">TIM1_AF2_BK2CMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3088620df5c506be8bddc9c59ea85808">TIM1_AF2_BK2CMP1E_Msk</a></td></tr>
<tr class="separator:gab34af298b16e0ee8725bb15117fcde16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46d9ca5171473840c8c357e9b44d73f" id="r_gaa46d9ca5171473840c8c357e9b44d73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46d9ca5171473840c8c357e9b44d73f">TIM1_AF2_BK2CMP2E_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa46d9ca5171473840c8c357e9b44d73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d68660be2bf13088befdec7812b2cad" id="r_ga0d68660be2bf13088befdec7812b2cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d68660be2bf13088befdec7812b2cad">TIM1_AF2_BK2CMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa46d9ca5171473840c8c357e9b44d73f">TIM1_AF2_BK2CMP2E_Pos</a>)</td></tr>
<tr class="separator:ga0d68660be2bf13088befdec7812b2cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3db5b472095c6cb069628f0906d89e" id="r_gabd3db5b472095c6cb069628f0906d89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3db5b472095c6cb069628f0906d89e">TIM1_AF2_BK2CMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d68660be2bf13088befdec7812b2cad">TIM1_AF2_BK2CMP2E_Msk</a></td></tr>
<tr class="separator:gabd3db5b472095c6cb069628f0906d89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b8c5768e427cdcd09aa3ea63d92755" id="r_ga74b8c5768e427cdcd09aa3ea63d92755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b8c5768e427cdcd09aa3ea63d92755">TIM1_AF2_BK2INP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74b8c5768e427cdcd09aa3ea63d92755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c16d5098cc269a12ee29ca98e19a952" id="r_ga9c16d5098cc269a12ee29ca98e19a952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c16d5098cc269a12ee29ca98e19a952">TIM1_AF2_BK2INP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74b8c5768e427cdcd09aa3ea63d92755">TIM1_AF2_BK2INP_Pos</a>)</td></tr>
<tr class="separator:ga9c16d5098cc269a12ee29ca98e19a952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7b34a4506a128eea0c4a6e1adb76fc" id="r_ga7d7b34a4506a128eea0c4a6e1adb76fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7b34a4506a128eea0c4a6e1adb76fc">TIM1_AF2_BK2INP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c16d5098cc269a12ee29ca98e19a952">TIM1_AF2_BK2INP_Msk</a></td></tr>
<tr class="separator:ga7d7b34a4506a128eea0c4a6e1adb76fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f01b7c0ee82925ab1e1581e00fb148" id="r_ga85f01b7c0ee82925ab1e1581e00fb148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f01b7c0ee82925ab1e1581e00fb148">TIM1_AF2_BK2CMP1P_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga85f01b7c0ee82925ab1e1581e00fb148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73201b6468785d4d7b1bfae8410fe0a5" id="r_ga73201b6468785d4d7b1bfae8410fe0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73201b6468785d4d7b1bfae8410fe0a5">TIM1_AF2_BK2CMP1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85f01b7c0ee82925ab1e1581e00fb148">TIM1_AF2_BK2CMP1P_Pos</a>)</td></tr>
<tr class="separator:ga73201b6468785d4d7b1bfae8410fe0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c63826c16a444589bde2347eb50d91" id="r_ga09c63826c16a444589bde2347eb50d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c63826c16a444589bde2347eb50d91">TIM1_AF2_BK2CMP1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73201b6468785d4d7b1bfae8410fe0a5">TIM1_AF2_BK2CMP1P_Msk</a></td></tr>
<tr class="separator:ga09c63826c16a444589bde2347eb50d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d89dfafde3d75be95073f5469dda28" id="r_gaf9d89dfafde3d75be95073f5469dda28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d89dfafde3d75be95073f5469dda28">TIM1_AF2_BK2CMP2P_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d89dfafde3d75be95073f5469dda28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a421ad91cc7d458b4b2c0bab2df5014" id="r_ga2a421ad91cc7d458b4b2c0bab2df5014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a421ad91cc7d458b4b2c0bab2df5014">TIM1_AF2_BK2CMP2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d89dfafde3d75be95073f5469dda28">TIM1_AF2_BK2CMP2P_Pos</a>)</td></tr>
<tr class="separator:ga2a421ad91cc7d458b4b2c0bab2df5014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6612065423ecb49ccbadd6df73f4f543" id="r_ga6612065423ecb49ccbadd6df73f4f543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6612065423ecb49ccbadd6df73f4f543">TIM1_AF2_BK2CMP2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a421ad91cc7d458b4b2c0bab2df5014">TIM1_AF2_BK2CMP2P_Msk</a></td></tr>
<tr class="separator:ga6612065423ecb49ccbadd6df73f4f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace86a1657596cf8d8fc53a4a63477c72" id="r_gace86a1657596cf8d8fc53a4a63477c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace86a1657596cf8d8fc53a4a63477c72">TIM3_OR1_OCREF_CLR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gace86a1657596cf8d8fc53a4a63477c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69bb8671014c7f6b966cfd03ee2c4acd" id="r_ga69bb8671014c7f6b966cfd03ee2c4acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69bb8671014c7f6b966cfd03ee2c4acd">TIM3_OR1_OCREF_CLR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace86a1657596cf8d8fc53a4a63477c72">TIM3_OR1_OCREF_CLR_Pos</a>)</td></tr>
<tr class="separator:ga69bb8671014c7f6b966cfd03ee2c4acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad23798565b76fcc34d6e0486837afc" id="r_gadad23798565b76fcc34d6e0486837afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad23798565b76fcc34d6e0486837afc">TIM3_OR1_OCREF_CLR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69bb8671014c7f6b966cfd03ee2c4acd">TIM3_OR1_OCREF_CLR_Msk</a></td></tr>
<tr class="separator:gadad23798565b76fcc34d6e0486837afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dd1f0347047c38bda7517cced44940" id="r_ga20dd1f0347047c38bda7517cced44940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga20dd1f0347047c38bda7517cced44940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154acf2bb62d9df55dbaf541d9a41245" id="r_ga154acf2bb62d9df55dbaf541d9a41245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga154acf2bb62d9df55dbaf541d9a41245">TIM3_AF1_ETRSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga154acf2bb62d9df55dbaf541d9a41245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad263a2b731cb8491121dc2fd7aad9030" id="r_gad263a2b731cb8491121dc2fd7aad9030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad263a2b731cb8491121dc2fd7aad9030">TIM3_AF1_ETRSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga154acf2bb62d9df55dbaf541d9a41245">TIM3_AF1_ETRSEL_Msk</a></td></tr>
<tr class="separator:gad263a2b731cb8491121dc2fd7aad9030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf25073af3e775f18278b711d3719957" id="r_gaaf25073af3e775f18278b711d3719957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf25073af3e775f18278b711d3719957">TIM3_AF1_ETRSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:gaaf25073af3e775f18278b711d3719957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f65c7035690a99aa19a8111299a73f" id="r_gac2f65c7035690a99aa19a8111299a73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2f65c7035690a99aa19a8111299a73f">TIM3_AF1_ETRSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:gac2f65c7035690a99aa19a8111299a73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db015f0d8579b208124f74a8be0c42" id="r_ga82db015f0d8579b208124f74a8be0c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db015f0d8579b208124f74a8be0c42">TIM3_AF1_ETRSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga82db015f0d8579b208124f74a8be0c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96abf3e7e1220666cad65d4a8c0db7c1" id="r_ga96abf3e7e1220666cad65d4a8c0db7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96abf3e7e1220666cad65d4a8c0db7c1">TIM3_AF1_ETRSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940">TIM3_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga96abf3e7e1220666cad65d4a8c0db7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01918773b82f5bee3f1828639ac38cc" id="r_gab01918773b82f5bee3f1828639ac38cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab01918773b82f5bee3f1828639ac38cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60d3a32eba0727b3c0be7ab09ffb16f" id="r_gaa60d3a32eba0727b3c0be7ab09ffb16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa60d3a32eba0727b3c0be7ab09ffb16f">TIM14_AF1_ETRSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:gaa60d3a32eba0727b3c0be7ab09ffb16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534389caae0792f50e5a68941b3ecee1" id="r_ga534389caae0792f50e5a68941b3ecee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga534389caae0792f50e5a68941b3ecee1">TIM14_AF1_ETRSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa60d3a32eba0727b3c0be7ab09ffb16f">TIM14_AF1_ETRSEL_Msk</a></td></tr>
<tr class="separator:ga534389caae0792f50e5a68941b3ecee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a9fbf48ea6c0d10d62032f606af543" id="r_ga88a9fbf48ea6c0d10d62032f606af543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a9fbf48ea6c0d10d62032f606af543">TIM14_AF1_ETRSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga88a9fbf48ea6c0d10d62032f606af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166f5fcae22aca76d5cd9be19b546f13" id="r_ga166f5fcae22aca76d5cd9be19b546f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166f5fcae22aca76d5cd9be19b546f13">TIM14_AF1_ETRSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga166f5fcae22aca76d5cd9be19b546f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4eba3be42c656b970d36a5747e5b18" id="r_ga6e4eba3be42c656b970d36a5747e5b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4eba3be42c656b970d36a5747e5b18">TIM14_AF1_ETRSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:ga6e4eba3be42c656b970d36a5747e5b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52db2ff6d4ee7e217719552979c0ea3" id="r_gae52db2ff6d4ee7e217719552979c0ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52db2ff6d4ee7e217719552979c0ea3">TIM14_AF1_ETRSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc">TIM14_AF1_ETRSEL_Pos</a>)</td></tr>
<tr class="separator:gae52db2ff6d4ee7e217719552979c0ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b40fbbe3ec4ab8621f14774236167e" id="r_gad7b40fbbe3ec4ab8621f14774236167e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7b40fbbe3ec4ab8621f14774236167e">TIM16_AF1_BKINE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad7b40fbbe3ec4ab8621f14774236167e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c0e918da26fe0c7aa8aea295a77092" id="r_ga47c0e918da26fe0c7aa8aea295a77092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c0e918da26fe0c7aa8aea295a77092">TIM16_AF1_BKINE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad7b40fbbe3ec4ab8621f14774236167e">TIM16_AF1_BKINE_Pos</a>)</td></tr>
<tr class="separator:ga47c0e918da26fe0c7aa8aea295a77092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7ebe720622e8bd73d07251a0ea1cac" id="r_ga7a7ebe720622e8bd73d07251a0ea1cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7ebe720622e8bd73d07251a0ea1cac">TIM16_AF1_BKINE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c0e918da26fe0c7aa8aea295a77092">TIM16_AF1_BKINE_Msk</a></td></tr>
<tr class="separator:ga7a7ebe720622e8bd73d07251a0ea1cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cfeb81457bccb212c47fe31114bd12" id="r_gab1cfeb81457bccb212c47fe31114bd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cfeb81457bccb212c47fe31114bd12">TIM16_AF1_BKCMP1E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab1cfeb81457bccb212c47fe31114bd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f10d4c78145d36fce97c7a8d63bbb1" id="r_ga76f10d4c78145d36fce97c7a8d63bbb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f10d4c78145d36fce97c7a8d63bbb1">TIM16_AF1_BKCMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1cfeb81457bccb212c47fe31114bd12">TIM16_AF1_BKCMP1E_Pos</a>)</td></tr>
<tr class="separator:ga76f10d4c78145d36fce97c7a8d63bbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae07798c0803560f9bb68cd46b8b17c" id="r_gaeae07798c0803560f9bb68cd46b8b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae07798c0803560f9bb68cd46b8b17c">TIM16_AF1_BKCMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f10d4c78145d36fce97c7a8d63bbb1">TIM16_AF1_BKCMP1E_Msk</a></td></tr>
<tr class="separator:gaeae07798c0803560f9bb68cd46b8b17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dcd4c1e4462b1fe3a76eeb5aa9417f" id="r_gae9dcd4c1e4462b1fe3a76eeb5aa9417f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9dcd4c1e4462b1fe3a76eeb5aa9417f">TIM16_AF1_BKCMP2E_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae9dcd4c1e4462b1fe3a76eeb5aa9417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba46c60184be073ff0b48ebfbcbde6c" id="r_ga7ba46c60184be073ff0b48ebfbcbde6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba46c60184be073ff0b48ebfbcbde6c">TIM16_AF1_BKCMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9dcd4c1e4462b1fe3a76eeb5aa9417f">TIM16_AF1_BKCMP2E_Pos</a>)</td></tr>
<tr class="separator:ga7ba46c60184be073ff0b48ebfbcbde6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de48fc94220b3ecaf90c69cee0355ec" id="r_ga4de48fc94220b3ecaf90c69cee0355ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de48fc94220b3ecaf90c69cee0355ec">TIM16_AF1_BKCMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba46c60184be073ff0b48ebfbcbde6c">TIM16_AF1_BKCMP2E_Msk</a></td></tr>
<tr class="separator:ga4de48fc94220b3ecaf90c69cee0355ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24d405b0fe56f4b0bc43c37d74da8e3" id="r_gaf24d405b0fe56f4b0bc43c37d74da8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d405b0fe56f4b0bc43c37d74da8e3">TIM16_AF1_BKINP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf24d405b0fe56f4b0bc43c37d74da8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b2f7221873b7f16f4cce1d5b88ae5f" id="r_ga93b2f7221873b7f16f4cce1d5b88ae5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b2f7221873b7f16f4cce1d5b88ae5f">TIM16_AF1_BKINP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d405b0fe56f4b0bc43c37d74da8e3">TIM16_AF1_BKINP_Pos</a>)</td></tr>
<tr class="separator:ga93b2f7221873b7f16f4cce1d5b88ae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee78e932866db35d04019420de0273a2" id="r_gaee78e932866db35d04019420de0273a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee78e932866db35d04019420de0273a2">TIM16_AF1_BKINP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93b2f7221873b7f16f4cce1d5b88ae5f">TIM16_AF1_BKINP_Msk</a></td></tr>
<tr class="separator:gaee78e932866db35d04019420de0273a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60732ae400d1a919cb4d6b6b526f5b63" id="r_ga60732ae400d1a919cb4d6b6b526f5b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60732ae400d1a919cb4d6b6b526f5b63">TIM16_AF1_BKCMP1P_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga60732ae400d1a919cb4d6b6b526f5b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398adbe1c2073a55175c5bd7ac21ac0e" id="r_ga398adbe1c2073a55175c5bd7ac21ac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398adbe1c2073a55175c5bd7ac21ac0e">TIM16_AF1_BKCMP1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60732ae400d1a919cb4d6b6b526f5b63">TIM16_AF1_BKCMP1P_Pos</a>)</td></tr>
<tr class="separator:ga398adbe1c2073a55175c5bd7ac21ac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d904cf5739614727b5f60d78a0966c" id="r_ga55d904cf5739614727b5f60d78a0966c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d904cf5739614727b5f60d78a0966c">TIM16_AF1_BKCMP1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398adbe1c2073a55175c5bd7ac21ac0e">TIM16_AF1_BKCMP1P_Msk</a></td></tr>
<tr class="separator:ga55d904cf5739614727b5f60d78a0966c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e707298e6d24f0a3de20487c292a96" id="r_gaa4e707298e6d24f0a3de20487c292a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e707298e6d24f0a3de20487c292a96">TIM16_AF1_BKCMP2P_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa4e707298e6d24f0a3de20487c292a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8659dd635e05e0664889cc772f1c8aef" id="r_ga8659dd635e05e0664889cc772f1c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8659dd635e05e0664889cc772f1c8aef">TIM16_AF1_BKCMP2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e707298e6d24f0a3de20487c292a96">TIM16_AF1_BKCMP2P_Pos</a>)</td></tr>
<tr class="separator:ga8659dd635e05e0664889cc772f1c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd3d5a610e06136b06167fa6185dc98" id="r_ga7fd3d5a610e06136b06167fa6185dc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd3d5a610e06136b06167fa6185dc98">TIM16_AF1_BKCMP2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8659dd635e05e0664889cc772f1c8aef">TIM16_AF1_BKCMP2P_Msk</a></td></tr>
<tr class="separator:ga7fd3d5a610e06136b06167fa6185dc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bd0d676d4da812166cce6595f8e907" id="r_ga02bd0d676d4da812166cce6595f8e907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02bd0d676d4da812166cce6595f8e907">TIM17_AF1_BKINE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02bd0d676d4da812166cce6595f8e907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1f0beb5130cfe4582f7ce595d5fff1" id="r_ga8a1f0beb5130cfe4582f7ce595d5fff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1f0beb5130cfe4582f7ce595d5fff1">TIM17_AF1_BKINE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02bd0d676d4da812166cce6595f8e907">TIM17_AF1_BKINE_Pos</a>)</td></tr>
<tr class="separator:ga8a1f0beb5130cfe4582f7ce595d5fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ac90616ab18fd3679402206b6f1ea" id="r_ga313ac90616ab18fd3679402206b6f1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ac90616ab18fd3679402206b6f1ea">TIM17_AF1_BKINE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1f0beb5130cfe4582f7ce595d5fff1">TIM17_AF1_BKINE_Msk</a></td></tr>
<tr class="separator:ga313ac90616ab18fd3679402206b6f1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62d98e27ecd66130faaa68aeb71ab7c" id="r_gab62d98e27ecd66130faaa68aeb71ab7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab62d98e27ecd66130faaa68aeb71ab7c">TIM17_AF1_BKCMP1E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab62d98e27ecd66130faaa68aeb71ab7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504d4a2b93d1a7a963a32086a21a03c6" id="r_ga504d4a2b93d1a7a963a32086a21a03c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga504d4a2b93d1a7a963a32086a21a03c6">TIM17_AF1_BKCMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab62d98e27ecd66130faaa68aeb71ab7c">TIM17_AF1_BKCMP1E_Pos</a>)</td></tr>
<tr class="separator:ga504d4a2b93d1a7a963a32086a21a03c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26f3e134672eee78e618564e38366c3" id="r_gae26f3e134672eee78e618564e38366c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26f3e134672eee78e618564e38366c3">TIM17_AF1_BKCMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga504d4a2b93d1a7a963a32086a21a03c6">TIM17_AF1_BKCMP1E_Msk</a></td></tr>
<tr class="separator:gae26f3e134672eee78e618564e38366c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5996bd5cec03dd1589d3a43798de64" id="r_ga7a5996bd5cec03dd1589d3a43798de64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5996bd5cec03dd1589d3a43798de64">TIM17_AF1_BKCMP2E_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7a5996bd5cec03dd1589d3a43798de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8449ff183ec8e71f90ff6b24055a5126" id="r_ga8449ff183ec8e71f90ff6b24055a5126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8449ff183ec8e71f90ff6b24055a5126">TIM17_AF1_BKCMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5996bd5cec03dd1589d3a43798de64">TIM17_AF1_BKCMP2E_Pos</a>)</td></tr>
<tr class="separator:ga8449ff183ec8e71f90ff6b24055a5126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883878f49409332d61314eb1f593082c" id="r_ga883878f49409332d61314eb1f593082c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga883878f49409332d61314eb1f593082c">TIM17_AF1_BKCMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8449ff183ec8e71f90ff6b24055a5126">TIM17_AF1_BKCMP2E_Msk</a></td></tr>
<tr class="separator:ga883878f49409332d61314eb1f593082c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab183f79f3f024c4ae2923883b0e409aa" id="r_gab183f79f3f024c4ae2923883b0e409aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab183f79f3f024c4ae2923883b0e409aa">TIM17_AF1_BKINP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab183f79f3f024c4ae2923883b0e409aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747c4fbe23cceb857d6a9a83ce56f26c" id="r_ga747c4fbe23cceb857d6a9a83ce56f26c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747c4fbe23cceb857d6a9a83ce56f26c">TIM17_AF1_BKINP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab183f79f3f024c4ae2923883b0e409aa">TIM17_AF1_BKINP_Pos</a>)</td></tr>
<tr class="separator:ga747c4fbe23cceb857d6a9a83ce56f26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2db62edd7a2a4203adb6c3994d8121b" id="r_gaf2db62edd7a2a4203adb6c3994d8121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2db62edd7a2a4203adb6c3994d8121b">TIM17_AF1_BKINP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747c4fbe23cceb857d6a9a83ce56f26c">TIM17_AF1_BKINP_Msk</a></td></tr>
<tr class="separator:gaf2db62edd7a2a4203adb6c3994d8121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e4c8221fcdfeb5fb0f4ba769eb7508" id="r_ga50e4c8221fcdfeb5fb0f4ba769eb7508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50e4c8221fcdfeb5fb0f4ba769eb7508">TIM17_AF1_BKCMP1P_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga50e4c8221fcdfeb5fb0f4ba769eb7508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a347521592ad9753ed4c88385700629" id="r_ga9a347521592ad9753ed4c88385700629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a347521592ad9753ed4c88385700629">TIM17_AF1_BKCMP1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50e4c8221fcdfeb5fb0f4ba769eb7508">TIM17_AF1_BKCMP1P_Pos</a>)</td></tr>
<tr class="separator:ga9a347521592ad9753ed4c88385700629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccdf804a34961897bdfd2acf9cb62d0" id="r_ga4ccdf804a34961897bdfd2acf9cb62d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccdf804a34961897bdfd2acf9cb62d0">TIM17_AF1_BKCMP1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a347521592ad9753ed4c88385700629">TIM17_AF1_BKCMP1P_Msk</a></td></tr>
<tr class="separator:ga4ccdf804a34961897bdfd2acf9cb62d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0d0eebf221b5488dcef91e5b5031e7" id="r_ga0e0d0eebf221b5488dcef91e5b5031e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0d0eebf221b5488dcef91e5b5031e7">TIM17_AF1_BKCMP2P_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga0e0d0eebf221b5488dcef91e5b5031e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecd98ba7c5a3f97285667dda226ad34" id="r_gabecd98ba7c5a3f97285667dda226ad34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecd98ba7c5a3f97285667dda226ad34">TIM17_AF1_BKCMP2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0d0eebf221b5488dcef91e5b5031e7">TIM17_AF1_BKCMP2P_Pos</a>)</td></tr>
<tr class="separator:gabecd98ba7c5a3f97285667dda226ad34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47fd56b52dd9df06c5baaa001b558dc" id="r_gab47fd56b52dd9df06c5baaa001b558dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47fd56b52dd9df06c5baaa001b558dc">TIM17_AF1_BKCMP2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecd98ba7c5a3f97285667dda226ad34">TIM17_AF1_BKCMP2P_Msk</a></td></tr>
<tr class="separator:gab47fd56b52dd9df06c5baaa001b558dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b19918a23921fcc230f4365505a0b7c" id="r_ga8b19918a23921fcc230f4365505a0b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b19918a23921fcc230f4365505a0b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8915cb47ed508fdb2f101592ba95d0c4" id="r_ga8915cb47ed508fdb2f101592ba95d0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8915cb47ed508fdb2f101592ba95d0c4">TIM_TISEL_TI1SEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>)</td></tr>
<tr class="separator:ga8915cb47ed508fdb2f101592ba95d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5168e7f269c569c733b656bb86b5c3a5" id="r_ga5168e7f269c569c733b656bb86b5c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8915cb47ed508fdb2f101592ba95d0c4">TIM_TISEL_TI1SEL_Msk</a></td></tr>
<tr class="separator:ga5168e7f269c569c733b656bb86b5c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8352e91e70524bf299ae524b17fc4b2" id="r_gac8352e91e70524bf299ae524b17fc4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>)</td></tr>
<tr class="separator:gac8352e91e70524bf299ae524b17fc4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad452efbdd8b96c975f09b1c10eb43c90" id="r_gad452efbdd8b96c975f09b1c10eb43c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>)</td></tr>
<tr class="separator:gad452efbdd8b96c975f09b1c10eb43c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcab70466ce0c2bf5b052ef9963d0c7" id="r_ga1bcab70466ce0c2bf5b052ef9963d0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>)</td></tr>
<tr class="separator:ga1bcab70466ce0c2bf5b052ef9963d0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf087e796eda8039e10ddd819886d7bb5" id="r_gaf087e796eda8039e10ddd819886d7bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf087e796eda8039e10ddd819886d7bb5">TIM_TISEL_TI1SEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c">TIM_TISEL_TI1SEL_Pos</a>)</td></tr>
<tr class="separator:gaf087e796eda8039e10ddd819886d7bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5882390468adc5a981313ca0d41f4fb5" id="r_ga5882390468adc5a981313ca0d41f4fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5882390468adc5a981313ca0d41f4fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2444901e35b58b44e93e8d5becbe41a9" id="r_ga2444901e35b58b44e93e8d5becbe41a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2444901e35b58b44e93e8d5becbe41a9">TIM_TISEL_TI2SEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>)</td></tr>
<tr class="separator:ga2444901e35b58b44e93e8d5becbe41a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4d8ae0f229b42960fe34be62a3b499" id="r_gaff4d8ae0f229b42960fe34be62a3b499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2444901e35b58b44e93e8d5becbe41a9">TIM_TISEL_TI2SEL_Msk</a></td></tr>
<tr class="separator:gaff4d8ae0f229b42960fe34be62a3b499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18532138f0c7423e6acb642933937cbb" id="r_ga18532138f0c7423e6acb642933937cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>)</td></tr>
<tr class="separator:ga18532138f0c7423e6acb642933937cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac432d94cbea0fec68e3cf56c8b25a532" id="r_gac432d94cbea0fec68e3cf56c8b25a532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>)</td></tr>
<tr class="separator:gac432d94cbea0fec68e3cf56c8b25a532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bae0418da1fc241616cd59ecba7f1a5" id="r_ga0bae0418da1fc241616cd59ecba7f1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>)</td></tr>
<tr class="separator:ga0bae0418da1fc241616cd59ecba7f1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bfe7ca7dfeccdf669b10d9f38a2cc3" id="r_gab6bfe7ca7dfeccdf669b10d9f38a2cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bfe7ca7dfeccdf669b10d9f38a2cc3">TIM_TISEL_TI2SEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5">TIM_TISEL_TI2SEL_Pos</a>)</td></tr>
<tr class="separator:gab6bfe7ca7dfeccdf669b10d9f38a2cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cd862098e08ec26a0e9343966d6296" id="r_ga09cd862098e08ec26a0e9343966d6296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga09cd862098e08ec26a0e9343966d6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c7691289fe369fe66cdfc88269f610" id="r_ga45c7691289fe369fe66cdfc88269f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c7691289fe369fe66cdfc88269f610">TIM_TISEL_TI3SEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>)</td></tr>
<tr class="separator:ga45c7691289fe369fe66cdfc88269f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19a6840ec57afc1b9ae48703f60fc1" id="r_ga7c19a6840ec57afc1b9ae48703f60fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c7691289fe369fe66cdfc88269f610">TIM_TISEL_TI3SEL_Msk</a></td></tr>
<tr class="separator:ga7c19a6840ec57afc1b9ae48703f60fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14728f104fbc694ec8e7b6113b8e590" id="r_gac14728f104fbc694ec8e7b6113b8e590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>)</td></tr>
<tr class="separator:gac14728f104fbc694ec8e7b6113b8e590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8efb1835c07ece431e7dd9983babf23" id="r_gaa8efb1835c07ece431e7dd9983babf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8efb1835c07ece431e7dd9983babf23">TIM_TISEL_TI3SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>)</td></tr>
<tr class="separator:gaa8efb1835c07ece431e7dd9983babf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b4e8f53137929ce486beea98d834a6" id="r_ga90b4e8f53137929ce486beea98d834a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90b4e8f53137929ce486beea98d834a6">TIM_TISEL_TI3SEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>)</td></tr>
<tr class="separator:ga90b4e8f53137929ce486beea98d834a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bde81d7c849f05ad8b03baa22929e4" id="r_ga62bde81d7c849f05ad8b03baa22929e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62bde81d7c849f05ad8b03baa22929e4">TIM_TISEL_TI3SEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296">TIM_TISEL_TI3SEL_Pos</a>)</td></tr>
<tr class="separator:ga62bde81d7c849f05ad8b03baa22929e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3af3f03cdb924bcc07a34f2a01ced70" id="r_gab3af3f03cdb924bcc07a34f2a01ced70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab3af3f03cdb924bcc07a34f2a01ced70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc54315dda6bd85b7b3c378f2279a89" id="r_gaccc54315dda6bd85b7b3c378f2279a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc54315dda6bd85b7b3c378f2279a89">TIM_TISEL_TI4SEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>)</td></tr>
<tr class="separator:gaccc54315dda6bd85b7b3c378f2279a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff9d6247daaa7bdbd6f009ab80d595" id="r_ga7eff9d6247daaa7bdbd6f009ab80d595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc54315dda6bd85b7b3c378f2279a89">TIM_TISEL_TI4SEL_Msk</a></td></tr>
<tr class="separator:ga7eff9d6247daaa7bdbd6f009ab80d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0b9c7718f9609776afdbb0ebcc3832" id="r_gabe0b9c7718f9609776afdbb0ebcc3832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>)</td></tr>
<tr class="separator:gabe0b9c7718f9609776afdbb0ebcc3832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6106b6c27078a60113e888b0142ccb8" id="r_gaf6106b6c27078a60113e888b0142ccb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>)</td></tr>
<tr class="separator:gaf6106b6c27078a60113e888b0142ccb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad079354984d07effaacf2ab3a27d92db" id="r_gad079354984d07effaacf2ab3a27d92db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad079354984d07effaacf2ab3a27d92db">TIM_TISEL_TI4SEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>)</td></tr>
<tr class="separator:gad079354984d07effaacf2ab3a27d92db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0300181c25de2b9790eeb4fe0976cb52" id="r_ga0300181c25de2b9790eeb4fe0976cb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0300181c25de2b9790eeb4fe0976cb52">TIM_TISEL_TI4SEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70">TIM_TISEL_TI4SEL_Pos</a>)</td></tr>
<tr class="separator:ga0300181c25de2b9790eeb4fe0976cb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb" id="r_ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83" id="r_gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947" id="r_ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099541a7c10ddc409196eb14e87897a0" id="r_ga099541a7c10ddc409196eb14e87897a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">USART_CR1_UESM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099541a7c10ddc409196eb14e87897a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1b9313fa3cc9ed8f080deb97c42abe" id="r_ga0c1b9313fa3cc9ed8f080deb97c42abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">USART_CR1_UESM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">USART_CR1_UESM_Pos</a>)</td></tr>
<tr class="separator:ga0c1b9313fa3cc9ed8f080deb97c42abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf035f3a6674183945975fdda9e5d3a" id="r_ga1bf035f3a6674183945975fdda9e5d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">USART_CR1_UESM_Msk</a></td></tr>
<tr class="separator:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58" id="r_ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682" id="r_ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb" id="r_gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564" id="r_ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce" id="r_ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622" id="r_gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3" id="r_ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa" id="r_ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8" id="r_ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae752d24efb55514807e122dd0ba63bdc" id="r_gae752d24efb55514807e122dd0ba63bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae752d24efb55514807e122dd0ba63bdc">USART_CR1_RXNEIE_RXFNEIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae752d24efb55514807e122dd0ba63bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9429c0ab60d7c8e4430465d4c0fc1ec8" id="r_ga9429c0ab60d7c8e4430465d4c0fc1ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8">USART_CR1_RXNEIE_RXFNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae752d24efb55514807e122dd0ba63bdc">USART_CR1_RXNEIE_RXFNEIE_Pos</a>)</td></tr>
<tr class="separator:ga9429c0ab60d7c8e4430465d4c0fc1ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8342cbdabe2a5ae03ee73452a9ebf935" id="r_ga8342cbdabe2a5ae03ee73452a9ebf935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8342cbdabe2a5ae03ee73452a9ebf935">USART_CR1_RXNEIE_RXFNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8">USART_CR1_RXNEIE_RXFNEIE_Msk</a></td></tr>
<tr class="separator:ga8342cbdabe2a5ae03ee73452a9ebf935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a" id="r_ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7" id="r_gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e" id="r_gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3a5a839e841d7f468aa7a71d042e24" id="r_ga2b3a5a839e841d7f468aa7a71d042e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3a5a839e841d7f468aa7a71d042e24">USART_CR1_TXEIE_TXFNFIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2b3a5a839e841d7f468aa7a71d042e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dab3533476c5c6e30d8316963053b4" id="r_gaf6dab3533476c5c6e30d8316963053b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dab3533476c5c6e30d8316963053b4">USART_CR1_TXEIE_TXFNFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3a5a839e841d7f468aa7a71d042e24">USART_CR1_TXEIE_TXFNFIE_Pos</a>)</td></tr>
<tr class="separator:gaf6dab3533476c5c6e30d8316963053b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ad128d8b96d94461290e19164bbfc3" id="r_ga91ad128d8b96d94461290e19164bbfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ad128d8b96d94461290e19164bbfc3">USART_CR1_TXEIE_TXFNFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dab3533476c5c6e30d8316963053b4">USART_CR1_TXEIE_TXFNFIE_Msk</a></td></tr>
<tr class="separator:ga91ad128d8b96d94461290e19164bbfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b" id="r_ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1" id="r_gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875" id="r_ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16" id="r_gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e" id="r_ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe" id="r_ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b" id="r_ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1" id="r_ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074" id="r_ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492" id="r_ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6" id="r_gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d" id="r_gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308" id="r_ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634" id="r_ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x10001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2" id="r_ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45131329617759787a4866ce988d35e3" id="r_ga45131329617759787a4866ce988d35e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">USART_CR1_M0_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga45131329617759787a4866ce988d35e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50313a1d273a0fdbeea56839fb97996d" id="r_ga50313a1d273a0fdbeea56839fb97996d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">USART_CR1_M0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">USART_CR1_M0_Pos</a>)</td></tr>
<tr class="separator:ga50313a1d273a0fdbeea56839fb97996d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf15ab248c1ff14e344bf95a494c3ad8" id="r_gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">USART_CR1_M0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">USART_CR1_M0_Msk</a></td></tr>
<tr class="separator:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0428a58ed317ba2baf6362123930f" id="r_ga68a0428a58ed317ba2baf6362123930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">USART_CR1_MME_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga68a0428a58ed317ba2baf6362123930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1337df7835fb7605f567f8c23336510" id="r_gaf1337df7835fb7605f567f8c23336510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">USART_CR1_MME_Pos</a>)</td></tr>
<tr class="separator:gaf1337df7835fb7605f567f8c23336510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae32b0c22f90fa8295d2ed96c2fd54d" id="r_ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a></td></tr>
<tr class="separator:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac313f7deb7198a2c0d53446c418e434b" id="r_gac313f7deb7198a2c0d53446c418e434b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">USART_CR1_CMIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac313f7deb7198a2c0d53446c418e434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5174025558ca07302b4cbd4c3a3c93" id="r_ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">USART_CR1_CMIE_Pos</a>)</td></tr>
<tr class="separator:ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e25c121fc78142f8866809bc98aaa" id="r_gaac6e25c121fc78142f8866809bc98aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a></td></tr>
<tr class="separator:gaac6e25c121fc78142f8866809bc98aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01" id="r_ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f51c380de00d417c76712183070ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02" id="r_gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>)</td></tr>
<tr class="separator:gac009e53008167c20955efe87a147ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2" id="r_gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30bbaacca54d128b14fc80293a3fb9" id="r_gadf30bbaacca54d128b14fc80293a3fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadf30bbaacca54d128b14fc80293a3fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9847feffa692f728663f3c612cbf4f2e" id="r_ga9847feffa692f728663f3c612cbf4f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga9847feffa692f728663f3c612cbf4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d95af966e08146e1172c4b828bda38" id="r_gab2d95af966e08146e1172c4b828bda38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a></td></tr>
<tr class="separator:gab2d95af966e08146e1172c4b828bda38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b664114104da4e943d96b59ba37142" id="r_ga01b664114104da4e943d96b59ba37142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">USART_CR1_DEDT_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga01b664114104da4e943d96b59ba37142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691b8bc3d8dcc892379bf7d920b6396" id="r_ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">USART_CR1_DEDT_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafaf7f6ddcceffd20558f162dd9c8e1" id="r_gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">USART_CR1_DEDT_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2670a86aa9a616ff375b6930ffa70b" id="r_gafe2670a86aa9a616ff375b6930ffa70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">USART_CR1_DEDT_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005f970098bde194883b57529b0d306" id="r_gaa005f970098bde194883b57529b0d306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">USART_CR1_DEDT_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gaa005f970098bde194883b57529b0d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7640a539139354f68939dd6c4213eeda" id="r_ga7640a539139354f68939dd6c4213eeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga7640a539139354f68939dd6c4213eeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf428b58fe78a921cec6d585556253c7" id="r_gacf428b58fe78a921cec6d585556253c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gacf428b58fe78a921cec6d585556253c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc2e80e4545996ecb5901915d13e28" id="r_ga6bdc2e80e4545996ecb5901915d13e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a></td></tr>
<tr class="separator:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c5a5427a9d6f31a4dff944079379c3" id="r_gab3c5a5427a9d6f31a4dff944079379c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">USART_CR1_DEAT_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c67729309721386a3211e7ef9c097" id="r_ga915c67729309721386a3211e7ef9c097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">USART_CR1_DEAT_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga915c67729309721386a3211e7ef9c097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37334305484b5177eb2b0c0fbd38f333" id="r_ga37334305484b5177eb2b0c0fbd38f333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">USART_CR1_DEAT_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga37334305484b5177eb2b0c0fbd38f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9044f6093b026dae8651416935dd2a" id="r_gaad9044f6093b026dae8651416935dd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">USART_CR1_DEAT_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gaad9044f6093b026dae8651416935dd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21679d47bc5412b3ff3821da03d3695e" id="r_ga21679d47bc5412b3ff3821da03d3695e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">USART_CR1_DEAT_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga21679d47bc5412b3ff3821da03d3695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a808309c2809d8b08f0782fb321ae8" id="r_ga91a808309c2809d8b08f0782fb321ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">USART_CR1_RTOIE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga91a808309c2809d8b08f0782fb321ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1575795973e3e34e3fe4bb420a8d58" id="r_gacb1575795973e3e34e3fe4bb420a8d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">USART_CR1_RTOIE_Pos</a>)</td></tr>
<tr class="separator:gacb1575795973e3e34e3fe4bb420a8d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe55005a97f8ea7ca8e630e6c08912d" id="r_gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a></td></tr>
<tr class="separator:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d4b4a174a7e19ee43b94891582b703" id="r_gab8d4b4a174a7e19ee43b94891582b703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">USART_CR1_EOBIE_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d4b4a174a7e19ee43b94891582b703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a159ef2d22e88ce651ee3b9ea54a6" id="r_ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">USART_CR1_EOBIE_Pos</a>)</td></tr>
<tr class="separator:ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae527749fded038f642974711b1d53ba3" id="r_gae527749fded038f642974711b1d53ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a></td></tr>
<tr class="separator:gae527749fded038f642974711b1d53ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747b341323db9d1a6f4f6524ff93725e" id="r_ga747b341323db9d1a6f4f6524ff93725e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">USART_CR1_M1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga747b341323db9d1a6f4f6524ff93725e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c47c9950e9e8727dfc74abaf4be164" id="r_ga93c47c9950e9e8727dfc74abaf4be164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">USART_CR1_M1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">USART_CR1_M1_Pos</a>)</td></tr>
<tr class="separator:ga93c47c9950e9e8727dfc74abaf4be164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19a4c9577dfb1569cf6f564fe6c4949" id="r_gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">USART_CR1_M1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">USART_CR1_M1_Msk</a></td></tr>
<tr class="separator:gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8242d8c82a9e6336950cb794030238" id="r_gaef8242d8c82a9e6336950cb794030238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8242d8c82a9e6336950cb794030238">USART_CR1_FIFOEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaef8242d8c82a9e6336950cb794030238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df13e70aaef03c9f1f387b9f7225bd6" id="r_ga8df13e70aaef03c9f1f387b9f7225bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df13e70aaef03c9f1f387b9f7225bd6">USART_CR1_FIFOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef8242d8c82a9e6336950cb794030238">USART_CR1_FIFOEN_Pos</a>)</td></tr>
<tr class="separator:ga8df13e70aaef03c9f1f387b9f7225bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5e9fc4111b0159c65811f6a206c192" id="r_gafb5e9fc4111b0159c65811f6a206c192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5e9fc4111b0159c65811f6a206c192">USART_CR1_FIFOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8df13e70aaef03c9f1f387b9f7225bd6">USART_CR1_FIFOEN_Msk</a></td></tr>
<tr class="separator:gafb5e9fc4111b0159c65811f6a206c192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d19ba8a8a33699eb7ffe986dca1d9f" id="r_ga15d19ba8a8a33699eb7ffe986dca1d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d19ba8a8a33699eb7ffe986dca1d9f">USART_CR1_TXFEIE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga15d19ba8a8a33699eb7ffe986dca1d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034591062f99513ae1cc055e4d1c6364" id="r_ga034591062f99513ae1cc055e4d1c6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034591062f99513ae1cc055e4d1c6364">USART_CR1_TXFEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15d19ba8a8a33699eb7ffe986dca1d9f">USART_CR1_TXFEIE_Pos</a>)</td></tr>
<tr class="separator:ga034591062f99513ae1cc055e4d1c6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80e139b33533a335a75c58ef2e3ca3c" id="r_gab80e139b33533a335a75c58ef2e3ca3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80e139b33533a335a75c58ef2e3ca3c">USART_CR1_TXFEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga034591062f99513ae1cc055e4d1c6364">USART_CR1_TXFEIE_Msk</a></td></tr>
<tr class="separator:gab80e139b33533a335a75c58ef2e3ca3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c0f08f5e8aaab9c18589e358a7cfaf" id="r_ga99c0f08f5e8aaab9c18589e358a7cfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99c0f08f5e8aaab9c18589e358a7cfaf">USART_CR1_RXFFIE_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga99c0f08f5e8aaab9c18589e358a7cfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a93d3dee1458add2e7d2dd694128cd" id="r_ga39a93d3dee1458add2e7d2dd694128cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a93d3dee1458add2e7d2dd694128cd">USART_CR1_RXFFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99c0f08f5e8aaab9c18589e358a7cfaf">USART_CR1_RXFFIE_Pos</a>)</td></tr>
<tr class="separator:ga39a93d3dee1458add2e7d2dd694128cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d438200ec45e5fe92171128fcf48437" id="r_ga6d438200ec45e5fe92171128fcf48437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d438200ec45e5fe92171128fcf48437">USART_CR1_RXFFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39a93d3dee1458add2e7d2dd694128cd">USART_CR1_RXFFIE_Msk</a></td></tr>
<tr class="separator:ga6d438200ec45e5fe92171128fcf48437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f5f66329b69f4fbb9ff10a952801c4" id="r_gac9f5f66329b69f4fbb9ff10a952801c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f5f66329b69f4fbb9ff10a952801c4">USART_CR2_SLVEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac9f5f66329b69f4fbb9ff10a952801c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf899752e02436dbe09822a53ec11fcf" id="r_gabf899752e02436dbe09822a53ec11fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf899752e02436dbe09822a53ec11fcf">USART_CR2_SLVEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9f5f66329b69f4fbb9ff10a952801c4">USART_CR2_SLVEN_Pos</a>)</td></tr>
<tr class="separator:gabf899752e02436dbe09822a53ec11fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134485f9d7bc55e1e42ed5b9ad2aa63c" id="r_ga134485f9d7bc55e1e42ed5b9ad2aa63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga134485f9d7bc55e1e42ed5b9ad2aa63c">USART_CR2_SLVEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf899752e02436dbe09822a53ec11fcf">USART_CR2_SLVEN_Msk</a></td></tr>
<tr class="separator:ga134485f9d7bc55e1e42ed5b9ad2aa63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4c4f3661a5d26ca5b6d604b6d2a640" id="r_ga7e4c4f3661a5d26ca5b6d604b6d2a640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4f3661a5d26ca5b6d604b6d2a640">USART_CR2_DIS_NSS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7e4c4f3661a5d26ca5b6d604b6d2a640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750047210c68047fa0f47ed4a229185a" id="r_ga750047210c68047fa0f47ed4a229185a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750047210c68047fa0f47ed4a229185a">USART_CR2_DIS_NSS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4f3661a5d26ca5b6d604b6d2a640">USART_CR2_DIS_NSS_Pos</a>)</td></tr>
<tr class="separator:ga750047210c68047fa0f47ed4a229185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def80ad9addd71c47ae109056bd19b" id="r_gad2def80ad9addd71c47ae109056bd19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2def80ad9addd71c47ae109056bd19b">USART_CR2_DIS_NSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750047210c68047fa0f47ed4a229185a">USART_CR2_DIS_NSS_Msk</a></td></tr>
<tr class="separator:gad2def80ad9addd71c47ae109056bd19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c518cae1eaa9ae594ebff5b7a1bf9c" id="r_gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">USART_CR2_ADDM7_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d874b6e6c6b5631df3733e355ed295a" id="r_ga3d874b6e6c6b5631df3733e355ed295a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">USART_CR2_ADDM7_Pos</a>)</td></tr>
<tr class="separator:ga3d874b6e6c6b5631df3733e355ed295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8588feb26d8b36054a060d6b691823" id="r_ga2d8588feb26d8b36054a060d6b691823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a></td></tr>
<tr class="separator:ga2d8588feb26d8b36054a060d6b691823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624" id="r_gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5" id="r_gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>)</td></tr>
<tr class="separator:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed" id="r_ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f" id="r_gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b" id="r_gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>)</td></tr>
<tr class="separator:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4" id="r_gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0" id="r_ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94" id="r_ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e" id="r_ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a" id="r_ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34" id="r_ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb" id="r_ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a" id="r_ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a" id="r_ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68" id="r_gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235" id="r_gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2" id="r_ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853" id="r_ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51" id="r_ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c" id="r_gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6" id="r_gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61" id="r_gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b" id="r_ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f" id="r_ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8" id="r_ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>)</td></tr>
<tr class="separator:ga500c59de0f57986002b962dc9bccfbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef" id="r_gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222983c0ec62822a37a0da9d114fb75e" id="r_ga222983c0ec62822a37a0da9d114fb75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">USART_CR2_SWAP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga222983c0ec62822a37a0da9d114fb75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4501114beca5a00c44cd2182a979eb" id="r_ga4f4501114beca5a00c44cd2182a979eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">USART_CR2_SWAP_Pos</a>)</td></tr>
<tr class="separator:ga4f4501114beca5a00c44cd2182a979eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aecba5721df1c1adb6d0264625accad" id="r_ga4aecba5721df1c1adb6d0264625accad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a></td></tr>
<tr class="separator:ga4aecba5721df1c1adb6d0264625accad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bba63d44a14e161f561a5a3591dff4" id="r_gae8bba63d44a14e161f561a5a3591dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">USART_CR2_RXINV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8bba63d44a14e161f561a5a3591dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be966e1261f1182e90a9727ae00fed8" id="r_ga4be966e1261f1182e90a9727ae00fed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">USART_CR2_RXINV_Pos</a>)</td></tr>
<tr class="separator:ga4be966e1261f1182e90a9727ae00fed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff10115e1adb07c00f42627cedf01e5" id="r_gafff10115e1adb07c00f42627cedf01e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a></td></tr>
<tr class="separator:gafff10115e1adb07c00f42627cedf01e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e85095255df25708af3998bfbc0f840" id="r_ga1e85095255df25708af3998bfbc0f840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">USART_CR2_TXINV_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1e85095255df25708af3998bfbc0f840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdf6d30f688b739455d262344d9145d" id="r_ga3bdf6d30f688b739455d262344d9145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">USART_CR2_TXINV_Pos</a>)</td></tr>
<tr class="separator:ga3bdf6d30f688b739455d262344d9145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad93cdc6d8f138f455a2fb671a211" id="r_gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a></td></tr>
<tr class="separator:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedc64f34c6631efb738a4c3146d4717" id="r_gabedc64f34c6631efb738a4c3146d4717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">USART_CR2_DATAINV_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabedc64f34c6631efb738a4c3146d4717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a526b2f220467ea5f83c7d5e1f0ded" id="r_ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">USART_CR2_DATAINV_Pos</a>)</td></tr>
<tr class="separator:ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f743bbd3df209bd1d434b17e08a78fe" id="r_ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a></td></tr>
<tr class="separator:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bbd90c0d8c06613b8babdf7a1f2b08" id="r_gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">USART_CR2_MSBFIRST_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32464cf4e8b224ac8f6dc9e8ca8ee46f" id="r_ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">USART_CR2_MSBFIRST_Pos</a>)</td></tr>
<tr class="separator:ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7342ab16574cebf157aa885a79986812" id="r_ga7342ab16574cebf157aa885a79986812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a></td></tr>
<tr class="separator:ga7342ab16574cebf157aa885a79986812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd50e8338e173588e3e228cd36fea49b" id="r_gabd50e8338e173588e3e228cd36fea49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">USART_CR2_ABREN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabd50e8338e173588e3e228cd36fea49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8b21a9bb234c28cba2ba46eb91d47" id="r_ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">USART_CR2_ABREN_Pos</a>)</td></tr>
<tr class="separator:ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa290a89959d43fecf43f89d66123a0a" id="r_gaaa290a89959d43fecf43f89d66123a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a></td></tr>
<tr class="separator:gaaa290a89959d43fecf43f89d66123a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aec992473cfdf90375f5156816361e7" id="r_ga9aec992473cfdf90375f5156816361e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9aec992473cfdf90375f5156816361e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07277ae996d117d7ad0dd6039b550bee" id="r_ga07277ae996d117d7ad0dd6039b550bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:ga07277ae996d117d7ad0dd6039b550bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a61926b32b1bbe136944c4133d2be" id="r_ga7b0a61926b32b1bbe136944c4133d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a></td></tr>
<tr class="separator:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9e3740bd087f5170c58b85bc4e689" id="r_ga74a9e3740bd087f5170c58b85bc4e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">USART_CR2_ABRMODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439d0281ee2e6f20261076a50314cff" id="r_gac439d0281ee2e6f20261076a50314cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">USART_CR2_ABRMODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:gac439d0281ee2e6f20261076a50314cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c059ff69b8b03c14958fb24a214192" id="r_gae6c059ff69b8b03c14958fb24a214192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">USART_CR2_RTOEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae6c059ff69b8b03c14958fb24a214192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca386418170bcbfd458e6976c29deed3" id="r_gaca386418170bcbfd458e6976c29deed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">USART_CR2_RTOEN_Pos</a>)</td></tr>
<tr class="separator:gaca386418170bcbfd458e6976c29deed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89524eda63950f55bc47208a66b7dca" id="r_gab89524eda63950f55bc47208a66b7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a></td></tr>
<tr class="separator:gab89524eda63950f55bc47208a66b7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3" id="r_ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28" id="r_gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3" id="r_ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e" id="r_gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0" id="r_gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0" id="r_gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57" id="r_ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c" id="r_gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>)</td></tr>
<tr class="separator:gad3c0575491453dbd478d5a3413ac759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd" id="r_ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5" id="r_ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633" id="r_ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>)</td></tr>
<tr class="separator:ga67262b96751aebc3a04d3a6d46213633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80" id="r_ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9" id="r_ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d" id="r_ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01" id="r_gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049" id="r_ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga818bd165232f86477503e8f9bc9de049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a" id="r_ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>)</td></tr>
<tr class="separator:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c" id="r_ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d" id="r_gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaae269fb759007c1043534a3794f7b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8" id="r_gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>)</td></tr>
<tr class="separator:gaff592b0d891ba78201de2e08cd9305b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27" id="r_ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773" id="r_ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf" id="r_ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a" id="r_gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f" id="r_ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29" id="r_ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993" id="r_ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563" id="r_ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152" id="r_gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2" id="r_ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01" id="r_gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4" id="r_ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265" id="r_gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d" id="r_ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc" id="r_ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90" id="r_ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068" id="r_ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac" id="r_ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>)</td></tr>
<tr class="separator:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826" id="r_ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102a294cf149c9a0ef423a5c5178f51e" id="r_ga102a294cf149c9a0ef423a5c5178f51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">USART_CR3_OVRDIS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga102a294cf149c9a0ef423a5c5178f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c80447cea2eb076e1213e1d9a3a9b1" id="r_ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">USART_CR3_OVRDIS_Pos</a>)</td></tr>
<tr class="separator:ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d63c7953788124179cd18a8890a91a" id="r_ga33d63c7953788124179cd18a8890a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a></td></tr>
<tr class="separator:ga33d63c7953788124179cd18a8890a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315eff6532631e01c4b46241b8203120" id="r_ga315eff6532631e01c4b46241b8203120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">USART_CR3_DDRE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga315eff6532631e01c4b46241b8203120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508139f92a04e0324a84c6173b5afbc7" id="r_ga508139f92a04e0324a84c6173b5afbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">USART_CR3_DDRE_Pos</a>)</td></tr>
<tr class="separator:ga508139f92a04e0324a84c6173b5afbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f1b53b09336e82958755747853a753" id="r_gae1f1b53b09336e82958755747853a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a></td></tr>
<tr class="separator:gae1f1b53b09336e82958755747853a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502aaea0f34e2ab34624ff66f1c8b101" id="r_ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">USART_CR3_DEM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a24555d522b37f1bef42cb08539ff6f" id="r_ga9a24555d522b37f1bef42cb08539ff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">USART_CR3_DEM_Pos</a>)</td></tr>
<tr class="separator:ga9a24555d522b37f1bef42cb08539ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65f9fd10ee8e99db1118828deb0441" id="r_gacd65f9fd10ee8e99db1118828deb0441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a></td></tr>
<tr class="separator:gacd65f9fd10ee8e99db1118828deb0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35291bee983f8af47b6ad7193a06cc7" id="r_gab35291bee983f8af47b6ad7193a06cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">USART_CR3_DEP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab35291bee983f8af47b6ad7193a06cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf5c087ecc921b7b5c18b5682b12245" id="r_gacaf5c087ecc921b7b5c18b5682b12245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">USART_CR3_DEP_Pos</a>)</td></tr>
<tr class="separator:gacaf5c087ecc921b7b5c18b5682b12245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000c42015289291da1c58fe27800d64" id="r_ga2000c42015289291da1c58fe27800d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a></td></tr>
<tr class="separator:ga2000c42015289291da1c58fe27800d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4008eaf6e81fd47fdde1570d040a9383" id="r_ga4008eaf6e81fd47fdde1570d040a9383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga4008eaf6e81fd47fdde1570d040a9383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0f17cc3f0bad54811dd313232e3afc" id="r_ga9b0f17cc3f0bad54811dd313232e3afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">USART_CR3_SCARCNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga9b0f17cc3f0bad54811dd313232e3afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63401e737dd8c4ac061a67e092fbece" id="r_gac63401e737dd8c4ac061a67e092fbece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">USART_CR3_SCARCNT_Msk</a></td></tr>
<tr class="separator:gac63401e737dd8c4ac061a67e092fbece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41fee0ce74f648c1da1bdf5afb0f88e" id="r_gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">USART_CR3_SCARCNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236904fec78373f4fa02948bbf1db56a" id="r_ga236904fec78373f4fa02948bbf1db56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">USART_CR3_SCARCNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga236904fec78373f4fa02948bbf1db56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fd59d184128d73b8b82d249614cb27" id="r_ga81fd59d184128d73b8b82d249614cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">USART_CR3_SCARCNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga81fd59d184128d73b8b82d249614cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce25836b875af6532f3f25463c4665e" id="r_ga6ce25836b875af6532f3f25463c4665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6ce25836b875af6532f3f25463c4665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b2294e603dc3950aa2615678db8d17" id="r_gaa4b2294e603dc3950aa2615678db8d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">USART_CR3_WUS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:gaa4b2294e603dc3950aa2615678db8d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d102b464f15cbe18b0d83b61150293" id="r_ga76d102b464f15cbe18b0d83b61150293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">USART_CR3_WUS_Msk</a></td></tr>
<tr class="separator:ga76d102b464f15cbe18b0d83b61150293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cfcb3873910e786d2ead7e7d4fb6bf" id="r_ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">USART_CR3_WUS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3187bcba3c2e213f8a0523aa02837b32" id="r_ga3187bcba3c2e213f8a0523aa02837b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">USART_CR3_WUS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c" id="r_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">USART_CR3_WUFIE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690139593d7b232c96b0427fcc088d15" id="r_ga690139593d7b232c96b0427fcc088d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">USART_CR3_WUFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">USART_CR3_WUFIE_Pos</a>)</td></tr>
<tr class="separator:ga690139593d7b232c96b0427fcc088d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ca5d160f9805977f2c77f146a75c" id="r_ga8006ca5d160f9805977f2c77f146a75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">USART_CR3_WUFIE_Msk</a></td></tr>
<tr class="separator:ga8006ca5d160f9805977f2c77f146a75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed54d58380c1de4d248bfb8080d58c7" id="r_ga9ed54d58380c1de4d248bfb8080d58c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed54d58380c1de4d248bfb8080d58c7">USART_CR3_TXFTIE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9ed54d58380c1de4d248bfb8080d58c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac924ee84c84daaa8b58a438a528b8c03" id="r_gac924ee84c84daaa8b58a438a528b8c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924ee84c84daaa8b58a438a528b8c03">USART_CR3_TXFTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed54d58380c1de4d248bfb8080d58c7">USART_CR3_TXFTIE_Pos</a>)</td></tr>
<tr class="separator:gac924ee84c84daaa8b58a438a528b8c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca97ca5a14b5dfd06424324a35550f" id="r_ga55ca97ca5a14b5dfd06424324a35550f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55ca97ca5a14b5dfd06424324a35550f">USART_CR3_TXFTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac924ee84c84daaa8b58a438a528b8c03">USART_CR3_TXFTIE_Msk</a></td></tr>
<tr class="separator:ga55ca97ca5a14b5dfd06424324a35550f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139127c6694c96da27db678db86e65fa" id="r_ga139127c6694c96da27db678db86e65fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139127c6694c96da27db678db86e65fa">USART_CR3_TCBGTIE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga139127c6694c96da27db678db86e65fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da055779e9c573b7de6d88df4d74b36" id="r_ga1da055779e9c573b7de6d88df4d74b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da055779e9c573b7de6d88df4d74b36">USART_CR3_TCBGTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga139127c6694c96da27db678db86e65fa">USART_CR3_TCBGTIE_Pos</a>)</td></tr>
<tr class="separator:ga1da055779e9c573b7de6d88df4d74b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4eac3d2b24fce9c627825571823ec4" id="r_ga0f4eac3d2b24fce9c627825571823ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4eac3d2b24fce9c627825571823ec4">USART_CR3_TCBGTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da055779e9c573b7de6d88df4d74b36">USART_CR3_TCBGTIE_Msk</a></td></tr>
<tr class="separator:ga0f4eac3d2b24fce9c627825571823ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6491228522aa7eb6e74591a4a6be9144" id="r_ga6491228522aa7eb6e74591a4a6be9144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144">USART_CR3_RXFTCFG_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga6491228522aa7eb6e74591a4a6be9144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa20a31b23fbcb8e47ba4526562212c" id="r_ga1fa20a31b23fbcb8e47ba4526562212c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa20a31b23fbcb8e47ba4526562212c">USART_CR3_RXFTCFG_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144">USART_CR3_RXFTCFG_Pos</a>)</td></tr>
<tr class="separator:ga1fa20a31b23fbcb8e47ba4526562212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90e1ecd73a2286ea1e5f056fb2b51d3" id="r_gab90e1ecd73a2286ea1e5f056fb2b51d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab90e1ecd73a2286ea1e5f056fb2b51d3">USART_CR3_RXFTCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa20a31b23fbcb8e47ba4526562212c">USART_CR3_RXFTCFG_Msk</a></td></tr>
<tr class="separator:gab90e1ecd73a2286ea1e5f056fb2b51d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b113e8d794dc256745b970cc2e4704" id="r_gaf8b113e8d794dc256745b970cc2e4704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b113e8d794dc256745b970cc2e4704">USART_CR3_RXFTCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144">USART_CR3_RXFTCFG_Pos</a>)</td></tr>
<tr class="separator:gaf8b113e8d794dc256745b970cc2e4704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216b1b9afd21e8e4ba132605aacf7534" id="r_ga216b1b9afd21e8e4ba132605aacf7534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga216b1b9afd21e8e4ba132605aacf7534">USART_CR3_RXFTCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144">USART_CR3_RXFTCFG_Pos</a>)</td></tr>
<tr class="separator:ga216b1b9afd21e8e4ba132605aacf7534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cb2175b76382753462bed1d36d518c" id="r_ga24cb2175b76382753462bed1d36d518c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24cb2175b76382753462bed1d36d518c">USART_CR3_RXFTCFG_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144">USART_CR3_RXFTCFG_Pos</a>)</td></tr>
<tr class="separator:ga24cb2175b76382753462bed1d36d518c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e18844a00d5f53de9a808d3412c7ff9" id="r_ga0e18844a00d5f53de9a808d3412c7ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e18844a00d5f53de9a808d3412c7ff9">USART_CR3_RXFTIE_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0e18844a00d5f53de9a808d3412c7ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19090b545d3531a914151d215b7b3b92" id="r_ga19090b545d3531a914151d215b7b3b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19090b545d3531a914151d215b7b3b92">USART_CR3_RXFTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e18844a00d5f53de9a808d3412c7ff9">USART_CR3_RXFTIE_Pos</a>)</td></tr>
<tr class="separator:ga19090b545d3531a914151d215b7b3b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc035fafb880dadb6a60fdf2ba8795" id="r_ga49fc035fafb880dadb6a60fdf2ba8795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49fc035fafb880dadb6a60fdf2ba8795">USART_CR3_RXFTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19090b545d3531a914151d215b7b3b92">USART_CR3_RXFTIE_Msk</a></td></tr>
<tr class="separator:ga49fc035fafb880dadb6a60fdf2ba8795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a8212466a19ac9c5e967d17f86f6bb" id="r_gab1a8212466a19ac9c5e967d17f86f6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb">USART_CR3_TXFTCFG_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab1a8212466a19ac9c5e967d17f86f6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe57ac1c6b9bce8b456e8eeba6220f3e" id="r_gafe57ac1c6b9bce8b456e8eeba6220f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe57ac1c6b9bce8b456e8eeba6220f3e">USART_CR3_TXFTCFG_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb">USART_CR3_TXFTCFG_Pos</a>)</td></tr>
<tr class="separator:gafe57ac1c6b9bce8b456e8eeba6220f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcfeb5d260242461009770e93fe5d63" id="r_ga3fcfeb5d260242461009770e93fe5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fcfeb5d260242461009770e93fe5d63">USART_CR3_TXFTCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe57ac1c6b9bce8b456e8eeba6220f3e">USART_CR3_TXFTCFG_Msk</a></td></tr>
<tr class="separator:ga3fcfeb5d260242461009770e93fe5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc91bacf5659188d4ef8d13fc48b5c3" id="r_ga3cc91bacf5659188d4ef8d13fc48b5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc91bacf5659188d4ef8d13fc48b5c3">USART_CR3_TXFTCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb">USART_CR3_TXFTCFG_Pos</a>)</td></tr>
<tr class="separator:ga3cc91bacf5659188d4ef8d13fc48b5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4651a05997c8bef8485185f7c8874142" id="r_ga4651a05997c8bef8485185f7c8874142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4651a05997c8bef8485185f7c8874142">USART_CR3_TXFTCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb">USART_CR3_TXFTCFG_Pos</a>)</td></tr>
<tr class="separator:ga4651a05997c8bef8485185f7c8874142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2683f01784119560144bd0c7fd8d85e" id="r_gaa2683f01784119560144bd0c7fd8d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2683f01784119560144bd0c7fd8d85e">USART_CR3_TXFTCFG_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb">USART_CR3_TXFTCFG_Pos</a>)</td></tr>
<tr class="separator:gaa2683f01784119560144bd0c7fd8d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8873778bab3ffdb6117712f0b08429" id="r_gabd8873778bab3ffdb6117712f0b08429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8873778bab3ffdb6117712f0b08429">USART_BRR_BRR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gabd8873778bab3ffdb6117712f0b08429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2" id="r_gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588" id="r_ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203" id="r_gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b" id="r_ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780" id="r_gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b" id="r_ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8121420c036e48c9ec89bba961aef3ec" id="r_ga8121420c036e48c9ec89bba961aef3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">USART_RTOR_RTO_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8121420c036e48c9ec89bba961aef3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37e9b1afb41db79336ba8c3878df0ac" id="r_gab37e9b1afb41db79336ba8c3878df0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">USART_RTOR_RTO_Pos</a>)</td></tr>
<tr class="separator:gab37e9b1afb41db79336ba8c3878df0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6cdc5aefbbb5959a978588c1a6047e" id="r_ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a></td></tr>
<tr class="separator:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb201e32d29f6b998571d687448139e6" id="r_gadb201e32d29f6b998571d687448139e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadb201e32d29f6b998571d687448139e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f1b7f22208b8cbe9bb08aa8b232b58" id="r_ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>)</td></tr>
<tr class="separator:ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f65309076ce671d0efac5265eb276d" id="r_ga14f65309076ce671d0efac5265eb276d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a></td></tr>
<tr class="separator:ga14f65309076ce671d0efac5265eb276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261e1474dfb5329b5520e22790b026b" id="r_gad261e1474dfb5329b5520e22790b026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gad261e1474dfb5329b5520e22790b026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1a36c6b492c425b4e5cc94d983ecf1" id="r_ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aae0f4fb0a74822ce212ea7d9b8463a" id="r_ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b148ee7c697bbcf836648063613612a" id="r_ga7b148ee7c697bbcf836648063613612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga7b148ee7c697bbcf836648063613612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d2e52b5955b30c9399eb3dec769e8" id="r_gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55ce53d1486d4ca5a13183e4d78418d" id="r_gac55ce53d1486d4ca5a13183e4d78418d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">USART_ISR_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac55ce53d1486d4ca5a13183e4d78418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b9eb35da82f39c93d867ef97354973" id="r_gae7b9eb35da82f39c93d867ef97354973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">USART_ISR_PE_Pos</a>)</td></tr>
<tr class="separator:gae7b9eb35da82f39c93d867ef97354973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10e69d231b67d698ab59db3d338baa6" id="r_gaa10e69d231b67d698ab59db3d338baa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a></td></tr>
<tr class="separator:gaa10e69d231b67d698ab59db3d338baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4876c9c39ec5710f92c15328d11af9e" id="r_gae4876c9c39ec5710f92c15328d11af9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">USART_ISR_FE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae4876c9c39ec5710f92c15328d11af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15aa492a3f8ad47d62541e2f8ef4b9a4" id="r_ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">USART_ISR_FE_Pos</a>)</td></tr>
<tr class="separator:ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cc4dfb6d5e817a69c80471b87deb4b" id="r_ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a></td></tr>
<tr class="separator:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f6dcfb6db7c74a338ec1d3eec9dbaa" id="r_ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">USART_ISR_NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015a59198487b53f88535babb98ae0a3" id="r_ga015a59198487b53f88535babb98ae0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">USART_ISR_NE_Pos</a>)</td></tr>
<tr class="separator:ga015a59198487b53f88535babb98ae0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c7d19477a091689f50bd0ef5b6a3d8" id="r_ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a></td></tr>
<tr class="separator:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7ac40cfc963f125654ba13d8ac6baf" id="r_gade7ac40cfc963f125654ba13d8ac6baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">USART_ISR_ORE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gade7ac40cfc963f125654ba13d8ac6baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3251573623cdc120a509cc5bb7a8f542" id="r_ga3251573623cdc120a509cc5bb7a8f542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">USART_ISR_ORE_Pos</a>)</td></tr>
<tr class="separator:ga3251573623cdc120a509cc5bb7a8f542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b4a08e3655bed8ec3022947cfc542" id="r_ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a></td></tr>
<tr class="separator:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b64bc708038630eaf4f5ecf83d468b" id="r_ga04b64bc708038630eaf4f5ecf83d468b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">USART_ISR_IDLE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga04b64bc708038630eaf4f5ecf83d468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab963ebe456544ea82d31400edd16f1f1" id="r_gab963ebe456544ea82d31400edd16f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">USART_ISR_IDLE_Pos</a>)</td></tr>
<tr class="separator:gab963ebe456544ea82d31400edd16f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee745b19e0a6073280d234fdc96e627" id="r_gacee745b19e0a6073280d234fdc96e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a></td></tr>
<tr class="separator:gacee745b19e0a6073280d234fdc96e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af2fcdf9b5d3c84955a63018401dca3" id="r_ga0af2fcdf9b5d3c84955a63018401dca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af2fcdf9b5d3c84955a63018401dca3">USART_ISR_RXNE_RXFNE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0af2fcdf9b5d3c84955a63018401dca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26f637db52d8f73b1bcd9c74b224924" id="r_gaa26f637db52d8f73b1bcd9c74b224924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa26f637db52d8f73b1bcd9c74b224924">USART_ISR_RXNE_RXFNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0af2fcdf9b5d3c84955a63018401dca3">USART_ISR_RXNE_RXFNE_Pos</a>)</td></tr>
<tr class="separator:gaa26f637db52d8f73b1bcd9c74b224924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe52544cefa3642d3d1b3db7473bdbf2" id="r_gabe52544cefa3642d3d1b3db7473bdbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe52544cefa3642d3d1b3db7473bdbf2">USART_ISR_RXNE_RXFNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa26f637db52d8f73b1bcd9c74b224924">USART_ISR_RXNE_RXFNE_Msk</a></td></tr>
<tr class="separator:gabe52544cefa3642d3d1b3db7473bdbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0b0f21e1afde54bf44f4188f20bb72" id="r_ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">USART_ISR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544469a72f23eb8f779ba88a1340b0db" id="r_ga544469a72f23eb8f779ba88a1340b0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">USART_ISR_TC_Pos</a>)</td></tr>
<tr class="separator:ga544469a72f23eb8f779ba88a1340b0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e8667b30453a6b966aded9f5e8cbb" id="r_gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a></td></tr>
<tr class="separator:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556a214f57d8111f89fd66ee6c85e224" id="r_ga556a214f57d8111f89fd66ee6c85e224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556a214f57d8111f89fd66ee6c85e224">USART_ISR_TXE_TXFNF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga556a214f57d8111f89fd66ee6c85e224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6548a56e2956bbd19ed65b52bff4d4db" id="r_ga6548a56e2956bbd19ed65b52bff4d4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6548a56e2956bbd19ed65b52bff4d4db">USART_ISR_TXE_TXFNF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga556a214f57d8111f89fd66ee6c85e224">USART_ISR_TXE_TXFNF_Pos</a>)</td></tr>
<tr class="separator:ga6548a56e2956bbd19ed65b52bff4d4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18793a28000fe6bf23a08265951eb3e5" id="r_ga18793a28000fe6bf23a08265951eb3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18793a28000fe6bf23a08265951eb3e5">USART_ISR_TXE_TXFNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6548a56e2956bbd19ed65b52bff4d4db">USART_ISR_TXE_TXFNF_Msk</a></td></tr>
<tr class="separator:ga18793a28000fe6bf23a08265951eb3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcca0fdb67c0c3094eb73142bd4d4fd" id="r_gadbcca0fdb67c0c3094eb73142bd4d4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">USART_ISR_LBDF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadbcca0fdb67c0c3094eb73142bd4d4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29c9402e7e831f8133c378ce663801e" id="r_gac29c9402e7e831f8133c378ce663801e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">USART_ISR_LBDF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">USART_ISR_LBDF_Pos</a>)</td></tr>
<tr class="separator:gac29c9402e7e831f8133c378ce663801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00a820cca1d3bb31f9f4f602f070c44" id="r_gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">USART_ISR_LBDF_Msk</a></td></tr>
<tr class="separator:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11421aa78a5d3f93b40b96a43170b128" id="r_ga11421aa78a5d3f93b40b96a43170b128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">USART_ISR_CTSIF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga11421aa78a5d3f93b40b96a43170b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f1e26361131f3e1be62de88e1c06d1" id="r_ga62f1e26361131f3e1be62de88e1c06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">USART_ISR_CTSIF_Pos</a>)</td></tr>
<tr class="separator:ga62f1e26361131f3e1be62de88e1c06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb259765d41183dc3c5fd36831358d1" id="r_ga9fb259765d41183dc3c5fd36831358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a></td></tr>
<tr class="separator:ga9fb259765d41183dc3c5fd36831358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6" id="r_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">USART_ISR_CTS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac402a118b5a829c25754df846ab7b492" id="r_gac402a118b5a829c25754df846ab7b492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">USART_ISR_CTS_Pos</a>)</td></tr>
<tr class="separator:gac402a118b5a829c25754df846ab7b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89131b07184422c83fda07ca20d4ce4c" id="r_ga89131b07184422c83fda07ca20d4ce4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a></td></tr>
<tr class="separator:ga89131b07184422c83fda07ca20d4ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ca11e1c042b629896dfcfb7032a53" id="r_gaa74ca11e1c042b629896dfcfb7032a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">USART_ISR_RTOF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa74ca11e1c042b629896dfcfb7032a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa529be006a377dfbafebe935763db981" id="r_gaa529be006a377dfbafebe935763db981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">USART_ISR_RTOF_Pos</a>)</td></tr>
<tr class="separator:gaa529be006a377dfbafebe935763db981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8a368294fb6a5c47de1193484f3b8" id="r_ga09f8a368294fb6a5c47de1193484f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a></td></tr>
<tr class="separator:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99892796221d4d032b270b42e2a1b085" id="r_ga99892796221d4d032b270b42e2a1b085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">USART_ISR_EOBF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga99892796221d4d032b270b42e2a1b085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041e9e09aa899892e8173dc61d40c0c" id="r_gac041e9e09aa899892e8173dc61d40c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">USART_ISR_EOBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">USART_ISR_EOBF_Pos</a>)</td></tr>
<tr class="separator:gac041e9e09aa899892e8173dc61d40c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba49f7fad9ab499c6f2a1a1780c904" id="r_ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">USART_ISR_EOBF_Msk</a></td></tr>
<tr class="separator:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12eca251f6a10d2176ac51152fb598f3" id="r_ga12eca251f6a10d2176ac51152fb598f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12eca251f6a10d2176ac51152fb598f3">USART_ISR_UDR_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga12eca251f6a10d2176ac51152fb598f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375d77ff6e11b1b0e64d9602bc7e3e" id="r_ga3d375d77ff6e11b1b0e64d9602bc7e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e">USART_ISR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12eca251f6a10d2176ac51152fb598f3">USART_ISR_UDR_Pos</a>)</td></tr>
<tr class="separator:ga3d375d77ff6e11b1b0e64d9602bc7e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5b4369d11e4acaf9a672947102534c" id="r_gaef5b4369d11e4acaf9a672947102534c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5b4369d11e4acaf9a672947102534c">USART_ISR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e">USART_ISR_UDR_Msk</a></td></tr>
<tr class="separator:gaef5b4369d11e4acaf9a672947102534c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6146e8fb3e393dce355eeda7757b8a6" id="r_gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">USART_ISR_ABRE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97cda0ddd3329946d67b46214d96cac" id="r_gac97cda0ddd3329946d67b46214d96cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">USART_ISR_ABRE_Pos</a>)</td></tr>
<tr class="separator:gac97cda0ddd3329946d67b46214d96cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762a0bed3b7ecde26377eccd40d1e10" id="r_gae762a0bed3b7ecde26377eccd40d1e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a></td></tr>
<tr class="separator:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1543863e600874b79a1892e0074bd0c" id="r_gac1543863e600874b79a1892e0074bd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">USART_ISR_ABRF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac1543863e600874b79a1892e0074bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70" id="r_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">USART_ISR_ABRF_Pos</a>)</td></tr>
<tr class="separator:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbfac6c1ba908d265572184b02daed2" id="r_gafbbfac6c1ba908d265572184b02daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a></td></tr>
<tr class="separator:gafbbfac6c1ba908d265572184b02daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008b5798e4bfb597a04f07a614145620" id="r_ga008b5798e4bfb597a04f07a614145620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">USART_ISR_BUSY_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga008b5798e4bfb597a04f07a614145620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8dedfdce1809a617b2c5b13ab89d09" id="r_ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">USART_ISR_BUSY_Pos</a>)</td></tr>
<tr class="separator:ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7fb858e7f0dec99740570ecfb922cc" id="r_gafb7fb858e7f0dec99740570ecfb922cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3a66fe3b38311ff9c23d8b20331b0e" id="r_ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">USART_ISR_CMF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6c248ec80835fb56ee72dfced7e405" id="r_ga8e6c248ec80835fb56ee72dfced7e405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">USART_ISR_CMF_Pos</a>)</td></tr>
<tr class="separator:ga8e6c248ec80835fb56ee72dfced7e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199e4dab14311318c87b77ef758c2f9" id="r_ga8199e4dab14311318c87b77ef758c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a></td></tr>
<tr class="separator:ga8199e4dab14311318c87b77ef758c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c66fcd9f462060dd82dd252f69b45bf" id="r_ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">USART_ISR_SBKF_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adfc9ed603cc7747ba2613a25429b1c" id="r_ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">USART_ISR_SBKF_Pos</a>)</td></tr>
<tr class="separator:ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aecf8406973a8fd5c02615d8a7b2d1" id="r_ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a></td></tr>
<tr class="separator:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4755fb0a6f9532f17cfe1346feb80bf" id="r_gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">USART_ISR_RWU_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedbe8b2dbf38c7bec1e82d00f23a8a2" id="r_gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">USART_ISR_RWU_Pos</a>)</td></tr>
<tr class="separator:gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df19201dd47f3bd43954621c88ef4a3" id="r_ga0df19201dd47f3bd43954621c88ef4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a></td></tr>
<tr class="separator:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed75b8d511abd83bb3ff1a0ed150abd5" id="r_gaed75b8d511abd83bb3ff1a0ed150abd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">USART_ISR_WUF_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaed75b8d511abd83bb3ff1a0ed150abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628ee3720d183f191e3c1d677b4bcd4" id="r_gad628ee3720d183f191e3c1d677b4bcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">USART_ISR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">USART_ISR_WUF_Pos</a>)</td></tr>
<tr class="separator:gad628ee3720d183f191e3c1d677b4bcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea420fd72b3f22e3ae5c22242c6b72" id="r_gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">USART_ISR_WUF_Msk</a></td></tr>
<tr class="separator:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b2fb8a12f5e7e470d7d5d685cb167d" id="r_ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">USART_ISR_TEACK_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43418a8f527a186c95e5ceda1768ac59" id="r_ga43418a8f527a186c95e5ceda1768ac59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">USART_ISR_TEACK_Pos</a>)</td></tr>
<tr class="separator:ga43418a8f527a186c95e5ceda1768ac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1433ae77d20ec6da645117cde536f81" id="r_gaf1433ae77d20ec6da645117cde536f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a></td></tr>
<tr class="separator:gaf1433ae77d20ec6da645117cde536f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4830253f0b83aa34e8945ec1f2b990" id="r_ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">USART_ISR_REACK_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d1c2dde620b507955a50a0a3c57cda" id="r_ga47d1c2dde620b507955a50a0a3c57cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">USART_ISR_REACK_Pos</a>)</td></tr>
<tr class="separator:ga47d1c2dde620b507955a50a0a3c57cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513c61dd111de0945d8dd0778e70ad5" id="r_gaa513c61dd111de0945d8dd0778e70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a></td></tr>
<tr class="separator:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef13bae85c990e8deceff60dfc4d0452" id="r_gaef13bae85c990e8deceff60dfc4d0452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef13bae85c990e8deceff60dfc4d0452">USART_ISR_TXFE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaef13bae85c990e8deceff60dfc4d0452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7932194cd92ea8ae66308167428f0c" id="r_ga6b7932194cd92ea8ae66308167428f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b7932194cd92ea8ae66308167428f0c">USART_ISR_TXFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef13bae85c990e8deceff60dfc4d0452">USART_ISR_TXFE_Pos</a>)</td></tr>
<tr class="separator:ga6b7932194cd92ea8ae66308167428f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf322143841cafcdbc2f46b0a99c8c7c5" id="r_gaf322143841cafcdbc2f46b0a99c8c7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf322143841cafcdbc2f46b0a99c8c7c5">USART_ISR_TXFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b7932194cd92ea8ae66308167428f0c">USART_ISR_TXFE_Msk</a></td></tr>
<tr class="separator:gaf322143841cafcdbc2f46b0a99c8c7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff38419cb8f396d9f9bdbfd6e8ea1eb5" id="r_gaff38419cb8f396d9f9bdbfd6e8ea1eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff38419cb8f396d9f9bdbfd6e8ea1eb5">USART_ISR_RXFF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaff38419cb8f396d9f9bdbfd6e8ea1eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07af5d09b3fbbe7798bfbf56f6a5d0c3" id="r_ga07af5d09b3fbbe7798bfbf56f6a5d0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3">USART_ISR_RXFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff38419cb8f396d9f9bdbfd6e8ea1eb5">USART_ISR_RXFF_Pos</a>)</td></tr>
<tr class="separator:ga07af5d09b3fbbe7798bfbf56f6a5d0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf5a3b29c38098274947c0b8782997f" id="r_gaaaf5a3b29c38098274947c0b8782997f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf5a3b29c38098274947c0b8782997f">USART_ISR_RXFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3">USART_ISR_RXFF_Msk</a></td></tr>
<tr class="separator:gaaaf5a3b29c38098274947c0b8782997f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02af1bee3602af5feeb3bef1bede411d" id="r_ga02af1bee3602af5feeb3bef1bede411d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02af1bee3602af5feeb3bef1bede411d">USART_ISR_TCBGT_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga02af1bee3602af5feeb3bef1bede411d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78aa85c1c9c3e1862bb0480b4111b30f" id="r_ga78aa85c1c9c3e1862bb0480b4111b30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f">USART_ISR_TCBGT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02af1bee3602af5feeb3bef1bede411d">USART_ISR_TCBGT_Pos</a>)</td></tr>
<tr class="separator:ga78aa85c1c9c3e1862bb0480b4111b30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c861daca1188e562fc2cda3a434e15" id="r_gae9c861daca1188e562fc2cda3a434e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c861daca1188e562fc2cda3a434e15">USART_ISR_TCBGT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f">USART_ISR_TCBGT_Msk</a></td></tr>
<tr class="separator:gae9c861daca1188e562fc2cda3a434e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55681f71d16befacc38abd310a37bfce" id="r_ga55681f71d16befacc38abd310a37bfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55681f71d16befacc38abd310a37bfce">USART_ISR_RXFT_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga55681f71d16befacc38abd310a37bfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbcdf696b394c0c4b071d5776626f50" id="r_gaedbcdf696b394c0c4b071d5776626f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbcdf696b394c0c4b071d5776626f50">USART_ISR_RXFT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55681f71d16befacc38abd310a37bfce">USART_ISR_RXFT_Pos</a>)</td></tr>
<tr class="separator:gaedbcdf696b394c0c4b071d5776626f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab0ae314fb7a4b72f5cfa9ea870673" id="r_gae7ab0ae314fb7a4b72f5cfa9ea870673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ab0ae314fb7a4b72f5cfa9ea870673">USART_ISR_RXFT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedbcdf696b394c0c4b071d5776626f50">USART_ISR_RXFT_Msk</a></td></tr>
<tr class="separator:gae7ab0ae314fb7a4b72f5cfa9ea870673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704c556716afe17569a66b6e6a8c993b" id="r_ga704c556716afe17569a66b6e6a8c993b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704c556716afe17569a66b6e6a8c993b">USART_ISR_TXFT_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga704c556716afe17569a66b6e6a8c993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c008bc69d6a4074c114ec7254374e08" id="r_ga3c008bc69d6a4074c114ec7254374e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c008bc69d6a4074c114ec7254374e08">USART_ISR_TXFT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga704c556716afe17569a66b6e6a8c993b">USART_ISR_TXFT_Pos</a>)</td></tr>
<tr class="separator:ga3c008bc69d6a4074c114ec7254374e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19599526bda646dd6a990dad29458285" id="r_ga19599526bda646dd6a990dad29458285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19599526bda646dd6a990dad29458285">USART_ISR_TXFT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c008bc69d6a4074c114ec7254374e08">USART_ISR_TXFT_Msk</a></td></tr>
<tr class="separator:ga19599526bda646dd6a990dad29458285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa925c201b665549469a6858d1040638" id="r_gafa925c201b665549469a6858d1040638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">USART_ICR_PECF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafa925c201b665549469a6858d1040638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae5c3629d557d5168f585cf9283f87d" id="r_ga3ae5c3629d557d5168f585cf9283f87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">USART_ICR_PECF_Pos</a>)</td></tr>
<tr class="separator:ga3ae5c3629d557d5168f585cf9283f87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404185136eb68f679e82e0187d66e411" id="r_ga404185136eb68f679e82e0187d66e411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a></td></tr>
<tr class="separator:ga404185136eb68f679e82e0187d66e411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b3f9f5a5afd87a14435aec128a4af" id="r_ga565b3f9f5a5afd87a14435aec128a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">USART_ICR_FECF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga565b3f9f5a5afd87a14435aec128a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1db0b71d6de4f3f03923402ea0663c" id="r_gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">USART_ICR_FECF_Pos</a>)</td></tr>
<tr class="separator:gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400b4500c41800e5f18fc7291a64c9f" id="r_ga8400b4500c41800e5f18fc7291a64c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a></td></tr>
<tr class="separator:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84ad55d359bf3027fb053bb9e985bfd" id="r_gaa84ad55d359bf3027fb053bb9e985bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84ad55d359bf3027fb053bb9e985bfd">USART_ICR_NECF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa84ad55d359bf3027fb053bb9e985bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bab7991f51b57e8357676d684564cf7" id="r_ga6bab7991f51b57e8357676d684564cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bab7991f51b57e8357676d684564cf7">USART_ICR_NECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa84ad55d359bf3027fb053bb9e985bfd">USART_ICR_NECF_Pos</a>)</td></tr>
<tr class="separator:ga6bab7991f51b57e8357676d684564cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93fffe176d75c707e6bef9d15406331" id="r_gac93fffe176d75c707e6bef9d15406331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331">USART_ICR_NECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bab7991f51b57e8357676d684564cf7">USART_ICR_NECF_Msk</a></td></tr>
<tr class="separator:gac93fffe176d75c707e6bef9d15406331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd88555415ddcd62e99f62175c4157f" id="r_gadcd88555415ddcd62e99f62175c4157f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">USART_ICR_ORECF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadcd88555415ddcd62e99f62175c4157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa973cb1d530a801f5ddbce2bb08f6500" id="r_gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">USART_ICR_ORECF_Pos</a>)</td></tr>
<tr class="separator:gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375f76b0670ffeb5d2691592d9e7c422" id="r_ga375f76b0670ffeb5d2691592d9e7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a></td></tr>
<tr class="separator:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8e10f0165224f11b0349044d4aea5" id="r_ga1bf8e10f0165224f11b0349044d4aea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">USART_ICR_IDLECF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1bf8e10f0165224f11b0349044d4aea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263b55ba3b39d7be9c6564b80ffa3db8" id="r_ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">USART_ICR_IDLECF_Pos</a>)</td></tr>
<tr class="separator:ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d7675c0d36ce4347c3509d27c0760" id="r_ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a></td></tr>
<tr class="separator:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b04d05cd86b7cc54a1789e44df92e3" id="r_ga91b04d05cd86b7cc54a1789e44df92e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b04d05cd86b7cc54a1789e44df92e3">USART_ICR_TXFECF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga91b04d05cd86b7cc54a1789e44df92e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe92add7206cf84b0646ba159a6e1d57" id="r_gafe92add7206cf84b0646ba159a6e1d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe92add7206cf84b0646ba159a6e1d57">USART_ICR_TXFECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91b04d05cd86b7cc54a1789e44df92e3">USART_ICR_TXFECF_Pos</a>)</td></tr>
<tr class="separator:gafe92add7206cf84b0646ba159a6e1d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482ed578140c2eb9d647195dba6c0e9c" id="r_ga482ed578140c2eb9d647195dba6c0e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482ed578140c2eb9d647195dba6c0e9c">USART_ICR_TXFECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe92add7206cf84b0646ba159a6e1d57">USART_ICR_TXFECF_Msk</a></td></tr>
<tr class="separator:ga482ed578140c2eb9d647195dba6c0e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78258e16838bdce42ad7fedce636127a" id="r_ga78258e16838bdce42ad7fedce636127a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">USART_ICR_TCCF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga78258e16838bdce42ad7fedce636127a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af980293332522d448518b1b900b410" id="r_ga5af980293332522d448518b1b900b410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">USART_ICR_TCCF_Pos</a>)</td></tr>
<tr class="separator:ga5af980293332522d448518b1b900b410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf92ea54425a962dde662b10b61d0250" id="r_gacf92ea54425a962dde662b10b61d0250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a></td></tr>
<tr class="separator:gacf92ea54425a962dde662b10b61d0250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d85c61ba2c31407e68210b25ef7bb" id="r_ga8e8d85c61ba2c31407e68210b25ef7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d85c61ba2c31407e68210b25ef7bb">USART_ICR_TCBGTCF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8e8d85c61ba2c31407e68210b25ef7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd09e13fb0ccaa76b09c3c64383aa0e5" id="r_gacd09e13fb0ccaa76b09c3c64383aa0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5">USART_ICR_TCBGTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d85c61ba2c31407e68210b25ef7bb">USART_ICR_TCBGTCF_Pos</a>)</td></tr>
<tr class="separator:gacd09e13fb0ccaa76b09c3c64383aa0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e672683bf5d8ab04639694086dad96" id="r_ga45e672683bf5d8ab04639694086dad96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e672683bf5d8ab04639694086dad96">USART_ICR_TCBGTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5">USART_ICR_TCBGTCF_Msk</a></td></tr>
<tr class="separator:ga45e672683bf5d8ab04639694086dad96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d30a95fd19badc0897ca81f40793283" id="r_ga2d30a95fd19badc0897ca81f40793283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">USART_ICR_LBDCF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d30a95fd19badc0897ca81f40793283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1537d0f3d76831a93415c9c8a423240" id="r_gae1537d0f3d76831a93415c9c8a423240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">USART_ICR_LBDCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">USART_ICR_LBDCF_Pos</a>)</td></tr>
<tr class="separator:gae1537d0f3d76831a93415c9c8a423240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d1bc407d9e4168d7059043fe8e50f" id="r_gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">USART_ICR_LBDCF_Msk</a></td></tr>
<tr class="separator:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd73e9063595dc3781c6b23a52672ae" id="r_gaecd73e9063595dc3781c6b23a52672ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">USART_ICR_CTSCF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaecd73e9063595dc3781c6b23a52672ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e99d6521968fbc8d2c54411ec22ceb7" id="r_ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">USART_ICR_CTSCF_Pos</a>)</td></tr>
<tr class="separator:ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a630d4a5e4ce10ad6fdb9da47126f4f" id="r_ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a></td></tr>
<tr class="separator:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f7558be732121ccde59529915144e0" id="r_ga31f7558be732121ccde59529915144e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">USART_ICR_RTOCF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga31f7558be732121ccde59529915144e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f99c4160ffe0d1b69fe1cc54bc820" id="r_gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">USART_ICR_RTOCF_Pos</a>)</td></tr>
<tr class="separator:gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a589246fecc7a05607c22ea7e7ee3" id="r_ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a></td></tr>
<tr class="separator:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e50712646964e9dede476adfa73278" id="r_ga30e50712646964e9dede476adfa73278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">USART_ICR_EOBCF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga30e50712646964e9dede476adfa73278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887888dd86afede52295a519069de826" id="r_ga887888dd86afede52295a519069de826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">USART_ICR_EOBCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">USART_ICR_EOBCF_Pos</a>)</td></tr>
<tr class="separator:ga887888dd86afede52295a519069de826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb71b7141c9fe56a06377a0071b616" id="r_ga42bb71b7141c9fe56a06377a0071b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">USART_ICR_EOBCF_Msk</a></td></tr>
<tr class="separator:ga42bb71b7141c9fe56a06377a0071b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8815a119f997baf603bb4c4da0046d" id="r_ga7f8815a119f997baf603bb4c4da0046d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8815a119f997baf603bb4c4da0046d">USART_ICR_UDRCF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga7f8815a119f997baf603bb4c4da0046d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f391c71125d52192444bf0dc9742680" id="r_ga9f391c71125d52192444bf0dc9742680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f391c71125d52192444bf0dc9742680">USART_ICR_UDRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8815a119f997baf603bb4c4da0046d">USART_ICR_UDRCF_Pos</a>)</td></tr>
<tr class="separator:ga9f391c71125d52192444bf0dc9742680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bf63e682e013f87e611d458e22d699" id="r_gac2bf63e682e013f87e611d458e22d699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2bf63e682e013f87e611d458e22d699">USART_ICR_UDRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f391c71125d52192444bf0dc9742680">USART_ICR_UDRCF_Msk</a></td></tr>
<tr class="separator:gac2bf63e682e013f87e611d458e22d699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca9109c65632fd5615eab3c1364a744" id="r_ga1ca9109c65632fd5615eab3c1364a744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">USART_ICR_CMCF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1ca9109c65632fd5615eab3c1364a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec57e194646688f2e0c948d9a67746ff" id="r_gaec57e194646688f2e0c948d9a67746ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">USART_ICR_CMCF_Pos</a>)</td></tr>
<tr class="separator:gaec57e194646688f2e0c948d9a67746ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478360c2639166c4d645b64cbf371be" id="r_ga5478360c2639166c4d645b64cbf371be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a></td></tr>
<tr class="separator:ga5478360c2639166c4d645b64cbf371be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3118346ef1a57410585d7e005f94aa1" id="r_gae3118346ef1a57410585d7e005f94aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">USART_ICR_WUCF_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae3118346ef1a57410585d7e005f94aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcdc69e2f8586917570a36557be4483" id="r_gafbcdc69e2f8586917570a36557be4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">USART_ICR_WUCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">USART_ICR_WUCF_Pos</a>)</td></tr>
<tr class="separator:gafbcdc69e2f8586917570a36557be4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0526db5696016ae784e46b80027044fa" id="r_ga0526db5696016ae784e46b80027044fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">USART_ICR_WUCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">USART_ICR_WUCF_Msk</a></td></tr>
<tr class="separator:ga0526db5696016ae784e46b80027044fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a6f5a3b7ec5d7942edb63c33eb31d4" id="r_ga69a6f5a3b7ec5d7942edb63c33eb31d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">USART_RDR_RDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a6f5a3b7ec5d7942edb63c33eb31d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f1d9dce9a56259f3e4fd169dc1f35d" id="r_ga43f1d9dce9a56259f3e4fd169dc1f35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">USART_RDR_RDR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">USART_RDR_RDR_Pos</a>)</td></tr>
<tr class="separator:ga43f1d9dce9a56259f3e4fd169dc1f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e63e26cd15479d01a5f13991e1184" id="r_gaec1e63e26cd15479d01a5f13991e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">USART_RDR_RDR_Msk</a></td></tr>
<tr class="separator:gaec1e63e26cd15479d01a5f13991e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b9e3f8c33baf080e823b37be46e396" id="r_gaa5b9e3f8c33baf080e823b37be46e396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">USART_TDR_TDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa5b9e3f8c33baf080e823b37be46e396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada03ee92e9e0d55959dbd64f19c5c43d" id="r_gada03ee92e9e0d55959dbd64f19c5c43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">USART_TDR_TDR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">USART_TDR_TDR_Pos</a>)</td></tr>
<tr class="separator:gada03ee92e9e0d55959dbd64f19c5c43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55732f51dc738c19c3d5b6d6d9d081" id="r_gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">USART_TDR_TDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">USART_TDR_TDR_Msk</a></td></tr>
<tr class="separator:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b891061982a5842b2e022ce72518679" id="r_ga6b891061982a5842b2e022ce72518679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b891061982a5842b2e022ce72518679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba8b45b959ea26453d47c869c03edad" id="r_ga4ba8b45b959ea26453d47c869c03edad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba8b45b959ea26453d47c869c03edad">USART_PRESC_PRESCALER_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>)</td></tr>
<tr class="separator:ga4ba8b45b959ea26453d47c869c03edad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232a983aab5682e588622a06c176ebfa" id="r_ga232a983aab5682e588622a06c176ebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga232a983aab5682e588622a06c176ebfa">USART_PRESC_PRESCALER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba8b45b959ea26453d47c869c03edad">USART_PRESC_PRESCALER_Msk</a></td></tr>
<tr class="separator:ga232a983aab5682e588622a06c176ebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40c13d13f0b171a0f661ac74845595" id="r_gaab40c13d13f0b171a0f661ac74845595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab40c13d13f0b171a0f661ac74845595">USART_PRESC_PRESCALER_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>)</td></tr>
<tr class="separator:gaab40c13d13f0b171a0f661ac74845595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798668508050868b73be18d4185a0cf" id="r_ga4798668508050868b73be18d4185a0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798668508050868b73be18d4185a0cf">USART_PRESC_PRESCALER_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>)</td></tr>
<tr class="separator:ga4798668508050868b73be18d4185a0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eaad2f889bf5259e597222955c7701d" id="r_ga4eaad2f889bf5259e597222955c7701d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eaad2f889bf5259e597222955c7701d">USART_PRESC_PRESCALER_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>)</td></tr>
<tr class="separator:ga4eaad2f889bf5259e597222955c7701d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd9abaaab7effd11c082608e3b603bf" id="r_ga2fd9abaaab7effd11c082608e3b603bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd9abaaab7effd11c082608e3b603bf">USART_PRESC_PRESCALER_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679">USART_PRESC_PRESCALER_Pos</a>)</td></tr>
<tr class="separator:ga2fd9abaaab7effd11c082608e3b603bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e" id="r_ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed" id="r_gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70" id="r_ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c" id="r_ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409" id="r_ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229" id="r_ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930" id="r_ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe" id="r_gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64" id="r_ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632" id="r_ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c" id="r_ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390" id="r_ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f" id="r_gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b" id="r_gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d" id="r_ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9" id="r_gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d" id="r_ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3" id="r_ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d" id="r_gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99" id="r_ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7" id="r_ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9" id="r_ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17" id="r_ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1" id="r_ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64" id="r_ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638" id="r_ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695" id="r_gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401" id="r_ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa212cf015a764569f0434011a123d025" id="r_gaa212cf015a764569f0434011a123d025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa212cf015a764569f0434011a123d025">WWDG_CFR_WDGTB_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:gaa212cf015a764569f0434011a123d025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648" id="r_ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117" id="r_gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9" id="r_ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43" id="r_gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c" id="r_ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69" id="r_ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb38aca39c62beaaaee76834be02485" id="r_ga4eb38aca39c62beaaaee76834be02485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb38aca39c62beaaaee76834be02485">DBG_IDCODE_DEV_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4eb38aca39c62beaaaee76834be02485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6936a7a0d077537db3d664b506224f1a" id="r_ga6936a7a0d077537db3d664b506224f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6936a7a0d077537db3d664b506224f1a">DBG_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb38aca39c62beaaaee76834be02485">DBG_IDCODE_DEV_ID_Pos</a>)</td></tr>
<tr class="separator:ga6936a7a0d077537db3d664b506224f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf056583bf524c4ed3e5235ae099942b6" id="r_gaf056583bf524c4ed3e5235ae099942b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf056583bf524c4ed3e5235ae099942b6">DBG_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6936a7a0d077537db3d664b506224f1a">DBG_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gaf056583bf524c4ed3e5235ae099942b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc1d5caafc5901c7be36f89ef3ae7e2" id="r_gadfc1d5caafc5901c7be36f89ef3ae7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc1d5caafc5901c7be36f89ef3ae7e2">DBG_IDCODE_REV_ID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadfc1d5caafc5901c7be36f89ef3ae7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e417f4c2e923d8d2f138311911ddaa" id="r_gab7e417f4c2e923d8d2f138311911ddaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7e417f4c2e923d8d2f138311911ddaa">DBG_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadfc1d5caafc5901c7be36f89ef3ae7e2">DBG_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gab7e417f4c2e923d8d2f138311911ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf863ccda27ce88b5592740c394616399" id="r_gaf863ccda27ce88b5592740c394616399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf863ccda27ce88b5592740c394616399">DBG_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7e417f4c2e923d8d2f138311911ddaa">DBG_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:gaf863ccda27ce88b5592740c394616399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0601d1fdb4e62cd29df0ad9604c30c49" id="r_ga0601d1fdb4e62cd29df0ad9604c30c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0601d1fdb4e62cd29df0ad9604c30c49">DBG_CR_DBG_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0601d1fdb4e62cd29df0ad9604c30c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9da7bfdf9cc5691b72d4ad633c3a2a5" id="r_gaf9da7bfdf9cc5691b72d4ad633c3a2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9da7bfdf9cc5691b72d4ad633c3a2a5">DBG_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0601d1fdb4e62cd29df0ad9604c30c49">DBG_CR_DBG_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf9da7bfdf9cc5691b72d4ad633c3a2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed1e9e2341b0e53aeba12bdc755a560" id="r_gabed1e9e2341b0e53aeba12bdc755a560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed1e9e2341b0e53aeba12bdc755a560">DBG_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9da7bfdf9cc5691b72d4ad633c3a2a5">DBG_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gabed1e9e2341b0e53aeba12bdc755a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4019de7cee76c0f3e388771b235f1482" id="r_ga4019de7cee76c0f3e388771b235f1482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4019de7cee76c0f3e388771b235f1482">DBG_CR_DBG_STANDBY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga4019de7cee76c0f3e388771b235f1482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6797bb7c214649f622665ec0eaa9523" id="r_gae6797bb7c214649f622665ec0eaa9523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6797bb7c214649f622665ec0eaa9523">DBG_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4019de7cee76c0f3e388771b235f1482">DBG_CR_DBG_STANDBY_Pos</a>)</td></tr>
<tr class="separator:gae6797bb7c214649f622665ec0eaa9523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8390891483a51838628626c9cd44c5fc" id="r_ga8390891483a51838628626c9cd44c5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8390891483a51838628626c9cd44c5fc">DBG_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6797bb7c214649f622665ec0eaa9523">DBG_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga8390891483a51838628626c9cd44c5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4ca02192c2bf3fb5be61829a1f3464" id="r_ga1b4ca02192c2bf3fb5be61829a1f3464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b4ca02192c2bf3fb5be61829a1f3464">DBG_APB_FZ1_DBG_TIM3_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1b4ca02192c2bf3fb5be61829a1f3464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae198392ceda7baf58e6f09924a256a48" id="r_gae198392ceda7baf58e6f09924a256a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae198392ceda7baf58e6f09924a256a48">DBG_APB_FZ1_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b4ca02192c2bf3fb5be61829a1f3464">DBG_APB_FZ1_DBG_TIM3_STOP_Pos</a>)</td></tr>
<tr class="separator:gae198392ceda7baf58e6f09924a256a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8485be067dbde9d5e6715adfecf66b" id="r_ga8b8485be067dbde9d5e6715adfecf66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8485be067dbde9d5e6715adfecf66b">DBG_APB_FZ1_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae198392ceda7baf58e6f09924a256a48">DBG_APB_FZ1_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:ga8b8485be067dbde9d5e6715adfecf66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e991418ea7d689e64fd00f1c5eb1eca" id="r_ga7e991418ea7d689e64fd00f1c5eb1eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e991418ea7d689e64fd00f1c5eb1eca">DBG_APB_FZ1_DBG_RTC_STOP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7e991418ea7d689e64fd00f1c5eb1eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d4b10c4c33899d4217290a4b4e9e3b" id="r_ga56d4b10c4c33899d4217290a4b4e9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56d4b10c4c33899d4217290a4b4e9e3b">DBG_APB_FZ1_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e991418ea7d689e64fd00f1c5eb1eca">DBG_APB_FZ1_DBG_RTC_STOP_Pos</a>)</td></tr>
<tr class="separator:ga56d4b10c4c33899d4217290a4b4e9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c02bb0b2a84d475802141f3480b1e3a" id="r_ga8c02bb0b2a84d475802141f3480b1e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c02bb0b2a84d475802141f3480b1e3a">DBG_APB_FZ1_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56d4b10c4c33899d4217290a4b4e9e3b">DBG_APB_FZ1_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="separator:ga8c02bb0b2a84d475802141f3480b1e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349943db5ec7ac4488dcfd931586ff0b" id="r_ga349943db5ec7ac4488dcfd931586ff0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga349943db5ec7ac4488dcfd931586ff0b">DBG_APB_FZ1_DBG_WWDG_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga349943db5ec7ac4488dcfd931586ff0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d52f211f2c63c73d5321ba73a3feb0a" id="r_ga5d52f211f2c63c73d5321ba73a3feb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d52f211f2c63c73d5321ba73a3feb0a">DBG_APB_FZ1_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga349943db5ec7ac4488dcfd931586ff0b">DBG_APB_FZ1_DBG_WWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga5d52f211f2c63c73d5321ba73a3feb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf42813b50182ad4e1e9c8e37db8371" id="r_ga6cf42813b50182ad4e1e9c8e37db8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf42813b50182ad4e1e9c8e37db8371">DBG_APB_FZ1_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d52f211f2c63c73d5321ba73a3feb0a">DBG_APB_FZ1_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga6cf42813b50182ad4e1e9c8e37db8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f5d87ce11e89cbea731c8e01146934" id="r_ga98f5d87ce11e89cbea731c8e01146934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f5d87ce11e89cbea731c8e01146934">DBG_APB_FZ1_DBG_IWDG_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga98f5d87ce11e89cbea731c8e01146934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea712bc16dabb74d1df9a14e2c75d60" id="r_ga3ea712bc16dabb74d1df9a14e2c75d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea712bc16dabb74d1df9a14e2c75d60">DBG_APB_FZ1_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98f5d87ce11e89cbea731c8e01146934">DBG_APB_FZ1_DBG_IWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga3ea712bc16dabb74d1df9a14e2c75d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d40ead22cf1254f26292587d3537be6" id="r_ga2d40ead22cf1254f26292587d3537be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d40ead22cf1254f26292587d3537be6">DBG_APB_FZ1_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea712bc16dabb74d1df9a14e2c75d60">DBG_APB_FZ1_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga2d40ead22cf1254f26292587d3537be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a1479e912aaf18b3762bf62a241287" id="r_ga17a1479e912aaf18b3762bf62a241287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17a1479e912aaf18b3762bf62a241287">DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga17a1479e912aaf18b3762bf62a241287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28abe0338eb518351738795105b19779" id="r_ga28abe0338eb518351738795105b19779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28abe0338eb518351738795105b19779">DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17a1479e912aaf18b3762bf62a241287">DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos</a>)</td></tr>
<tr class="separator:ga28abe0338eb518351738795105b19779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493ed9e363978fc31670796169a97965" id="r_ga493ed9e363978fc31670796169a97965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493ed9e363978fc31670796169a97965">DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28abe0338eb518351738795105b19779">DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk</a></td></tr>
<tr class="separator:ga493ed9e363978fc31670796169a97965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277d0470b88ff96ba76c9d6e65fd808f" id="r_ga277d0470b88ff96ba76c9d6e65fd808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277d0470b88ff96ba76c9d6e65fd808f">DBG_APB_FZ2_DBG_TIM1_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga277d0470b88ff96ba76c9d6e65fd808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebf7ff65befa11575a10db0a37154f0" id="r_ga3ebf7ff65befa11575a10db0a37154f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ebf7ff65befa11575a10db0a37154f0">DBG_APB_FZ2_DBG_TIM1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga277d0470b88ff96ba76c9d6e65fd808f">DBG_APB_FZ2_DBG_TIM1_STOP_Pos</a>)</td></tr>
<tr class="separator:ga3ebf7ff65befa11575a10db0a37154f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540466c638bddd29800545e30dfb3b8e" id="r_ga540466c638bddd29800545e30dfb3b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga540466c638bddd29800545e30dfb3b8e">DBG_APB_FZ2_DBG_TIM1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ebf7ff65befa11575a10db0a37154f0">DBG_APB_FZ2_DBG_TIM1_STOP_Msk</a></td></tr>
<tr class="separator:ga540466c638bddd29800545e30dfb3b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1959e5dbc1e900698d044ae83e459f29" id="r_ga1959e5dbc1e900698d044ae83e459f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1959e5dbc1e900698d044ae83e459f29">DBG_APB_FZ2_DBG_TIM14_STOP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1959e5dbc1e900698d044ae83e459f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4b596a6b70c8975381d8a538adf405" id="r_gafa4b596a6b70c8975381d8a538adf405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa4b596a6b70c8975381d8a538adf405">DBG_APB_FZ2_DBG_TIM14_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1959e5dbc1e900698d044ae83e459f29">DBG_APB_FZ2_DBG_TIM14_STOP_Pos</a>)</td></tr>
<tr class="separator:gafa4b596a6b70c8975381d8a538adf405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e1e1a20c8b8fff6164546197d3afe3" id="r_ga64e1e1a20c8b8fff6164546197d3afe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64e1e1a20c8b8fff6164546197d3afe3">DBG_APB_FZ2_DBG_TIM14_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa4b596a6b70c8975381d8a538adf405">DBG_APB_FZ2_DBG_TIM14_STOP_Msk</a></td></tr>
<tr class="separator:ga64e1e1a20c8b8fff6164546197d3afe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d10382d8843b694b7c8c974af6275" id="r_gaad0d10382d8843b694b7c8c974af6275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad0d10382d8843b694b7c8c974af6275">DBG_APB_FZ2_DBG_TIM16_STOP_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaad0d10382d8843b694b7c8c974af6275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293aadf81951b9e2bab50b016f5fe2b8" id="r_ga293aadf81951b9e2bab50b016f5fe2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293aadf81951b9e2bab50b016f5fe2b8">DBG_APB_FZ2_DBG_TIM16_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad0d10382d8843b694b7c8c974af6275">DBG_APB_FZ2_DBG_TIM16_STOP_Pos</a>)</td></tr>
<tr class="separator:ga293aadf81951b9e2bab50b016f5fe2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4886e1565856952babcb753ded81b5" id="r_gafe4886e1565856952babcb753ded81b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4886e1565856952babcb753ded81b5">DBG_APB_FZ2_DBG_TIM16_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga293aadf81951b9e2bab50b016f5fe2b8">DBG_APB_FZ2_DBG_TIM16_STOP_Msk</a></td></tr>
<tr class="separator:gafe4886e1565856952babcb753ded81b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840422e517bfe8182bfa2b8d56b7d6bd" id="r_ga840422e517bfe8182bfa2b8d56b7d6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840422e517bfe8182bfa2b8d56b7d6bd">DBG_APB_FZ2_DBG_TIM17_STOP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga840422e517bfe8182bfa2b8d56b7d6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab54f83d493629c889f277e8d756f7f" id="r_ga5ab54f83d493629c889f277e8d756f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab54f83d493629c889f277e8d756f7f">DBG_APB_FZ2_DBG_TIM17_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga840422e517bfe8182bfa2b8d56b7d6bd">DBG_APB_FZ2_DBG_TIM17_STOP_Pos</a>)</td></tr>
<tr class="separator:ga5ab54f83d493629c889f277e8d756f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb7451bc99ea42d816bfbec43f32435" id="r_ga0fb7451bc99ea42d816bfbec43f32435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb7451bc99ea42d816bfbec43f32435">DBG_APB_FZ2_DBG_TIM17_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab54f83d493629c889f277e8d756f7f">DBG_APB_FZ2_DBG_TIM17_STOP_Msk</a></td></tr>
<tr class="separator:ga0fb7451bc99ea42d816bfbec43f32435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23" id="r_ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2" id="r_gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1" id="r_gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe" id="r_ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf9b6545e8c9fd1ff4b8717c7c5f147" id="r_ga4cf9b6545e8c9fd1ff4b8717c7c5f147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga4cf9b6545e8c9fd1ff4b8717c7c5f147">IS_DMAMUX_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gacdd9451393b5f43783b46b8e5ca54a22">DMAMUX1</a>)</td></tr>
<tr class="separator:ga4cf9b6545e8c9fd1ff4b8717c7c5f147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed72f51d7b6f8099ff8a37c87cf9c39b" id="r_gaed72f51d7b6f8099ff8a37c87cf9c39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaed72f51d7b6f8099ff8a37c87cf9c39b">IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaed72f51d7b6f8099ff8a37c87cf9c39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957" id="r_ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535" id="r_ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535">IS_GPIO_AF_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84537785f7bf8425db6e392187ea2e6" id="r_gaa84537785f7bf8425db6e392187ea2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6">IS_GPIO_LOCK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaa84537785f7bf8425db6e392187ea2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2" id="r_gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce" id="r_gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf492fcfe71eab8d1dadf4d837b840af6" id="r_gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6">IS_SMBUS_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>))</td></tr>
<tr class="separator:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf692bda16bac3264bccff7f59ddaab9" id="r_gadf692bda16bac3264bccff7f59ddaab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9">IS_I2C_WAKEUP_FROMSTOP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>))</td></tr>
<tr class="separator:gadf692bda16bac3264bccff7f59ddaab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c" id="r_ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa" id="r_ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98" id="r_gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b" id="r_gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d" id="r_ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga68b8d9ca22720c9034753c604d83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d4e13b270b8dba4bce38dc3dd32e1f" id="r_ga99d4e13b270b8dba4bce38dc3dd32e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f">IS_TIM_BREAKSOURCE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga99d4e13b270b8dba4bce38dc3dd32e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ee0eb39ee44221618c397a8f74c7b8" id="r_ga64ee0eb39ee44221618c397a8f74c7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8">IS_TIM_BKIN2_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga64ee0eb39ee44221618c397a8f74c7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464" id="r_ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c" id="r_ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e" id="r_ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07" id="r_gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792dfa11e701c0e2dad3ed9e6b32fdff" id="r_ga792dfa11e701c0e2dad3ed9e6b32fdff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff">IS_TIM_CC5_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga792dfa11e701c0e2dad3ed9e6b32fdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41866b98e60d00f42889a97271d2fefa" id="r_ga41866b98e60d00f42889a97271d2fefa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa">IS_TIM_CC6_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga41866b98e60d00f42889a97271d2fefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8111ef18a809cd882ef327399fdbfc8f" id="r_ga8111ef18a809cd882ef327399fdbfc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f">IS_TIM_CCDMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga8111ef18a809cd882ef327399fdbfc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371" id="r_gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf" id="r_gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e" id="r_ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e" id="r_ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f" id="r_ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">IS_TIM_CCXN_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a" id="r_gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade" id="r_ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9" id="r_ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c" id="r_gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df" id="r_ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51daa1c0bd3d45064f3e7a77ca35bc1d" id="r_ga51daa1c0bd3d45064f3e7a77ca35bc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d">IS_TIM_COMBINED3PHASEPWM_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga51daa1c0bd3d45064f3e7a77ca35bc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd" id="r_ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">IS_TIM_COMMUTATION_EVENT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga5f61206c3c8b20784f9d237dce300afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be" id="r_gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402" id="r_gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979ea18ba0931f5ed15cc2f3ac84794b" id="r_ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7" id="r_gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">IS_TIM_ETR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac71942c3817f1a893ef84fefe69496b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e5f47436a6e962b6f5d9e0599e0ecb" id="r_gad7e5f47436a6e962b6f5d9e0599e0ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb">IS_TIM_ETRSEL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad7e5f47436a6e962b6f5d9e0599e0ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba" id="r_ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14" id="r_ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc" id="r_ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21dd7665ca60d5753b17beb5473af29" id="r_gaf21dd7665ca60d5753b17beb5473af29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf21dd7665ca60d5753b17beb5473af29">IS_TIM_OCCS_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf21dd7665ca60d5753b17beb5473af29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9" id="r_ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07" id="r_ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3b470612fd4c4e29fb985247056b1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68305c0173caf4e109020403624d252f" id="r_ga68305c0173caf4e109020403624d252f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga68305c0173caf4e109020403624d252f">IS_TIM_TRGO2_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:ga68305c0173caf4e109020403624d252f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a" id="r_ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab776355fbf66b74870bf2f5c0abd35ac" id="r_gab776355fbf66b74870bf2f5c0abd35ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab776355fbf66b74870bf2f5c0abd35ac">IS_TIM_TISEL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gab776355fbf66b74870bf2f5c0abd35ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e85353dbe9dc9d80ad06f0b935c12e1" id="r_ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">IS_TIM_ADVANCED_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b" id="r_gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">IS_UART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe" id="r_gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad" id="r_gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988" id="r_gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4130cef42f8cada5a91c38b85f76939e" id="r_ga4130cef42f8cada5a91c38b85f76939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e">IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga4130cef42f8cada5a91c38b85f76939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b" id="r_ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482" id="r_ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482">IS_UART_LIN_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6303097822ab1977cc83f05319a10f1e" id="r_ga6303097822ab1977cc83f05319a10f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e">IS_UART_WAKEUP_FROMSTOP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga6303097822ab1977cc83f05319a10f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f122ffe4d77f03a13f682301e2d596" id="r_ga98f122ffe4d77f03a13f682301e2d596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596">IS_UART_DRIVER_ENABLE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98f122ffe4d77f03a13f682301e2d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d8a7aadc02ce444005b06704625bd8" id="r_gad8d8a7aadc02ce444005b06704625bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad8d8a7aadc02ce444005b06704625bd8">IS_UART_SPI_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad8d8a7aadc02ce444005b06704625bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475c1cee6992ab9325a52bca1b34c496" id="r_ga475c1cee6992ab9325a52bca1b34c496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga475c1cee6992ab9325a52bca1b34c496">IS_UART_FIFO_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga475c1cee6992ab9325a52bca1b34c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429" id="r_ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1d97ef8a001d77efa0d7633e7a42de" id="r_gabe1d97ef8a001d77efa0d7633e7a42de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de">IS_LPUART_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabe1d97ef8a001d77efa0d7633e7a42de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39" id="r_gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f" id="r_gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e139a699359f36d6a4905104e79b77" id="r_ga30e139a699359f36d6a4905104e79b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga30e139a699359f36d6a4905104e79b77">SVC_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></td></tr>
<tr class="separator:ga30e139a699359f36d6a4905104e79b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8" id="r_ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0">RTC_TAMP_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae">DMA1_Ch4_5_DMAMUX1_OVR_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">stm32g030xx Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32g030xx devices. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<p>This file contains:</p><ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripheral's registers hardware</li>
</ul>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2018-2021 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_0d053bd0c2193ec01fa64409531e1573.html">STM32G0xx</a></li><li class="navelem"><a class="el" href="dir_30e03bb67c3e1b814dca358ed54a3bbc.html">Include</a></li><li class="navelem"><a class="el" href="stm32g030xx_8h.html">stm32g030xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
