Analysis & Synthesis Status : Successful - Thu May 11 22:26:29 2023
Quartus Prime Version : 17.1.0 Build 590 10/25/2017 SJ Standard Edition
Revision Name : DE0_CV_SDRAM_RTL_Test
Top-level Entity Name : DE0_CV_SDRAM_RTL_Test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 2738
Total pins : 206
Total virtual pins : 0
Total block memory bits : 2,220,032
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 2
Total DLLs : 0
